

================================================================
== Vitis HLS Report for 'top_kernel_Outline_VITIS_LOOP_118_4'
================================================================
* Date:           Tue Feb  3 00:39:34 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.201 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     7425|     7425|  0.187 ms|  0.187 ms|  7425|  7425|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_122_5_fu_182   |top_kernel_Pipeline_VITIS_LOOP_122_5   |        7|        7|  0.176 us|  0.176 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_122_51_fu_220  |top_kernel_Pipeline_VITIS_LOOP_122_51  |        7|        7|  0.176 us|  0.176 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_130_6_fu_258   |top_kernel_Pipeline_VITIS_LOOP_130_6   |       47|       47|  0.470 us|  0.470 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_130_62_fu_328  |top_kernel_Pipeline_VITIS_LOOP_130_62  |       47|       47|  0.470 us|  0.470 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_4  |     7424|     7424|        58|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [top.cpp:118]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc3 = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln118 = store i9 0, i9 %i_1" [top.cpp:118]   --->   Operation 9 'store' 'store_ln118' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_122_5"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [top.cpp:118]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i, i32 8" [top.cpp:118]   --->   Operation 12 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %tmp_483, void %VITIS_LOOP_122_5.split, void %for.body72.preheader.exitStub" [top.cpp:118]   --->   Operation 13 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i9 %i" [top.cpp:118]   --->   Operation 14 'trunc' 'trunc_ln118' <Predicate = (!tmp_483)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (1.35ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_122_5, i8 %trunc_ln118, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %p_loc" [top.cpp:118]   --->   Operation 15 'call' 'call_ln118' <Predicate = (!tmp_483)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 16 [2/2] (1.35ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_122_51, i8 %trunc_ln118, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %p_loc3" [top.cpp:118]   --->   Operation 16 'call' 'call_ln118' <Predicate = (!tmp_483)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 17 [1/1] (0.92ns)   --->   "%add_ln118 = add i9 %i, i9 2" [top.cpp:118]   --->   Operation 17 'add' 'add_ln118' <Predicate = (!tmp_483)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln118 = store i9 %add_ln118, i9 %i_1" [top.cpp:118]   --->   Operation 18 'store' 'store_ln118' <Predicate = (!tmp_483)> <Delay = 0.48>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (tmp_483)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_122_5, i8 %trunc_ln118, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %p_loc" [top.cpp:118]   --->   Operation 20 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_122_51, i8 %trunc_ln118, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %p_loc3" [top.cpp:118]   --->   Operation 21 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 22 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i24 %p_loc_load" [top.cpp:128]   --->   Operation 23 'sext' 'sext_ln128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (1.10ns)   --->   "%add_ln128 = add i25 %sext_ln128, i25 16384" [top.cpp:128]   --->   Operation 24 'add' 'add_ln128' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln128, i32 24" [top.cpp:128]   --->   Operation 25 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln128" [top.cpp:128]   --->   Operation 26 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln128, i32 23" [top.cpp:128]   --->   Operation 27 'bitselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln128 = xor i1 %tmp_484, i1 1" [top.cpp:128]   --->   Operation 28 'xor' 'xor_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln128 = and i1 %tmp_485, i1 %xor_ln128" [top.cpp:128]   --->   Operation 29 'and' 'and_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln128_1 = xor i1 %tmp_484, i1 %tmp_485" [top.cpp:128]   --->   Operation 30 'xor' 'xor_ln128_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln128 = select i1 %and_ln128, i24 8388607, i24 8388608" [top.cpp:128]   --->   Operation 31 'select' 'select_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln128_1, i24 %select_ln128, i24 %denom" [top.cpp:128]   --->   Operation 32 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 33 [2/2] (1.35ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_130_6, i8 %trunc_ln118, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %denom_1" [top.cpp:118]   --->   Operation 33 'call' 'call_ln118' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_loc3_load = load i24 %p_loc3"   --->   Operation 34 'load' 'p_loc3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln128_1 = sext i24 %p_loc3_load" [top.cpp:128]   --->   Operation 35 'sext' 'sext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.10ns)   --->   "%add_ln128_1 = add i25 %sext_ln128_1, i25 16384" [top.cpp:128]   --->   Operation 36 'add' 'add_ln128_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln128_1, i32 24" [top.cpp:128]   --->   Operation 37 'bitselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%denom_2 = trunc i25 %add_ln128_1" [top.cpp:128]   --->   Operation 38 'trunc' 'denom_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln128_1, i32 23" [top.cpp:128]   --->   Operation 39 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%xor_ln128_2 = xor i1 %tmp_486, i1 1" [top.cpp:128]   --->   Operation 40 'xor' 'xor_ln128_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%and_ln128_1 = and i1 %tmp_487, i1 %xor_ln128_2" [top.cpp:128]   --->   Operation 41 'and' 'and_ln128_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%xor_ln128_3 = xor i1 %tmp_486, i1 %tmp_487" [top.cpp:128]   --->   Operation 42 'xor' 'xor_ln128_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%select_ln128_2 = select i1 %and_ln128_1, i24 8388607, i24 8388608" [top.cpp:128]   --->   Operation 43 'select' 'select_ln128_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_3 = select i1 %xor_ln128_3, i24 %select_ln128_2, i24 %denom_2" [top.cpp:128]   --->   Operation 44 'select' 'denom_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [2/2] (1.35ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_130_62, i8 %trunc_ln118, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %denom_3" [top.cpp:118]   --->   Operation 45 'call' 'call_ln118' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [top.cpp:118]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [top.cpp:118]   --->   Operation 47 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_130_6, i8 %trunc_ln118, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %denom_1" [top.cpp:118]   --->   Operation 48 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_130_62, i8 %trunc_ln118, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %denom_3" [top.cpp:118]   --->   Operation 49 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln118 = br void %VITIS_LOOP_122_5" [top.cpp:118]   --->   Operation 50 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ tmp_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                     (alloca           ) [ 011111]
p_loc3                  (alloca           ) [ 001111]
p_loc                   (alloca           ) [ 001111]
store_ln118             (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
i                       (load             ) [ 000000]
tmp_483                 (bitselect        ) [ 001111]
br_ln118                (br               ) [ 000000]
trunc_ln118             (trunc            ) [ 000111]
add_ln118               (add              ) [ 000000]
store_ln118             (store            ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
call_ln118              (call             ) [ 000000]
call_ln118              (call             ) [ 000000]
p_loc_load              (load             ) [ 000000]
sext_ln128              (sext             ) [ 000000]
add_ln128               (add              ) [ 000000]
tmp_484                 (bitselect        ) [ 000000]
denom                   (trunc            ) [ 000000]
tmp_485                 (bitselect        ) [ 000000]
xor_ln128               (xor              ) [ 000000]
and_ln128               (and              ) [ 000000]
xor_ln128_1             (xor              ) [ 000000]
select_ln128            (select           ) [ 000000]
denom_1                 (select           ) [ 000001]
p_loc3_load             (load             ) [ 000000]
sext_ln128_1            (sext             ) [ 000000]
add_ln128_1             (add              ) [ 000000]
tmp_486                 (bitselect        ) [ 000000]
denom_2                 (trunc            ) [ 000000]
tmp_487                 (bitselect        ) [ 000000]
xor_ln128_2             (xor              ) [ 000000]
and_ln128_1             (and              ) [ 000000]
xor_ln128_3             (xor              ) [ 000000]
select_ln128_2          (select           ) [ 000000]
denom_3                 (select           ) [ 000001]
speclooptripcount_ln118 (speclooptripcount) [ 000000]
specloopname_ln118      (specloopname     ) [ 000000]
call_ln118              (call             ) [ 000000]
call_ln118              (call             ) [ 000000]
br_ln118                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_17">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_18">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_19">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_20">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_21">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_22">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_23">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_24">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_25">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_26">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_27">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_28">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_29">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_30">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_31">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_32">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_32"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="A_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="A_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="A_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="A_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="A_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="A_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="A_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="A_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="A_9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="A_10">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="A_11">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="A_12">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="A_13">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="A_14">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="A_15">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="A_16">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="tmp">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="tmp_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="tmp_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="tmp_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="tmp_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="tmp_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="tmp_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="tmp_7">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="tmp_8">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="tmp_9">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="tmp_10">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="tmp_11">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="tmp_12">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="tmp_13">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="tmp_14">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="tmp_15">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="tmp_16">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_16"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="tmp_17">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_17"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="tmp_18">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_18"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="tmp_19">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_19"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="tmp_20">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_20"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="tmp_21">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_21"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="tmp_22">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_22"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="tmp_23">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_23"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="tmp_24">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_24"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="tmp_25">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_25"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="tmp_26">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_26"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="tmp_27">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_27"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="tmp_28">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_28"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="tmp_29">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_29"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="tmp_30">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_30"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="tmp_31">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_31"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_122_5"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_122_51"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_130_6"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_130_62"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="i_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_loc3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_loc_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_122_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="24" slack="0"/>
<pin id="186" dir="0" index="3" bw="24" slack="0"/>
<pin id="187" dir="0" index="4" bw="24" slack="0"/>
<pin id="188" dir="0" index="5" bw="24" slack="0"/>
<pin id="189" dir="0" index="6" bw="24" slack="0"/>
<pin id="190" dir="0" index="7" bw="24" slack="0"/>
<pin id="191" dir="0" index="8" bw="24" slack="0"/>
<pin id="192" dir="0" index="9" bw="24" slack="0"/>
<pin id="193" dir="0" index="10" bw="24" slack="0"/>
<pin id="194" dir="0" index="11" bw="24" slack="0"/>
<pin id="195" dir="0" index="12" bw="24" slack="0"/>
<pin id="196" dir="0" index="13" bw="24" slack="0"/>
<pin id="197" dir="0" index="14" bw="24" slack="0"/>
<pin id="198" dir="0" index="15" bw="24" slack="0"/>
<pin id="199" dir="0" index="16" bw="24" slack="0"/>
<pin id="200" dir="0" index="17" bw="24" slack="0"/>
<pin id="201" dir="0" index="18" bw="24" slack="1"/>
<pin id="202" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_122_51_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="24" slack="0"/>
<pin id="224" dir="0" index="3" bw="24" slack="0"/>
<pin id="225" dir="0" index="4" bw="24" slack="0"/>
<pin id="226" dir="0" index="5" bw="24" slack="0"/>
<pin id="227" dir="0" index="6" bw="24" slack="0"/>
<pin id="228" dir="0" index="7" bw="24" slack="0"/>
<pin id="229" dir="0" index="8" bw="24" slack="0"/>
<pin id="230" dir="0" index="9" bw="24" slack="0"/>
<pin id="231" dir="0" index="10" bw="24" slack="0"/>
<pin id="232" dir="0" index="11" bw="24" slack="0"/>
<pin id="233" dir="0" index="12" bw="24" slack="0"/>
<pin id="234" dir="0" index="13" bw="24" slack="0"/>
<pin id="235" dir="0" index="14" bw="24" slack="0"/>
<pin id="236" dir="0" index="15" bw="24" slack="0"/>
<pin id="237" dir="0" index="16" bw="24" slack="0"/>
<pin id="238" dir="0" index="17" bw="24" slack="0"/>
<pin id="239" dir="0" index="18" bw="24" slack="1"/>
<pin id="240" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_130_6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="2"/>
<pin id="261" dir="0" index="2" bw="24" slack="0"/>
<pin id="262" dir="0" index="3" bw="24" slack="0"/>
<pin id="263" dir="0" index="4" bw="24" slack="0"/>
<pin id="264" dir="0" index="5" bw="24" slack="0"/>
<pin id="265" dir="0" index="6" bw="24" slack="0"/>
<pin id="266" dir="0" index="7" bw="24" slack="0"/>
<pin id="267" dir="0" index="8" bw="24" slack="0"/>
<pin id="268" dir="0" index="9" bw="24" slack="0"/>
<pin id="269" dir="0" index="10" bw="24" slack="0"/>
<pin id="270" dir="0" index="11" bw="24" slack="0"/>
<pin id="271" dir="0" index="12" bw="24" slack="0"/>
<pin id="272" dir="0" index="13" bw="24" slack="0"/>
<pin id="273" dir="0" index="14" bw="24" slack="0"/>
<pin id="274" dir="0" index="15" bw="24" slack="0"/>
<pin id="275" dir="0" index="16" bw="24" slack="0"/>
<pin id="276" dir="0" index="17" bw="24" slack="0"/>
<pin id="277" dir="0" index="18" bw="24" slack="0"/>
<pin id="278" dir="0" index="19" bw="24" slack="0"/>
<pin id="279" dir="0" index="20" bw="24" slack="0"/>
<pin id="280" dir="0" index="21" bw="24" slack="0"/>
<pin id="281" dir="0" index="22" bw="24" slack="0"/>
<pin id="282" dir="0" index="23" bw="24" slack="0"/>
<pin id="283" dir="0" index="24" bw="24" slack="0"/>
<pin id="284" dir="0" index="25" bw="24" slack="0"/>
<pin id="285" dir="0" index="26" bw="24" slack="0"/>
<pin id="286" dir="0" index="27" bw="24" slack="0"/>
<pin id="287" dir="0" index="28" bw="24" slack="0"/>
<pin id="288" dir="0" index="29" bw="24" slack="0"/>
<pin id="289" dir="0" index="30" bw="24" slack="0"/>
<pin id="290" dir="0" index="31" bw="24" slack="0"/>
<pin id="291" dir="0" index="32" bw="24" slack="0"/>
<pin id="292" dir="0" index="33" bw="24" slack="0"/>
<pin id="293" dir="0" index="34" bw="24" slack="0"/>
<pin id="294" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_130_62_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="2"/>
<pin id="331" dir="0" index="2" bw="24" slack="0"/>
<pin id="332" dir="0" index="3" bw="24" slack="0"/>
<pin id="333" dir="0" index="4" bw="24" slack="0"/>
<pin id="334" dir="0" index="5" bw="24" slack="0"/>
<pin id="335" dir="0" index="6" bw="24" slack="0"/>
<pin id="336" dir="0" index="7" bw="24" slack="0"/>
<pin id="337" dir="0" index="8" bw="24" slack="0"/>
<pin id="338" dir="0" index="9" bw="24" slack="0"/>
<pin id="339" dir="0" index="10" bw="24" slack="0"/>
<pin id="340" dir="0" index="11" bw="24" slack="0"/>
<pin id="341" dir="0" index="12" bw="24" slack="0"/>
<pin id="342" dir="0" index="13" bw="24" slack="0"/>
<pin id="343" dir="0" index="14" bw="24" slack="0"/>
<pin id="344" dir="0" index="15" bw="24" slack="0"/>
<pin id="345" dir="0" index="16" bw="24" slack="0"/>
<pin id="346" dir="0" index="17" bw="24" slack="0"/>
<pin id="347" dir="0" index="18" bw="24" slack="0"/>
<pin id="348" dir="0" index="19" bw="24" slack="0"/>
<pin id="349" dir="0" index="20" bw="24" slack="0"/>
<pin id="350" dir="0" index="21" bw="24" slack="0"/>
<pin id="351" dir="0" index="22" bw="24" slack="0"/>
<pin id="352" dir="0" index="23" bw="24" slack="0"/>
<pin id="353" dir="0" index="24" bw="24" slack="0"/>
<pin id="354" dir="0" index="25" bw="24" slack="0"/>
<pin id="355" dir="0" index="26" bw="24" slack="0"/>
<pin id="356" dir="0" index="27" bw="24" slack="0"/>
<pin id="357" dir="0" index="28" bw="24" slack="0"/>
<pin id="358" dir="0" index="29" bw="24" slack="0"/>
<pin id="359" dir="0" index="30" bw="24" slack="0"/>
<pin id="360" dir="0" index="31" bw="24" slack="0"/>
<pin id="361" dir="0" index="32" bw="24" slack="0"/>
<pin id="362" dir="0" index="33" bw="24" slack="0"/>
<pin id="363" dir="0" index="34" bw="24" slack="0"/>
<pin id="364" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln118_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="9" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="1"/>
<pin id="405" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_483_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="9" slack="0"/>
<pin id="409" dir="0" index="2" bw="5" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_483/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln118_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln118_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln118_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_loc_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="3"/>
<pin id="433" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln128_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="24" slack="0"/>
<pin id="436" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln128/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln128_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_484_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="25" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_484/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="denom_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="25" slack="0"/>
<pin id="454" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="denom/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_485_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="25" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_485/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xor_ln128_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="and_ln128_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln128/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="xor_ln128_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128_1/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln128_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="24" slack="0"/>
<pin id="485" dir="0" index="2" bw="24" slack="0"/>
<pin id="486" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="denom_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="24" slack="0"/>
<pin id="493" dir="0" index="2" bw="24" slack="0"/>
<pin id="494" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="denom_1/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_loc3_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="24" slack="3"/>
<pin id="501" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc3_load/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln128_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="24" slack="0"/>
<pin id="504" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln128_1/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln128_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="24" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_1/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_486_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="25" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_486/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="denom_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="25" slack="0"/>
<pin id="522" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="denom_2/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_487_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="25" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_487/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln128_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128_2/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln128_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln128_1/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xor_ln128_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128_3/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln128_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="24" slack="0"/>
<pin id="553" dir="0" index="2" bw="24" slack="0"/>
<pin id="554" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_2/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="denom_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="24" slack="0"/>
<pin id="561" dir="0" index="2" bw="24" slack="0"/>
<pin id="562" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="denom_3/4 "/>
</bind>
</comp>

<comp id="567" class="1005" name="i_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="0"/>
<pin id="569" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="p_loc3_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="24" slack="1"/>
<pin id="576" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_loc3 "/>
</bind>
</comp>

<comp id="580" class="1005" name="p_loc_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="24" slack="1"/>
<pin id="582" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="589" class="1005" name="trunc_ln118_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln118 "/>
</bind>
</comp>

<comp id="597" class="1005" name="denom_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="24" slack="1"/>
<pin id="599" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="denom_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="denom_3_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="24" slack="1"/>
<pin id="604" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="denom_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="128" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="130" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="130" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="203"><net_src comp="138" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="182" pin=6"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="182" pin=7"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="182" pin=8"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="182" pin=9"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="182" pin=10"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="182" pin=11"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="182" pin=12"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="182" pin=13"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="182" pin=14"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="182" pin=15"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="182" pin=16"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="182" pin=17"/></net>

<net id="241"><net_src comp="140" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="220" pin=5"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="220" pin=6"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="220" pin=7"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="220" pin=8"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="220" pin=9"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="220" pin=10"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="220" pin=11"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="220" pin=12"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="220" pin=13"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="220" pin=14"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="220" pin=15"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="220" pin=16"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="220" pin=17"/></net>

<net id="295"><net_src comp="158" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="258" pin=7"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="258" pin=8"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="258" pin=9"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="258" pin=10"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="258" pin=11"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="258" pin=12"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="258" pin=13"/></net>

<net id="308"><net_src comp="56" pin="0"/><net_sink comp="258" pin=14"/></net>

<net id="309"><net_src comp="58" pin="0"/><net_sink comp="258" pin=15"/></net>

<net id="310"><net_src comp="60" pin="0"/><net_sink comp="258" pin=16"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="258" pin=17"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="258" pin=18"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="258" pin=19"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="258" pin=20"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="258" pin=21"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="258" pin=22"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="258" pin=23"/></net>

<net id="318"><net_src comp="76" pin="0"/><net_sink comp="258" pin=24"/></net>

<net id="319"><net_src comp="78" pin="0"/><net_sink comp="258" pin=25"/></net>

<net id="320"><net_src comp="80" pin="0"/><net_sink comp="258" pin=26"/></net>

<net id="321"><net_src comp="82" pin="0"/><net_sink comp="258" pin=27"/></net>

<net id="322"><net_src comp="84" pin="0"/><net_sink comp="258" pin=28"/></net>

<net id="323"><net_src comp="86" pin="0"/><net_sink comp="258" pin=29"/></net>

<net id="324"><net_src comp="88" pin="0"/><net_sink comp="258" pin=30"/></net>

<net id="325"><net_src comp="90" pin="0"/><net_sink comp="258" pin=31"/></net>

<net id="326"><net_src comp="92" pin="0"/><net_sink comp="258" pin=32"/></net>

<net id="327"><net_src comp="94" pin="0"/><net_sink comp="258" pin=33"/></net>

<net id="365"><net_src comp="160" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="366"><net_src comp="0" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="367"><net_src comp="2" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="368"><net_src comp="4" pin="0"/><net_sink comp="328" pin=4"/></net>

<net id="369"><net_src comp="6" pin="0"/><net_sink comp="328" pin=5"/></net>

<net id="370"><net_src comp="8" pin="0"/><net_sink comp="328" pin=6"/></net>

<net id="371"><net_src comp="10" pin="0"/><net_sink comp="328" pin=7"/></net>

<net id="372"><net_src comp="12" pin="0"/><net_sink comp="328" pin=8"/></net>

<net id="373"><net_src comp="14" pin="0"/><net_sink comp="328" pin=9"/></net>

<net id="374"><net_src comp="16" pin="0"/><net_sink comp="328" pin=10"/></net>

<net id="375"><net_src comp="18" pin="0"/><net_sink comp="328" pin=11"/></net>

<net id="376"><net_src comp="20" pin="0"/><net_sink comp="328" pin=12"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="328" pin=13"/></net>

<net id="378"><net_src comp="24" pin="0"/><net_sink comp="328" pin=14"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="328" pin=15"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="328" pin=16"/></net>

<net id="381"><net_src comp="30" pin="0"/><net_sink comp="328" pin=17"/></net>

<net id="382"><net_src comp="96" pin="0"/><net_sink comp="328" pin=18"/></net>

<net id="383"><net_src comp="98" pin="0"/><net_sink comp="328" pin=19"/></net>

<net id="384"><net_src comp="100" pin="0"/><net_sink comp="328" pin=20"/></net>

<net id="385"><net_src comp="102" pin="0"/><net_sink comp="328" pin=21"/></net>

<net id="386"><net_src comp="104" pin="0"/><net_sink comp="328" pin=22"/></net>

<net id="387"><net_src comp="106" pin="0"/><net_sink comp="328" pin=23"/></net>

<net id="388"><net_src comp="108" pin="0"/><net_sink comp="328" pin=24"/></net>

<net id="389"><net_src comp="110" pin="0"/><net_sink comp="328" pin=25"/></net>

<net id="390"><net_src comp="112" pin="0"/><net_sink comp="328" pin=26"/></net>

<net id="391"><net_src comp="114" pin="0"/><net_sink comp="328" pin=27"/></net>

<net id="392"><net_src comp="116" pin="0"/><net_sink comp="328" pin=28"/></net>

<net id="393"><net_src comp="118" pin="0"/><net_sink comp="328" pin=29"/></net>

<net id="394"><net_src comp="120" pin="0"/><net_sink comp="328" pin=30"/></net>

<net id="395"><net_src comp="122" pin="0"/><net_sink comp="328" pin=31"/></net>

<net id="396"><net_src comp="124" pin="0"/><net_sink comp="328" pin=32"/></net>

<net id="397"><net_src comp="126" pin="0"/><net_sink comp="328" pin=33"/></net>

<net id="402"><net_src comp="132" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="411"><net_src comp="134" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="136" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="403" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="424"><net_src comp="403" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="142" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="144" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="146" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="148" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="438" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="146" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="438" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="150" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="444" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="152" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="456" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="444" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="456" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="470" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="154" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="156" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="476" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="482" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="452" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="490" pin="3"/><net_sink comp="258" pin=34"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="144" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="146" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="148" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="506" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="146" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="506" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="150" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="512" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="152" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="524" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="512" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="524" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="538" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="154" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="156" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="544" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="550" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="520" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="566"><net_src comp="558" pin="3"/><net_sink comp="328" pin=34"/></net>

<net id="570"><net_src comp="170" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="577"><net_src comp="174" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="220" pin=18"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="583"><net_src comp="178" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="182" pin=18"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="592"><net_src comp="414" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="600"><net_src comp="490" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="258" pin=34"/></net>

<net id="605"><net_src comp="558" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="328" pin=34"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp | {4 5 }
	Port: tmp_1 | {4 5 }
	Port: tmp_2 | {4 5 }
	Port: tmp_3 | {4 5 }
	Port: tmp_4 | {4 5 }
	Port: tmp_5 | {4 5 }
	Port: tmp_6 | {4 5 }
	Port: tmp_7 | {4 5 }
	Port: tmp_8 | {4 5 }
	Port: tmp_9 | {4 5 }
	Port: tmp_10 | {4 5 }
	Port: tmp_11 | {4 5 }
	Port: tmp_12 | {4 5 }
	Port: tmp_13 | {4 5 }
	Port: tmp_14 | {4 5 }
	Port: tmp_15 | {4 5 }
	Port: tmp_16 | {4 5 }
	Port: tmp_17 | {4 5 }
	Port: tmp_18 | {4 5 }
	Port: tmp_19 | {4 5 }
	Port: tmp_20 | {4 5 }
	Port: tmp_21 | {4 5 }
	Port: tmp_22 | {4 5 }
	Port: tmp_23 | {4 5 }
	Port: tmp_24 | {4 5 }
	Port: tmp_25 | {4 5 }
	Port: tmp_26 | {4 5 }
	Port: tmp_27 | {4 5 }
	Port: tmp_28 | {4 5 }
	Port: tmp_29 | {4 5 }
	Port: tmp_30 | {4 5 }
	Port: tmp_31 | {4 5 }
 - Input state : 
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_17 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_18 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_19 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_20 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_21 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_22 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_23 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_24 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_25 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_26 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_27 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_28 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_29 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_30 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_31 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_32 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_1 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_2 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_3 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_4 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_5 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_6 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_7 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_8 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_9 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_10 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_11 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_12 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_13 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_14 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_15 | {2 3 4 5 }
	Port: top_kernel_Outline_VITIS_LOOP_118_4 : A_16 | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln118 : 1
	State 2
		tmp_483 : 1
		br_ln118 : 2
		trunc_ln118 : 1
		call_ln118 : 2
		call_ln118 : 2
		add_ln118 : 1
		store_ln118 : 2
	State 3
	State 4
		sext_ln128 : 1
		add_ln128 : 2
		tmp_484 : 3
		denom : 3
		tmp_485 : 3
		xor_ln128 : 4
		and_ln128 : 4
		xor_ln128_1 : 4
		select_ln128 : 4
		denom_1 : 5
		call_ln118 : 6
		sext_ln128_1 : 1
		add_ln128_1 : 2
		tmp_486 : 3
		denom_2 : 3
		tmp_487 : 3
		xor_ln128_2 : 4
		and_ln128_1 : 4
		xor_ln128_3 : 4
		select_ln128_2 : 4
		denom_3 : 5
		call_ln118 : 6
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |  grp_top_kernel_Pipeline_VITIS_LOOP_122_5_fu_182 |  7.824  |   264   |   2014  |
|   call   | grp_top_kernel_Pipeline_VITIS_LOOP_122_51_fu_220 |  7.824  |   264   |   2014  |
|          |  grp_top_kernel_Pipeline_VITIS_LOOP_130_6_fu_258 |  15.648 |  51886  |  40910  |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_130_62_fu_328 |  15.648 |  51886  |  40910  |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                select_ln128_fu_482               |    0    |    0    |    24   |
|  select  |                  denom_1_fu_490                  |    0    |    0    |    24   |
|          |               select_ln128_2_fu_550              |    0    |    0    |    24   |
|          |                  denom_3_fu_558                  |    0    |    0    |    24   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 add_ln118_fu_420                 |    0    |    0    |    16   |
|    add   |                 add_ln128_fu_438                 |    0    |    0    |    31   |
|          |                add_ln128_1_fu_506                |    0    |    0    |    31   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 xor_ln128_fu_464                 |    0    |    0    |    2    |
|    xor   |                xor_ln128_1_fu_476                |    0    |    0    |    2    |
|          |                xor_ln128_2_fu_532                |    0    |    0    |    2    |
|          |                xor_ln128_3_fu_544                |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|
|    and   |                 and_ln128_fu_470                 |    0    |    0    |    2    |
|          |                and_ln128_1_fu_538                |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                  tmp_483_fu_406                  |    0    |    0    |    0    |
|          |                  tmp_484_fu_444                  |    0    |    0    |    0    |
| bitselect|                  tmp_485_fu_456                  |    0    |    0    |    0    |
|          |                  tmp_486_fu_512                  |    0    |    0    |    0    |
|          |                  tmp_487_fu_524                  |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                trunc_ln118_fu_414                |    0    |    0    |    0    |
|   trunc  |                   denom_fu_452                   |    0    |    0    |    0    |
|          |                  denom_2_fu_520                  |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   sext   |                 sext_ln128_fu_434                |    0    |    0    |    0    |
|          |                sext_ln128_1_fu_502               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  |  46.944 |  104300 |  86034  |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  denom_1_reg_597  |   24   |
|  denom_3_reg_602  |   24   |
|    i_1_reg_567    |    9   |
|   p_loc3_reg_574  |   24   |
|   p_loc_reg_580   |   24   |
|trunc_ln118_reg_589|    8   |
+-------------------+--------+
|       Total       |   113  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|
|  grp_top_kernel_Pipeline_VITIS_LOOP_122_5_fu_182 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_122_51_fu_220 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|  grp_top_kernel_Pipeline_VITIS_LOOP_130_6_fu_258 |  p34 |   2  |  24  |   48   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_130_62_fu_328 |  p34 |   2  |  24  |   48   ||    0    ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                      |      |      |      |   128  ||  1.956  ||    0    ||    36   |
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   46   | 104300 |  86034 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   36   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |   48   | 104413 |  86070 |
+-----------+--------+--------+--------+
