m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/simulation/modelsim
vmod_10_counter
Z1 !s110 1690735190
!i10b 1
!s100 34[3QM:J@lGPCl6VZ=a0Y1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I5@iGZac]>Yb=fEbWPPW6L3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1690592433
8C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_10_counter.v
FC:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_10_counter.v
!i122 1
L0 4 24
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1690735190.000000
!s107 C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_10_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz|C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_10_counter.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz
Z8 tCvgOpt 0
vmod_5_counter
R1
!i10b 1
!s100 I6>R3YEDKgL6J]bRH3L4;2
R2
Ilg^DkSNglkfATgKOQIHnM1
R3
R0
w1690565689
8C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_5_counter.v
FC:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_5_counter.v
!i122 2
L0 5 23
R4
r1
!s85 0
31
R5
!s107 C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_5_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz|C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_5_counter.v|
!i113 1
R6
R7
R8
vone_sec_clk
Z9 !s110 1690735191
!i10b 1
!s100 3WPWecV8:GLZf6<dEg>nb3
R2
I1;XbaIkU7m?P:@J6H<ag01
R3
R0
w1690734863
8C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/one_sec_clk.v
FC:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/one_sec_clk.v
!i122 3
L0 3 16
R4
r1
!s85 0
31
Z10 !s108 1690735191.000000
!s107 C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/one_sec_clk.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz|C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/one_sec_clk.v|
!i113 1
R6
R7
R8
vtestbench
R9
!i10b 1
!s100 0on]zi]0_h3;6]HNDg3aS2
R2
Ic_HD@F;f?M[Zj@kja8QY71
R3
R0
w1690735159
8C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/testbench.v
FC:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/testbench.v
!i122 4
L0 3 13
R4
r1
!s85 0
31
R10
!s107 C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz|C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/testbench.v|
!i113 1
R6
R7
R8
vtff_1
R1
!i10b 1
!s100 <6`Y0F[N3_czMG?C8hl1=1
R2
IhQEUOlcMb0Nd>A^JRa85d2
R3
R0
w1690564835
8C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/tff_1.v
FC:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/tff_1.v
!i122 0
L0 1 11
R4
r1
!s85 0
31
R5
!s107 C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/tff_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz|C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/tff_1.v|
!i113 1
R6
R7
R8
