Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to U:\Desktop\cpre488mp3\system\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"U:\Desktop\cpre488mp3\system\pcores\" "U:\Desktop\cpre488mp3\repository\ProcessorIPLib\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\hdl\verilog\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" Line 1807: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" Line 1853: Net <axi4lite_0_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" Line 1864: Net <axi4lite_0_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_vdma_0>.
    Set property "BOX_TYPE = user_black_box" for instance <IIC_FMC>.
    Set property "BOX_TYPE = user_black_box" for instance <fmc_imageon_iic_0>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_1>.
    Set property "BOX_TYPE = user_black_box" for instance <v_tc_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_tpg_0>.
    Set property "BOX_TYPE = user_black_box" for instance <fmc_imageon_vita_receiver_0>.
    Set property "BOX_TYPE = user_black_box" for instance <v_vid_in_axi4s_0>.
    Set property "BOX_TYPE = user_black_box" for instance <v_tc_0>.
    Set property "BOX_TYPE = user_black_box" for instance <v_cfa_0>.
    Set property "BOX_TYPE = user_black_box" for instance <v_rgb2ycrcb_0>.
    Set property "BOX_TYPE = user_black_box" for instance <v_cresample_0>.
    Set property "BOX_TYPE = user_black_box" for instance <v_axi4s_vid_out_0>.
    Set property "BOX_TYPE = user_black_box" for instance <fmc_imageon_hdmi_out_0>.
    Set property "BOX_TYPE = user_black_box" for instance <BTNs_5Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <SWs_8Bits>.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <GPIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <GPIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_AWID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_WID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_AWBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_AWLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_AWSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_AWPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_AWADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_WDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_AWCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_AWLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_AWQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_WSTRB> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA0_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA1_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA2_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <I2C0_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <I2C0_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <I2C0_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <I2C0_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI0_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI0_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI0_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <TTC0_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <TTC0_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <TTC0_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <TTC1_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <TTC1_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <TTC1_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_ARVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_AWVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_BREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_RREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_WLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <M_AXI_GP1_WVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA0_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA0_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA0_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA1_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA1_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA1_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA2_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA2_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA2_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <FCLK_CLK2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2160: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_AWID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_AWLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_AWSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_AWBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_AWLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_AWCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_AWPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_WLAST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_ARID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_ARLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_ARSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_ARBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_ARLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_ARCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_ARPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 2837: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <M_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_BID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_BUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_RID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_RUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <M_AXI_WUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <IRQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3045: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <m_axi_sg_araddr> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <m_axi_sg_arlen> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <m_axi_sg_arsize> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <m_axi_sg_arburst> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <m_axi_sg_arprot> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <m_axi_sg_arcache> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <m_axis_mm2s_tkeep> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <mm2s_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <s2mm_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <axi_vdma_tstvec> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <m_axi_sg_arvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <m_axi_sg_rready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <mm2s_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <s2mm_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <mm2s_fsync_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <mm2s_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <mm2s_buffer_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <mm2s_buffer_almost_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <s2mm_fsync_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <s2mm_buffer_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <s2mm_buffer_almost_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <s2mm_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <mm2s_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3253: Output port <s2mm_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3353: Output port <IIC2INTC_Irpt> of the instance <IIC_FMC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3384: Output port <IIC2INTC_Irpt> of the instance <fmc_imageon_iic_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT2> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT3> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT4> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT5> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT6> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT7> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT8> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT9> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT10> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT11> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT12> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT13> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT14> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKOUT15> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <CLKFBOUT> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <PSDONE> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3415: Output port <LOCKED> of the instance <clock_generator_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3444: Output port <fsync_out> of the instance <v_tc_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3444: Output port <irq> of the instance <v_tc_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3444: Output port <active_chroma_out> of the instance <v_tc_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <video_data_out> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <VDMA_video_data_out> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <ZP_debug> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <TPG_debug> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <hsync_out> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <vsync_out> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <hblank_out> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <vblank_out> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <active_video_out> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <VDMA_wd_clk> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <VDMA_wd_reset> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3488: Output port <VDMA_video_out_we> of the instance <axi_tpg_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3531: Output port <debug_host_o> of the instance <fmc_imageon_vita_receiver_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3531: Output port <debug_spi_o> of the instance <fmc_imageon_vita_receiver_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3531: Output port <debug_iserdes_o> of the instance <fmc_imageon_vita_receiver_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3531: Output port <debug_decoder_o> of the instance <fmc_imageon_vita_receiver_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3531: Output port <debug_crc_o> of the instance <fmc_imageon_vita_receiver_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3531: Output port <debug_triggen_o> of the instance <fmc_imageon_vita_receiver_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3531: Output port <debug_video_o> of the instance <fmc_imageon_vita_receiver_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3531: Output port <fsync> of the instance <fmc_imageon_vita_receiver_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3588: Output port <wr_error> of the instance <v_vid_in_axi4s_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3588: Output port <empty> of the instance <v_vid_in_axi4s_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3616: Output port <fsync_out> of the instance <v_tc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3616: Output port <irq> of the instance <v_tc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3616: Output port <active_chroma_out> of the instance <v_tc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3660: Output port <intc_if> of the instance <v_cfa_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3660: Output port <irq> of the instance <v_cfa_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3699: Output port <intc_if> of the instance <v_rgb2ycrcb_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3699: Output port <irq> of the instance <v_rgb2ycrcb_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3738: Output port <intc_if> of the instance <v_cresample_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3738: Output port <irq> of the instance <v_cresample_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3777: Output port <video_vsync> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3777: Output port <video_hsync> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3777: Output port <vtg_fsync> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3777: Output port <locked> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3777: Output port <wr_error> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3777: Output port <empty> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3807: Output port <debug_o> of the instance <fmc_imageon_hdmi_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3824: Output port <GPIO2_IO_O> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3824: Output port <GPIO2_IO_T> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3824: Output port <IP2INTC_Irpt> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3854: Output port <GPIO2_IO_O> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3854: Output port <GPIO2_IO_T> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\my.files.iastate.edu\users\kfisch13\Desktop\cpre488mp3\system\hdl\system.vhd" line 3854: Output port <IP2INTC_Irpt> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_fmc_imageon_vita_receiver_0_wrapper.ngc>.
Reading core <../implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/system_fmc_imageon_hdmi_out_0_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_1_wrapper.ngc>.
Reading core <../implementation/system_v_vid_in_axi4s_0_wrapper.ngc>.
Reading core <../implementation/system_axi4lite_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_1_wrapper.ngc>.
Reading core <../implementation/system_axi_vdma_0_wrapper.ngc>.
Reading core <../implementation/system_v_tc_1_wrapper.ngc>.
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading Secure Unit <v_tc_1>.
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/system_axi_tpg_0_wrapper.ngc>.
Reading core <../implementation/system_v_tc_0_wrapper.ngc>.
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading Secure Unit <v_tc_0>.
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/system_v_cfa_0_wrapper.ngc>.
INFO:coreutil - Full license for component <v_cfa> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading Secure Unit <v_cfa_0>.
INFO:coreutil - Full license for component <v_cfa> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/system_v_rgb2ycrcb_0_wrapper.ngc>.
Reading core <../implementation/system_v_cresample_0_wrapper.ngc>.
INFO:coreutil - Full license for component <v_cresample> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading Secure Unit <v_cresample_0>.
INFO:coreutil - Full license for component <v_cresample> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/system_v_axi4s_vid_out_0_wrapper.ngc>.
Reading core <../implementation/system_iic_fmc_wrapper.ngc>.
Reading core <../implementation/system_fmc_imageon_iic_0_wrapper.ngc>.
Reading core <../implementation/system_btns_5bits_wrapper.ngc>.
Reading core <../implementation/system_sws_8bits_wrapper.ngc>.
Loading core <system_fmc_imageon_vita_receiver_0_wrapper> for timing and area information for instance <fmc_imageon_vita_receiver_0>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_fmc_imageon_hdmi_out_0_wrapper> for timing and area information for instance <fmc_imageon_hdmi_out_0>.
Loading core <system_clock_generator_1_wrapper> for timing and area information for instance <clock_generator_1>.
Loading core <system_v_vid_in_axi4s_0_wrapper> for timing and area information for instance <v_vid_in_axi4s_0>.
Loading core <system_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <system_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <system_axi_vdma_0_wrapper> for timing and area information for instance <axi_vdma_0>.
Loading core <system_v_tc_1_wrapper> for timing and area information for instance <v_tc_1>.
Loading core <system_axi_tpg_0_wrapper> for timing and area information for instance <axi_tpg_0>.
Loading core <system_v_tc_0_wrapper> for timing and area information for instance <v_tc_0>.
Loading core <system_v_cfa_0_wrapper> for timing and area information for instance <v_cfa_0>.
Loading core <system_v_rgb2ycrcb_0_wrapper> for timing and area information for instance <v_rgb2ycrcb_0>.
Loading core <system_v_cresample_0_wrapper> for timing and area information for instance <v_cresample_0>.
Loading core <system_v_axi4s_vid_out_0_wrapper> for timing and area information for instance <v_axi4s_vid_out_0>.
Loading core <system_iic_fmc_wrapper> for timing and area information for instance <IIC_FMC>.
Loading core <system_fmc_imageon_iic_0_wrapper> for timing and area information for instance <fmc_imageon_iic_0>.
Loading core <system_btns_5bits_wrapper> for timing and area information for instance <BTNs_5Bits>.
Loading core <system_sws_8bits_wrapper> for timing and area information for instance <SWs_8Bits>.
INFO:Xst:1901 - Instance fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst in unit fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst of type FIFO18 has been replaced by FIFO18E1
INFO:Xst:1901 - Instance fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst in unit fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst of type FIFO18 has been replaced by FIFO18E1
INFO:Xst:1901 - Instance fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst in unit fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst of type FIFO18 has been replaced by FIFO18E1
INFO:Xst:1901 - Instance fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst in unit fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst of type FIFO18 has been replaced by FIFO18E1
INFO:Xst:1901 - Instance fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst in unit fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst of type FIFO18 has been replaced by FIFO18E1
INFO:Xst:1901 - Instance fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_blc/gen_correction.gen_correct_blocks[3].gen_correct_blocks_v5.the_correct_block in unit fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_blc/gen_correction.gen_correct_blocks[3].gen_correct_blocks_v5.the_correct_block of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_blc/gen_correction.gen_correct_blocks[2].gen_correct_blocks_v5.the_correct_block in unit fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_blc/gen_correction.gen_correct_blocks[2].gen_correct_blocks_v5.the_correct_block of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_blc/gen_correction.gen_correct_blocks[1].gen_correct_blocks_v5.the_correct_block in unit fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_blc/gen_correction.gen_correct_blocks[1].gen_correct_blocks_v5.the_correct_block of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_blc/gen_correction.gen_correct_blocks[0].gen_correct_blocks_v5.the_correct_block in unit fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_blc/gen_correction.gen_correct_blocks[0].gen_correct_blocks_v5.the_correct_block of type DSP48E has been replaced by DSP48E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 26.
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_35> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_35_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following 2 FFs/Latches : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_34> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_34_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_56> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_56_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_37> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_37_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_33> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_33_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_36> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_36_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_38> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_38_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_4> in Unit <fmc_imageon_hdmi_out_0> is equivalent to the following FF/Latch : <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_4_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_5> in Unit <fmc_imageon_hdmi_out_0> is equivalent to the following FF/Latch : <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_5_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_2> in Unit <fmc_imageon_hdmi_out_0> is equivalent to the following FF/Latch : <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_38_1> in Unit <v_rgb2ycrcb_0> is equivalent to the following FF/Latch : <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_38_2> 
INFO:Xst:2260 - The FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_39_1> in Unit <v_rgb2ycrcb_0> is equivalent to the following FF/Latch : <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_39_2> 
INFO:Xst:2260 - The FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0_1> in Unit <v_rgb2ycrcb_0> is equivalent to the following FF/Latch : <v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0_2> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_35> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_35_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following 2 FFs/Latches : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_34> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_34_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_56> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_56_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_37> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_37_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_33> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_33_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_36> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_36_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_38> in Unit <fmc_imageon_vita_receiver_0> is equivalent to the following FF/Latch : <fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_38_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/framestart2_regen_l/K7_GEN.pulse_regen_k7_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_txfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_spi_rxfifo_l/K7_GEN.afifo_32_v6_l> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_4> in Unit <fmc_imageon_hdmi_out_0> is equivalent to the following FF/Latch : <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_4_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_5> in Unit <fmc_imageon_hdmi_out_0> is equivalent to the following FF/Latch : <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_5_1> 
INFO:Xst:2260 - The FF/Latch <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_2> in Unit <fmc_imageon_hdmi_out_0> is equivalent to the following FF/Latch : <fmc_imageon_hdmi_out_0/embed_syncs_l/hblank_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0_1> in Unit <v_rgb2ycrcb_0> is equivalent to the following FF/Latch : <v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0_2> 
INFO:Xst:2260 - The FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_38_1> in Unit <v_rgb2ycrcb_0> is equivalent to the following FF/Latch : <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_38_2> 
INFO:Xst:2260 - The FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_39_1> in Unit <v_rgb2ycrcb_0> is equivalent to the following FF/Latch : <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_39_2> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 35101
#      GND                         : 59
#      INV                         : 907
#      LUT1                        : 877
#      LUT2                        : 3361
#      LUT3                        : 3877
#      LUT4                        : 3728
#      LUT5                        : 3072
#      LUT6                        : 9437
#      MUXCY                       : 5151
#      MUXCY_L                     : 67
#      MUXF7                       : 345
#      MUXF8                       : 95
#      VCC                         : 40
#      XORCY                       : 4085
# FlipFlops/Latches                : 24772
#      FD                          : 3155
#      FDC                         : 1295
#      FDCE                        : 1618
#      FDE                         : 3660
#      FDP                         : 388
#      FDPE                        : 266
#      FDR                         : 4748
#      FDRE                        : 9082
#      FDS                         : 273
#      FDSE                        : 283
#      ODDR                        : 4
# RAMS                             : 246
#      FIFO18E1                    : 5
#      RAM16X1D                    : 1
#      RAM32M                      : 56
#      RAM32X1D                    : 154
#      RAMB18E1                    : 14
#      RAMB36E1                    : 16
# Shift Registers                  : 1233
#      SRL16E                      : 36
#      SRLC16E                     : 1134
#      SRLC32E                     : 63
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGCTRL                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 15
#      IBUFDS                      : 6
#      IOBUF                       : 17
#      OBUF                        : 1
#      OBUFT                       : 26
# DSPs                             : 16
#      DSP48E1                     : 16
# Others                           : 20
#      BUFIO                       : 1
#      BUFR                        : 1
#      IDELAYCTRL                  : 1
#      IDELAYE2                    : 5
#      ISERDESE2                   : 10
#      MMCME2_ADV                  : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:           24755  out of  106400    23%  
 Number of Slice LUTs:                27026  out of  53200    50%  
    Number used as Logic:             25259  out of  53200    47%  
    Number used as Memory:             1767  out of  17400    10%  
       Number used as RAM:              534
       Number used as SRL:             1233

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  41120
   Number with an unused Flip Flop:   16365  out of  41120    39%  
   Number with an unused LUT:         14094  out of  41120    34%  
   Number of fully used LUT-FF pairs: 10661  out of  41120    25%  
   Number of unique control sets:       766

IO Utilization: 
 Number of IOs:                         199
 Number of bonded IOBs:                  60  out of    200    30%  
    IOB Flip Flops/Latches:              17

Specific Feature Utilization:
 Number of Block RAM/FIFO:               28  out of    140    20%  
    Number using Block RAM only:         23
    Number using FIFO only:               5
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  
 Number of DSP48E1s:                     16  out of    220     7%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)                                                                                                | Load  |
----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1           | BUFG                                                                                                                 | 4005  |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                                                                                                                 | 4019  |
clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0           | BUFG                                                                                                                 | 16712 |
fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin               | IBUFDS+BUFR                                                                                                          | 151   |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>| BUFG                                                                                                                 | 1394  |
axi_tpg_0/S_AXI_RRESP<0>                                        | NONE(axi_tpg_0/axi_tpg_0/USER_LOGIC_I/tpg_u1/ZPlate1_Mram_AppliedRdAddr[10]_SinTableArray[2047][7]_wide_mux_2064_OUT)| 1     |
v_cfa_0/v_cfa_0/cfa_top_inst/status<5>                          | NONE(v_cfa_0/v_cfa_0/cfa_top_inst/intcore/var_min_cfa_instance/pix_matrix_orig/mem_block/Mram_ram2)                  | 9     |
----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                             | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
v_cfa_0/v_cfa_0/cfa_top_inst/intcore/var_min_cfa_instance/sync_del_G/Msub_GND_163_o_GND_163_o_sub_1_OUT<13:0>_lut<13>(v_cfa_0/v_cfa_0/cfa_top_inst/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | NONE(v_cfa_0/v_cfa_0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/get_var_min_G/get_w4_Mram_sp_rom)                                                                                                                                                                                                                                                                      | 660   |
v_cfa_0/v_cfa_0/cfa_top_inst/status<5>(v_cfa_0/v_cfa_0/cfa_top_inst/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | NONE(v_cfa_0/v_cfa_0/cfa_top_inst/intcore/var_min_cfa_instance/get_G/get_var_min_G/get_w4_Mram_sp_rom)                                                                                                                                                                                                                                                                      | 416   |
fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l/N1(fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                         | NONE(fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/DEMUX_GEN.demux_fifo_l/K7_GEN.afifo_64i_16o_k7_l/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                              | 28    |
axi_tpg_0/S_AXI_RRESP<0>(axi_tpg_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | NONE(axi_tpg_0/axi_tpg_0/USER_LOGIC_I/tpg_u1/ZPlate1_Mram_AppliedRdAddr[10]_SinTableArray[2047][7]_wide_mux_2064_OUT)                                                                                                                                                                                                                                                       | 12    |
axi_tpg_0/N1(axi_tpg_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | NONE(axi_tpg_0/axi_tpg_0/USER_LOGIC_I/tpg_u1/ZPlate1_Mram_AppliedRdAddr[10]_SinTableArray[2047][7]_wide_mux_2064_OUT)                                                                                                                                                                                                                                                       | 8     |
v_axi4s_vid_out_0/N1(v_axi4s_vid_out_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | NONE(v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram)                                                                                                                                                                                                                                                             | 4     |
v_axi4s_vid_out_0/vtg_fsync(v_axi4s_vid_out_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | NONE(v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram)                                                                                                                                                                                                                                                             | 4     |
v_vid_in_axi4s_0/N0(v_vid_in_axi4s_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | NONE(v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram)                                                                                                                                                                                                                                                              | 4     |
v_vid_in_axi4s_0/N1(v_vid_in_axi4s_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | NONE(v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram)                                                                                                                                                                                                                                                              | 4     |
axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                | NONE(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                      | 2     |
axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                            | NONE(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)            | 2     |
axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                | NONE(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)        | 2     |
axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_en_wr_ce_AND_1_o(v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/wr_en_wr_ce_AND_1_o1:O)                                                                                                                                                                                                                                                                                                                                                                                                                       | NONE(v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram)                                                                                                                                                                                                                                                             | 2     |
v_cfa_0/v_cfa_0/cfa_top_inst/intcore/var_min_cfa_instance/pix_matrix_G/mem_block/we(v_cfa_0/v_cfa_0/cfa_top_inst/intcore/var_min_cfa_instance/ce_g_pix_mat1:O)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | NONE(v_cfa_0/v_cfa_0/cfa_top_inst/intcore/var_min_cfa_instance/pix_matrix_G/mem_block/Mram_ram2)                                                                                                                                                                                                                                                                            | 2     |
v_cfa_0/v_cfa_0/cfa_top_inst/status<0>(v_cfa_0/v_cfa_0/cfa_top_inst/axi_control/core_ce1:O)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | NONE(v_cfa_0/v_cfa_0/cfa_top_inst/intcore/var_min_cfa_instance/pix_matrix_orig/mem_block/Mram_ram3)                                                                                                                                                                                                                                                                         | 2     |
v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/de_3(v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/vid_in_formatter/de_3:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | NONE(v_vid_in_axi4s_0/v_vid_in_axi4s_0/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram)                                                                                                                                                                                                                                                              | 2     |
fmc_imageon_vita_receiver_0/debug_iserdes_o<105>(fmc_imageon_vita_receiver_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in)                                                                                                                                                   | 1     |
fmc_imageon_vita_receiver_0/debug_video_o<31>(fmc_imageon_vita_receiver_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in)                                                                                                                                                   | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.870ns (Maximum Frequency: 145.556MHz)
   Minimum input arrival time before clock: 3.432ns
   Maximum output required time after clock: 5.662ns
   Maximum combinational path delay: 1.127ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1'
  Clock period: 4.311ns (frequency: 231.965MHz)
  Total number of paths / destination ports: 79586 / 7693
-------------------------------------------------------------------------
Delay:               4.311ns (Levels of Logic = 7)
  Source:            fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_1 (FF)
  Destination:       fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINLASTBIT_i (FF)
  Source Clock:      clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1 rising
  Destination Clock: clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1 rising

  Data Path: fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_1 to fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINLASTBIT_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            12   0.282   0.811  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_1 (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr<1>)
     LUT6:I0->O            1   0.053   0.485  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Mmux_GenCntr[3]_X_92_o_wide_mux_162_OUT413_F (N998)
     LUT3:I1->O            2   0.053   0.731  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Mmux_GenCntr[3]_X_92_o_wide_mux_162_OUT4131 (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Mmux_GenCntr[3]_X_92_o_wide_mux_162_OUT41)
     LUT6:I1->O            1   0.053   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_DATA[9]_GenCntr[3]_equal_164_o103_G (N947)
     MUXF7:I1->O           1   0.217   0.602  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_DATA[9]_GenCntr[3]_equal_164_o103 (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_DATA[9]_GenCntr[3]_equal_164_o102)
     LUT5:I2->O            3   0.053   0.427  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_DATA[9]_GenCntr[3]_equal_164_o104 (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_DATA[9]_GenCntr[3]_equal_164_o)
     LUT5:I4->O            3   0.053   0.427  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/_n1260_inv2_rstpot (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/_n1260_inv2_rstpot)
     LUT4:I3->O            1   0.053   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINOTHERBIT_i_dpot (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINOTHERBIT_i_dpot)
     FDCE:D                    0.011          fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINOTHERBIT_i
    ----------------------------------------
    Total                      4.311ns (0.828ns logic, 3.483ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 6.870ns (frequency: 145.556MHz)
  Total number of paths / destination ports: 512566 / 8419
-------------------------------------------------------------------------
Delay:               6.870ns (Levels of Logic = 10)
  Source:            axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:       IIC_FMC/IIC_FMC/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to IIC_FMC/IIC_FMC/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.282   0.732  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d<1>)
     LUT3:I0->O           23   0.053   0.742  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0434<1>)
     LUT6:I3->O           37   0.053   0.756  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1 (M_AXI_ARVALID<1>)
     end scope: 'axi4lite_0:M_AXI_ARVALID<1>'
     begin scope: 'IIC_FMC:S_AXI_ARVALID'
     LUT3:I0->O           46   0.053   0.895  IIC_FMC/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i31 (IIC_FMC/X_IIC/Bus2IIC_Addr<6>)
     LUT6:I0->O            8   0.053   0.785  IIC_FMC/X_IIC/REG_INTERFACE_I/Mmux__n03531611 (IIC_FMC/X_IIC/REG_INTERFACE_I/Mmux__n0353161)
     LUT6:I0->O            9   0.053   0.792  IIC_FMC/X_IIC/REG_INTERFACE_I/Mmux__n03531121 (IIC_FMC/X_IIC/REG_INTERFACE_I/Mmux__n0353112)
     LUT6:I0->O            3   0.053   0.753  IIC_FMC/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<4>2 (IIC_FMC/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<4>1)
     LUT6:I0->O            1   0.053   0.000  IIC_FMC/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<4>8_SW1_F (N108)
     MUXF7:I0->O           1   0.214   0.485  IIC_FMC/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<4>8_SW1 (N81)
     LUT6:I4->O            1   0.053   0.000  IIC_FMC/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<4>9 (IIC_FMC/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<27>)
     FDRE:D                    0.011          IIC_FMC/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4
    ----------------------------------------
    Total                      6.870ns (0.931ns logic, 5.939ns route)
                                       (13.6% logic, 86.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0'
  Clock period: 4.552ns (frequency: 219.684MHz)
  Total number of paths / destination ports: 495711 / 40372
-------------------------------------------------------------------------
Delay:               4.552ns (Levels of Logic = 8)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0 rising
  Destination Clock: clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0 rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            6   0.282   0.635  sec_inst (sec_net)
     SEC:in->out           2   0.053   0.419  sec_inst (sec_net)
     SEC:in->out           5   0.053   0.512  sec_inst (sec_net)
     SEC:in->out           2   0.053   0.419  sec_inst (sec_net)
     SEC:in->out           2   0.053   0.419  sec_inst (sec_net)
     SEC:in->out          11   0.053   0.479  sec_inst (sec_net)
     SEC:in->out           8   0.053   0.459  sec_inst (sec_net)
     SEC:in->out          13   0.053   0.493  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      4.552ns (0.717ns logic, 3.835ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin'
  Clock period: 1.629ns (frequency: 613.874MHz)
  Total number of paths / destination ports: 263 / 103
-------------------------------------------------------------------------
Delay:               1.629ns (Levels of Logic = 1)
  Source:            fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/syncstate_FSM_FFd1 (FF)
  Destination:       fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_2 (FF)
  Source Clock:      fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin rising
  Destination Clock: fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin rising

  Data Path: fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/syncstate_FSM_FFd1 to fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.282   0.681  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/syncstate_FSM_FFd1 (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/syncstate_FSM_FFd1)
     LUT4:I0->O            3   0.053   0.413  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/_n0131_inv2 (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/_n0131_inv)
     FDCE:CE                   0.200          fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_0
    ----------------------------------------
    Total                      1.629ns (0.535ns logic, 1.094ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>'
  Clock period: 3.733ns (frequency: 267.878MHz)
  Total number of paths / destination ports: 16902 / 3120
-------------------------------------------------------------------------
Delay:               3.733ns (Levels of Logic = 6)
  Source:            axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             80   0.282   0.562  U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i)
     INV:I->O              7   0.067   0.642  U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.wdch_m_axi_wvalid1_INV_0 (M_AXI_WVALID)
     end scope: 'axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo:M_AXI_WVALID'
     LUT5:I2->O            2   0.053   0.731  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID11 (DEBUG_MC_MP_WDATACONTROL<0>)
     LUT6:I1->O           13   0.053   0.493  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i2 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.wr_cmd_ready)
     begin scope: 'axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst:RD_EN'
     LUT4:I3->O           16   0.053   0.733  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i)
     LUT6:I2->O            2   0.053   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FDP:D                     0.011          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    ----------------------------------------
    Total                      3.733ns (0.572ns logic, 3.161ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 2379 / 2114
-------------------------------------------------------------------------
Offset:              3.432ns (Levels of Logic = 7)
  Source:            processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WVALID (PAD)
  Destination:       fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_52 (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WVALID to fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_52
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0WVALID      4   0.000   0.000  processing_system7_0/PS7_i (M_AXI_GP0_WVALID)
     end scope: 'processing_system7_0:M_AXI_GP0_WVALID'
     begin scope: 'axi4lite_0:S_AXI_WVALID<0>'
     LUT4:I3->O           14   0.053   0.498  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_wvalid1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_wvalid)
     LUT4:I3->O            3   0.053   0.499  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/M_AXI_WVALID1 (M_AXI_WVALID<5>)
     end scope: 'axi4lite_0:M_AXI_WVALID<5>'
     begin scope: 'fmc_imageon_vita_receiver_0:S_AXI_WVALID'
     LUT5:I3->O           86   0.053   0.903  fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11 (fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start)
     LUT6:I0->O           16   0.053   0.823  fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS111 (fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11)
     LUT5:I0->O            1   0.053   0.000  fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11 (fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<4>)
     FDRE:D                    0.011          fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4
    ----------------------------------------
    Total                      3.432ns (0.709ns logic, 2.723ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              0.416ns (Levels of Logic = 0)
  Source:            fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes:Q4 (PAD)
  Destination:       fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/SYNC_DATA_9 (FF)
  Destination Clock: fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin rising

  Data Path: fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes:Q4 to fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/SYNC_DATA_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE2:Q4           2   0.000   0.405  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ISERDES_DATA<9>)
     FDC:D                     0.011          fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/SYNC_DATA_9
    ----------------------------------------
    Total                      0.416ns (0.011ns logic, 0.405ns route)
                                       (2.6% logic, 97.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.410ns (Levels of Logic = 2)
  Source:            fmc_imageon_vita_receiver_0_io_vita_monitor_pin<1> (PAD)
  Destination:       fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_syncchanneldecoder/Monitor_sync_0_1 (FF)
  Destination Clock: clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1 rising

  Data Path: fmc_imageon_vita_receiver_0_io_vita_monitor_pin<1> to fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_syncchanneldecoder/Monitor_sync_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  fmc_imageon_vita_receiver_0_io_vita_monitor_pin_1_IBUF (fmc_imageon_vita_receiver_0_io_vita_monitor_pin_1_IBUF)
     begin scope: 'fmc_imageon_vita_receiver_0:io_vita_monitor<1>'
     FDC:D                     0.011          fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_syncchanneldecoder/Monitor_sync_0_1
    ----------------------------------------
    Total                      0.410ns (0.011ns logic, 0.399ns route)
                                       (2.7% logic, 97.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0'
  Total number of paths / destination ports: 260 / 260
-------------------------------------------------------------------------
Offset:              1.320ns (Levels of Logic = 2)
  Source:            processing_system7_0/processing_system7_0/PS7_i:FCLKRESETN3 (PAD)
  Destination:       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2 (FF)
  Destination Clock: clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0 rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:FCLKRESETN3 to axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:FCLKRESETN3        1   0.000   0.000  processing_system7_0/PS7_i (FCLK_RESET3_N)
     end scope: 'processing_system7_0:FCLK_RESET3_N'
     begin scope: 'axi_interconnect_1:INTERCONNECT_ARESETN'
     INV:I->O             21   0.067   0.529  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0 (axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv)
     FDC:CLR                   0.325          axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0
    ----------------------------------------
    Total                      1.320ns (0.791ns logic, 0.529ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>'
  Total number of paths / destination ports: 693 / 668
-------------------------------------------------------------------------
Offset:              2.636ns (Levels of Logic = 5)
  Source:            processing_system7_0/processing_system7_0/PS7_i:SAXIHP0WREADY (PAD)
  Destination:       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_73 (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:SAXIHP0WREADY to axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_73
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0WREADY      4   0.000   0.000  processing_system7_0/PS7_i (S_AXI_HP0_WREADY)
     end scope: 'processing_system7_0:S_AXI_HP0_WREADY'
     begin scope: 'axi_interconnect_1:M_AXI_WREADY<0>'
     LUT2:I1->O            1   0.053   0.485  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1 (N66)
     LUT6:I4->O           79   0.053   0.798  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1 (axi_interconnect_1/sf_cb_wready<1>)
     begin scope: 'axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo:M_AXI_WREADY'
     LUT4:I0->O           74   0.053   0.561  U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0019_inv1 (U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0019_inv)
     FDE:CE                    0.200          U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_73
    ----------------------------------------
    Total                      2.636ns (0.792ns logic, 1.844ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0'
  Total number of paths / destination ports: 36 / 18
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 2)
  Source:            fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/V6_GEN.ODDR_hdmio_clk_o (FF)
  Destination:       fmc_imageon_hdmi_out_0_io_hdmio_clk_pin (PAD)
  Source Clock:      clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0 rising

  Data Path: fmc_imageon_hdmi_out_0/fmc_imageon_hdmi_out_0/V6_GEN.ODDR_hdmio_clk_o to fmc_imageon_hdmi_out_0_io_hdmio_clk_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  fmc_imageon_hdmi_out_0/V6_GEN.ODDR_hdmio_clk_o (fmc_imageon_hdmi_out_0/hdmio_clk_o)
     OBUFT:I->O                0.000          fmc_imageon_hdmi_out_0/OBUFT_hdmio_clk (io_hdmio_clk)
     end scope: 'fmc_imageon_hdmi_out_0:io_hdmio_clk'
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 1730 / 92
-------------------------------------------------------------------------
Offset:              5.662ns (Levels of Logic = 20)
  Source:            fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             986   0.282   0.689  fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT2:I1->O            3   0.053   0.753  fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<42>1 (fmc_imageon_vita_receiver_0/ipif_Bus2IP_WrCE<21>)
     LUT6:I0->O            1   0.053   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_lut<1> (fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<1> (fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<2> (fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<3> (fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<4> (fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<5> (fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<6> (fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<7> (fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<8> (fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<9> (fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<9>)
     MUXCY:CI->O           5   0.204   0.512  fmc_imageon_vita_receiver_0/USER_LOGIC_I/slv_write_ack<0>_wg_cy<10> (fmc_imageon_vita_receiver_0/user_IP2Bus_WrAck)
     LUT2:I0->O            3   0.053   0.616  fmc_imageon_vita_receiver_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_AWREADY)
     end scope: 'fmc_imageon_vita_receiver_0:S_AXI_WREADY'
     begin scope: 'axi4lite_0:M_AXI_WREADY<5>'
     LUT3:I0->O            1   0.053   0.602  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh2 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh2)
     LUT6:I3->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh5 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh)
     MUXF7:I1->O           1   0.217   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_13_16[0].muxf_s2_low_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF8:I0->O           3   0.160   0.499  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_13_16[0].muxf_s3_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I3->O            1   0.053   0.399  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1 (DEBUG_SF_CB_WDATACONTROL<1>)
     end scope: 'axi4lite_0:S_AXI_WREADY<0>'
     begin scope: 'processing_system7_0:M_AXI_GP0_WREADY'
    PS7:MAXIGP0WREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      5.662ns (1.592ns logic, 4.070ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1'
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 2)
  Source:            fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/V6_GEN.ODDR_vita_clk_pll_o (FF)
  Destination:       fmc_imageon_vita_receiver_0_io_vita_clk_pll_pin (PAD)
  Source Clock:      clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1 rising

  Data Path: fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/V6_GEN.ODDR_vita_clk_pll_o to fmc_imageon_vita_receiver_0_io_vita_clk_pll_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/V6_GEN.ODDR_vita_clk_pll_o (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_clk_pll_o)
     OBUFT:I->O                0.000          fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/OBUFT_vita_clk_pll (io_vita_clk_pll)
     end scope: 'fmc_imageon_vita_receiver_0:io_vita_clk_pll'
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              0.695ns (Levels of Logic = 0)
  Source:            fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/IODELAY_ISERDES_RESET_0 (FF)
  Destination:       fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes:RST (PAD)
  Source Clock:      fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin rising

  Data Path: fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/IODELAY_ISERDES_RESET_0 to fmc_imageon_vita_receiver_0/fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.282   0.413  fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/IODELAY_ISERDES_RESET_0 (fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/IODELAY_ISERDES_RESET_0)
    IDELAYE2:REGRST            0.000          fmc_imageon_vita_receiver_0/USER_LOGIC_I/VITA_CORE_I/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst
    ----------------------------------------
    Total                      0.695ns (0.282ns logic, 0.413ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>'
  Total number of paths / destination ports: 625 / 186
-------------------------------------------------------------------------
Offset:              2.558ns (Levels of Logic = 4)
  Source:            axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:SAXIHP0AWVALID (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0 to processing_system7_0/processing_system7_0/PS7_i:SAXIHP0AWVALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.649  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0)
     LUT4:I0->O            4   0.053   0.433  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0335211 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0335211)
     LUT6:I5->O           26   0.053   0.636  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0335212 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n033521)
     LUT3:I1->O            1   0.053   0.399  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/M_AXI_AVALID_I1 (DEBUG_MP_MR_AWADDRCONTROL<0>)
     end scope: 'axi_interconnect_1:M_AXI_AWVALID<0>'
     begin scope: 'processing_system7_0:S_AXI_HP0_AWVALID'
    PS7:SAXIHP0AWVALID         0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      2.558ns (0.441ns logic, 2.117ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 178 / 172
-------------------------------------------------------------------------
Delay:               1.127ns (Levels of Logic = 3)
  Source:            processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID (PAD)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY (PAD)

  Data Path: processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID to processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0BVALID      5   0.000   0.000  processing_system7_0/PS7_i (S_AXI_HP0_BVALID)
     end scope: 'processing_system7_0:S_AXI_HP0_BVALID'
     begin scope: 'axi_interconnect_1:M_AXI_BVALID<0>'
     LUT3:I0->O            8   0.053   0.445  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/M_AXI_BREADY_I1 (DEBUG_MP_MR_BRESP<1>)
     end scope: 'axi_interconnect_1:M_AXI_BREADY<0>'
     begin scope: 'processing_system7_0:S_AXI_HP0_BREADY'
    PS7:SAXIHP0BREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      1.127ns (0.682ns logic, 0.445ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0           |    4.552|         |         |         |
clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1           |    4.150|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    2.860|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>|    2.145|         |         |         |
v_cfa_0/v_cfa_0/cfa_top_inst/status<5>                          |    2.864|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0           |    1.193|         |         |         |
clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1           |    4.311|         |         |         |
fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin               |    3.302|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    1.640|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1|    1.285|         |         |         |
fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin    |    1.629|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0           |    3.256|         |         |         |
clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT1           |    3.023|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    6.870|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_1/clock_generator_1/SIG_MMCM1_CLKOUT0           |    2.145|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>|    3.733|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 63.60 secs
 
--> 

Total memory usage is 621228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :  881 (   0 filtered)

