// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="resonator_dds,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.818000,HLS_SYN_LAT=27,HLS_SYN_TPT=1,HLS_SYN_MEM=36,HLS_SYN_DSP=48,HLS_SYN_FF=20482,HLS_SYN_LUT=13872,HLS_VERSION=2019_2_1}" *)

module resonator_dds (
        ap_clk,
        ap_rst_n,
        res_in_TDATA,
        res_in_TVALID,
        res_in_TREADY,
        res_in_TLAST,
        res_in_TUSER,
        res_out_TDATA,
        res_out_TVALID,
        res_out_TREADY,
        res_out_TLAST,
        res_out_TUSER,
        generate_tlast,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        s_axi_clk,
        ap_rst_n_s_axi_clk
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 14;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [255:0] res_in_TDATA;
input   res_in_TVALID;
output   res_in_TREADY;
input  [0:0] res_in_TLAST;
input  [7:0] res_in_TUSER;
output  [255:0] res_out_TDATA;
output   res_out_TVALID;
input   res_out_TREADY;
output  [0:0] res_out_TLAST;
output  [7:0] res_out_TUSER;
input   generate_tlast;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   s_axi_clk;
input   ap_rst_n_s_axi_clk;

reg res_in_TREADY;

 reg    ap_rst_n_inv;
wire   [7:0] tones_address0;
reg    tones_ce0;
wire   [255:0] tones_q0;
reg   [7:0] cycle_V;
reg   [175:0] acc_phases_V;
wire   [7:0] accumulator_phases_V_address0;
reg    accumulator_phases_V_ce0;
wire   [175:0] accumulator_phases_V_q0;
wire   [7:0] accumulator_phases_V_address1;
reg    accumulator_phases_V_ce1;
reg    accumulator_phases_V_we1;
reg    res_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    res_out_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_rst_n_s_axi_clk_inv;
wire   [15:0] data_in_data_0_V_fu_411_p1;
reg   [15:0] data_in_data_0_V_reg_4001;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    regslice_both_res_out_data_V_U_apdone_blk;
reg    ap_block_state28_pp0_stage0_iter27;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter1_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter2_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter3_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter4_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter5_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter6_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter7_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter8_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter9_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter10_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter11_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter12_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter13_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter14_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter15_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter16_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter17_reg;
reg   [15:0] data_in_data_0_V_reg_4001_pp0_iter18_reg;
reg   [15:0] data_in_data_1_V_reg_4006;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter1_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter2_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter3_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter4_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter5_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter6_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter7_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter8_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter9_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter10_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter11_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter12_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter13_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter14_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter15_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter16_reg;
reg   [15:0] data_in_data_1_V_reg_4006_pp0_iter17_reg;
reg  signed [15:0] data_in_data_1_V_reg_4006_pp0_iter18_reg;
reg   [15:0] data_in_data_2_V_reg_4011;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter1_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter2_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter3_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter4_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter5_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter6_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter7_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter8_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter9_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter10_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter11_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter12_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter13_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter14_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter15_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter16_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter17_reg;
reg   [15:0] data_in_data_2_V_reg_4011_pp0_iter18_reg;
reg   [15:0] data_in_data_3_V_reg_4016;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter1_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter2_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter3_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter4_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter5_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter6_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter7_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter8_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter9_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter10_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter11_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter12_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter13_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter14_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter15_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter16_reg;
reg   [15:0] data_in_data_3_V_reg_4016_pp0_iter17_reg;
reg  signed [15:0] data_in_data_3_V_reg_4016_pp0_iter18_reg;
reg   [15:0] data_in_data_4_V_reg_4021;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter1_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter2_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter3_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter4_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter5_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter6_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter7_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter8_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter9_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter10_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter11_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter12_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter13_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter14_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter15_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter16_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter17_reg;
reg   [15:0] data_in_data_4_V_reg_4021_pp0_iter18_reg;
reg   [15:0] data_in_data_5_V_reg_4026;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter1_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter2_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter3_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter4_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter5_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter6_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter7_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter8_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter9_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter10_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter11_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter12_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter13_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter14_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter15_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter16_reg;
reg   [15:0] data_in_data_5_V_reg_4026_pp0_iter17_reg;
reg  signed [15:0] data_in_data_5_V_reg_4026_pp0_iter18_reg;
reg   [15:0] data_in_data_6_V_reg_4031;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter1_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter2_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter3_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter4_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter5_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter6_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter7_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter8_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter9_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter10_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter11_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter12_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter13_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter14_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter15_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter16_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter17_reg;
reg   [15:0] data_in_data_6_V_reg_4031_pp0_iter18_reg;
reg   [15:0] data_in_data_7_V_reg_4036;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter1_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter2_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter3_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter4_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter5_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter6_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter7_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter8_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter9_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter10_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter11_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter12_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter13_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter14_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter15_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter16_reg;
reg   [15:0] data_in_data_7_V_reg_4036_pp0_iter17_reg;
reg  signed [15:0] data_in_data_7_V_reg_4036_pp0_iter18_reg;
reg   [15:0] data_in_data_8_V_reg_4041;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter1_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter2_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter3_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter4_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter5_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter6_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter7_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter8_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter9_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter10_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter11_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter12_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter13_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter14_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter15_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter16_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter17_reg;
reg   [15:0] data_in_data_8_V_reg_4041_pp0_iter18_reg;
reg   [15:0] data_in_data_9_V_reg_4046;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter1_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter2_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter3_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter4_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter5_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter6_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter7_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter8_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter9_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter10_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter11_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter12_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter13_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter14_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter15_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter16_reg;
reg   [15:0] data_in_data_9_V_reg_4046_pp0_iter17_reg;
reg  signed [15:0] data_in_data_9_V_reg_4046_pp0_iter18_reg;
reg   [15:0] data_in_data_10_V_reg_4051;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter1_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter2_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter3_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter4_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter5_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter6_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter7_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter8_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter9_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter10_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter11_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter12_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter13_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter14_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter15_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter16_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter17_reg;
reg   [15:0] data_in_data_10_V_reg_4051_pp0_iter18_reg;
reg   [15:0] tmp_reg_4056;
reg   [15:0] tmp_reg_4056_pp0_iter1_reg;
reg   [15:0] tmp_reg_4056_pp0_iter2_reg;
reg   [15:0] tmp_reg_4056_pp0_iter3_reg;
reg   [15:0] tmp_reg_4056_pp0_iter4_reg;
reg   [15:0] tmp_reg_4056_pp0_iter5_reg;
reg   [15:0] tmp_reg_4056_pp0_iter6_reg;
reg   [15:0] tmp_reg_4056_pp0_iter7_reg;
reg   [15:0] tmp_reg_4056_pp0_iter8_reg;
reg   [15:0] tmp_reg_4056_pp0_iter9_reg;
reg   [15:0] tmp_reg_4056_pp0_iter10_reg;
reg   [15:0] tmp_reg_4056_pp0_iter11_reg;
reg   [15:0] tmp_reg_4056_pp0_iter12_reg;
reg   [15:0] tmp_reg_4056_pp0_iter13_reg;
reg   [15:0] tmp_reg_4056_pp0_iter14_reg;
reg   [15:0] tmp_reg_4056_pp0_iter15_reg;
reg   [15:0] tmp_reg_4056_pp0_iter16_reg;
reg   [15:0] tmp_reg_4056_pp0_iter17_reg;
reg  signed [15:0] tmp_reg_4056_pp0_iter18_reg;
reg   [15:0] tmp_1_reg_4061;
reg   [15:0] tmp_1_reg_4061_pp0_iter1_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter2_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter3_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter4_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter5_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter6_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter7_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter8_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter9_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter10_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter11_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter12_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter13_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter14_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter15_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter16_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter17_reg;
reg   [15:0] tmp_1_reg_4061_pp0_iter18_reg;
reg   [15:0] tmp_2_reg_4066;
reg   [15:0] tmp_2_reg_4066_pp0_iter1_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter2_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter3_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter4_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter5_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter6_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter7_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter8_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter9_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter10_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter11_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter12_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter13_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter14_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter15_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter16_reg;
reg   [15:0] tmp_2_reg_4066_pp0_iter17_reg;
reg  signed [15:0] tmp_2_reg_4066_pp0_iter18_reg;
reg   [15:0] tmp_3_reg_4071;
reg   [15:0] tmp_3_reg_4071_pp0_iter1_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter2_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter3_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter4_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter5_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter6_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter7_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter8_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter9_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter10_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter11_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter12_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter13_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter14_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter15_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter16_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter17_reg;
reg   [15:0] tmp_3_reg_4071_pp0_iter18_reg;
reg   [15:0] tmp_4_reg_4076;
reg   [15:0] tmp_4_reg_4076_pp0_iter1_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter2_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter3_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter4_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter5_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter6_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter7_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter8_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter9_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter10_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter11_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter12_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter13_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter14_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter15_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter16_reg;
reg   [15:0] tmp_4_reg_4076_pp0_iter17_reg;
reg  signed [15:0] tmp_4_reg_4076_pp0_iter18_reg;
wire   [7:0] group_V_fu_569_p3;
reg   [7:0] group_V_reg_4081;
reg   [7:0] group_V_reg_4081_pp0_iter1_reg;
reg   [7:0] group_V_reg_4081_pp0_iter2_reg;
reg   [7:0] group_V_reg_4081_pp0_iter3_reg;
reg   [7:0] group_V_reg_4081_pp0_iter4_reg;
reg   [7:0] group_V_reg_4081_pp0_iter5_reg;
reg   [7:0] group_V_reg_4081_pp0_iter6_reg;
reg   [7:0] group_V_reg_4081_pp0_iter7_reg;
reg   [7:0] group_V_reg_4081_pp0_iter8_reg;
reg   [7:0] group_V_reg_4081_pp0_iter9_reg;
reg   [7:0] group_V_reg_4081_pp0_iter10_reg;
reg   [7:0] group_V_reg_4081_pp0_iter11_reg;
reg   [7:0] group_V_reg_4081_pp0_iter12_reg;
reg   [7:0] group_V_reg_4081_pp0_iter13_reg;
reg   [7:0] group_V_reg_4081_pp0_iter14_reg;
reg   [7:0] group_V_reg_4081_pp0_iter15_reg;
reg   [7:0] group_V_reg_4081_pp0_iter16_reg;
reg   [7:0] group_V_reg_4081_pp0_iter17_reg;
reg   [7:0] group_V_reg_4081_pp0_iter18_reg;
reg   [7:0] group_V_reg_4081_pp0_iter19_reg;
reg   [7:0] group_V_reg_4081_pp0_iter20_reg;
reg   [7:0] group_V_reg_4081_pp0_iter21_reg;
reg   [7:0] group_V_reg_4081_pp0_iter22_reg;
reg   [7:0] group_V_reg_4081_pp0_iter23_reg;
reg   [7:0] group_V_reg_4081_pp0_iter24_reg;
reg   [7:0] group_V_reg_4081_pp0_iter25_reg;
wire   [63:0] zext_ln544_fu_577_p1;
reg   [63:0] zext_ln544_reg_4088;
reg   [15:0] tmp_5_reg_4103;
reg   [15:0] tmp_5_reg_4103_pp0_iter2_reg;
reg   [15:0] tmp_5_reg_4103_pp0_iter3_reg;
wire   [15:0] trunc_ln703_fu_604_p1;
reg   [15:0] trunc_ln703_reg_4108;
reg   [15:0] trunc_ln703_reg_4108_pp0_iter2_reg;
reg   [15:0] trunc_ln703_reg_4108_pp0_iter3_reg;
reg   [15:0] tmp_11_reg_4113;
reg   [15:0] tmp_11_reg_4113_pp0_iter2_reg;
reg   [15:0] tmp_11_reg_4113_pp0_iter3_reg;
reg   [15:0] tmp_12_reg_4118;
reg   [15:0] tmp_12_reg_4118_pp0_iter2_reg;
reg   [15:0] tmp_12_reg_4118_pp0_iter3_reg;
reg   [15:0] tmp_18_reg_4123;
reg   [15:0] tmp_18_reg_4123_pp0_iter2_reg;
reg   [15:0] tmp_18_reg_4123_pp0_iter3_reg;
reg   [15:0] tmp_19_reg_4128;
reg   [15:0] tmp_19_reg_4128_pp0_iter2_reg;
reg   [15:0] tmp_19_reg_4128_pp0_iter3_reg;
reg   [15:0] tmp_31_reg_4133;
reg   [15:0] tmp_31_reg_4133_pp0_iter2_reg;
reg   [15:0] tmp_31_reg_4133_pp0_iter3_reg;
reg   [15:0] tmp_32_reg_4138;
reg   [15:0] tmp_32_reg_4138_pp0_iter2_reg;
reg   [15:0] tmp_32_reg_4138_pp0_iter3_reg;
reg   [15:0] tmp_37_reg_4143;
reg   [15:0] tmp_37_reg_4143_pp0_iter2_reg;
reg   [15:0] tmp_37_reg_4143_pp0_iter3_reg;
reg   [15:0] tmp_38_reg_4148;
reg   [15:0] tmp_38_reg_4148_pp0_iter2_reg;
reg   [15:0] tmp_38_reg_4148_pp0_iter3_reg;
reg   [15:0] tmp_43_reg_4153;
reg   [15:0] tmp_43_reg_4153_pp0_iter2_reg;
reg   [15:0] tmp_43_reg_4153_pp0_iter3_reg;
reg   [15:0] tmp_44_reg_4158;
reg   [15:0] tmp_44_reg_4158_pp0_iter2_reg;
reg   [15:0] tmp_44_reg_4158_pp0_iter3_reg;
reg   [15:0] tmp_49_reg_4163;
reg   [15:0] tmp_49_reg_4163_pp0_iter2_reg;
reg   [15:0] tmp_49_reg_4163_pp0_iter3_reg;
reg   [15:0] tmp_50_reg_4168;
reg   [15:0] tmp_50_reg_4168_pp0_iter2_reg;
reg   [15:0] tmp_50_reg_4168_pp0_iter3_reg;
reg   [15:0] tmp_55_reg_4173;
reg   [15:0] tmp_55_reg_4173_pp0_iter2_reg;
reg   [15:0] tmp_55_reg_4173_pp0_iter3_reg;
reg   [15:0] tmp_56_reg_4178;
reg   [15:0] tmp_56_reg_4178_pp0_iter2_reg;
reg   [15:0] tmp_56_reg_4178_pp0_iter3_reg;
wire   [7:0] add_ln214_fu_748_p2;
reg   [7:0] add_ln214_reg_4183;
wire   [21:0] trunc_ln1265_fu_762_p1;
reg   [21:0] trunc_ln1265_reg_4188;
reg   [21:0] tmp_10_reg_4194;
reg   [21:0] tmp_17_reg_4200;
reg   [21:0] tmp_23_reg_4206;
reg   [21:0] tmp_24_reg_4212;
reg   [21:0] tmp_25_reg_4218;
reg   [21:0] tmp_26_reg_4224;
reg   [21:0] tmp_27_reg_4230;
wire   [21:0] add_ln703_fu_843_p2;
reg   [21:0] add_ln703_reg_4236;
wire   [21:0] add_ln703_2_fu_867_p2;
reg   [21:0] add_ln703_2_reg_4241;
wire   [21:0] add_ln703_4_fu_891_p2;
reg   [21:0] add_ln703_4_reg_4246;
wire   [21:0] add_ln703_6_fu_915_p2;
reg   [21:0] add_ln703_6_reg_4251;
wire   [21:0] add_ln703_8_fu_939_p2;
reg   [21:0] add_ln703_8_reg_4256;
wire   [21:0] add_ln703_10_fu_963_p2;
reg   [21:0] add_ln703_10_reg_4261;
wire   [21:0] add_ln703_12_fu_987_p2;
reg   [21:0] add_ln703_12_reg_4266;
wire   [21:0] add_ln703_14_fu_1011_p2;
reg   [21:0] add_ln703_14_reg_4271;
reg   [15:0] ddsv_i_V_reg_4276;
reg  signed [15:0] ddsv_q_V_reg_4281;
reg   [15:0] ddsv_i_V_0_1_reg_4286;
reg  signed [15:0] ddsv_q_V_0_1_reg_4291;
reg   [15:0] ddsv_i_V_0_2_reg_4296;
reg  signed [15:0] ddsv_q_V_0_2_reg_4301;
reg   [15:0] ddsv_i_V_0_3_reg_4306;
reg  signed [15:0] ddsv_q_V_0_3_reg_4311;
reg   [15:0] ddsv_i_V_0_4_reg_4316;
reg  signed [15:0] ddsv_q_V_0_4_reg_4321;
reg   [15:0] ddsv_i_V_0_5_reg_4326;
reg  signed [15:0] ddsv_q_V_0_5_reg_4331;
reg   [15:0] ddsv_i_V_0_6_reg_4336;
reg  signed [15:0] ddsv_q_V_0_6_reg_4341;
reg   [15:0] ddsv_i_V_0_7_reg_4346;
reg  signed [15:0] ddsv_q_V_0_7_reg_4351;
wire  signed [31:0] sext_ln1116_fu_1118_p1;
wire  signed [31:0] sext_ln1118_fu_1121_p1;
wire  signed [31:0] sext_ln1116_1_fu_1124_p1;
reg  signed [31:0] sext_ln1116_1_reg_4368;
wire  signed [31:0] sext_ln1118_1_fu_1127_p1;
reg  signed [31:0] sext_ln1118_1_reg_4374;
wire  signed [31:0] sext_ln1116_2_fu_1130_p1;
wire  signed [31:0] sext_ln1118_8_fu_1133_p1;
wire  signed [31:0] sext_ln1116_3_fu_1136_p1;
reg  signed [31:0] sext_ln1116_3_reg_4392;
wire  signed [31:0] sext_ln1118_9_fu_1139_p1;
reg  signed [31:0] sext_ln1118_9_reg_4398;
wire  signed [31:0] sext_ln1116_4_fu_1142_p1;
wire  signed [31:0] sext_ln1118_2_fu_1145_p1;
wire  signed [31:0] sext_ln1116_5_fu_1148_p1;
reg  signed [31:0] sext_ln1116_5_reg_4416;
wire  signed [31:0] sext_ln1118_10_fu_1151_p1;
reg  signed [31:0] sext_ln1118_10_reg_4422;
wire  signed [31:0] sext_ln1116_6_fu_1154_p1;
wire  signed [31:0] sext_ln1118_3_fu_1157_p1;
wire  signed [31:0] sext_ln1116_7_fu_1160_p1;
reg  signed [31:0] sext_ln1116_7_reg_4440;
wire  signed [31:0] sext_ln1118_11_fu_1163_p1;
reg  signed [31:0] sext_ln1118_11_reg_4446;
wire  signed [31:0] sext_ln1116_8_fu_1166_p1;
wire  signed [31:0] sext_ln1118_4_fu_1169_p1;
wire  signed [31:0] sext_ln1116_9_fu_1172_p1;
reg  signed [31:0] sext_ln1116_9_reg_4464;
wire  signed [31:0] sext_ln1118_12_fu_1175_p1;
reg  signed [31:0] sext_ln1118_12_reg_4470;
wire  signed [31:0] sext_ln1116_10_fu_1178_p1;
wire  signed [31:0] sext_ln1118_5_fu_1181_p1;
wire  signed [31:0] sext_ln1116_11_fu_1184_p1;
reg  signed [31:0] sext_ln1116_11_reg_4488;
wire  signed [31:0] sext_ln1118_13_fu_1187_p1;
reg  signed [31:0] sext_ln1118_13_reg_4494;
wire  signed [31:0] sext_ln1116_12_fu_1190_p1;
wire  signed [31:0] sext_ln1118_6_fu_1193_p1;
wire  signed [31:0] sext_ln1116_13_fu_1196_p1;
reg  signed [31:0] sext_ln1116_13_reg_4512;
wire  signed [31:0] sext_ln1118_14_fu_1199_p1;
reg  signed [31:0] sext_ln1118_14_reg_4518;
wire  signed [31:0] sext_ln1116_14_fu_1202_p1;
wire  signed [31:0] sext_ln1118_7_fu_1205_p1;
wire  signed [31:0] sext_ln1116_15_fu_1208_p1;
reg  signed [31:0] sext_ln1116_15_reg_4536;
wire  signed [31:0] sext_ln1118_15_fu_1211_p1;
reg  signed [31:0] sext_ln1118_15_reg_4542;
wire  signed [31:0] grp_fu_3809_p2;
reg  signed [31:0] mul_ln1118_reg_4548;
wire  signed [31:0] grp_fu_3815_p2;
reg  signed [31:0] mul_ln1118_2_reg_4553;
wire  signed [31:0] grp_fu_3821_p2;
reg  signed [31:0] mul_ln1118_3_reg_4559;
wire  signed [31:0] grp_fu_3827_p2;
reg  signed [31:0] mul_ln1118_4_reg_4565;
wire  signed [31:0] grp_fu_3833_p2;
reg  signed [31:0] mul_ln1118_6_reg_4570;
wire  signed [31:0] grp_fu_3839_p2;
reg  signed [31:0] mul_ln1118_7_reg_4576;
wire  signed [31:0] grp_fu_3845_p2;
reg  signed [31:0] mul_ln1118_8_reg_4582;
wire  signed [31:0] grp_fu_3851_p2;
reg  signed [31:0] mul_ln1118_10_reg_4587;
wire  signed [31:0] grp_fu_3857_p2;
reg  signed [31:0] mul_ln1118_11_reg_4593;
wire  signed [31:0] grp_fu_3863_p2;
reg  signed [31:0] mul_ln1118_12_reg_4599;
wire  signed [31:0] grp_fu_3869_p2;
reg  signed [31:0] mul_ln1118_14_reg_4604;
wire  signed [31:0] grp_fu_3875_p2;
reg  signed [31:0] mul_ln1118_15_reg_4610;
wire  signed [31:0] grp_fu_3881_p2;
reg  signed [31:0] mul_ln1118_16_reg_4616;
wire  signed [31:0] grp_fu_3887_p2;
reg  signed [31:0] mul_ln1118_18_reg_4621;
wire  signed [31:0] grp_fu_3893_p2;
reg  signed [31:0] mul_ln1118_19_reg_4627;
wire  signed [31:0] grp_fu_3899_p2;
reg  signed [31:0] mul_ln1118_20_reg_4633;
wire  signed [31:0] grp_fu_3905_p2;
reg  signed [31:0] mul_ln1118_22_reg_4638;
wire  signed [31:0] grp_fu_3911_p2;
reg  signed [31:0] mul_ln1118_23_reg_4644;
wire  signed [31:0] grp_fu_3917_p2;
reg  signed [31:0] mul_ln1118_24_reg_4650;
wire  signed [31:0] grp_fu_3923_p2;
reg  signed [31:0] mul_ln1118_26_reg_4655;
wire  signed [31:0] grp_fu_3929_p2;
reg  signed [31:0] mul_ln1118_27_reg_4661;
wire  signed [31:0] grp_fu_3935_p2;
reg  signed [31:0] mul_ln1118_28_reg_4667;
wire  signed [31:0] grp_fu_3941_p2;
reg  signed [31:0] mul_ln1118_30_reg_4672;
wire  signed [31:0] grp_fu_3947_p2;
reg  signed [31:0] mul_ln1118_31_reg_4678;
wire  signed [31:0] grp_fu_3953_p3;
reg  signed [31:0] sub_ln1193_reg_4684;
reg    ap_enable_reg_pp0_iter22;
reg  signed [31:0] sub_ln1193_reg_4684_pp0_iter23_reg;
reg   [0:0] tmp_6_reg_4693;
reg   [0:0] tmp_6_reg_4693_pp0_iter23_reg;
reg   [0:0] tmp_6_reg_4693_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_fu_1227_p2;
reg   [31:0] add_ln1192_reg_4699;
reg   [31:0] add_ln1192_reg_4699_pp0_iter23_reg;
wire   [32:0] add_ln1192_1_fu_1231_p2;
reg   [32:0] add_ln1192_1_reg_4707;
reg   [32:0] add_ln1192_1_reg_4707_pp0_iter23_reg;
reg   [0:0] tmp_16_reg_4712;
reg   [0:0] tmp_16_reg_4712_pp0_iter23_reg;
reg   [0:0] tmp_16_reg_4712_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3959_p3;
reg  signed [31:0] sub_ln1193_1_reg_4718;
reg  signed [31:0] sub_ln1193_1_reg_4718_pp0_iter23_reg;
reg   [0:0] tmp_34_reg_4727;
reg   [0:0] tmp_34_reg_4727_pp0_iter23_reg;
reg   [0:0] tmp_34_reg_4727_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_2_fu_1258_p2;
reg   [31:0] add_ln1192_2_reg_4733;
reg   [31:0] add_ln1192_2_reg_4733_pp0_iter23_reg;
wire   [32:0] add_ln1192_3_fu_1262_p2;
reg   [32:0] add_ln1192_3_reg_4741;
reg   [32:0] add_ln1192_3_reg_4741_pp0_iter23_reg;
reg   [0:0] tmp_46_reg_4746;
reg   [0:0] tmp_46_reg_4746_pp0_iter23_reg;
reg   [0:0] tmp_46_reg_4746_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3965_p3;
reg  signed [31:0] sub_ln1193_2_reg_4752;
reg  signed [31:0] sub_ln1193_2_reg_4752_pp0_iter23_reg;
reg   [0:0] tmp_58_reg_4761;
reg   [0:0] tmp_58_reg_4761_pp0_iter23_reg;
reg   [0:0] tmp_58_reg_4761_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_4_fu_1289_p2;
reg   [31:0] add_ln1192_4_reg_4767;
reg   [31:0] add_ln1192_4_reg_4767_pp0_iter23_reg;
wire   [32:0] add_ln1192_5_fu_1293_p2;
reg   [32:0] add_ln1192_5_reg_4775;
reg   [32:0] add_ln1192_5_reg_4775_pp0_iter23_reg;
reg   [0:0] tmp_64_reg_4780;
reg   [0:0] tmp_64_reg_4780_pp0_iter23_reg;
reg   [0:0] tmp_64_reg_4780_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3971_p3;
reg  signed [31:0] sub_ln1193_3_reg_4786;
reg  signed [31:0] sub_ln1193_3_reg_4786_pp0_iter23_reg;
reg   [0:0] tmp_68_reg_4795;
reg   [0:0] tmp_68_reg_4795_pp0_iter23_reg;
reg   [0:0] tmp_68_reg_4795_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_6_fu_1320_p2;
reg   [31:0] add_ln1192_6_reg_4801;
reg   [31:0] add_ln1192_6_reg_4801_pp0_iter23_reg;
wire   [32:0] add_ln1192_7_fu_1324_p2;
reg   [32:0] add_ln1192_7_reg_4809;
reg   [32:0] add_ln1192_7_reg_4809_pp0_iter23_reg;
reg   [0:0] tmp_72_reg_4814;
reg   [0:0] tmp_72_reg_4814_pp0_iter23_reg;
reg   [0:0] tmp_72_reg_4814_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3977_p3;
reg  signed [31:0] sub_ln1193_4_reg_4820;
reg  signed [31:0] sub_ln1193_4_reg_4820_pp0_iter23_reg;
reg   [0:0] tmp_76_reg_4829;
reg   [0:0] tmp_76_reg_4829_pp0_iter23_reg;
reg   [0:0] tmp_76_reg_4829_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_8_fu_1351_p2;
reg   [31:0] add_ln1192_8_reg_4835;
reg   [31:0] add_ln1192_8_reg_4835_pp0_iter23_reg;
wire   [32:0] add_ln1192_9_fu_1355_p2;
reg   [32:0] add_ln1192_9_reg_4843;
reg   [32:0] add_ln1192_9_reg_4843_pp0_iter23_reg;
reg   [0:0] tmp_80_reg_4848;
reg   [0:0] tmp_80_reg_4848_pp0_iter23_reg;
reg   [0:0] tmp_80_reg_4848_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3983_p3;
reg  signed [31:0] sub_ln1193_5_reg_4854;
reg  signed [31:0] sub_ln1193_5_reg_4854_pp0_iter23_reg;
reg   [0:0] tmp_84_reg_4863;
reg   [0:0] tmp_84_reg_4863_pp0_iter23_reg;
reg   [0:0] tmp_84_reg_4863_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_10_fu_1382_p2;
reg   [31:0] add_ln1192_10_reg_4869;
reg   [31:0] add_ln1192_10_reg_4869_pp0_iter23_reg;
wire   [32:0] add_ln1192_11_fu_1386_p2;
reg   [32:0] add_ln1192_11_reg_4877;
reg   [32:0] add_ln1192_11_reg_4877_pp0_iter23_reg;
reg   [0:0] tmp_88_reg_4882;
reg   [0:0] tmp_88_reg_4882_pp0_iter23_reg;
reg   [0:0] tmp_88_reg_4882_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3989_p3;
reg  signed [31:0] sub_ln1193_6_reg_4888;
reg  signed [31:0] sub_ln1193_6_reg_4888_pp0_iter23_reg;
reg   [0:0] tmp_92_reg_4897;
reg   [0:0] tmp_92_reg_4897_pp0_iter23_reg;
reg   [0:0] tmp_92_reg_4897_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_12_fu_1413_p2;
reg   [31:0] add_ln1192_12_reg_4903;
reg   [31:0] add_ln1192_12_reg_4903_pp0_iter23_reg;
wire   [32:0] add_ln1192_13_fu_1417_p2;
reg   [32:0] add_ln1192_13_reg_4911;
reg   [32:0] add_ln1192_13_reg_4911_pp0_iter23_reg;
reg   [0:0] tmp_96_reg_4916;
reg   [0:0] tmp_96_reg_4916_pp0_iter23_reg;
reg   [0:0] tmp_96_reg_4916_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3995_p3;
reg  signed [31:0] sub_ln1193_7_reg_4922;
reg  signed [31:0] sub_ln1193_7_reg_4922_pp0_iter23_reg;
reg   [0:0] tmp_100_reg_4931;
reg   [0:0] tmp_100_reg_4931_pp0_iter23_reg;
reg   [0:0] tmp_100_reg_4931_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_14_fu_1444_p2;
reg   [31:0] add_ln1192_14_reg_4937;
reg   [31:0] add_ln1192_14_reg_4937_pp0_iter23_reg;
wire   [32:0] add_ln1192_15_fu_1448_p2;
reg   [32:0] add_ln1192_15_reg_4945;
reg   [32:0] add_ln1192_15_reg_4945_pp0_iter23_reg;
reg   [0:0] tmp_104_reg_4950;
reg   [0:0] tmp_104_reg_4950_pp0_iter23_reg;
reg   [0:0] tmp_104_reg_4950_pp0_iter24_reg;
wire   [0:0] icmp_ln412_fu_1495_p2;
reg   [0:0] icmp_ln412_reg_4956;
wire   [0:0] icmp_ln412_1_fu_1534_p2;
reg   [0:0] icmp_ln412_1_reg_4961;
wire   [0:0] icmp_ln412_2_fu_1573_p2;
reg   [0:0] icmp_ln412_2_reg_4966;
wire   [0:0] icmp_ln412_3_fu_1612_p2;
reg   [0:0] icmp_ln412_3_reg_4971;
wire   [0:0] icmp_ln412_4_fu_1651_p2;
reg   [0:0] icmp_ln412_4_reg_4976;
wire   [0:0] icmp_ln412_5_fu_1690_p2;
reg   [0:0] icmp_ln412_5_reg_4981;
wire   [0:0] icmp_ln412_6_fu_1729_p2;
reg   [0:0] icmp_ln412_6_reg_4986;
wire   [0:0] icmp_ln412_7_fu_1768_p2;
reg   [0:0] icmp_ln412_7_reg_4991;
wire   [0:0] icmp_ln412_8_fu_1807_p2;
reg   [0:0] icmp_ln412_8_reg_4996;
wire   [0:0] icmp_ln412_9_fu_1846_p2;
reg   [0:0] icmp_ln412_9_reg_5001;
wire   [0:0] icmp_ln412_10_fu_1885_p2;
reg   [0:0] icmp_ln412_10_reg_5006;
wire   [0:0] icmp_ln412_11_fu_1924_p2;
reg   [0:0] icmp_ln412_11_reg_5011;
wire   [0:0] icmp_ln412_12_fu_1963_p2;
reg   [0:0] icmp_ln412_12_reg_5016;
wire   [0:0] icmp_ln412_13_fu_2002_p2;
reg   [0:0] icmp_ln412_13_reg_5021;
wire   [0:0] icmp_ln412_14_fu_2041_p2;
reg   [0:0] icmp_ln412_14_reg_5026;
wire   [0:0] icmp_ln412_15_fu_2080_p2;
reg   [0:0] icmp_ln412_15_reg_5031;
wire   [15:0] add_ln415_fu_2115_p2;
reg   [15:0] add_ln415_reg_5036;
reg   [15:0] add_ln415_reg_5036_pp0_iter25_reg;
reg   [0:0] tmp_14_reg_5042;
wire   [14:0] trunc_ln790_fu_2129_p1;
reg   [14:0] trunc_ln790_reg_5048;
wire   [15:0] add_ln415_1_fu_2158_p2;
reg   [15:0] add_ln415_1_reg_5053;
reg   [15:0] add_ln415_1_reg_5053_pp0_iter25_reg;
reg   [0:0] tmp_30_reg_5059;
wire   [14:0] trunc_ln790_1_fu_2172_p1;
reg   [14:0] trunc_ln790_1_reg_5065;
wire   [15:0] add_ln415_2_fu_2205_p2;
reg   [15:0] add_ln415_2_reg_5070;
reg   [15:0] add_ln415_2_reg_5070_pp0_iter25_reg;
reg   [0:0] tmp_42_reg_5076;
wire   [14:0] trunc_ln790_2_fu_2219_p1;
reg   [14:0] trunc_ln790_2_reg_5082;
wire   [15:0] add_ln415_3_fu_2248_p2;
reg   [15:0] add_ln415_3_reg_5087;
reg   [15:0] add_ln415_3_reg_5087_pp0_iter25_reg;
reg   [0:0] tmp_54_reg_5093;
wire   [14:0] trunc_ln790_3_fu_2262_p1;
reg   [14:0] trunc_ln790_3_reg_5099;
wire   [15:0] add_ln415_4_fu_2295_p2;
reg   [15:0] add_ln415_4_reg_5104;
reg   [15:0] add_ln415_4_reg_5104_pp0_iter25_reg;
reg   [0:0] tmp_63_reg_5110;
wire   [14:0] trunc_ln790_4_fu_2309_p1;
reg   [14:0] trunc_ln790_4_reg_5116;
wire   [15:0] add_ln415_5_fu_2338_p2;
reg   [15:0] add_ln415_5_reg_5121;
reg   [15:0] add_ln415_5_reg_5121_pp0_iter25_reg;
reg   [0:0] tmp_67_reg_5127;
wire   [14:0] trunc_ln790_5_fu_2352_p1;
reg   [14:0] trunc_ln790_5_reg_5133;
wire   [15:0] add_ln415_6_fu_2385_p2;
reg   [15:0] add_ln415_6_reg_5138;
reg   [15:0] add_ln415_6_reg_5138_pp0_iter25_reg;
reg   [0:0] tmp_71_reg_5144;
wire   [14:0] trunc_ln790_6_fu_2399_p1;
reg   [14:0] trunc_ln790_6_reg_5150;
wire   [15:0] add_ln415_7_fu_2428_p2;
reg   [15:0] add_ln415_7_reg_5155;
reg   [15:0] add_ln415_7_reg_5155_pp0_iter25_reg;
reg   [0:0] tmp_75_reg_5161;
wire   [14:0] trunc_ln790_7_fu_2442_p1;
reg   [14:0] trunc_ln790_7_reg_5167;
wire   [15:0] add_ln415_8_fu_2475_p2;
reg   [15:0] add_ln415_8_reg_5172;
reg   [15:0] add_ln415_8_reg_5172_pp0_iter25_reg;
reg   [0:0] tmp_79_reg_5178;
wire   [14:0] trunc_ln790_8_fu_2489_p1;
reg   [14:0] trunc_ln790_8_reg_5184;
wire   [15:0] add_ln415_9_fu_2518_p2;
reg   [15:0] add_ln415_9_reg_5189;
reg   [15:0] add_ln415_9_reg_5189_pp0_iter25_reg;
reg   [0:0] tmp_83_reg_5195;
wire   [14:0] trunc_ln790_9_fu_2532_p1;
reg   [14:0] trunc_ln790_9_reg_5201;
wire   [15:0] add_ln415_10_fu_2565_p2;
reg   [15:0] add_ln415_10_reg_5206;
reg   [15:0] add_ln415_10_reg_5206_pp0_iter25_reg;
reg   [0:0] tmp_87_reg_5212;
wire   [14:0] trunc_ln790_10_fu_2579_p1;
reg   [14:0] trunc_ln790_10_reg_5218;
wire   [15:0] add_ln415_11_fu_2608_p2;
reg   [15:0] add_ln415_11_reg_5223;
reg   [15:0] add_ln415_11_reg_5223_pp0_iter25_reg;
reg   [0:0] tmp_91_reg_5229;
wire   [14:0] trunc_ln790_11_fu_2622_p1;
reg   [14:0] trunc_ln790_11_reg_5235;
wire   [15:0] add_ln415_12_fu_2655_p2;
reg   [15:0] add_ln415_12_reg_5240;
reg   [15:0] add_ln415_12_reg_5240_pp0_iter25_reg;
reg   [0:0] tmp_95_reg_5246;
wire   [14:0] trunc_ln790_12_fu_2669_p1;
reg   [14:0] trunc_ln790_12_reg_5252;
wire   [15:0] add_ln415_13_fu_2698_p2;
reg   [15:0] add_ln415_13_reg_5257;
reg   [15:0] add_ln415_13_reg_5257_pp0_iter25_reg;
reg   [0:0] tmp_99_reg_5263;
wire   [14:0] trunc_ln790_13_fu_2712_p1;
reg   [14:0] trunc_ln790_13_reg_5269;
wire   [15:0] add_ln415_14_fu_2745_p2;
reg   [15:0] add_ln415_14_reg_5274;
reg   [15:0] add_ln415_14_reg_5274_pp0_iter25_reg;
reg   [0:0] tmp_103_reg_5280;
wire   [14:0] trunc_ln790_14_fu_2759_p1;
reg   [14:0] trunc_ln790_14_reg_5286;
wire   [15:0] add_ln415_15_fu_2788_p2;
reg   [15:0] add_ln415_15_reg_5291;
reg   [15:0] add_ln415_15_reg_5291_pp0_iter25_reg;
reg   [0:0] tmp_107_reg_5297;
wire   [14:0] trunc_ln790_15_fu_2802_p1;
reg   [14:0] trunc_ln790_15_reg_5303;
wire   [0:0] and_ln746_fu_2811_p2;
reg   [0:0] and_ln746_reg_5308;
wire   [0:0] and_ln783_1_fu_2826_p2;
reg   [0:0] and_ln783_1_reg_5314;
wire   [0:0] and_ln746_1_fu_2836_p2;
reg   [0:0] and_ln746_1_reg_5321;
wire   [0:0] and_ln783_3_fu_2851_p2;
reg   [0:0] and_ln783_3_reg_5327;
wire   [0:0] and_ln746_2_fu_2861_p2;
reg   [0:0] and_ln746_2_reg_5334;
wire   [0:0] and_ln783_5_fu_2876_p2;
reg   [0:0] and_ln783_5_reg_5340;
wire   [0:0] and_ln746_3_fu_2886_p2;
reg   [0:0] and_ln746_3_reg_5347;
wire   [0:0] and_ln783_7_fu_2901_p2;
reg   [0:0] and_ln783_7_reg_5353;
wire   [0:0] and_ln746_4_fu_2911_p2;
reg   [0:0] and_ln746_4_reg_5360;
wire   [0:0] and_ln783_9_fu_2926_p2;
reg   [0:0] and_ln783_9_reg_5366;
wire   [0:0] and_ln746_5_fu_2936_p2;
reg   [0:0] and_ln746_5_reg_5373;
wire   [0:0] and_ln783_11_fu_2951_p2;
reg   [0:0] and_ln783_11_reg_5379;
wire   [0:0] and_ln746_6_fu_2961_p2;
reg   [0:0] and_ln746_6_reg_5386;
wire   [0:0] and_ln783_13_fu_2976_p2;
reg   [0:0] and_ln783_13_reg_5392;
wire   [0:0] and_ln746_7_fu_2986_p2;
reg   [0:0] and_ln746_7_reg_5399;
wire   [0:0] and_ln783_15_fu_3001_p2;
reg   [0:0] and_ln783_15_reg_5405;
wire   [0:0] and_ln746_8_fu_3011_p2;
reg   [0:0] and_ln746_8_reg_5412;
wire   [0:0] and_ln783_17_fu_3026_p2;
reg   [0:0] and_ln783_17_reg_5418;
wire   [0:0] and_ln746_9_fu_3036_p2;
reg   [0:0] and_ln746_9_reg_5425;
wire   [0:0] and_ln783_19_fu_3051_p2;
reg   [0:0] and_ln783_19_reg_5431;
wire   [0:0] and_ln746_10_fu_3061_p2;
reg   [0:0] and_ln746_10_reg_5438;
wire   [0:0] and_ln783_21_fu_3076_p2;
reg   [0:0] and_ln783_21_reg_5444;
wire   [0:0] and_ln746_11_fu_3086_p2;
reg   [0:0] and_ln746_11_reg_5451;
wire   [0:0] and_ln783_23_fu_3101_p2;
reg   [0:0] and_ln783_23_reg_5457;
wire   [0:0] and_ln746_12_fu_3111_p2;
reg   [0:0] and_ln746_12_reg_5464;
wire   [0:0] and_ln783_25_fu_3126_p2;
reg   [0:0] and_ln783_25_reg_5470;
wire   [0:0] and_ln746_13_fu_3136_p2;
reg   [0:0] and_ln746_13_reg_5477;
wire   [0:0] and_ln783_27_fu_3151_p2;
reg   [0:0] and_ln783_27_reg_5483;
wire   [0:0] and_ln746_14_fu_3161_p2;
reg   [0:0] and_ln746_14_reg_5490;
wire   [0:0] and_ln783_29_fu_3176_p2;
reg   [0:0] and_ln783_29_reg_5496;
wire   [0:0] and_ln746_15_fu_3186_p2;
reg   [0:0] and_ln746_15_reg_5503;
wire   [0:0] and_ln783_31_fu_3201_p2;
reg   [0:0] and_ln783_31_reg_5509;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
wire    grp_phase_to_sincos_wLUT_fu_331_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_331_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_331_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_331_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_331_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_331_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_331_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call55;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call55;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call55;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call55;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call55;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call55;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call55;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call55;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call55;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call55;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call55;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call55;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call55;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call55;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call55;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call55;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call55;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call55;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call55;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call55;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call55;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call55;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call55;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call55;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call55;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call55;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call55;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call55;
reg    ap_block_pp0_stage0_11001_ignoreCallOp124;
wire    grp_phase_to_sincos_wLUT_fu_340_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_340_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_340_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_340_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_340_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_340_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_340_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call129;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call129;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call129;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call129;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call129;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call129;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call129;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call129;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call129;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call129;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call129;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call129;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call129;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call129;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call129;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call129;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call129;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call129;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call129;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call129;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call129;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call129;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call129;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call129;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call129;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call129;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call129;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call129;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
wire    grp_phase_to_sincos_wLUT_fu_349_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_349_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_349_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_349_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_349_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_349_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_349_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call203;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call203;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call203;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call203;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call203;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call203;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call203;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call203;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call203;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call203;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call203;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call203;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call203;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call203;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call203;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call203;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call203;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call203;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call203;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call203;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call203;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call203;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call203;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call203;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call203;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call203;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call203;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call203;
reg    ap_block_pp0_stage0_11001_ignoreCallOp126;
wire    grp_phase_to_sincos_wLUT_fu_358_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_358_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_358_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_358_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_358_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_358_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_358_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call277;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call277;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call277;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call277;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call277;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call277;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call277;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call277;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call277;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call277;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call277;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call277;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call277;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call277;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call277;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call277;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call277;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call277;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call277;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call277;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call277;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call277;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call277;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call277;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call277;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call277;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call277;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call277;
reg    ap_block_pp0_stage0_11001_ignoreCallOp127;
wire    grp_phase_to_sincos_wLUT_fu_367_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_367_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_367_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_367_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_367_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_367_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_367_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call351;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call351;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call351;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call351;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call351;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call351;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call351;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call351;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call351;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call351;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call351;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call351;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call351;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call351;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call351;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call351;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call351;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call351;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call351;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call351;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call351;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call351;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call351;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call351;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call351;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call351;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call351;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call351;
reg    ap_block_pp0_stage0_11001_ignoreCallOp128;
wire    grp_phase_to_sincos_wLUT_fu_376_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_376_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_376_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_376_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_376_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_376_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_376_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call425;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call425;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call425;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call425;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call425;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call425;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call425;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call425;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call425;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call425;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call425;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call425;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call425;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call425;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call425;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call425;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call425;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call425;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call425;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call425;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call425;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call425;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call425;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call425;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call425;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call425;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call425;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call425;
reg    ap_block_pp0_stage0_11001_ignoreCallOp129;
wire    grp_phase_to_sincos_wLUT_fu_385_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_385_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_385_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_385_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_385_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_385_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_385_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call499;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call499;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call499;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call499;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call499;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call499;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call499;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call499;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call499;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call499;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call499;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call499;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call499;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call499;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call499;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call499;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call499;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call499;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call499;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call499;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call499;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call499;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call499;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call499;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call499;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call499;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call499;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call499;
reg    ap_block_pp0_stage0_11001_ignoreCallOp130;
wire    grp_phase_to_sincos_wLUT_fu_394_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_394_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_394_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_394_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_394_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_394_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_394_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call574;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call574;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call574;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call574;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call574;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call574;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call574;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call574;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call574;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call574;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call574;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call574;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call574;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call574;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call574;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call574;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call574;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call574;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call574;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call574;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call574;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call574;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call574;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call574;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call574;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call574;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call574;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call574;
reg    ap_block_pp0_stage0_11001_ignoreCallOp131;
reg    grp_phase_to_sincos_wLUT_fu_331_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_340_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_349_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_358_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_367_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_376_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_385_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_394_ap_start_reg;
wire   [63:0] zext_ln544_1_fu_753_p1;
wire   [7:0] add_ln700_fu_582_p2;
wire   [175:0] tmp_28_fu_1028_p9;
reg   [175:0] ap_sig_allocacmp_acc_phases_V_load;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] group_V_fu_569_p0;
wire   [21:0] shl_ln_fu_836_p3;
wire   [21:0] shl_ln703_1_fu_848_p3;
wire   [21:0] shl_ln703_2_fu_860_p3;
wire   [21:0] shl_ln703_3_fu_872_p3;
wire   [21:0] shl_ln703_4_fu_884_p3;
wire   [21:0] shl_ln703_5_fu_896_p3;
wire   [21:0] shl_ln703_6_fu_908_p3;
wire   [21:0] shl_ln703_7_fu_920_p3;
wire   [21:0] shl_ln703_8_fu_932_p3;
wire   [21:0] shl_ln703_9_fu_944_p3;
wire   [21:0] shl_ln703_s_fu_956_p3;
wire   [21:0] shl_ln703_10_fu_968_p3;
wire   [21:0] shl_ln703_11_fu_980_p3;
wire   [21:0] shl_ln703_12_fu_992_p3;
wire   [21:0] shl_ln703_13_fu_1004_p3;
wire   [21:0] shl_ln703_14_fu_1016_p3;
wire   [21:0] add_ln703_15_fu_1023_p2;
wire   [21:0] add_ln703_13_fu_999_p2;
wire   [21:0] add_ln703_11_fu_975_p2;
wire   [21:0] add_ln703_9_fu_951_p2;
wire   [21:0] add_ln703_7_fu_927_p2;
wire   [21:0] add_ln703_5_fu_903_p2;
wire   [21:0] add_ln703_3_fu_879_p2;
wire   [21:0] add_ln703_1_fu_855_p2;
wire  signed [32:0] sext_ln703_1_fu_1224_p1;
wire  signed [32:0] sext_ln703_fu_1221_p1;
wire  signed [32:0] sext_ln703_3_fu_1255_p1;
wire  signed [32:0] sext_ln703_2_fu_1252_p1;
wire  signed [32:0] sext_ln703_5_fu_1286_p1;
wire  signed [32:0] sext_ln703_4_fu_1283_p1;
wire  signed [32:0] sext_ln703_7_fu_1317_p1;
wire  signed [32:0] sext_ln703_6_fu_1314_p1;
wire  signed [32:0] sext_ln703_9_fu_1348_p1;
wire  signed [32:0] sext_ln703_8_fu_1345_p1;
wire  signed [32:0] sext_ln703_11_fu_1379_p1;
wire  signed [32:0] sext_ln703_10_fu_1376_p1;
wire  signed [32:0] sext_ln703_13_fu_1410_p1;
wire  signed [32:0] sext_ln703_12_fu_1407_p1;
wire  signed [32:0] sext_ln703_15_fu_1441_p1;
wire  signed [32:0] sext_ln703_14_fu_1438_p1;
wire   [0:0] trunc_ln412_fu_1469_p1;
wire   [0:0] tmp_7_fu_1462_p3;
wire   [14:0] tmp_8_fu_1478_p4;
wire   [0:0] or_ln412_15_fu_1472_p2;
wire   [15:0] or_ln_fu_1487_p3;
wire   [0:0] trunc_ln412_1_fu_1508_p1;
wire   [0:0] tmp_21_fu_1501_p3;
wire   [14:0] tmp_s_fu_1517_p4;
wire   [0:0] or_ln412_fu_1511_p2;
wire   [15:0] or_ln412_1_fu_1526_p3;
wire   [0:0] trunc_ln412_2_fu_1547_p1;
wire   [0:0] tmp_36_fu_1540_p3;
wire   [14:0] tmp_13_fu_1556_p4;
wire   [0:0] or_ln412_16_fu_1550_p2;
wire   [15:0] or_ln412_2_fu_1565_p3;
wire   [0:0] trunc_ln412_3_fu_1586_p1;
wire   [0:0] tmp_48_fu_1579_p3;
wire   [14:0] tmp_15_fu_1595_p4;
wire   [0:0] or_ln412_17_fu_1589_p2;
wire   [15:0] or_ln412_3_fu_1604_p3;
wire   [0:0] trunc_ln412_4_fu_1625_p1;
wire   [0:0] tmp_60_fu_1618_p3;
wire   [14:0] tmp_20_fu_1634_p4;
wire   [0:0] or_ln412_18_fu_1628_p2;
wire   [15:0] or_ln412_4_fu_1643_p3;
wire   [0:0] trunc_ln412_5_fu_1664_p1;
wire   [0:0] tmp_65_fu_1657_p3;
wire   [14:0] tmp_22_fu_1673_p4;
wire   [0:0] or_ln412_19_fu_1667_p2;
wire   [15:0] or_ln412_5_fu_1682_p3;
wire   [0:0] trunc_ln412_6_fu_1703_p1;
wire   [0:0] tmp_69_fu_1696_p3;
wire   [14:0] tmp_33_fu_1712_p4;
wire   [0:0] or_ln412_20_fu_1706_p2;
wire   [15:0] or_ln412_6_fu_1721_p3;
wire   [0:0] trunc_ln412_7_fu_1742_p1;
wire   [0:0] tmp_73_fu_1735_p3;
wire   [14:0] tmp_35_fu_1751_p4;
wire   [0:0] or_ln412_21_fu_1745_p2;
wire   [15:0] or_ln412_7_fu_1760_p3;
wire   [0:0] trunc_ln412_8_fu_1781_p1;
wire   [0:0] tmp_77_fu_1774_p3;
wire   [14:0] tmp_39_fu_1790_p4;
wire   [0:0] or_ln412_22_fu_1784_p2;
wire   [15:0] or_ln412_8_fu_1799_p3;
wire   [0:0] trunc_ln412_9_fu_1820_p1;
wire   [0:0] tmp_81_fu_1813_p3;
wire   [14:0] tmp_41_fu_1829_p4;
wire   [0:0] or_ln412_23_fu_1823_p2;
wire   [15:0] or_ln412_9_fu_1838_p3;
wire   [0:0] trunc_ln412_10_fu_1859_p1;
wire   [0:0] tmp_85_fu_1852_p3;
wire   [14:0] tmp_45_fu_1868_p4;
wire   [0:0] or_ln412_24_fu_1862_p2;
wire   [15:0] or_ln412_s_fu_1877_p3;
wire   [0:0] trunc_ln412_11_fu_1898_p1;
wire   [0:0] tmp_89_fu_1891_p3;
wire   [14:0] tmp_47_fu_1907_p4;
wire   [0:0] or_ln412_25_fu_1901_p2;
wire   [15:0] or_ln412_10_fu_1916_p3;
wire   [0:0] trunc_ln412_12_fu_1937_p1;
wire   [0:0] tmp_93_fu_1930_p3;
wire   [14:0] tmp_51_fu_1946_p4;
wire   [0:0] or_ln412_26_fu_1940_p2;
wire   [15:0] or_ln412_11_fu_1955_p3;
wire   [0:0] trunc_ln412_13_fu_1976_p1;
wire   [0:0] tmp_97_fu_1969_p3;
wire   [14:0] tmp_53_fu_1985_p4;
wire   [0:0] or_ln412_27_fu_1979_p2;
wire   [15:0] or_ln412_12_fu_1994_p3;
wire   [0:0] trunc_ln412_14_fu_2015_p1;
wire   [0:0] tmp_101_fu_2008_p3;
wire   [14:0] tmp_57_fu_2024_p4;
wire   [0:0] or_ln412_28_fu_2018_p2;
wire   [15:0] or_ln412_13_fu_2033_p3;
wire   [0:0] trunc_ln412_15_fu_2054_p1;
wire   [0:0] tmp_105_fu_2047_p3;
wire   [14:0] tmp_59_fu_2063_p4;
wire   [0:0] or_ln412_29_fu_2057_p2;
wire   [15:0] or_ln412_14_fu_2072_p3;
wire   [14:0] trunc_ln_fu_2086_p4;
wire   [0:0] tmp_9_fu_2099_p3;
wire   [0:0] and_ln415_fu_2106_p2;
wire  signed [15:0] sext_ln708_fu_2095_p1;
wire   [15:0] zext_ln415_fu_2111_p1;
wire   [0:0] tmp_29_fu_2142_p3;
wire   [0:0] and_ln415_1_fu_2149_p2;
wire   [15:0] trunc_ln708_1_fu_2133_p4;
wire   [15:0] zext_ln415_1_fu_2154_p1;
wire   [14:0] trunc_ln708_2_fu_2176_p4;
wire   [0:0] tmp_40_fu_2189_p3;
wire   [0:0] and_ln415_8_fu_2196_p2;
wire  signed [15:0] sext_ln708_1_fu_2185_p1;
wire   [15:0] zext_ln415_2_fu_2201_p1;
wire   [0:0] tmp_52_fu_2232_p3;
wire   [0:0] and_ln415_9_fu_2239_p2;
wire   [15:0] trunc_ln708_3_fu_2223_p4;
wire   [15:0] zext_ln415_3_fu_2244_p1;
wire   [14:0] trunc_ln708_4_fu_2266_p4;
wire   [0:0] tmp_62_fu_2279_p3;
wire   [0:0] and_ln415_2_fu_2286_p2;
wire  signed [15:0] sext_ln708_2_fu_2275_p1;
wire   [15:0] zext_ln415_4_fu_2291_p1;
wire   [0:0] tmp_66_fu_2322_p3;
wire   [0:0] and_ln415_10_fu_2329_p2;
wire   [15:0] trunc_ln708_5_fu_2313_p4;
wire   [15:0] zext_ln415_5_fu_2334_p1;
wire   [14:0] trunc_ln708_6_fu_2356_p4;
wire   [0:0] tmp_70_fu_2369_p3;
wire   [0:0] and_ln415_3_fu_2376_p2;
wire  signed [15:0] sext_ln708_3_fu_2365_p1;
wire   [15:0] zext_ln415_6_fu_2381_p1;
wire   [0:0] tmp_74_fu_2412_p3;
wire   [0:0] and_ln415_11_fu_2419_p2;
wire   [15:0] trunc_ln708_7_fu_2403_p4;
wire   [15:0] zext_ln415_7_fu_2424_p1;
wire   [14:0] trunc_ln708_8_fu_2446_p4;
wire   [0:0] tmp_78_fu_2459_p3;
wire   [0:0] and_ln415_4_fu_2466_p2;
wire  signed [15:0] sext_ln708_4_fu_2455_p1;
wire   [15:0] zext_ln415_8_fu_2471_p1;
wire   [0:0] tmp_82_fu_2502_p3;
wire   [0:0] and_ln415_12_fu_2509_p2;
wire   [15:0] trunc_ln708_9_fu_2493_p4;
wire   [15:0] zext_ln415_9_fu_2514_p1;
wire   [14:0] trunc_ln708_s_fu_2536_p4;
wire   [0:0] tmp_86_fu_2549_p3;
wire   [0:0] and_ln415_5_fu_2556_p2;
wire  signed [15:0] sext_ln708_5_fu_2545_p1;
wire   [15:0] zext_ln415_10_fu_2561_p1;
wire   [0:0] tmp_90_fu_2592_p3;
wire   [0:0] and_ln415_13_fu_2599_p2;
wire   [15:0] trunc_ln708_10_fu_2583_p4;
wire   [15:0] zext_ln415_11_fu_2604_p1;
wire   [14:0] trunc_ln708_11_fu_2626_p4;
wire   [0:0] tmp_94_fu_2639_p3;
wire   [0:0] and_ln415_6_fu_2646_p2;
wire  signed [15:0] sext_ln708_6_fu_2635_p1;
wire   [15:0] zext_ln415_12_fu_2651_p1;
wire   [0:0] tmp_98_fu_2682_p3;
wire   [0:0] and_ln415_14_fu_2689_p2;
wire   [15:0] trunc_ln708_12_fu_2673_p4;
wire   [15:0] zext_ln415_13_fu_2694_p1;
wire   [14:0] trunc_ln708_13_fu_2716_p4;
wire   [0:0] tmp_102_fu_2729_p3;
wire   [0:0] and_ln415_7_fu_2736_p2;
wire  signed [15:0] sext_ln708_7_fu_2725_p1;
wire   [15:0] zext_ln415_14_fu_2741_p1;
wire   [0:0] tmp_106_fu_2772_p3;
wire   [0:0] and_ln415_15_fu_2779_p2;
wire   [15:0] trunc_ln708_14_fu_2763_p4;
wire   [15:0] zext_ln415_15_fu_2784_p1;
wire   [0:0] xor_ln785_fu_2806_p2;
wire   [0:0] icmp_ln790_fu_2816_p2;
wire   [0:0] and_ln783_fu_2821_p2;
wire   [0:0] xor_ln785_1_fu_2831_p2;
wire   [0:0] icmp_ln790_1_fu_2841_p2;
wire   [0:0] and_ln783_2_fu_2846_p2;
wire   [0:0] xor_ln785_8_fu_2856_p2;
wire   [0:0] icmp_ln790_8_fu_2866_p2;
wire   [0:0] and_ln783_4_fu_2871_p2;
wire   [0:0] xor_ln785_9_fu_2881_p2;
wire   [0:0] icmp_ln790_9_fu_2891_p2;
wire   [0:0] and_ln783_6_fu_2896_p2;
wire   [0:0] xor_ln785_2_fu_2906_p2;
wire   [0:0] icmp_ln790_2_fu_2916_p2;
wire   [0:0] and_ln783_8_fu_2921_p2;
wire   [0:0] xor_ln785_10_fu_2931_p2;
wire   [0:0] icmp_ln790_10_fu_2941_p2;
wire   [0:0] and_ln783_10_fu_2946_p2;
wire   [0:0] xor_ln785_3_fu_2956_p2;
wire   [0:0] icmp_ln790_3_fu_2966_p2;
wire   [0:0] and_ln783_12_fu_2971_p2;
wire   [0:0] xor_ln785_11_fu_2981_p2;
wire   [0:0] icmp_ln790_11_fu_2991_p2;
wire   [0:0] and_ln783_14_fu_2996_p2;
wire   [0:0] xor_ln785_4_fu_3006_p2;
wire   [0:0] icmp_ln790_4_fu_3016_p2;
wire   [0:0] and_ln783_16_fu_3021_p2;
wire   [0:0] xor_ln785_12_fu_3031_p2;
wire   [0:0] icmp_ln790_12_fu_3041_p2;
wire   [0:0] and_ln783_18_fu_3046_p2;
wire   [0:0] xor_ln785_5_fu_3056_p2;
wire   [0:0] icmp_ln790_5_fu_3066_p2;
wire   [0:0] and_ln783_20_fu_3071_p2;
wire   [0:0] xor_ln785_13_fu_3081_p2;
wire   [0:0] icmp_ln790_13_fu_3091_p2;
wire   [0:0] and_ln783_22_fu_3096_p2;
wire   [0:0] xor_ln785_6_fu_3106_p2;
wire   [0:0] icmp_ln790_6_fu_3116_p2;
wire   [0:0] and_ln783_24_fu_3121_p2;
wire   [0:0] xor_ln785_14_fu_3131_p2;
wire   [0:0] icmp_ln790_14_fu_3141_p2;
wire   [0:0] and_ln783_26_fu_3146_p2;
wire   [0:0] xor_ln785_7_fu_3156_p2;
wire   [0:0] icmp_ln790_7_fu_3166_p2;
wire   [0:0] and_ln783_28_fu_3171_p2;
wire   [0:0] xor_ln785_15_fu_3181_p2;
wire   [0:0] icmp_ln790_15_fu_3191_p2;
wire   [0:0] and_ln783_30_fu_3196_p2;
wire   [0:0] xor_ln340_fu_3210_p2;
wire   [0:0] or_ln340_fu_3206_p2;
wire   [0:0] or_ln340_1_fu_3215_p2;
wire   [15:0] select_ln340_fu_3220_p3;
wire   [15:0] select_ln388_fu_3227_p3;
wire   [0:0] xor_ln340_1_fu_3245_p2;
wire   [0:0] or_ln340_2_fu_3241_p2;
wire   [0:0] or_ln340_3_fu_3250_p2;
wire   [15:0] select_ln340_1_fu_3255_p3;
wire   [15:0] select_ln388_1_fu_3262_p3;
wire   [0:0] xor_ln340_8_fu_3280_p2;
wire   [0:0] or_ln340_8_fu_3276_p2;
wire   [0:0] or_ln340_9_fu_3285_p2;
wire   [15:0] select_ln340_8_fu_3290_p3;
wire   [15:0] select_ln388_8_fu_3297_p3;
wire   [0:0] xor_ln340_9_fu_3315_p2;
wire   [0:0] or_ln340_10_fu_3311_p2;
wire   [0:0] or_ln340_11_fu_3320_p2;
wire   [15:0] select_ln340_9_fu_3325_p3;
wire   [15:0] select_ln388_9_fu_3332_p3;
wire   [0:0] xor_ln340_2_fu_3350_p2;
wire   [0:0] or_ln340_12_fu_3346_p2;
wire   [0:0] or_ln340_13_fu_3355_p2;
wire   [15:0] select_ln340_2_fu_3360_p3;
wire   [15:0] select_ln388_2_fu_3367_p3;
wire   [0:0] xor_ln340_10_fu_3385_p2;
wire   [0:0] or_ln340_14_fu_3381_p2;
wire   [0:0] or_ln340_15_fu_3390_p2;
wire   [15:0] select_ln340_10_fu_3395_p3;
wire   [15:0] select_ln388_10_fu_3402_p3;
wire   [0:0] xor_ln340_3_fu_3420_p2;
wire   [0:0] or_ln340_16_fu_3416_p2;
wire   [0:0] or_ln340_17_fu_3425_p2;
wire   [15:0] select_ln340_3_fu_3430_p3;
wire   [15:0] select_ln388_3_fu_3437_p3;
wire   [0:0] xor_ln340_11_fu_3455_p2;
wire   [0:0] or_ln340_18_fu_3451_p2;
wire   [0:0] or_ln340_19_fu_3460_p2;
wire   [15:0] select_ln340_11_fu_3465_p3;
wire   [15:0] select_ln388_11_fu_3472_p3;
wire   [0:0] xor_ln340_4_fu_3490_p2;
wire   [0:0] or_ln340_4_fu_3486_p2;
wire   [0:0] or_ln340_20_fu_3495_p2;
wire   [15:0] select_ln340_4_fu_3500_p3;
wire   [15:0] select_ln388_4_fu_3507_p3;
wire   [0:0] xor_ln340_12_fu_3525_p2;
wire   [0:0] or_ln340_21_fu_3521_p2;
wire   [0:0] or_ln340_22_fu_3530_p2;
wire   [15:0] select_ln340_12_fu_3535_p3;
wire   [15:0] select_ln388_12_fu_3542_p3;
wire   [0:0] xor_ln340_5_fu_3560_p2;
wire   [0:0] or_ln340_5_fu_3556_p2;
wire   [0:0] or_ln340_23_fu_3565_p2;
wire   [15:0] select_ln340_5_fu_3570_p3;
wire   [15:0] select_ln388_5_fu_3577_p3;
wire   [0:0] xor_ln340_13_fu_3595_p2;
wire   [0:0] or_ln340_24_fu_3591_p2;
wire   [0:0] or_ln340_25_fu_3600_p2;
wire   [15:0] select_ln340_13_fu_3605_p3;
wire   [15:0] select_ln388_13_fu_3612_p3;
wire   [0:0] xor_ln340_6_fu_3630_p2;
wire   [0:0] or_ln340_6_fu_3626_p2;
wire   [0:0] or_ln340_26_fu_3635_p2;
wire   [15:0] select_ln340_6_fu_3640_p3;
wire   [15:0] select_ln388_6_fu_3647_p3;
wire   [0:0] xor_ln340_14_fu_3665_p2;
wire   [0:0] or_ln340_27_fu_3661_p2;
wire   [0:0] or_ln340_28_fu_3670_p2;
wire   [15:0] select_ln340_14_fu_3675_p3;
wire   [15:0] select_ln388_14_fu_3682_p3;
wire   [0:0] xor_ln340_7_fu_3700_p2;
wire   [0:0] or_ln340_7_fu_3696_p2;
wire   [0:0] or_ln340_29_fu_3705_p2;
wire   [15:0] select_ln340_7_fu_3710_p3;
wire   [15:0] select_ln388_7_fu_3717_p3;
wire   [0:0] xor_ln340_15_fu_3735_p2;
wire   [0:0] or_ln340_30_fu_3731_p2;
wire   [0:0] or_ln340_31_fu_3740_p2;
wire   [15:0] select_ln340_15_fu_3745_p3;
wire   [15:0] select_ln388_15_fu_3752_p3;
wire   [15:0] select_ln340_31_fu_3758_p3;
wire   [15:0] select_ln340_30_fu_3723_p3;
wire   [15:0] select_ln340_29_fu_3688_p3;
wire   [15:0] select_ln340_28_fu_3653_p3;
wire   [15:0] select_ln340_27_fu_3618_p3;
wire   [15:0] data_out_data_10_V_fu_3583_p3;
wire   [15:0] data_out_data_9_V_fu_3548_p3;
wire   [15:0] data_out_data_8_V_fu_3513_p3;
wire   [15:0] data_out_data_7_V_fu_3478_p3;
wire   [15:0] data_out_data_6_V_fu_3443_p3;
wire   [15:0] data_out_data_5_V_fu_3408_p3;
wire   [15:0] data_out_data_4_V_fu_3373_p3;
wire   [15:0] data_out_data_3_V_fu_3338_p3;
wire   [15:0] data_out_data_2_V_fu_3303_p3;
wire   [15:0] data_out_data_1_V_fu_3268_p3;
wire   [15:0] data_out_data_0_V_fu_3233_p3;
wire  signed [15:0] grp_fu_3809_p0;
wire  signed [15:0] grp_fu_3809_p1;
wire  signed [15:0] grp_fu_3815_p0;
wire  signed [15:0] grp_fu_3821_p1;
wire  signed [15:0] grp_fu_3827_p0;
wire  signed [15:0] grp_fu_3827_p1;
wire  signed [15:0] grp_fu_3833_p0;
wire  signed [15:0] grp_fu_3839_p1;
wire  signed [15:0] grp_fu_3845_p0;
wire  signed [15:0] grp_fu_3845_p1;
wire  signed [15:0] grp_fu_3851_p0;
wire  signed [15:0] grp_fu_3857_p1;
wire  signed [15:0] grp_fu_3863_p0;
wire  signed [15:0] grp_fu_3863_p1;
wire  signed [15:0] grp_fu_3869_p0;
wire  signed [15:0] grp_fu_3875_p1;
wire  signed [15:0] grp_fu_3881_p0;
wire  signed [15:0] grp_fu_3881_p1;
wire  signed [15:0] grp_fu_3887_p0;
wire  signed [15:0] grp_fu_3893_p1;
wire  signed [15:0] grp_fu_3899_p0;
wire  signed [15:0] grp_fu_3899_p1;
wire  signed [15:0] grp_fu_3905_p0;
wire  signed [15:0] grp_fu_3911_p1;
wire  signed [15:0] grp_fu_3917_p0;
wire  signed [15:0] grp_fu_3917_p1;
wire  signed [15:0] grp_fu_3923_p0;
wire  signed [15:0] grp_fu_3929_p1;
wire  signed [15:0] grp_fu_3935_p0;
wire  signed [15:0] grp_fu_3935_p1;
wire  signed [15:0] grp_fu_3941_p0;
wire  signed [15:0] grp_fu_3947_p1;
wire  signed [15:0] grp_fu_3953_p0;
wire  signed [15:0] grp_fu_3953_p1;
wire  signed [15:0] grp_fu_3959_p0;
wire  signed [15:0] grp_fu_3959_p1;
wire  signed [15:0] grp_fu_3965_p0;
wire  signed [15:0] grp_fu_3965_p1;
wire  signed [15:0] grp_fu_3971_p0;
wire  signed [15:0] grp_fu_3971_p1;
wire  signed [15:0] grp_fu_3977_p0;
wire  signed [15:0] grp_fu_3977_p1;
wire  signed [15:0] grp_fu_3983_p0;
wire  signed [15:0] grp_fu_3983_p1;
wire  signed [15:0] grp_fu_3989_p0;
wire  signed [15:0] grp_fu_3989_p1;
wire  signed [15:0] grp_fu_3995_p0;
wire  signed [15:0] grp_fu_3995_p1;
reg    grp_fu_3809_ce;
reg    grp_fu_3815_ce;
reg    grp_fu_3821_ce;
reg    grp_fu_3827_ce;
reg    grp_fu_3833_ce;
reg    grp_fu_3839_ce;
reg    grp_fu_3845_ce;
reg    grp_fu_3851_ce;
reg    grp_fu_3857_ce;
reg    grp_fu_3863_ce;
reg    grp_fu_3869_ce;
reg    grp_fu_3875_ce;
reg    grp_fu_3881_ce;
reg    grp_fu_3887_ce;
reg    grp_fu_3893_ce;
reg    grp_fu_3899_ce;
reg    grp_fu_3905_ce;
reg    grp_fu_3911_ce;
reg    grp_fu_3917_ce;
reg    grp_fu_3923_ce;
reg    grp_fu_3929_ce;
reg    grp_fu_3935_ce;
reg    grp_fu_3941_ce;
reg    grp_fu_3947_ce;
reg    grp_fu_3953_ce;
reg    grp_fu_3959_ce;
reg    grp_fu_3965_ce;
reg    grp_fu_3971_ce;
reg    grp_fu_3977_ce;
reg    grp_fu_3983_ce;
reg    grp_fu_3989_ce;
reg    grp_fu_3995_ce;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_res_in_data_V_U_apdone_blk;
wire   [255:0] res_in_TDATA_int;
wire    res_in_TVALID_int;
reg    res_in_TREADY_int;
wire    regslice_both_res_in_data_V_U_ack_in;
wire    regslice_both_res_in_last_V_U_apdone_blk;
wire   [0:0] res_in_TLAST_int;
wire    regslice_both_res_in_last_V_U_vld_out;
wire    regslice_both_res_in_last_V_U_ack_in;
wire    regslice_both_res_in_user_V_U_apdone_blk;
wire   [7:0] res_in_TUSER_int;
wire    regslice_both_res_in_user_V_U_vld_out;
wire    regslice_both_res_in_user_V_U_ack_in;
wire   [255:0] res_out_TDATA_int;
reg    res_out_TVALID_int;
wire    res_out_TREADY_int;
wire    regslice_both_res_out_data_V_U_vld_out;
wire    regslice_both_res_out_last_V_U_apdone_blk;
wire   [0:0] res_out_TLAST_int;
wire    regslice_both_res_out_last_V_U_ack_in_dummy;
wire    regslice_both_res_out_last_V_U_vld_out;
wire    regslice_both_res_out_user_V_U_apdone_blk;
wire    regslice_both_res_out_user_V_U_ack_in_dummy;
wire    regslice_both_res_out_user_V_U_vld_out;

// power-on initialization
initial begin
#0 cycle_V = 8'd0;
#0 acc_phases_V = 176'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_331_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_340_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_349_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_358_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_367_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_376_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_385_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_394_ap_start_reg = 1'b0;
end

resonator_dds_accfYi #(
    .DataWidth( 176 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
accumulator_phases_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(accumulator_phases_V_address0),
    .ce0(accumulator_phases_V_ce0),
    .q0(accumulator_phases_V_q0),
    .address1(accumulator_phases_V_address1),
    .ce1(accumulator_phases_V_ce1),
    .we1(accumulator_phases_V_we1),
    .d1(ap_sig_allocacmp_acc_phases_V_load)
);

resonator_dds_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
resonator_dds_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(s_axi_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .tones_address0(tones_address0),
    .tones_ce0(tones_ce0),
    .tones_q0(tones_q0),
    .clk(ap_clk),
    .rst(ap_rst_n_s_axi_clk_inv)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_331(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_331_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_331_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_331_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_331_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_331_ap_ce),
    .acc_V(add_ln703_reg_4236),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_331_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_331_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_340_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_340_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_340_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_340_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_340_ap_ce),
    .acc_V(add_ln703_2_reg_4241),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_340_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_340_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_349(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_349_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_349_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_349_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_349_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_349_ap_ce),
    .acc_V(add_ln703_4_reg_4246),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_349_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_349_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_358(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_358_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_358_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_358_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_358_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_358_ap_ce),
    .acc_V(add_ln703_6_reg_4251),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_358_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_358_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_367(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_367_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_367_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_367_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_367_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_367_ap_ce),
    .acc_V(add_ln703_8_reg_4256),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_367_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_367_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_376(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_376_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_376_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_376_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_376_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_376_ap_ce),
    .acc_V(add_ln703_10_reg_4261),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_376_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_376_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_385(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_385_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_385_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_385_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_385_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_385_ap_ce),
    .acc_V(add_ln703_12_reg_4266),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_385_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_385_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_394(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_394_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_394_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_394_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_394_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_394_ap_ce),
    .acc_V(add_ln703_14_reg_4271),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_394_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_394_ap_return_1)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3809_p0),
    .din1(grp_fu_3809_p1),
    .ce(grp_fu_3809_ce),
    .dout(grp_fu_3809_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3815_p0),
    .din1(ddsv_q_V_reg_4281),
    .ce(grp_fu_3815_ce),
    .dout(grp_fu_3815_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(data_in_data_1_V_reg_4006_pp0_iter18_reg),
    .din1(grp_fu_3821_p1),
    .ce(grp_fu_3821_ce),
    .dout(grp_fu_3821_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3827_p0),
    .din1(grp_fu_3827_p1),
    .ce(grp_fu_3827_ce),
    .dout(grp_fu_3827_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3833_p0),
    .din1(ddsv_q_V_0_1_reg_4291),
    .ce(grp_fu_3833_ce),
    .dout(grp_fu_3833_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(data_in_data_3_V_reg_4016_pp0_iter18_reg),
    .din1(grp_fu_3839_p1),
    .ce(grp_fu_3839_ce),
    .dout(grp_fu_3839_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3845_p0),
    .din1(grp_fu_3845_p1),
    .ce(grp_fu_3845_ce),
    .dout(grp_fu_3845_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3851_p0),
    .din1(ddsv_q_V_0_2_reg_4301),
    .ce(grp_fu_3851_ce),
    .dout(grp_fu_3851_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(data_in_data_5_V_reg_4026_pp0_iter18_reg),
    .din1(grp_fu_3857_p1),
    .ce(grp_fu_3857_ce),
    .dout(grp_fu_3857_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3863_p0),
    .din1(grp_fu_3863_p1),
    .ce(grp_fu_3863_ce),
    .dout(grp_fu_3863_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3869_p0),
    .din1(ddsv_q_V_0_3_reg_4311),
    .ce(grp_fu_3869_ce),
    .dout(grp_fu_3869_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(data_in_data_7_V_reg_4036_pp0_iter18_reg),
    .din1(grp_fu_3875_p1),
    .ce(grp_fu_3875_ce),
    .dout(grp_fu_3875_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3881_p0),
    .din1(grp_fu_3881_p1),
    .ce(grp_fu_3881_ce),
    .dout(grp_fu_3881_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U21(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3887_p0),
    .din1(ddsv_q_V_0_4_reg_4321),
    .ce(grp_fu_3887_ce),
    .dout(grp_fu_3887_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U22(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(data_in_data_9_V_reg_4046_pp0_iter18_reg),
    .din1(grp_fu_3893_p1),
    .ce(grp_fu_3893_ce),
    .dout(grp_fu_3893_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3899_p0),
    .din1(grp_fu_3899_p1),
    .ce(grp_fu_3899_ce),
    .dout(grp_fu_3899_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3905_p0),
    .din1(ddsv_q_V_0_5_reg_4331),
    .ce(grp_fu_3905_ce),
    .dout(grp_fu_3905_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_reg_4056_pp0_iter18_reg),
    .din1(grp_fu_3911_p1),
    .ce(grp_fu_3911_ce),
    .dout(grp_fu_3911_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3917_p0),
    .din1(grp_fu_3917_p1),
    .ce(grp_fu_3917_ce),
    .dout(grp_fu_3917_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3923_p0),
    .din1(ddsv_q_V_0_6_reg_4341),
    .ce(grp_fu_3923_ce),
    .dout(grp_fu_3923_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_2_reg_4066_pp0_iter18_reg),
    .din1(grp_fu_3929_p1),
    .ce(grp_fu_3929_ce),
    .dout(grp_fu_3929_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3935_p0),
    .din1(grp_fu_3935_p1),
    .ce(grp_fu_3935_ce),
    .dout(grp_fu_3935_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3941_p0),
    .din1(ddsv_q_V_0_7_reg_4351),
    .ce(grp_fu_3941_ce),
    .dout(grp_fu_3941_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_4_reg_4076_pp0_iter18_reg),
    .din1(grp_fu_3947_p1),
    .ce(grp_fu_3947_ce),
    .dout(grp_fu_3947_p2)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3953_p0),
    .din1(grp_fu_3953_p1),
    .din2(mul_ln1118_reg_4548),
    .ce(grp_fu_3953_ce),
    .dout(grp_fu_3953_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3959_p0),
    .din1(grp_fu_3959_p1),
    .din2(mul_ln1118_4_reg_4565),
    .ce(grp_fu_3959_ce),
    .dout(grp_fu_3959_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U34(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3965_p0),
    .din1(grp_fu_3965_p1),
    .din2(mul_ln1118_8_reg_4582),
    .ce(grp_fu_3965_ce),
    .dout(grp_fu_3965_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U35(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3971_p0),
    .din1(grp_fu_3971_p1),
    .din2(mul_ln1118_12_reg_4599),
    .ce(grp_fu_3971_ce),
    .dout(grp_fu_3971_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U36(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3977_p0),
    .din1(grp_fu_3977_p1),
    .din2(mul_ln1118_16_reg_4616),
    .ce(grp_fu_3977_ce),
    .dout(grp_fu_3977_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U37(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3983_p0),
    .din1(grp_fu_3983_p1),
    .din2(mul_ln1118_20_reg_4633),
    .ce(grp_fu_3983_ce),
    .dout(grp_fu_3983_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U38(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3989_p0),
    .din1(grp_fu_3989_p1),
    .din2(mul_ln1118_24_reg_4650),
    .ce(grp_fu_3989_ce),
    .dout(grp_fu_3989_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U39(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3995_p0),
    .din1(grp_fu_3995_p1),
    .din2(mul_ln1118_28_reg_4667),
    .ce(grp_fu_3995_ce),
    .dout(grp_fu_3995_p3)
);

regslice_both #(
    .DataWidth( 256 ))
regslice_both_res_in_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TDATA),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_both_res_in_data_V_U_ack_in),
    .data_out(res_in_TDATA_int),
    .vld_out(res_in_TVALID_int),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_both_res_in_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_res_in_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TLAST),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_both_res_in_last_V_U_ack_in),
    .data_out(res_in_TLAST_int),
    .vld_out(regslice_both_res_in_last_V_U_vld_out),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_both_res_in_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_res_in_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TUSER),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_both_res_in_user_V_U_ack_in),
    .data_out(res_in_TUSER_int),
    .vld_out(regslice_both_res_in_user_V_U_vld_out),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_both_res_in_user_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 256 ))
regslice_both_res_out_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_out_TDATA_int),
    .vld_in(res_out_TVALID_int),
    .ack_in(res_out_TREADY_int),
    .data_out(res_out_TDATA),
    .vld_out(regslice_both_res_out_data_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_res_out_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_out_TLAST_int),
    .vld_in(res_out_TVALID_int),
    .ack_in(regslice_both_res_out_last_V_U_ack_in_dummy),
    .data_out(res_out_TLAST),
    .vld_out(regslice_both_res_out_last_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_res_out_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(group_V_reg_4081_pp0_iter25_reg),
    .vld_in(res_out_TVALID_int),
    .ack_in(regslice_both_res_out_user_V_U_ack_in_dummy),
    .data_out(res_out_TUSER),
    .vld_out(regslice_both_res_out_user_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_user_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_331_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_331_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_331_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_331_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_340_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_349_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_349_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_349_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_349_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_358_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_358_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_358_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_358_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_367_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_367_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_367_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_367_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_376_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_376_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_376_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_376_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_385_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_385_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_385_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_385_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_394_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_394_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_394_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_394_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_phases_V <= tmp_28_fu_1028_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_10_reg_4869 <= add_ln1192_10_fu_1382_p2;
        add_ln1192_10_reg_4869_pp0_iter23_reg <= add_ln1192_10_reg_4869;
        add_ln1192_11_reg_4877 <= add_ln1192_11_fu_1386_p2;
        add_ln1192_11_reg_4877_pp0_iter23_reg <= add_ln1192_11_reg_4877;
        add_ln1192_12_reg_4903 <= add_ln1192_12_fu_1413_p2;
        add_ln1192_12_reg_4903_pp0_iter23_reg <= add_ln1192_12_reg_4903;
        add_ln1192_13_reg_4911 <= add_ln1192_13_fu_1417_p2;
        add_ln1192_13_reg_4911_pp0_iter23_reg <= add_ln1192_13_reg_4911;
        add_ln1192_14_reg_4937 <= add_ln1192_14_fu_1444_p2;
        add_ln1192_14_reg_4937_pp0_iter23_reg <= add_ln1192_14_reg_4937;
        add_ln1192_15_reg_4945 <= add_ln1192_15_fu_1448_p2;
        add_ln1192_15_reg_4945_pp0_iter23_reg <= add_ln1192_15_reg_4945;
        add_ln1192_1_reg_4707 <= add_ln1192_1_fu_1231_p2;
        add_ln1192_1_reg_4707_pp0_iter23_reg <= add_ln1192_1_reg_4707;
        add_ln1192_2_reg_4733 <= add_ln1192_2_fu_1258_p2;
        add_ln1192_2_reg_4733_pp0_iter23_reg <= add_ln1192_2_reg_4733;
        add_ln1192_3_reg_4741 <= add_ln1192_3_fu_1262_p2;
        add_ln1192_3_reg_4741_pp0_iter23_reg <= add_ln1192_3_reg_4741;
        add_ln1192_4_reg_4767 <= add_ln1192_4_fu_1289_p2;
        add_ln1192_4_reg_4767_pp0_iter23_reg <= add_ln1192_4_reg_4767;
        add_ln1192_5_reg_4775 <= add_ln1192_5_fu_1293_p2;
        add_ln1192_5_reg_4775_pp0_iter23_reg <= add_ln1192_5_reg_4775;
        add_ln1192_6_reg_4801 <= add_ln1192_6_fu_1320_p2;
        add_ln1192_6_reg_4801_pp0_iter23_reg <= add_ln1192_6_reg_4801;
        add_ln1192_7_reg_4809 <= add_ln1192_7_fu_1324_p2;
        add_ln1192_7_reg_4809_pp0_iter23_reg <= add_ln1192_7_reg_4809;
        add_ln1192_8_reg_4835 <= add_ln1192_8_fu_1351_p2;
        add_ln1192_8_reg_4835_pp0_iter23_reg <= add_ln1192_8_reg_4835;
        add_ln1192_9_reg_4843 <= add_ln1192_9_fu_1355_p2;
        add_ln1192_9_reg_4843_pp0_iter23_reg <= add_ln1192_9_reg_4843;
        add_ln1192_reg_4699 <= add_ln1192_fu_1227_p2;
        add_ln1192_reg_4699_pp0_iter23_reg <= add_ln1192_reg_4699;
        add_ln214_reg_4183 <= add_ln214_fu_748_p2;
        add_ln415_10_reg_5206 <= add_ln415_10_fu_2565_p2;
        add_ln415_10_reg_5206_pp0_iter25_reg <= add_ln415_10_reg_5206;
        add_ln415_11_reg_5223 <= add_ln415_11_fu_2608_p2;
        add_ln415_11_reg_5223_pp0_iter25_reg <= add_ln415_11_reg_5223;
        add_ln415_12_reg_5240 <= add_ln415_12_fu_2655_p2;
        add_ln415_12_reg_5240_pp0_iter25_reg <= add_ln415_12_reg_5240;
        add_ln415_13_reg_5257 <= add_ln415_13_fu_2698_p2;
        add_ln415_13_reg_5257_pp0_iter25_reg <= add_ln415_13_reg_5257;
        add_ln415_14_reg_5274 <= add_ln415_14_fu_2745_p2;
        add_ln415_14_reg_5274_pp0_iter25_reg <= add_ln415_14_reg_5274;
        add_ln415_15_reg_5291 <= add_ln415_15_fu_2788_p2;
        add_ln415_15_reg_5291_pp0_iter25_reg <= add_ln415_15_reg_5291;
        add_ln415_1_reg_5053 <= add_ln415_1_fu_2158_p2;
        add_ln415_1_reg_5053_pp0_iter25_reg <= add_ln415_1_reg_5053;
        add_ln415_2_reg_5070 <= add_ln415_2_fu_2205_p2;
        add_ln415_2_reg_5070_pp0_iter25_reg <= add_ln415_2_reg_5070;
        add_ln415_3_reg_5087 <= add_ln415_3_fu_2248_p2;
        add_ln415_3_reg_5087_pp0_iter25_reg <= add_ln415_3_reg_5087;
        add_ln415_4_reg_5104 <= add_ln415_4_fu_2295_p2;
        add_ln415_4_reg_5104_pp0_iter25_reg <= add_ln415_4_reg_5104;
        add_ln415_5_reg_5121 <= add_ln415_5_fu_2338_p2;
        add_ln415_5_reg_5121_pp0_iter25_reg <= add_ln415_5_reg_5121;
        add_ln415_6_reg_5138 <= add_ln415_6_fu_2385_p2;
        add_ln415_6_reg_5138_pp0_iter25_reg <= add_ln415_6_reg_5138;
        add_ln415_7_reg_5155 <= add_ln415_7_fu_2428_p2;
        add_ln415_7_reg_5155_pp0_iter25_reg <= add_ln415_7_reg_5155;
        add_ln415_8_reg_5172 <= add_ln415_8_fu_2475_p2;
        add_ln415_8_reg_5172_pp0_iter25_reg <= add_ln415_8_reg_5172;
        add_ln415_9_reg_5189 <= add_ln415_9_fu_2518_p2;
        add_ln415_9_reg_5189_pp0_iter25_reg <= add_ln415_9_reg_5189;
        add_ln415_reg_5036 <= add_ln415_fu_2115_p2;
        add_ln415_reg_5036_pp0_iter25_reg <= add_ln415_reg_5036;
        add_ln703_10_reg_4261 <= add_ln703_10_fu_963_p2;
        add_ln703_12_reg_4266 <= add_ln703_12_fu_987_p2;
        add_ln703_14_reg_4271 <= add_ln703_14_fu_1011_p2;
        add_ln703_2_reg_4241 <= add_ln703_2_fu_867_p2;
        add_ln703_4_reg_4246 <= add_ln703_4_fu_891_p2;
        add_ln703_6_reg_4251 <= add_ln703_6_fu_915_p2;
        add_ln703_8_reg_4256 <= add_ln703_8_fu_939_p2;
        add_ln703_reg_4236 <= add_ln703_fu_843_p2;
        and_ln746_10_reg_5438 <= and_ln746_10_fu_3061_p2;
        and_ln746_11_reg_5451 <= and_ln746_11_fu_3086_p2;
        and_ln746_12_reg_5464 <= and_ln746_12_fu_3111_p2;
        and_ln746_13_reg_5477 <= and_ln746_13_fu_3136_p2;
        and_ln746_14_reg_5490 <= and_ln746_14_fu_3161_p2;
        and_ln746_15_reg_5503 <= and_ln746_15_fu_3186_p2;
        and_ln746_1_reg_5321 <= and_ln746_1_fu_2836_p2;
        and_ln746_2_reg_5334 <= and_ln746_2_fu_2861_p2;
        and_ln746_3_reg_5347 <= and_ln746_3_fu_2886_p2;
        and_ln746_4_reg_5360 <= and_ln746_4_fu_2911_p2;
        and_ln746_5_reg_5373 <= and_ln746_5_fu_2936_p2;
        and_ln746_6_reg_5386 <= and_ln746_6_fu_2961_p2;
        and_ln746_7_reg_5399 <= and_ln746_7_fu_2986_p2;
        and_ln746_8_reg_5412 <= and_ln746_8_fu_3011_p2;
        and_ln746_9_reg_5425 <= and_ln746_9_fu_3036_p2;
        and_ln746_reg_5308 <= and_ln746_fu_2811_p2;
        and_ln783_11_reg_5379 <= and_ln783_11_fu_2951_p2;
        and_ln783_13_reg_5392 <= and_ln783_13_fu_2976_p2;
        and_ln783_15_reg_5405 <= and_ln783_15_fu_3001_p2;
        and_ln783_17_reg_5418 <= and_ln783_17_fu_3026_p2;
        and_ln783_19_reg_5431 <= and_ln783_19_fu_3051_p2;
        and_ln783_1_reg_5314 <= and_ln783_1_fu_2826_p2;
        and_ln783_21_reg_5444 <= and_ln783_21_fu_3076_p2;
        and_ln783_23_reg_5457 <= and_ln783_23_fu_3101_p2;
        and_ln783_25_reg_5470 <= and_ln783_25_fu_3126_p2;
        and_ln783_27_reg_5483 <= and_ln783_27_fu_3151_p2;
        and_ln783_29_reg_5496 <= and_ln783_29_fu_3176_p2;
        and_ln783_31_reg_5509 <= and_ln783_31_fu_3201_p2;
        and_ln783_3_reg_5327 <= and_ln783_3_fu_2851_p2;
        and_ln783_5_reg_5340 <= and_ln783_5_fu_2876_p2;
        and_ln783_7_reg_5353 <= and_ln783_7_fu_2901_p2;
        and_ln783_9_reg_5366 <= and_ln783_9_fu_2926_p2;
        data_in_data_0_V_reg_4001_pp0_iter10_reg <= data_in_data_0_V_reg_4001_pp0_iter9_reg;
        data_in_data_0_V_reg_4001_pp0_iter11_reg <= data_in_data_0_V_reg_4001_pp0_iter10_reg;
        data_in_data_0_V_reg_4001_pp0_iter12_reg <= data_in_data_0_V_reg_4001_pp0_iter11_reg;
        data_in_data_0_V_reg_4001_pp0_iter13_reg <= data_in_data_0_V_reg_4001_pp0_iter12_reg;
        data_in_data_0_V_reg_4001_pp0_iter14_reg <= data_in_data_0_V_reg_4001_pp0_iter13_reg;
        data_in_data_0_V_reg_4001_pp0_iter15_reg <= data_in_data_0_V_reg_4001_pp0_iter14_reg;
        data_in_data_0_V_reg_4001_pp0_iter16_reg <= data_in_data_0_V_reg_4001_pp0_iter15_reg;
        data_in_data_0_V_reg_4001_pp0_iter17_reg <= data_in_data_0_V_reg_4001_pp0_iter16_reg;
        data_in_data_0_V_reg_4001_pp0_iter18_reg <= data_in_data_0_V_reg_4001_pp0_iter17_reg;
        data_in_data_0_V_reg_4001_pp0_iter2_reg <= data_in_data_0_V_reg_4001_pp0_iter1_reg;
        data_in_data_0_V_reg_4001_pp0_iter3_reg <= data_in_data_0_V_reg_4001_pp0_iter2_reg;
        data_in_data_0_V_reg_4001_pp0_iter4_reg <= data_in_data_0_V_reg_4001_pp0_iter3_reg;
        data_in_data_0_V_reg_4001_pp0_iter5_reg <= data_in_data_0_V_reg_4001_pp0_iter4_reg;
        data_in_data_0_V_reg_4001_pp0_iter6_reg <= data_in_data_0_V_reg_4001_pp0_iter5_reg;
        data_in_data_0_V_reg_4001_pp0_iter7_reg <= data_in_data_0_V_reg_4001_pp0_iter6_reg;
        data_in_data_0_V_reg_4001_pp0_iter8_reg <= data_in_data_0_V_reg_4001_pp0_iter7_reg;
        data_in_data_0_V_reg_4001_pp0_iter9_reg <= data_in_data_0_V_reg_4001_pp0_iter8_reg;
        data_in_data_10_V_reg_4051_pp0_iter10_reg <= data_in_data_10_V_reg_4051_pp0_iter9_reg;
        data_in_data_10_V_reg_4051_pp0_iter11_reg <= data_in_data_10_V_reg_4051_pp0_iter10_reg;
        data_in_data_10_V_reg_4051_pp0_iter12_reg <= data_in_data_10_V_reg_4051_pp0_iter11_reg;
        data_in_data_10_V_reg_4051_pp0_iter13_reg <= data_in_data_10_V_reg_4051_pp0_iter12_reg;
        data_in_data_10_V_reg_4051_pp0_iter14_reg <= data_in_data_10_V_reg_4051_pp0_iter13_reg;
        data_in_data_10_V_reg_4051_pp0_iter15_reg <= data_in_data_10_V_reg_4051_pp0_iter14_reg;
        data_in_data_10_V_reg_4051_pp0_iter16_reg <= data_in_data_10_V_reg_4051_pp0_iter15_reg;
        data_in_data_10_V_reg_4051_pp0_iter17_reg <= data_in_data_10_V_reg_4051_pp0_iter16_reg;
        data_in_data_10_V_reg_4051_pp0_iter18_reg <= data_in_data_10_V_reg_4051_pp0_iter17_reg;
        data_in_data_10_V_reg_4051_pp0_iter2_reg <= data_in_data_10_V_reg_4051_pp0_iter1_reg;
        data_in_data_10_V_reg_4051_pp0_iter3_reg <= data_in_data_10_V_reg_4051_pp0_iter2_reg;
        data_in_data_10_V_reg_4051_pp0_iter4_reg <= data_in_data_10_V_reg_4051_pp0_iter3_reg;
        data_in_data_10_V_reg_4051_pp0_iter5_reg <= data_in_data_10_V_reg_4051_pp0_iter4_reg;
        data_in_data_10_V_reg_4051_pp0_iter6_reg <= data_in_data_10_V_reg_4051_pp0_iter5_reg;
        data_in_data_10_V_reg_4051_pp0_iter7_reg <= data_in_data_10_V_reg_4051_pp0_iter6_reg;
        data_in_data_10_V_reg_4051_pp0_iter8_reg <= data_in_data_10_V_reg_4051_pp0_iter7_reg;
        data_in_data_10_V_reg_4051_pp0_iter9_reg <= data_in_data_10_V_reg_4051_pp0_iter8_reg;
        data_in_data_1_V_reg_4006_pp0_iter10_reg <= data_in_data_1_V_reg_4006_pp0_iter9_reg;
        data_in_data_1_V_reg_4006_pp0_iter11_reg <= data_in_data_1_V_reg_4006_pp0_iter10_reg;
        data_in_data_1_V_reg_4006_pp0_iter12_reg <= data_in_data_1_V_reg_4006_pp0_iter11_reg;
        data_in_data_1_V_reg_4006_pp0_iter13_reg <= data_in_data_1_V_reg_4006_pp0_iter12_reg;
        data_in_data_1_V_reg_4006_pp0_iter14_reg <= data_in_data_1_V_reg_4006_pp0_iter13_reg;
        data_in_data_1_V_reg_4006_pp0_iter15_reg <= data_in_data_1_V_reg_4006_pp0_iter14_reg;
        data_in_data_1_V_reg_4006_pp0_iter16_reg <= data_in_data_1_V_reg_4006_pp0_iter15_reg;
        data_in_data_1_V_reg_4006_pp0_iter17_reg <= data_in_data_1_V_reg_4006_pp0_iter16_reg;
        data_in_data_1_V_reg_4006_pp0_iter18_reg <= data_in_data_1_V_reg_4006_pp0_iter17_reg;
        data_in_data_1_V_reg_4006_pp0_iter2_reg <= data_in_data_1_V_reg_4006_pp0_iter1_reg;
        data_in_data_1_V_reg_4006_pp0_iter3_reg <= data_in_data_1_V_reg_4006_pp0_iter2_reg;
        data_in_data_1_V_reg_4006_pp0_iter4_reg <= data_in_data_1_V_reg_4006_pp0_iter3_reg;
        data_in_data_1_V_reg_4006_pp0_iter5_reg <= data_in_data_1_V_reg_4006_pp0_iter4_reg;
        data_in_data_1_V_reg_4006_pp0_iter6_reg <= data_in_data_1_V_reg_4006_pp0_iter5_reg;
        data_in_data_1_V_reg_4006_pp0_iter7_reg <= data_in_data_1_V_reg_4006_pp0_iter6_reg;
        data_in_data_1_V_reg_4006_pp0_iter8_reg <= data_in_data_1_V_reg_4006_pp0_iter7_reg;
        data_in_data_1_V_reg_4006_pp0_iter9_reg <= data_in_data_1_V_reg_4006_pp0_iter8_reg;
        data_in_data_2_V_reg_4011_pp0_iter10_reg <= data_in_data_2_V_reg_4011_pp0_iter9_reg;
        data_in_data_2_V_reg_4011_pp0_iter11_reg <= data_in_data_2_V_reg_4011_pp0_iter10_reg;
        data_in_data_2_V_reg_4011_pp0_iter12_reg <= data_in_data_2_V_reg_4011_pp0_iter11_reg;
        data_in_data_2_V_reg_4011_pp0_iter13_reg <= data_in_data_2_V_reg_4011_pp0_iter12_reg;
        data_in_data_2_V_reg_4011_pp0_iter14_reg <= data_in_data_2_V_reg_4011_pp0_iter13_reg;
        data_in_data_2_V_reg_4011_pp0_iter15_reg <= data_in_data_2_V_reg_4011_pp0_iter14_reg;
        data_in_data_2_V_reg_4011_pp0_iter16_reg <= data_in_data_2_V_reg_4011_pp0_iter15_reg;
        data_in_data_2_V_reg_4011_pp0_iter17_reg <= data_in_data_2_V_reg_4011_pp0_iter16_reg;
        data_in_data_2_V_reg_4011_pp0_iter18_reg <= data_in_data_2_V_reg_4011_pp0_iter17_reg;
        data_in_data_2_V_reg_4011_pp0_iter2_reg <= data_in_data_2_V_reg_4011_pp0_iter1_reg;
        data_in_data_2_V_reg_4011_pp0_iter3_reg <= data_in_data_2_V_reg_4011_pp0_iter2_reg;
        data_in_data_2_V_reg_4011_pp0_iter4_reg <= data_in_data_2_V_reg_4011_pp0_iter3_reg;
        data_in_data_2_V_reg_4011_pp0_iter5_reg <= data_in_data_2_V_reg_4011_pp0_iter4_reg;
        data_in_data_2_V_reg_4011_pp0_iter6_reg <= data_in_data_2_V_reg_4011_pp0_iter5_reg;
        data_in_data_2_V_reg_4011_pp0_iter7_reg <= data_in_data_2_V_reg_4011_pp0_iter6_reg;
        data_in_data_2_V_reg_4011_pp0_iter8_reg <= data_in_data_2_V_reg_4011_pp0_iter7_reg;
        data_in_data_2_V_reg_4011_pp0_iter9_reg <= data_in_data_2_V_reg_4011_pp0_iter8_reg;
        data_in_data_3_V_reg_4016_pp0_iter10_reg <= data_in_data_3_V_reg_4016_pp0_iter9_reg;
        data_in_data_3_V_reg_4016_pp0_iter11_reg <= data_in_data_3_V_reg_4016_pp0_iter10_reg;
        data_in_data_3_V_reg_4016_pp0_iter12_reg <= data_in_data_3_V_reg_4016_pp0_iter11_reg;
        data_in_data_3_V_reg_4016_pp0_iter13_reg <= data_in_data_3_V_reg_4016_pp0_iter12_reg;
        data_in_data_3_V_reg_4016_pp0_iter14_reg <= data_in_data_3_V_reg_4016_pp0_iter13_reg;
        data_in_data_3_V_reg_4016_pp0_iter15_reg <= data_in_data_3_V_reg_4016_pp0_iter14_reg;
        data_in_data_3_V_reg_4016_pp0_iter16_reg <= data_in_data_3_V_reg_4016_pp0_iter15_reg;
        data_in_data_3_V_reg_4016_pp0_iter17_reg <= data_in_data_3_V_reg_4016_pp0_iter16_reg;
        data_in_data_3_V_reg_4016_pp0_iter18_reg <= data_in_data_3_V_reg_4016_pp0_iter17_reg;
        data_in_data_3_V_reg_4016_pp0_iter2_reg <= data_in_data_3_V_reg_4016_pp0_iter1_reg;
        data_in_data_3_V_reg_4016_pp0_iter3_reg <= data_in_data_3_V_reg_4016_pp0_iter2_reg;
        data_in_data_3_V_reg_4016_pp0_iter4_reg <= data_in_data_3_V_reg_4016_pp0_iter3_reg;
        data_in_data_3_V_reg_4016_pp0_iter5_reg <= data_in_data_3_V_reg_4016_pp0_iter4_reg;
        data_in_data_3_V_reg_4016_pp0_iter6_reg <= data_in_data_3_V_reg_4016_pp0_iter5_reg;
        data_in_data_3_V_reg_4016_pp0_iter7_reg <= data_in_data_3_V_reg_4016_pp0_iter6_reg;
        data_in_data_3_V_reg_4016_pp0_iter8_reg <= data_in_data_3_V_reg_4016_pp0_iter7_reg;
        data_in_data_3_V_reg_4016_pp0_iter9_reg <= data_in_data_3_V_reg_4016_pp0_iter8_reg;
        data_in_data_4_V_reg_4021_pp0_iter10_reg <= data_in_data_4_V_reg_4021_pp0_iter9_reg;
        data_in_data_4_V_reg_4021_pp0_iter11_reg <= data_in_data_4_V_reg_4021_pp0_iter10_reg;
        data_in_data_4_V_reg_4021_pp0_iter12_reg <= data_in_data_4_V_reg_4021_pp0_iter11_reg;
        data_in_data_4_V_reg_4021_pp0_iter13_reg <= data_in_data_4_V_reg_4021_pp0_iter12_reg;
        data_in_data_4_V_reg_4021_pp0_iter14_reg <= data_in_data_4_V_reg_4021_pp0_iter13_reg;
        data_in_data_4_V_reg_4021_pp0_iter15_reg <= data_in_data_4_V_reg_4021_pp0_iter14_reg;
        data_in_data_4_V_reg_4021_pp0_iter16_reg <= data_in_data_4_V_reg_4021_pp0_iter15_reg;
        data_in_data_4_V_reg_4021_pp0_iter17_reg <= data_in_data_4_V_reg_4021_pp0_iter16_reg;
        data_in_data_4_V_reg_4021_pp0_iter18_reg <= data_in_data_4_V_reg_4021_pp0_iter17_reg;
        data_in_data_4_V_reg_4021_pp0_iter2_reg <= data_in_data_4_V_reg_4021_pp0_iter1_reg;
        data_in_data_4_V_reg_4021_pp0_iter3_reg <= data_in_data_4_V_reg_4021_pp0_iter2_reg;
        data_in_data_4_V_reg_4021_pp0_iter4_reg <= data_in_data_4_V_reg_4021_pp0_iter3_reg;
        data_in_data_4_V_reg_4021_pp0_iter5_reg <= data_in_data_4_V_reg_4021_pp0_iter4_reg;
        data_in_data_4_V_reg_4021_pp0_iter6_reg <= data_in_data_4_V_reg_4021_pp0_iter5_reg;
        data_in_data_4_V_reg_4021_pp0_iter7_reg <= data_in_data_4_V_reg_4021_pp0_iter6_reg;
        data_in_data_4_V_reg_4021_pp0_iter8_reg <= data_in_data_4_V_reg_4021_pp0_iter7_reg;
        data_in_data_4_V_reg_4021_pp0_iter9_reg <= data_in_data_4_V_reg_4021_pp0_iter8_reg;
        data_in_data_5_V_reg_4026_pp0_iter10_reg <= data_in_data_5_V_reg_4026_pp0_iter9_reg;
        data_in_data_5_V_reg_4026_pp0_iter11_reg <= data_in_data_5_V_reg_4026_pp0_iter10_reg;
        data_in_data_5_V_reg_4026_pp0_iter12_reg <= data_in_data_5_V_reg_4026_pp0_iter11_reg;
        data_in_data_5_V_reg_4026_pp0_iter13_reg <= data_in_data_5_V_reg_4026_pp0_iter12_reg;
        data_in_data_5_V_reg_4026_pp0_iter14_reg <= data_in_data_5_V_reg_4026_pp0_iter13_reg;
        data_in_data_5_V_reg_4026_pp0_iter15_reg <= data_in_data_5_V_reg_4026_pp0_iter14_reg;
        data_in_data_5_V_reg_4026_pp0_iter16_reg <= data_in_data_5_V_reg_4026_pp0_iter15_reg;
        data_in_data_5_V_reg_4026_pp0_iter17_reg <= data_in_data_5_V_reg_4026_pp0_iter16_reg;
        data_in_data_5_V_reg_4026_pp0_iter18_reg <= data_in_data_5_V_reg_4026_pp0_iter17_reg;
        data_in_data_5_V_reg_4026_pp0_iter2_reg <= data_in_data_5_V_reg_4026_pp0_iter1_reg;
        data_in_data_5_V_reg_4026_pp0_iter3_reg <= data_in_data_5_V_reg_4026_pp0_iter2_reg;
        data_in_data_5_V_reg_4026_pp0_iter4_reg <= data_in_data_5_V_reg_4026_pp0_iter3_reg;
        data_in_data_5_V_reg_4026_pp0_iter5_reg <= data_in_data_5_V_reg_4026_pp0_iter4_reg;
        data_in_data_5_V_reg_4026_pp0_iter6_reg <= data_in_data_5_V_reg_4026_pp0_iter5_reg;
        data_in_data_5_V_reg_4026_pp0_iter7_reg <= data_in_data_5_V_reg_4026_pp0_iter6_reg;
        data_in_data_5_V_reg_4026_pp0_iter8_reg <= data_in_data_5_V_reg_4026_pp0_iter7_reg;
        data_in_data_5_V_reg_4026_pp0_iter9_reg <= data_in_data_5_V_reg_4026_pp0_iter8_reg;
        data_in_data_6_V_reg_4031_pp0_iter10_reg <= data_in_data_6_V_reg_4031_pp0_iter9_reg;
        data_in_data_6_V_reg_4031_pp0_iter11_reg <= data_in_data_6_V_reg_4031_pp0_iter10_reg;
        data_in_data_6_V_reg_4031_pp0_iter12_reg <= data_in_data_6_V_reg_4031_pp0_iter11_reg;
        data_in_data_6_V_reg_4031_pp0_iter13_reg <= data_in_data_6_V_reg_4031_pp0_iter12_reg;
        data_in_data_6_V_reg_4031_pp0_iter14_reg <= data_in_data_6_V_reg_4031_pp0_iter13_reg;
        data_in_data_6_V_reg_4031_pp0_iter15_reg <= data_in_data_6_V_reg_4031_pp0_iter14_reg;
        data_in_data_6_V_reg_4031_pp0_iter16_reg <= data_in_data_6_V_reg_4031_pp0_iter15_reg;
        data_in_data_6_V_reg_4031_pp0_iter17_reg <= data_in_data_6_V_reg_4031_pp0_iter16_reg;
        data_in_data_6_V_reg_4031_pp0_iter18_reg <= data_in_data_6_V_reg_4031_pp0_iter17_reg;
        data_in_data_6_V_reg_4031_pp0_iter2_reg <= data_in_data_6_V_reg_4031_pp0_iter1_reg;
        data_in_data_6_V_reg_4031_pp0_iter3_reg <= data_in_data_6_V_reg_4031_pp0_iter2_reg;
        data_in_data_6_V_reg_4031_pp0_iter4_reg <= data_in_data_6_V_reg_4031_pp0_iter3_reg;
        data_in_data_6_V_reg_4031_pp0_iter5_reg <= data_in_data_6_V_reg_4031_pp0_iter4_reg;
        data_in_data_6_V_reg_4031_pp0_iter6_reg <= data_in_data_6_V_reg_4031_pp0_iter5_reg;
        data_in_data_6_V_reg_4031_pp0_iter7_reg <= data_in_data_6_V_reg_4031_pp0_iter6_reg;
        data_in_data_6_V_reg_4031_pp0_iter8_reg <= data_in_data_6_V_reg_4031_pp0_iter7_reg;
        data_in_data_6_V_reg_4031_pp0_iter9_reg <= data_in_data_6_V_reg_4031_pp0_iter8_reg;
        data_in_data_7_V_reg_4036_pp0_iter10_reg <= data_in_data_7_V_reg_4036_pp0_iter9_reg;
        data_in_data_7_V_reg_4036_pp0_iter11_reg <= data_in_data_7_V_reg_4036_pp0_iter10_reg;
        data_in_data_7_V_reg_4036_pp0_iter12_reg <= data_in_data_7_V_reg_4036_pp0_iter11_reg;
        data_in_data_7_V_reg_4036_pp0_iter13_reg <= data_in_data_7_V_reg_4036_pp0_iter12_reg;
        data_in_data_7_V_reg_4036_pp0_iter14_reg <= data_in_data_7_V_reg_4036_pp0_iter13_reg;
        data_in_data_7_V_reg_4036_pp0_iter15_reg <= data_in_data_7_V_reg_4036_pp0_iter14_reg;
        data_in_data_7_V_reg_4036_pp0_iter16_reg <= data_in_data_7_V_reg_4036_pp0_iter15_reg;
        data_in_data_7_V_reg_4036_pp0_iter17_reg <= data_in_data_7_V_reg_4036_pp0_iter16_reg;
        data_in_data_7_V_reg_4036_pp0_iter18_reg <= data_in_data_7_V_reg_4036_pp0_iter17_reg;
        data_in_data_7_V_reg_4036_pp0_iter2_reg <= data_in_data_7_V_reg_4036_pp0_iter1_reg;
        data_in_data_7_V_reg_4036_pp0_iter3_reg <= data_in_data_7_V_reg_4036_pp0_iter2_reg;
        data_in_data_7_V_reg_4036_pp0_iter4_reg <= data_in_data_7_V_reg_4036_pp0_iter3_reg;
        data_in_data_7_V_reg_4036_pp0_iter5_reg <= data_in_data_7_V_reg_4036_pp0_iter4_reg;
        data_in_data_7_V_reg_4036_pp0_iter6_reg <= data_in_data_7_V_reg_4036_pp0_iter5_reg;
        data_in_data_7_V_reg_4036_pp0_iter7_reg <= data_in_data_7_V_reg_4036_pp0_iter6_reg;
        data_in_data_7_V_reg_4036_pp0_iter8_reg <= data_in_data_7_V_reg_4036_pp0_iter7_reg;
        data_in_data_7_V_reg_4036_pp0_iter9_reg <= data_in_data_7_V_reg_4036_pp0_iter8_reg;
        data_in_data_8_V_reg_4041_pp0_iter10_reg <= data_in_data_8_V_reg_4041_pp0_iter9_reg;
        data_in_data_8_V_reg_4041_pp0_iter11_reg <= data_in_data_8_V_reg_4041_pp0_iter10_reg;
        data_in_data_8_V_reg_4041_pp0_iter12_reg <= data_in_data_8_V_reg_4041_pp0_iter11_reg;
        data_in_data_8_V_reg_4041_pp0_iter13_reg <= data_in_data_8_V_reg_4041_pp0_iter12_reg;
        data_in_data_8_V_reg_4041_pp0_iter14_reg <= data_in_data_8_V_reg_4041_pp0_iter13_reg;
        data_in_data_8_V_reg_4041_pp0_iter15_reg <= data_in_data_8_V_reg_4041_pp0_iter14_reg;
        data_in_data_8_V_reg_4041_pp0_iter16_reg <= data_in_data_8_V_reg_4041_pp0_iter15_reg;
        data_in_data_8_V_reg_4041_pp0_iter17_reg <= data_in_data_8_V_reg_4041_pp0_iter16_reg;
        data_in_data_8_V_reg_4041_pp0_iter18_reg <= data_in_data_8_V_reg_4041_pp0_iter17_reg;
        data_in_data_8_V_reg_4041_pp0_iter2_reg <= data_in_data_8_V_reg_4041_pp0_iter1_reg;
        data_in_data_8_V_reg_4041_pp0_iter3_reg <= data_in_data_8_V_reg_4041_pp0_iter2_reg;
        data_in_data_8_V_reg_4041_pp0_iter4_reg <= data_in_data_8_V_reg_4041_pp0_iter3_reg;
        data_in_data_8_V_reg_4041_pp0_iter5_reg <= data_in_data_8_V_reg_4041_pp0_iter4_reg;
        data_in_data_8_V_reg_4041_pp0_iter6_reg <= data_in_data_8_V_reg_4041_pp0_iter5_reg;
        data_in_data_8_V_reg_4041_pp0_iter7_reg <= data_in_data_8_V_reg_4041_pp0_iter6_reg;
        data_in_data_8_V_reg_4041_pp0_iter8_reg <= data_in_data_8_V_reg_4041_pp0_iter7_reg;
        data_in_data_8_V_reg_4041_pp0_iter9_reg <= data_in_data_8_V_reg_4041_pp0_iter8_reg;
        data_in_data_9_V_reg_4046_pp0_iter10_reg <= data_in_data_9_V_reg_4046_pp0_iter9_reg;
        data_in_data_9_V_reg_4046_pp0_iter11_reg <= data_in_data_9_V_reg_4046_pp0_iter10_reg;
        data_in_data_9_V_reg_4046_pp0_iter12_reg <= data_in_data_9_V_reg_4046_pp0_iter11_reg;
        data_in_data_9_V_reg_4046_pp0_iter13_reg <= data_in_data_9_V_reg_4046_pp0_iter12_reg;
        data_in_data_9_V_reg_4046_pp0_iter14_reg <= data_in_data_9_V_reg_4046_pp0_iter13_reg;
        data_in_data_9_V_reg_4046_pp0_iter15_reg <= data_in_data_9_V_reg_4046_pp0_iter14_reg;
        data_in_data_9_V_reg_4046_pp0_iter16_reg <= data_in_data_9_V_reg_4046_pp0_iter15_reg;
        data_in_data_9_V_reg_4046_pp0_iter17_reg <= data_in_data_9_V_reg_4046_pp0_iter16_reg;
        data_in_data_9_V_reg_4046_pp0_iter18_reg <= data_in_data_9_V_reg_4046_pp0_iter17_reg;
        data_in_data_9_V_reg_4046_pp0_iter2_reg <= data_in_data_9_V_reg_4046_pp0_iter1_reg;
        data_in_data_9_V_reg_4046_pp0_iter3_reg <= data_in_data_9_V_reg_4046_pp0_iter2_reg;
        data_in_data_9_V_reg_4046_pp0_iter4_reg <= data_in_data_9_V_reg_4046_pp0_iter3_reg;
        data_in_data_9_V_reg_4046_pp0_iter5_reg <= data_in_data_9_V_reg_4046_pp0_iter4_reg;
        data_in_data_9_V_reg_4046_pp0_iter6_reg <= data_in_data_9_V_reg_4046_pp0_iter5_reg;
        data_in_data_9_V_reg_4046_pp0_iter7_reg <= data_in_data_9_V_reg_4046_pp0_iter6_reg;
        data_in_data_9_V_reg_4046_pp0_iter8_reg <= data_in_data_9_V_reg_4046_pp0_iter7_reg;
        data_in_data_9_V_reg_4046_pp0_iter9_reg <= data_in_data_9_V_reg_4046_pp0_iter8_reg;
        ddsv_i_V_0_1_reg_4286 <= grp_phase_to_sincos_wLUT_fu_340_ap_return_0;
        ddsv_i_V_0_2_reg_4296 <= grp_phase_to_sincos_wLUT_fu_349_ap_return_0;
        ddsv_i_V_0_3_reg_4306 <= grp_phase_to_sincos_wLUT_fu_358_ap_return_0;
        ddsv_i_V_0_4_reg_4316 <= grp_phase_to_sincos_wLUT_fu_367_ap_return_0;
        ddsv_i_V_0_5_reg_4326 <= grp_phase_to_sincos_wLUT_fu_376_ap_return_0;
        ddsv_i_V_0_6_reg_4336 <= grp_phase_to_sincos_wLUT_fu_385_ap_return_0;
        ddsv_i_V_0_7_reg_4346 <= grp_phase_to_sincos_wLUT_fu_394_ap_return_0;
        ddsv_i_V_reg_4276 <= grp_phase_to_sincos_wLUT_fu_331_ap_return_0;
        ddsv_q_V_0_1_reg_4291 <= grp_phase_to_sincos_wLUT_fu_340_ap_return_1;
        ddsv_q_V_0_2_reg_4301 <= grp_phase_to_sincos_wLUT_fu_349_ap_return_1;
        ddsv_q_V_0_3_reg_4311 <= grp_phase_to_sincos_wLUT_fu_358_ap_return_1;
        ddsv_q_V_0_4_reg_4321 <= grp_phase_to_sincos_wLUT_fu_367_ap_return_1;
        ddsv_q_V_0_5_reg_4331 <= grp_phase_to_sincos_wLUT_fu_376_ap_return_1;
        ddsv_q_V_0_6_reg_4341 <= grp_phase_to_sincos_wLUT_fu_385_ap_return_1;
        ddsv_q_V_0_7_reg_4351 <= grp_phase_to_sincos_wLUT_fu_394_ap_return_1;
        ddsv_q_V_reg_4281 <= grp_phase_to_sincos_wLUT_fu_331_ap_return_1;
        group_V_reg_4081_pp0_iter10_reg <= group_V_reg_4081_pp0_iter9_reg;
        group_V_reg_4081_pp0_iter11_reg <= group_V_reg_4081_pp0_iter10_reg;
        group_V_reg_4081_pp0_iter12_reg <= group_V_reg_4081_pp0_iter11_reg;
        group_V_reg_4081_pp0_iter13_reg <= group_V_reg_4081_pp0_iter12_reg;
        group_V_reg_4081_pp0_iter14_reg <= group_V_reg_4081_pp0_iter13_reg;
        group_V_reg_4081_pp0_iter15_reg <= group_V_reg_4081_pp0_iter14_reg;
        group_V_reg_4081_pp0_iter16_reg <= group_V_reg_4081_pp0_iter15_reg;
        group_V_reg_4081_pp0_iter17_reg <= group_V_reg_4081_pp0_iter16_reg;
        group_V_reg_4081_pp0_iter18_reg <= group_V_reg_4081_pp0_iter17_reg;
        group_V_reg_4081_pp0_iter19_reg <= group_V_reg_4081_pp0_iter18_reg;
        group_V_reg_4081_pp0_iter20_reg <= group_V_reg_4081_pp0_iter19_reg;
        group_V_reg_4081_pp0_iter21_reg <= group_V_reg_4081_pp0_iter20_reg;
        group_V_reg_4081_pp0_iter22_reg <= group_V_reg_4081_pp0_iter21_reg;
        group_V_reg_4081_pp0_iter23_reg <= group_V_reg_4081_pp0_iter22_reg;
        group_V_reg_4081_pp0_iter24_reg <= group_V_reg_4081_pp0_iter23_reg;
        group_V_reg_4081_pp0_iter25_reg <= group_V_reg_4081_pp0_iter24_reg;
        group_V_reg_4081_pp0_iter2_reg <= group_V_reg_4081_pp0_iter1_reg;
        group_V_reg_4081_pp0_iter3_reg <= group_V_reg_4081_pp0_iter2_reg;
        group_V_reg_4081_pp0_iter4_reg <= group_V_reg_4081_pp0_iter3_reg;
        group_V_reg_4081_pp0_iter5_reg <= group_V_reg_4081_pp0_iter4_reg;
        group_V_reg_4081_pp0_iter6_reg <= group_V_reg_4081_pp0_iter5_reg;
        group_V_reg_4081_pp0_iter7_reg <= group_V_reg_4081_pp0_iter6_reg;
        group_V_reg_4081_pp0_iter8_reg <= group_V_reg_4081_pp0_iter7_reg;
        group_V_reg_4081_pp0_iter9_reg <= group_V_reg_4081_pp0_iter8_reg;
        icmp_ln412_10_reg_5006 <= icmp_ln412_10_fu_1885_p2;
        icmp_ln412_11_reg_5011 <= icmp_ln412_11_fu_1924_p2;
        icmp_ln412_12_reg_5016 <= icmp_ln412_12_fu_1963_p2;
        icmp_ln412_13_reg_5021 <= icmp_ln412_13_fu_2002_p2;
        icmp_ln412_14_reg_5026 <= icmp_ln412_14_fu_2041_p2;
        icmp_ln412_15_reg_5031 <= icmp_ln412_15_fu_2080_p2;
        icmp_ln412_1_reg_4961 <= icmp_ln412_1_fu_1534_p2;
        icmp_ln412_2_reg_4966 <= icmp_ln412_2_fu_1573_p2;
        icmp_ln412_3_reg_4971 <= icmp_ln412_3_fu_1612_p2;
        icmp_ln412_4_reg_4976 <= icmp_ln412_4_fu_1651_p2;
        icmp_ln412_5_reg_4981 <= icmp_ln412_5_fu_1690_p2;
        icmp_ln412_6_reg_4986 <= icmp_ln412_6_fu_1729_p2;
        icmp_ln412_7_reg_4991 <= icmp_ln412_7_fu_1768_p2;
        icmp_ln412_8_reg_4996 <= icmp_ln412_8_fu_1807_p2;
        icmp_ln412_9_reg_5001 <= icmp_ln412_9_fu_1846_p2;
        icmp_ln412_reg_4956 <= icmp_ln412_fu_1495_p2;
        mul_ln1118_10_reg_4587 <= grp_fu_3851_p2;
        mul_ln1118_11_reg_4593 <= grp_fu_3857_p2;
        mul_ln1118_12_reg_4599 <= grp_fu_3863_p2;
        mul_ln1118_14_reg_4604 <= grp_fu_3869_p2;
        mul_ln1118_15_reg_4610 <= grp_fu_3875_p2;
        mul_ln1118_16_reg_4616 <= grp_fu_3881_p2;
        mul_ln1118_18_reg_4621 <= grp_fu_3887_p2;
        mul_ln1118_19_reg_4627 <= grp_fu_3893_p2;
        mul_ln1118_20_reg_4633 <= grp_fu_3899_p2;
        mul_ln1118_22_reg_4638 <= grp_fu_3905_p2;
        mul_ln1118_23_reg_4644 <= grp_fu_3911_p2;
        mul_ln1118_24_reg_4650 <= grp_fu_3917_p2;
        mul_ln1118_26_reg_4655 <= grp_fu_3923_p2;
        mul_ln1118_27_reg_4661 <= grp_fu_3929_p2;
        mul_ln1118_28_reg_4667 <= grp_fu_3935_p2;
        mul_ln1118_2_reg_4553 <= grp_fu_3815_p2;
        mul_ln1118_30_reg_4672 <= grp_fu_3941_p2;
        mul_ln1118_31_reg_4678 <= grp_fu_3947_p2;
        mul_ln1118_3_reg_4559 <= grp_fu_3821_p2;
        mul_ln1118_4_reg_4565 <= grp_fu_3827_p2;
        mul_ln1118_6_reg_4570 <= grp_fu_3833_p2;
        mul_ln1118_7_reg_4576 <= grp_fu_3839_p2;
        mul_ln1118_8_reg_4582 <= grp_fu_3845_p2;
        mul_ln1118_reg_4548 <= grp_fu_3809_p2;
        sext_ln1116_11_reg_4488 <= sext_ln1116_11_fu_1184_p1;
        sext_ln1116_13_reg_4512 <= sext_ln1116_13_fu_1196_p1;
        sext_ln1116_15_reg_4536 <= sext_ln1116_15_fu_1208_p1;
        sext_ln1116_1_reg_4368 <= sext_ln1116_1_fu_1124_p1;
        sext_ln1116_3_reg_4392 <= sext_ln1116_3_fu_1136_p1;
        sext_ln1116_5_reg_4416 <= sext_ln1116_5_fu_1148_p1;
        sext_ln1116_7_reg_4440 <= sext_ln1116_7_fu_1160_p1;
        sext_ln1116_9_reg_4464 <= sext_ln1116_9_fu_1172_p1;
        sext_ln1118_10_reg_4422 <= sext_ln1118_10_fu_1151_p1;
        sext_ln1118_11_reg_4446 <= sext_ln1118_11_fu_1163_p1;
        sext_ln1118_12_reg_4470 <= sext_ln1118_12_fu_1175_p1;
        sext_ln1118_13_reg_4494 <= sext_ln1118_13_fu_1187_p1;
        sext_ln1118_14_reg_4518 <= sext_ln1118_14_fu_1199_p1;
        sext_ln1118_15_reg_4542 <= sext_ln1118_15_fu_1211_p1;
        sext_ln1118_1_reg_4374 <= sext_ln1118_1_fu_1127_p1;
        sext_ln1118_9_reg_4398 <= sext_ln1118_9_fu_1139_p1;
        sub_ln1193_1_reg_4718_pp0_iter23_reg <= sub_ln1193_1_reg_4718;
        sub_ln1193_2_reg_4752_pp0_iter23_reg <= sub_ln1193_2_reg_4752;
        sub_ln1193_3_reg_4786_pp0_iter23_reg <= sub_ln1193_3_reg_4786;
        sub_ln1193_4_reg_4820_pp0_iter23_reg <= sub_ln1193_4_reg_4820;
        sub_ln1193_5_reg_4854_pp0_iter23_reg <= sub_ln1193_5_reg_4854;
        sub_ln1193_6_reg_4888_pp0_iter23_reg <= sub_ln1193_6_reg_4888;
        sub_ln1193_7_reg_4922_pp0_iter23_reg <= sub_ln1193_7_reg_4922;
        sub_ln1193_reg_4684_pp0_iter23_reg <= sub_ln1193_reg_4684;
        tmp_100_reg_4931 <= grp_fu_3995_p3[32'd31];
        tmp_100_reg_4931_pp0_iter23_reg <= tmp_100_reg_4931;
        tmp_100_reg_4931_pp0_iter24_reg <= tmp_100_reg_4931_pp0_iter23_reg;
        tmp_103_reg_5280 <= add_ln415_14_fu_2745_p2[32'd15];
        tmp_104_reg_4950 <= add_ln1192_15_fu_1448_p2[32'd32];
        tmp_104_reg_4950_pp0_iter23_reg <= tmp_104_reg_4950;
        tmp_104_reg_4950_pp0_iter24_reg <= tmp_104_reg_4950_pp0_iter23_reg;
        tmp_107_reg_5297 <= add_ln415_15_fu_2788_p2[32'd15];
        tmp_10_reg_4194 <= {{accumulator_phases_V_q0[43:22]}};
        tmp_11_reg_4113_pp0_iter2_reg <= tmp_11_reg_4113;
        tmp_11_reg_4113_pp0_iter3_reg <= tmp_11_reg_4113_pp0_iter2_reg;
        tmp_12_reg_4118_pp0_iter2_reg <= tmp_12_reg_4118;
        tmp_12_reg_4118_pp0_iter3_reg <= tmp_12_reg_4118_pp0_iter2_reg;
        tmp_14_reg_5042 <= add_ln415_fu_2115_p2[32'd15];
        tmp_16_reg_4712 <= add_ln1192_1_fu_1231_p2[32'd32];
        tmp_16_reg_4712_pp0_iter23_reg <= tmp_16_reg_4712;
        tmp_16_reg_4712_pp0_iter24_reg <= tmp_16_reg_4712_pp0_iter23_reg;
        tmp_17_reg_4200 <= {{accumulator_phases_V_q0[65:44]}};
        tmp_18_reg_4123_pp0_iter2_reg <= tmp_18_reg_4123;
        tmp_18_reg_4123_pp0_iter3_reg <= tmp_18_reg_4123_pp0_iter2_reg;
        tmp_19_reg_4128_pp0_iter2_reg <= tmp_19_reg_4128;
        tmp_19_reg_4128_pp0_iter3_reg <= tmp_19_reg_4128_pp0_iter2_reg;
        tmp_1_reg_4061_pp0_iter10_reg <= tmp_1_reg_4061_pp0_iter9_reg;
        tmp_1_reg_4061_pp0_iter11_reg <= tmp_1_reg_4061_pp0_iter10_reg;
        tmp_1_reg_4061_pp0_iter12_reg <= tmp_1_reg_4061_pp0_iter11_reg;
        tmp_1_reg_4061_pp0_iter13_reg <= tmp_1_reg_4061_pp0_iter12_reg;
        tmp_1_reg_4061_pp0_iter14_reg <= tmp_1_reg_4061_pp0_iter13_reg;
        tmp_1_reg_4061_pp0_iter15_reg <= tmp_1_reg_4061_pp0_iter14_reg;
        tmp_1_reg_4061_pp0_iter16_reg <= tmp_1_reg_4061_pp0_iter15_reg;
        tmp_1_reg_4061_pp0_iter17_reg <= tmp_1_reg_4061_pp0_iter16_reg;
        tmp_1_reg_4061_pp0_iter18_reg <= tmp_1_reg_4061_pp0_iter17_reg;
        tmp_1_reg_4061_pp0_iter2_reg <= tmp_1_reg_4061_pp0_iter1_reg;
        tmp_1_reg_4061_pp0_iter3_reg <= tmp_1_reg_4061_pp0_iter2_reg;
        tmp_1_reg_4061_pp0_iter4_reg <= tmp_1_reg_4061_pp0_iter3_reg;
        tmp_1_reg_4061_pp0_iter5_reg <= tmp_1_reg_4061_pp0_iter4_reg;
        tmp_1_reg_4061_pp0_iter6_reg <= tmp_1_reg_4061_pp0_iter5_reg;
        tmp_1_reg_4061_pp0_iter7_reg <= tmp_1_reg_4061_pp0_iter6_reg;
        tmp_1_reg_4061_pp0_iter8_reg <= tmp_1_reg_4061_pp0_iter7_reg;
        tmp_1_reg_4061_pp0_iter9_reg <= tmp_1_reg_4061_pp0_iter8_reg;
        tmp_23_reg_4206 <= {{accumulator_phases_V_q0[87:66]}};
        tmp_24_reg_4212 <= {{accumulator_phases_V_q0[109:88]}};
        tmp_25_reg_4218 <= {{accumulator_phases_V_q0[131:110]}};
        tmp_26_reg_4224 <= {{accumulator_phases_V_q0[153:132]}};
        tmp_27_reg_4230 <= {{accumulator_phases_V_q0[175:154]}};
        tmp_2_reg_4066_pp0_iter10_reg <= tmp_2_reg_4066_pp0_iter9_reg;
        tmp_2_reg_4066_pp0_iter11_reg <= tmp_2_reg_4066_pp0_iter10_reg;
        tmp_2_reg_4066_pp0_iter12_reg <= tmp_2_reg_4066_pp0_iter11_reg;
        tmp_2_reg_4066_pp0_iter13_reg <= tmp_2_reg_4066_pp0_iter12_reg;
        tmp_2_reg_4066_pp0_iter14_reg <= tmp_2_reg_4066_pp0_iter13_reg;
        tmp_2_reg_4066_pp0_iter15_reg <= tmp_2_reg_4066_pp0_iter14_reg;
        tmp_2_reg_4066_pp0_iter16_reg <= tmp_2_reg_4066_pp0_iter15_reg;
        tmp_2_reg_4066_pp0_iter17_reg <= tmp_2_reg_4066_pp0_iter16_reg;
        tmp_2_reg_4066_pp0_iter18_reg <= tmp_2_reg_4066_pp0_iter17_reg;
        tmp_2_reg_4066_pp0_iter2_reg <= tmp_2_reg_4066_pp0_iter1_reg;
        tmp_2_reg_4066_pp0_iter3_reg <= tmp_2_reg_4066_pp0_iter2_reg;
        tmp_2_reg_4066_pp0_iter4_reg <= tmp_2_reg_4066_pp0_iter3_reg;
        tmp_2_reg_4066_pp0_iter5_reg <= tmp_2_reg_4066_pp0_iter4_reg;
        tmp_2_reg_4066_pp0_iter6_reg <= tmp_2_reg_4066_pp0_iter5_reg;
        tmp_2_reg_4066_pp0_iter7_reg <= tmp_2_reg_4066_pp0_iter6_reg;
        tmp_2_reg_4066_pp0_iter8_reg <= tmp_2_reg_4066_pp0_iter7_reg;
        tmp_2_reg_4066_pp0_iter9_reg <= tmp_2_reg_4066_pp0_iter8_reg;
        tmp_30_reg_5059 <= add_ln415_1_fu_2158_p2[32'd15];
        tmp_31_reg_4133_pp0_iter2_reg <= tmp_31_reg_4133;
        tmp_31_reg_4133_pp0_iter3_reg <= tmp_31_reg_4133_pp0_iter2_reg;
        tmp_32_reg_4138_pp0_iter2_reg <= tmp_32_reg_4138;
        tmp_32_reg_4138_pp0_iter3_reg <= tmp_32_reg_4138_pp0_iter2_reg;
        tmp_34_reg_4727 <= grp_fu_3959_p3[32'd31];
        tmp_34_reg_4727_pp0_iter23_reg <= tmp_34_reg_4727;
        tmp_34_reg_4727_pp0_iter24_reg <= tmp_34_reg_4727_pp0_iter23_reg;
        tmp_37_reg_4143_pp0_iter2_reg <= tmp_37_reg_4143;
        tmp_37_reg_4143_pp0_iter3_reg <= tmp_37_reg_4143_pp0_iter2_reg;
        tmp_38_reg_4148_pp0_iter2_reg <= tmp_38_reg_4148;
        tmp_38_reg_4148_pp0_iter3_reg <= tmp_38_reg_4148_pp0_iter2_reg;
        tmp_3_reg_4071_pp0_iter10_reg <= tmp_3_reg_4071_pp0_iter9_reg;
        tmp_3_reg_4071_pp0_iter11_reg <= tmp_3_reg_4071_pp0_iter10_reg;
        tmp_3_reg_4071_pp0_iter12_reg <= tmp_3_reg_4071_pp0_iter11_reg;
        tmp_3_reg_4071_pp0_iter13_reg <= tmp_3_reg_4071_pp0_iter12_reg;
        tmp_3_reg_4071_pp0_iter14_reg <= tmp_3_reg_4071_pp0_iter13_reg;
        tmp_3_reg_4071_pp0_iter15_reg <= tmp_3_reg_4071_pp0_iter14_reg;
        tmp_3_reg_4071_pp0_iter16_reg <= tmp_3_reg_4071_pp0_iter15_reg;
        tmp_3_reg_4071_pp0_iter17_reg <= tmp_3_reg_4071_pp0_iter16_reg;
        tmp_3_reg_4071_pp0_iter18_reg <= tmp_3_reg_4071_pp0_iter17_reg;
        tmp_3_reg_4071_pp0_iter2_reg <= tmp_3_reg_4071_pp0_iter1_reg;
        tmp_3_reg_4071_pp0_iter3_reg <= tmp_3_reg_4071_pp0_iter2_reg;
        tmp_3_reg_4071_pp0_iter4_reg <= tmp_3_reg_4071_pp0_iter3_reg;
        tmp_3_reg_4071_pp0_iter5_reg <= tmp_3_reg_4071_pp0_iter4_reg;
        tmp_3_reg_4071_pp0_iter6_reg <= tmp_3_reg_4071_pp0_iter5_reg;
        tmp_3_reg_4071_pp0_iter7_reg <= tmp_3_reg_4071_pp0_iter6_reg;
        tmp_3_reg_4071_pp0_iter8_reg <= tmp_3_reg_4071_pp0_iter7_reg;
        tmp_3_reg_4071_pp0_iter9_reg <= tmp_3_reg_4071_pp0_iter8_reg;
        tmp_42_reg_5076 <= add_ln415_2_fu_2205_p2[32'd15];
        tmp_43_reg_4153_pp0_iter2_reg <= tmp_43_reg_4153;
        tmp_43_reg_4153_pp0_iter3_reg <= tmp_43_reg_4153_pp0_iter2_reg;
        tmp_44_reg_4158_pp0_iter2_reg <= tmp_44_reg_4158;
        tmp_44_reg_4158_pp0_iter3_reg <= tmp_44_reg_4158_pp0_iter2_reg;
        tmp_46_reg_4746 <= add_ln1192_3_fu_1262_p2[32'd32];
        tmp_46_reg_4746_pp0_iter23_reg <= tmp_46_reg_4746;
        tmp_46_reg_4746_pp0_iter24_reg <= tmp_46_reg_4746_pp0_iter23_reg;
        tmp_49_reg_4163_pp0_iter2_reg <= tmp_49_reg_4163;
        tmp_49_reg_4163_pp0_iter3_reg <= tmp_49_reg_4163_pp0_iter2_reg;
        tmp_4_reg_4076_pp0_iter10_reg <= tmp_4_reg_4076_pp0_iter9_reg;
        tmp_4_reg_4076_pp0_iter11_reg <= tmp_4_reg_4076_pp0_iter10_reg;
        tmp_4_reg_4076_pp0_iter12_reg <= tmp_4_reg_4076_pp0_iter11_reg;
        tmp_4_reg_4076_pp0_iter13_reg <= tmp_4_reg_4076_pp0_iter12_reg;
        tmp_4_reg_4076_pp0_iter14_reg <= tmp_4_reg_4076_pp0_iter13_reg;
        tmp_4_reg_4076_pp0_iter15_reg <= tmp_4_reg_4076_pp0_iter14_reg;
        tmp_4_reg_4076_pp0_iter16_reg <= tmp_4_reg_4076_pp0_iter15_reg;
        tmp_4_reg_4076_pp0_iter17_reg <= tmp_4_reg_4076_pp0_iter16_reg;
        tmp_4_reg_4076_pp0_iter18_reg <= tmp_4_reg_4076_pp0_iter17_reg;
        tmp_4_reg_4076_pp0_iter2_reg <= tmp_4_reg_4076_pp0_iter1_reg;
        tmp_4_reg_4076_pp0_iter3_reg <= tmp_4_reg_4076_pp0_iter2_reg;
        tmp_4_reg_4076_pp0_iter4_reg <= tmp_4_reg_4076_pp0_iter3_reg;
        tmp_4_reg_4076_pp0_iter5_reg <= tmp_4_reg_4076_pp0_iter4_reg;
        tmp_4_reg_4076_pp0_iter6_reg <= tmp_4_reg_4076_pp0_iter5_reg;
        tmp_4_reg_4076_pp0_iter7_reg <= tmp_4_reg_4076_pp0_iter6_reg;
        tmp_4_reg_4076_pp0_iter8_reg <= tmp_4_reg_4076_pp0_iter7_reg;
        tmp_4_reg_4076_pp0_iter9_reg <= tmp_4_reg_4076_pp0_iter8_reg;
        tmp_50_reg_4168_pp0_iter2_reg <= tmp_50_reg_4168;
        tmp_50_reg_4168_pp0_iter3_reg <= tmp_50_reg_4168_pp0_iter2_reg;
        tmp_54_reg_5093 <= add_ln415_3_fu_2248_p2[32'd15];
        tmp_55_reg_4173_pp0_iter2_reg <= tmp_55_reg_4173;
        tmp_55_reg_4173_pp0_iter3_reg <= tmp_55_reg_4173_pp0_iter2_reg;
        tmp_56_reg_4178_pp0_iter2_reg <= tmp_56_reg_4178;
        tmp_56_reg_4178_pp0_iter3_reg <= tmp_56_reg_4178_pp0_iter2_reg;
        tmp_58_reg_4761 <= grp_fu_3965_p3[32'd31];
        tmp_58_reg_4761_pp0_iter23_reg <= tmp_58_reg_4761;
        tmp_58_reg_4761_pp0_iter24_reg <= tmp_58_reg_4761_pp0_iter23_reg;
        tmp_5_reg_4103_pp0_iter2_reg <= tmp_5_reg_4103;
        tmp_5_reg_4103_pp0_iter3_reg <= tmp_5_reg_4103_pp0_iter2_reg;
        tmp_63_reg_5110 <= add_ln415_4_fu_2295_p2[32'd15];
        tmp_64_reg_4780 <= add_ln1192_5_fu_1293_p2[32'd32];
        tmp_64_reg_4780_pp0_iter23_reg <= tmp_64_reg_4780;
        tmp_64_reg_4780_pp0_iter24_reg <= tmp_64_reg_4780_pp0_iter23_reg;
        tmp_67_reg_5127 <= add_ln415_5_fu_2338_p2[32'd15];
        tmp_68_reg_4795 <= grp_fu_3971_p3[32'd31];
        tmp_68_reg_4795_pp0_iter23_reg <= tmp_68_reg_4795;
        tmp_68_reg_4795_pp0_iter24_reg <= tmp_68_reg_4795_pp0_iter23_reg;
        tmp_6_reg_4693 <= grp_fu_3953_p3[32'd31];
        tmp_6_reg_4693_pp0_iter23_reg <= tmp_6_reg_4693;
        tmp_6_reg_4693_pp0_iter24_reg <= tmp_6_reg_4693_pp0_iter23_reg;
        tmp_71_reg_5144 <= add_ln415_6_fu_2385_p2[32'd15];
        tmp_72_reg_4814 <= add_ln1192_7_fu_1324_p2[32'd32];
        tmp_72_reg_4814_pp0_iter23_reg <= tmp_72_reg_4814;
        tmp_72_reg_4814_pp0_iter24_reg <= tmp_72_reg_4814_pp0_iter23_reg;
        tmp_75_reg_5161 <= add_ln415_7_fu_2428_p2[32'd15];
        tmp_76_reg_4829 <= grp_fu_3977_p3[32'd31];
        tmp_76_reg_4829_pp0_iter23_reg <= tmp_76_reg_4829;
        tmp_76_reg_4829_pp0_iter24_reg <= tmp_76_reg_4829_pp0_iter23_reg;
        tmp_79_reg_5178 <= add_ln415_8_fu_2475_p2[32'd15];
        tmp_80_reg_4848 <= add_ln1192_9_fu_1355_p2[32'd32];
        tmp_80_reg_4848_pp0_iter23_reg <= tmp_80_reg_4848;
        tmp_80_reg_4848_pp0_iter24_reg <= tmp_80_reg_4848_pp0_iter23_reg;
        tmp_83_reg_5195 <= add_ln415_9_fu_2518_p2[32'd15];
        tmp_84_reg_4863 <= grp_fu_3983_p3[32'd31];
        tmp_84_reg_4863_pp0_iter23_reg <= tmp_84_reg_4863;
        tmp_84_reg_4863_pp0_iter24_reg <= tmp_84_reg_4863_pp0_iter23_reg;
        tmp_87_reg_5212 <= add_ln415_10_fu_2565_p2[32'd15];
        tmp_88_reg_4882 <= add_ln1192_11_fu_1386_p2[32'd32];
        tmp_88_reg_4882_pp0_iter23_reg <= tmp_88_reg_4882;
        tmp_88_reg_4882_pp0_iter24_reg <= tmp_88_reg_4882_pp0_iter23_reg;
        tmp_91_reg_5229 <= add_ln415_11_fu_2608_p2[32'd15];
        tmp_92_reg_4897 <= grp_fu_3989_p3[32'd31];
        tmp_92_reg_4897_pp0_iter23_reg <= tmp_92_reg_4897;
        tmp_92_reg_4897_pp0_iter24_reg <= tmp_92_reg_4897_pp0_iter23_reg;
        tmp_95_reg_5246 <= add_ln415_12_fu_2655_p2[32'd15];
        tmp_96_reg_4916 <= add_ln1192_13_fu_1417_p2[32'd32];
        tmp_96_reg_4916_pp0_iter23_reg <= tmp_96_reg_4916;
        tmp_96_reg_4916_pp0_iter24_reg <= tmp_96_reg_4916_pp0_iter23_reg;
        tmp_99_reg_5263 <= add_ln415_13_fu_2698_p2[32'd15];
        tmp_reg_4056_pp0_iter10_reg <= tmp_reg_4056_pp0_iter9_reg;
        tmp_reg_4056_pp0_iter11_reg <= tmp_reg_4056_pp0_iter10_reg;
        tmp_reg_4056_pp0_iter12_reg <= tmp_reg_4056_pp0_iter11_reg;
        tmp_reg_4056_pp0_iter13_reg <= tmp_reg_4056_pp0_iter12_reg;
        tmp_reg_4056_pp0_iter14_reg <= tmp_reg_4056_pp0_iter13_reg;
        tmp_reg_4056_pp0_iter15_reg <= tmp_reg_4056_pp0_iter14_reg;
        tmp_reg_4056_pp0_iter16_reg <= tmp_reg_4056_pp0_iter15_reg;
        tmp_reg_4056_pp0_iter17_reg <= tmp_reg_4056_pp0_iter16_reg;
        tmp_reg_4056_pp0_iter18_reg <= tmp_reg_4056_pp0_iter17_reg;
        tmp_reg_4056_pp0_iter2_reg <= tmp_reg_4056_pp0_iter1_reg;
        tmp_reg_4056_pp0_iter3_reg <= tmp_reg_4056_pp0_iter2_reg;
        tmp_reg_4056_pp0_iter4_reg <= tmp_reg_4056_pp0_iter3_reg;
        tmp_reg_4056_pp0_iter5_reg <= tmp_reg_4056_pp0_iter4_reg;
        tmp_reg_4056_pp0_iter6_reg <= tmp_reg_4056_pp0_iter5_reg;
        tmp_reg_4056_pp0_iter7_reg <= tmp_reg_4056_pp0_iter6_reg;
        tmp_reg_4056_pp0_iter8_reg <= tmp_reg_4056_pp0_iter7_reg;
        tmp_reg_4056_pp0_iter9_reg <= tmp_reg_4056_pp0_iter8_reg;
        trunc_ln1265_reg_4188 <= trunc_ln1265_fu_762_p1;
        trunc_ln703_reg_4108_pp0_iter2_reg <= trunc_ln703_reg_4108;
        trunc_ln703_reg_4108_pp0_iter3_reg <= trunc_ln703_reg_4108_pp0_iter2_reg;
        trunc_ln790_10_reg_5218 <= trunc_ln790_10_fu_2579_p1;
        trunc_ln790_11_reg_5235 <= trunc_ln790_11_fu_2622_p1;
        trunc_ln790_12_reg_5252 <= trunc_ln790_12_fu_2669_p1;
        trunc_ln790_13_reg_5269 <= trunc_ln790_13_fu_2712_p1;
        trunc_ln790_14_reg_5286 <= trunc_ln790_14_fu_2759_p1;
        trunc_ln790_15_reg_5303 <= trunc_ln790_15_fu_2802_p1;
        trunc_ln790_1_reg_5065 <= trunc_ln790_1_fu_2172_p1;
        trunc_ln790_2_reg_5082 <= trunc_ln790_2_fu_2219_p1;
        trunc_ln790_3_reg_5099 <= trunc_ln790_3_fu_2262_p1;
        trunc_ln790_4_reg_5116 <= trunc_ln790_4_fu_2309_p1;
        trunc_ln790_5_reg_5133 <= trunc_ln790_5_fu_2352_p1;
        trunc_ln790_6_reg_5150 <= trunc_ln790_6_fu_2399_p1;
        trunc_ln790_7_reg_5167 <= trunc_ln790_7_fu_2442_p1;
        trunc_ln790_8_reg_5184 <= trunc_ln790_8_fu_2489_p1;
        trunc_ln790_9_reg_5201 <= trunc_ln790_9_fu_2532_p1;
        trunc_ln790_reg_5048 <= trunc_ln790_fu_2129_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cycle_V <= add_ln700_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_in_data_0_V_reg_4001 <= data_in_data_0_V_fu_411_p1;
        data_in_data_0_V_reg_4001_pp0_iter1_reg <= data_in_data_0_V_reg_4001;
        data_in_data_10_V_reg_4051 <= {{res_in_TDATA_int[175:160]}};
        data_in_data_10_V_reg_4051_pp0_iter1_reg <= data_in_data_10_V_reg_4051;
        data_in_data_1_V_reg_4006 <= {{res_in_TDATA_int[31:16]}};
        data_in_data_1_V_reg_4006_pp0_iter1_reg <= data_in_data_1_V_reg_4006;
        data_in_data_2_V_reg_4011 <= {{res_in_TDATA_int[47:32]}};
        data_in_data_2_V_reg_4011_pp0_iter1_reg <= data_in_data_2_V_reg_4011;
        data_in_data_3_V_reg_4016 <= {{res_in_TDATA_int[63:48]}};
        data_in_data_3_V_reg_4016_pp0_iter1_reg <= data_in_data_3_V_reg_4016;
        data_in_data_4_V_reg_4021 <= {{res_in_TDATA_int[79:64]}};
        data_in_data_4_V_reg_4021_pp0_iter1_reg <= data_in_data_4_V_reg_4021;
        data_in_data_5_V_reg_4026 <= {{res_in_TDATA_int[95:80]}};
        data_in_data_5_V_reg_4026_pp0_iter1_reg <= data_in_data_5_V_reg_4026;
        data_in_data_6_V_reg_4031 <= {{res_in_TDATA_int[111:96]}};
        data_in_data_6_V_reg_4031_pp0_iter1_reg <= data_in_data_6_V_reg_4031;
        data_in_data_7_V_reg_4036 <= {{res_in_TDATA_int[127:112]}};
        data_in_data_7_V_reg_4036_pp0_iter1_reg <= data_in_data_7_V_reg_4036;
        data_in_data_8_V_reg_4041 <= {{res_in_TDATA_int[143:128]}};
        data_in_data_8_V_reg_4041_pp0_iter1_reg <= data_in_data_8_V_reg_4041;
        data_in_data_9_V_reg_4046 <= {{res_in_TDATA_int[159:144]}};
        data_in_data_9_V_reg_4046_pp0_iter1_reg <= data_in_data_9_V_reg_4046;
        group_V_reg_4081 <= group_V_fu_569_p3;
        group_V_reg_4081_pp0_iter1_reg <= group_V_reg_4081;
        tmp_11_reg_4113 <= {{tones_q0[159:144]}};
        tmp_12_reg_4118 <= {{tones_q0[31:16]}};
        tmp_18_reg_4123 <= {{tones_q0[175:160]}};
        tmp_19_reg_4128 <= {{tones_q0[47:32]}};
        tmp_1_reg_4061 <= {{res_in_TDATA_int[207:192]}};
        tmp_1_reg_4061_pp0_iter1_reg <= tmp_1_reg_4061;
        tmp_2_reg_4066 <= {{res_in_TDATA_int[223:208]}};
        tmp_2_reg_4066_pp0_iter1_reg <= tmp_2_reg_4066;
        tmp_31_reg_4133 <= {{tones_q0[191:176]}};
        tmp_32_reg_4138 <= {{tones_q0[63:48]}};
        tmp_37_reg_4143 <= {{tones_q0[207:192]}};
        tmp_38_reg_4148 <= {{tones_q0[79:64]}};
        tmp_3_reg_4071 <= {{res_in_TDATA_int[239:224]}};
        tmp_3_reg_4071_pp0_iter1_reg <= tmp_3_reg_4071;
        tmp_43_reg_4153 <= {{tones_q0[223:208]}};
        tmp_44_reg_4158 <= {{tones_q0[95:80]}};
        tmp_49_reg_4163 <= {{tones_q0[239:224]}};
        tmp_4_reg_4076 <= {{res_in_TDATA_int[255:240]}};
        tmp_4_reg_4076_pp0_iter1_reg <= tmp_4_reg_4076;
        tmp_50_reg_4168 <= {{tones_q0[111:96]}};
        tmp_55_reg_4173 <= {{tones_q0[255:240]}};
        tmp_56_reg_4178 <= {{tones_q0[127:112]}};
        tmp_5_reg_4103 <= {{tones_q0[143:128]}};
        tmp_reg_4056 <= {{res_in_TDATA_int[191:176]}};
        tmp_reg_4056_pp0_iter1_reg <= tmp_reg_4056;
        trunc_ln703_reg_4108 <= trunc_ln703_fu_604_p1;
        zext_ln544_reg_4088[7 : 0] <= zext_ln544_fu_577_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1193_1_reg_4718 <= grp_fu_3959_p3;
        sub_ln1193_2_reg_4752 <= grp_fu_3965_p3;
        sub_ln1193_3_reg_4786 <= grp_fu_3971_p3;
        sub_ln1193_4_reg_4820 <= grp_fu_3977_p3;
        sub_ln1193_5_reg_4854 <= grp_fu_3983_p3;
        sub_ln1193_6_reg_4888 <= grp_fu_3989_p3;
        sub_ln1193_7_reg_4922 <= grp_fu_3995_p3;
        sub_ln1193_reg_4684 <= grp_fu_3953_p3;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        accumulator_phases_V_ce0 = 1'b1;
    end else begin
        accumulator_phases_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accumulator_phases_V_ce1 = 1'b1;
    end else begin
        accumulator_phases_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accumulator_phases_V_we1 = 1'b1;
    end else begin
        accumulator_phases_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (1'b1 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_acc_phases_V_load = tmp_28_fu_1028_p9;
    end else begin
        ap_sig_allocacmp_acc_phases_V_load = acc_phases_V;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3809_ce = 1'b1;
    end else begin
        grp_fu_3809_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3815_ce = 1'b1;
    end else begin
        grp_fu_3815_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3821_ce = 1'b1;
    end else begin
        grp_fu_3821_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3827_ce = 1'b1;
    end else begin
        grp_fu_3827_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3833_ce = 1'b1;
    end else begin
        grp_fu_3833_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3839_ce = 1'b1;
    end else begin
        grp_fu_3839_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3845_ce = 1'b1;
    end else begin
        grp_fu_3845_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3851_ce = 1'b1;
    end else begin
        grp_fu_3851_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3857_ce = 1'b1;
    end else begin
        grp_fu_3857_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3863_ce = 1'b1;
    end else begin
        grp_fu_3863_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3869_ce = 1'b1;
    end else begin
        grp_fu_3869_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3875_ce = 1'b1;
    end else begin
        grp_fu_3875_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3881_ce = 1'b1;
    end else begin
        grp_fu_3881_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3887_ce = 1'b1;
    end else begin
        grp_fu_3887_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3893_ce = 1'b1;
    end else begin
        grp_fu_3893_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3899_ce = 1'b1;
    end else begin
        grp_fu_3899_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3905_ce = 1'b1;
    end else begin
        grp_fu_3905_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3911_ce = 1'b1;
    end else begin
        grp_fu_3911_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3917_ce = 1'b1;
    end else begin
        grp_fu_3917_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3923_ce = 1'b1;
    end else begin
        grp_fu_3923_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3929_ce = 1'b1;
    end else begin
        grp_fu_3929_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3935_ce = 1'b1;
    end else begin
        grp_fu_3935_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3941_ce = 1'b1;
    end else begin
        grp_fu_3941_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3947_ce = 1'b1;
    end else begin
        grp_fu_3947_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3953_ce = 1'b1;
    end else begin
        grp_fu_3953_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3959_ce = 1'b1;
    end else begin
        grp_fu_3959_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3965_ce = 1'b1;
    end else begin
        grp_fu_3965_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3971_ce = 1'b1;
    end else begin
        grp_fu_3971_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3977_ce = 1'b1;
    end else begin
        grp_fu_3977_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3983_ce = 1'b1;
    end else begin
        grp_fu_3983_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3989_ce = 1'b1;
    end else begin
        grp_fu_3989_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3995_ce = 1'b1;
    end else begin
        grp_fu_3995_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp124))) begin
        grp_phase_to_sincos_wLUT_fu_331_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_331_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125))) begin
        grp_phase_to_sincos_wLUT_fu_340_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_340_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp126))) begin
        grp_phase_to_sincos_wLUT_fu_349_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_349_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp127))) begin
        grp_phase_to_sincos_wLUT_fu_358_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_358_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp128))) begin
        grp_phase_to_sincos_wLUT_fu_367_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_367_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp129))) begin
        grp_phase_to_sincos_wLUT_fu_376_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_376_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp130))) begin
        grp_phase_to_sincos_wLUT_fu_385_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_385_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp131))) begin
        grp_phase_to_sincos_wLUT_fu_394_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_394_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_in_TDATA_blk_n = res_in_TVALID_int;
    end else begin
        res_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_in_TVALID == 1'b1) & (regslice_both_res_in_data_V_U_ack_in == 1'b1))) begin
        res_in_TREADY = 1'b1;
    end else begin
        res_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        res_in_TREADY_int = 1'b1;
    end else begin
        res_in_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter27 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter26 == 1'b1)))) begin
        res_out_TDATA_blk_n = res_out_TREADY_int;
    end else begin
        res_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        res_out_TVALID_int = 1'b1;
    end else begin
        res_out_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tones_ce0 = 1'b1;
    end else begin
        tones_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accumulator_phases_V_address0 = zext_ln544_reg_4088;

assign accumulator_phases_V_address1 = zext_ln544_1_fu_753_p1;

assign add_ln1192_10_fu_1382_p2 = ($signed(mul_ln1118_22_reg_4638) + $signed(mul_ln1118_23_reg_4644));

assign add_ln1192_11_fu_1386_p2 = ($signed(sext_ln703_11_fu_1379_p1) + $signed(sext_ln703_10_fu_1376_p1));

assign add_ln1192_12_fu_1413_p2 = ($signed(mul_ln1118_26_reg_4655) + $signed(mul_ln1118_27_reg_4661));

assign add_ln1192_13_fu_1417_p2 = ($signed(sext_ln703_13_fu_1410_p1) + $signed(sext_ln703_12_fu_1407_p1));

assign add_ln1192_14_fu_1444_p2 = ($signed(mul_ln1118_30_reg_4672) + $signed(mul_ln1118_31_reg_4678));

assign add_ln1192_15_fu_1448_p2 = ($signed(sext_ln703_15_fu_1441_p1) + $signed(sext_ln703_14_fu_1438_p1));

assign add_ln1192_1_fu_1231_p2 = ($signed(sext_ln703_1_fu_1224_p1) + $signed(sext_ln703_fu_1221_p1));

assign add_ln1192_2_fu_1258_p2 = ($signed(mul_ln1118_6_reg_4570) + $signed(mul_ln1118_7_reg_4576));

assign add_ln1192_3_fu_1262_p2 = ($signed(sext_ln703_3_fu_1255_p1) + $signed(sext_ln703_2_fu_1252_p1));

assign add_ln1192_4_fu_1289_p2 = ($signed(mul_ln1118_10_reg_4587) + $signed(mul_ln1118_11_reg_4593));

assign add_ln1192_5_fu_1293_p2 = ($signed(sext_ln703_5_fu_1286_p1) + $signed(sext_ln703_4_fu_1283_p1));

assign add_ln1192_6_fu_1320_p2 = ($signed(mul_ln1118_14_reg_4604) + $signed(mul_ln1118_15_reg_4610));

assign add_ln1192_7_fu_1324_p2 = ($signed(sext_ln703_7_fu_1317_p1) + $signed(sext_ln703_6_fu_1314_p1));

assign add_ln1192_8_fu_1351_p2 = ($signed(mul_ln1118_18_reg_4621) + $signed(mul_ln1118_19_reg_4627));

assign add_ln1192_9_fu_1355_p2 = ($signed(sext_ln703_9_fu_1348_p1) + $signed(sext_ln703_8_fu_1345_p1));

assign add_ln1192_fu_1227_p2 = ($signed(mul_ln1118_2_reg_4553) + $signed(mul_ln1118_3_reg_4559));

assign add_ln214_fu_748_p2 = ($signed(8'd255) + $signed(group_V_reg_4081_pp0_iter1_reg));

assign add_ln415_10_fu_2565_p2 = ($signed(sext_ln708_5_fu_2545_p1) + $signed(zext_ln415_10_fu_2561_p1));

assign add_ln415_11_fu_2608_p2 = (trunc_ln708_10_fu_2583_p4 + zext_ln415_11_fu_2604_p1);

assign add_ln415_12_fu_2655_p2 = ($signed(sext_ln708_6_fu_2635_p1) + $signed(zext_ln415_12_fu_2651_p1));

assign add_ln415_13_fu_2698_p2 = (trunc_ln708_12_fu_2673_p4 + zext_ln415_13_fu_2694_p1);

assign add_ln415_14_fu_2745_p2 = ($signed(sext_ln708_7_fu_2725_p1) + $signed(zext_ln415_14_fu_2741_p1));

assign add_ln415_15_fu_2788_p2 = (trunc_ln708_14_fu_2763_p4 + zext_ln415_15_fu_2784_p1);

assign add_ln415_1_fu_2158_p2 = (trunc_ln708_1_fu_2133_p4 + zext_ln415_1_fu_2154_p1);

assign add_ln415_2_fu_2205_p2 = ($signed(sext_ln708_1_fu_2185_p1) + $signed(zext_ln415_2_fu_2201_p1));

assign add_ln415_3_fu_2248_p2 = (trunc_ln708_3_fu_2223_p4 + zext_ln415_3_fu_2244_p1);

assign add_ln415_4_fu_2295_p2 = ($signed(sext_ln708_2_fu_2275_p1) + $signed(zext_ln415_4_fu_2291_p1));

assign add_ln415_5_fu_2338_p2 = (trunc_ln708_5_fu_2313_p4 + zext_ln415_5_fu_2334_p1);

assign add_ln415_6_fu_2385_p2 = ($signed(sext_ln708_3_fu_2365_p1) + $signed(zext_ln415_6_fu_2381_p1));

assign add_ln415_7_fu_2428_p2 = (trunc_ln708_7_fu_2403_p4 + zext_ln415_7_fu_2424_p1);

assign add_ln415_8_fu_2475_p2 = ($signed(sext_ln708_4_fu_2455_p1) + $signed(zext_ln415_8_fu_2471_p1));

assign add_ln415_9_fu_2518_p2 = (trunc_ln708_9_fu_2493_p4 + zext_ln415_9_fu_2514_p1);

assign add_ln415_fu_2115_p2 = ($signed(sext_ln708_fu_2095_p1) + $signed(zext_ln415_fu_2111_p1));

assign add_ln700_fu_582_p2 = (8'd1 + cycle_V);

assign add_ln703_10_fu_963_p2 = (shl_ln703_s_fu_956_p3 + tmp_25_reg_4218);

assign add_ln703_11_fu_975_p2 = (shl_ln703_10_fu_968_p3 + tmp_25_reg_4218);

assign add_ln703_12_fu_987_p2 = (shl_ln703_11_fu_980_p3 + tmp_26_reg_4224);

assign add_ln703_13_fu_999_p2 = (shl_ln703_12_fu_992_p3 + tmp_26_reg_4224);

assign add_ln703_14_fu_1011_p2 = (shl_ln703_13_fu_1004_p3 + tmp_27_reg_4230);

assign add_ln703_15_fu_1023_p2 = (shl_ln703_14_fu_1016_p3 + tmp_27_reg_4230);

assign add_ln703_1_fu_855_p2 = (shl_ln703_1_fu_848_p3 + trunc_ln1265_reg_4188);

assign add_ln703_2_fu_867_p2 = (shl_ln703_2_fu_860_p3 + tmp_10_reg_4194);

assign add_ln703_3_fu_879_p2 = (shl_ln703_3_fu_872_p3 + tmp_10_reg_4194);

assign add_ln703_4_fu_891_p2 = (shl_ln703_4_fu_884_p3 + tmp_17_reg_4200);

assign add_ln703_5_fu_903_p2 = (shl_ln703_5_fu_896_p3 + tmp_17_reg_4200);

assign add_ln703_6_fu_915_p2 = (shl_ln703_6_fu_908_p3 + tmp_23_reg_4206);

assign add_ln703_7_fu_927_p2 = (shl_ln703_7_fu_920_p3 + tmp_23_reg_4206);

assign add_ln703_8_fu_939_p2 = (shl_ln703_8_fu_932_p3 + tmp_24_reg_4212);

assign add_ln703_9_fu_951_p2 = (shl_ln703_9_fu_944_p3 + tmp_24_reg_4212);

assign add_ln703_fu_843_p2 = (shl_ln_fu_836_p3 + trunc_ln1265_reg_4188);

assign and_ln415_10_fu_2329_p2 = (tmp_66_fu_2322_p3 & icmp_ln412_5_reg_4981);

assign and_ln415_11_fu_2419_p2 = (tmp_74_fu_2412_p3 & icmp_ln412_7_reg_4991);

assign and_ln415_12_fu_2509_p2 = (tmp_82_fu_2502_p3 & icmp_ln412_9_reg_5001);

assign and_ln415_13_fu_2599_p2 = (tmp_90_fu_2592_p3 & icmp_ln412_11_reg_5011);

assign and_ln415_14_fu_2689_p2 = (tmp_98_fu_2682_p3 & icmp_ln412_13_reg_5021);

assign and_ln415_15_fu_2779_p2 = (tmp_106_fu_2772_p3 & icmp_ln412_15_reg_5031);

assign and_ln415_1_fu_2149_p2 = (tmp_29_fu_2142_p3 & icmp_ln412_1_reg_4961);

assign and_ln415_2_fu_2286_p2 = (tmp_62_fu_2279_p3 & icmp_ln412_4_reg_4976);

assign and_ln415_3_fu_2376_p2 = (tmp_70_fu_2369_p3 & icmp_ln412_6_reg_4986);

assign and_ln415_4_fu_2466_p2 = (tmp_78_fu_2459_p3 & icmp_ln412_8_reg_4996);

assign and_ln415_5_fu_2556_p2 = (tmp_86_fu_2549_p3 & icmp_ln412_10_reg_5006);

assign and_ln415_6_fu_2646_p2 = (tmp_94_fu_2639_p3 & icmp_ln412_12_reg_5016);

assign and_ln415_7_fu_2736_p2 = (tmp_102_fu_2729_p3 & icmp_ln412_14_reg_5026);

assign and_ln415_8_fu_2196_p2 = (tmp_40_fu_2189_p3 & icmp_ln412_2_reg_4966);

assign and_ln415_9_fu_2239_p2 = (tmp_52_fu_2232_p3 & icmp_ln412_3_reg_4971);

assign and_ln415_fu_2106_p2 = (tmp_9_fu_2099_p3 & icmp_ln412_reg_4956);

assign and_ln746_10_fu_3061_p2 = (xor_ln785_5_fu_3056_p2 & tmp_87_reg_5212);

assign and_ln746_11_fu_3086_p2 = (xor_ln785_13_fu_3081_p2 & tmp_91_reg_5229);

assign and_ln746_12_fu_3111_p2 = (xor_ln785_6_fu_3106_p2 & tmp_95_reg_5246);

assign and_ln746_13_fu_3136_p2 = (xor_ln785_14_fu_3131_p2 & tmp_99_reg_5263);

assign and_ln746_14_fu_3161_p2 = (xor_ln785_7_fu_3156_p2 & tmp_103_reg_5280);

assign and_ln746_15_fu_3186_p2 = (xor_ln785_15_fu_3181_p2 & tmp_107_reg_5297);

assign and_ln746_1_fu_2836_p2 = (xor_ln785_1_fu_2831_p2 & tmp_30_reg_5059);

assign and_ln746_2_fu_2861_p2 = (xor_ln785_8_fu_2856_p2 & tmp_42_reg_5076);

assign and_ln746_3_fu_2886_p2 = (xor_ln785_9_fu_2881_p2 & tmp_54_reg_5093);

assign and_ln746_4_fu_2911_p2 = (xor_ln785_2_fu_2906_p2 & tmp_63_reg_5110);

assign and_ln746_5_fu_2936_p2 = (xor_ln785_10_fu_2931_p2 & tmp_67_reg_5127);

assign and_ln746_6_fu_2961_p2 = (xor_ln785_3_fu_2956_p2 & tmp_71_reg_5144);

assign and_ln746_7_fu_2986_p2 = (xor_ln785_11_fu_2981_p2 & tmp_75_reg_5161);

assign and_ln746_8_fu_3011_p2 = (xor_ln785_4_fu_3006_p2 & tmp_79_reg_5178);

assign and_ln746_9_fu_3036_p2 = (xor_ln785_12_fu_3031_p2 & tmp_83_reg_5195);

assign and_ln746_fu_2811_p2 = (xor_ln785_fu_2806_p2 & tmp_14_reg_5042);

assign and_ln783_10_fu_2946_p2 = (tmp_67_reg_5127 & icmp_ln790_10_fu_2941_p2);

assign and_ln783_11_fu_2951_p2 = (tmp_64_reg_4780_pp0_iter24_reg & and_ln783_10_fu_2946_p2);

assign and_ln783_12_fu_2971_p2 = (tmp_71_reg_5144 & icmp_ln790_3_fu_2966_p2);

assign and_ln783_13_fu_2976_p2 = (tmp_68_reg_4795_pp0_iter24_reg & and_ln783_12_fu_2971_p2);

assign and_ln783_14_fu_2996_p2 = (tmp_75_reg_5161 & icmp_ln790_11_fu_2991_p2);

assign and_ln783_15_fu_3001_p2 = (tmp_72_reg_4814_pp0_iter24_reg & and_ln783_14_fu_2996_p2);

assign and_ln783_16_fu_3021_p2 = (tmp_79_reg_5178 & icmp_ln790_4_fu_3016_p2);

assign and_ln783_17_fu_3026_p2 = (tmp_76_reg_4829_pp0_iter24_reg & and_ln783_16_fu_3021_p2);

assign and_ln783_18_fu_3046_p2 = (tmp_83_reg_5195 & icmp_ln790_12_fu_3041_p2);

assign and_ln783_19_fu_3051_p2 = (tmp_80_reg_4848_pp0_iter24_reg & and_ln783_18_fu_3046_p2);

assign and_ln783_1_fu_2826_p2 = (tmp_6_reg_4693_pp0_iter24_reg & and_ln783_fu_2821_p2);

assign and_ln783_20_fu_3071_p2 = (tmp_87_reg_5212 & icmp_ln790_5_fu_3066_p2);

assign and_ln783_21_fu_3076_p2 = (tmp_84_reg_4863_pp0_iter24_reg & and_ln783_20_fu_3071_p2);

assign and_ln783_22_fu_3096_p2 = (tmp_91_reg_5229 & icmp_ln790_13_fu_3091_p2);

assign and_ln783_23_fu_3101_p2 = (tmp_88_reg_4882_pp0_iter24_reg & and_ln783_22_fu_3096_p2);

assign and_ln783_24_fu_3121_p2 = (tmp_95_reg_5246 & icmp_ln790_6_fu_3116_p2);

assign and_ln783_25_fu_3126_p2 = (tmp_92_reg_4897_pp0_iter24_reg & and_ln783_24_fu_3121_p2);

assign and_ln783_26_fu_3146_p2 = (tmp_99_reg_5263 & icmp_ln790_14_fu_3141_p2);

assign and_ln783_27_fu_3151_p2 = (tmp_96_reg_4916_pp0_iter24_reg & and_ln783_26_fu_3146_p2);

assign and_ln783_28_fu_3171_p2 = (tmp_103_reg_5280 & icmp_ln790_7_fu_3166_p2);

assign and_ln783_29_fu_3176_p2 = (tmp_100_reg_4931_pp0_iter24_reg & and_ln783_28_fu_3171_p2);

assign and_ln783_2_fu_2846_p2 = (tmp_30_reg_5059 & icmp_ln790_1_fu_2841_p2);

assign and_ln783_30_fu_3196_p2 = (tmp_107_reg_5297 & icmp_ln790_15_fu_3191_p2);

assign and_ln783_31_fu_3201_p2 = (tmp_104_reg_4950_pp0_iter24_reg & and_ln783_30_fu_3196_p2);

assign and_ln783_3_fu_2851_p2 = (tmp_16_reg_4712_pp0_iter24_reg & and_ln783_2_fu_2846_p2);

assign and_ln783_4_fu_2871_p2 = (tmp_42_reg_5076 & icmp_ln790_8_fu_2866_p2);

assign and_ln783_5_fu_2876_p2 = (tmp_34_reg_4727_pp0_iter24_reg & and_ln783_4_fu_2871_p2);

assign and_ln783_6_fu_2896_p2 = (tmp_54_reg_5093 & icmp_ln790_9_fu_2891_p2);

assign and_ln783_7_fu_2901_p2 = (tmp_46_reg_4746_pp0_iter24_reg & and_ln783_6_fu_2896_p2);

assign and_ln783_8_fu_2921_p2 = (tmp_63_reg_5110 & icmp_ln790_2_fu_2916_p2);

assign and_ln783_9_fu_2926_p2 = (tmp_58_reg_4761_pp0_iter24_reg & and_ln783_8_fu_2921_p2);

assign and_ln783_fu_2821_p2 = (tmp_14_reg_5042 & icmp_ln790_fu_2816_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter27 == 1'b1) & (regslice_both_res_out_data_V_U_apdone_blk == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp124 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp126 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp127 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp128 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp129 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp130 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp131 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call574 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call129 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call203 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call277 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call351 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call425 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call499 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call55 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call574 = (res_in_TVALID_int == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call574 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27 = (regslice_both_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call129 = (regslice_both_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call203 = (regslice_both_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call277 = (regslice_both_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call351 = (regslice_both_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call425 = (regslice_both_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call499 = (regslice_both_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call55 = (regslice_both_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call574 = (regslice_both_res_out_data_V_U_apdone_blk == 1'b1);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_rst_n_s_axi_clk_inv = ~ap_rst_n_s_axi_clk;
end

assign data_in_data_0_V_fu_411_p1 = res_in_TDATA_int[15:0];

assign data_out_data_0_V_fu_3233_p3 = ((or_ln340_1_fu_3215_p2[0:0] === 1'b1) ? select_ln340_fu_3220_p3 : select_ln388_fu_3227_p3);

assign data_out_data_10_V_fu_3583_p3 = ((or_ln340_23_fu_3565_p2[0:0] === 1'b1) ? select_ln340_5_fu_3570_p3 : select_ln388_5_fu_3577_p3);

assign data_out_data_1_V_fu_3268_p3 = ((or_ln340_3_fu_3250_p2[0:0] === 1'b1) ? select_ln340_1_fu_3255_p3 : select_ln388_1_fu_3262_p3);

assign data_out_data_2_V_fu_3303_p3 = ((or_ln340_9_fu_3285_p2[0:0] === 1'b1) ? select_ln340_8_fu_3290_p3 : select_ln388_8_fu_3297_p3);

assign data_out_data_3_V_fu_3338_p3 = ((or_ln340_11_fu_3320_p2[0:0] === 1'b1) ? select_ln340_9_fu_3325_p3 : select_ln388_9_fu_3332_p3);

assign data_out_data_4_V_fu_3373_p3 = ((or_ln340_13_fu_3355_p2[0:0] === 1'b1) ? select_ln340_2_fu_3360_p3 : select_ln388_2_fu_3367_p3);

assign data_out_data_5_V_fu_3408_p3 = ((or_ln340_15_fu_3390_p2[0:0] === 1'b1) ? select_ln340_10_fu_3395_p3 : select_ln388_10_fu_3402_p3);

assign data_out_data_6_V_fu_3443_p3 = ((or_ln340_17_fu_3425_p2[0:0] === 1'b1) ? select_ln340_3_fu_3430_p3 : select_ln388_3_fu_3437_p3);

assign data_out_data_7_V_fu_3478_p3 = ((or_ln340_19_fu_3460_p2[0:0] === 1'b1) ? select_ln340_11_fu_3465_p3 : select_ln388_11_fu_3472_p3);

assign data_out_data_8_V_fu_3513_p3 = ((or_ln340_20_fu_3495_p2[0:0] === 1'b1) ? select_ln340_4_fu_3500_p3 : select_ln388_4_fu_3507_p3);

assign data_out_data_9_V_fu_3548_p3 = ((or_ln340_22_fu_3530_p2[0:0] === 1'b1) ? select_ln340_12_fu_3535_p3 : select_ln388_12_fu_3542_p3);

assign group_V_fu_569_p0 = generate_tlast;

assign group_V_fu_569_p3 = ((group_V_fu_569_p0[0:0] === 1'b1) ? cycle_V : res_in_TUSER_int);

assign grp_fu_3809_p0 = sext_ln1116_fu_1118_p1;

assign grp_fu_3809_p1 = sext_ln1118_fu_1121_p1;

assign grp_fu_3815_p0 = sext_ln1116_fu_1118_p1;

assign grp_fu_3821_p1 = sext_ln1118_fu_1121_p1;

assign grp_fu_3827_p0 = sext_ln1116_2_fu_1130_p1;

assign grp_fu_3827_p1 = sext_ln1118_8_fu_1133_p1;

assign grp_fu_3833_p0 = sext_ln1116_2_fu_1130_p1;

assign grp_fu_3839_p1 = sext_ln1118_8_fu_1133_p1;

assign grp_fu_3845_p0 = sext_ln1116_4_fu_1142_p1;

assign grp_fu_3845_p1 = sext_ln1118_2_fu_1145_p1;

assign grp_fu_3851_p0 = sext_ln1116_4_fu_1142_p1;

assign grp_fu_3857_p1 = sext_ln1118_2_fu_1145_p1;

assign grp_fu_3863_p0 = sext_ln1116_6_fu_1154_p1;

assign grp_fu_3863_p1 = sext_ln1118_3_fu_1157_p1;

assign grp_fu_3869_p0 = sext_ln1116_6_fu_1154_p1;

assign grp_fu_3875_p1 = sext_ln1118_3_fu_1157_p1;

assign grp_fu_3881_p0 = sext_ln1116_8_fu_1166_p1;

assign grp_fu_3881_p1 = sext_ln1118_4_fu_1169_p1;

assign grp_fu_3887_p0 = sext_ln1116_8_fu_1166_p1;

assign grp_fu_3893_p1 = sext_ln1118_4_fu_1169_p1;

assign grp_fu_3899_p0 = sext_ln1116_10_fu_1178_p1;

assign grp_fu_3899_p1 = sext_ln1118_5_fu_1181_p1;

assign grp_fu_3905_p0 = sext_ln1116_10_fu_1178_p1;

assign grp_fu_3911_p1 = sext_ln1118_5_fu_1181_p1;

assign grp_fu_3917_p0 = sext_ln1116_12_fu_1190_p1;

assign grp_fu_3917_p1 = sext_ln1118_6_fu_1193_p1;

assign grp_fu_3923_p0 = sext_ln1116_12_fu_1190_p1;

assign grp_fu_3929_p1 = sext_ln1118_6_fu_1193_p1;

assign grp_fu_3935_p0 = sext_ln1116_14_fu_1202_p1;

assign grp_fu_3935_p1 = sext_ln1118_7_fu_1205_p1;

assign grp_fu_3941_p0 = sext_ln1116_14_fu_1202_p1;

assign grp_fu_3947_p1 = sext_ln1118_7_fu_1205_p1;

assign grp_fu_3953_p0 = sext_ln1116_1_reg_4368;

assign grp_fu_3953_p1 = sext_ln1118_1_reg_4374;

assign grp_fu_3959_p0 = sext_ln1116_3_reg_4392;

assign grp_fu_3959_p1 = sext_ln1118_9_reg_4398;

assign grp_fu_3965_p0 = sext_ln1116_5_reg_4416;

assign grp_fu_3965_p1 = sext_ln1118_10_reg_4422;

assign grp_fu_3971_p0 = sext_ln1116_7_reg_4440;

assign grp_fu_3971_p1 = sext_ln1118_11_reg_4446;

assign grp_fu_3977_p0 = sext_ln1116_9_reg_4464;

assign grp_fu_3977_p1 = sext_ln1118_12_reg_4470;

assign grp_fu_3983_p0 = sext_ln1116_11_reg_4488;

assign grp_fu_3983_p1 = sext_ln1118_13_reg_4494;

assign grp_fu_3989_p0 = sext_ln1116_13_reg_4512;

assign grp_fu_3989_p1 = sext_ln1118_14_reg_4518;

assign grp_fu_3995_p0 = sext_ln1116_15_reg_4536;

assign grp_fu_3995_p1 = sext_ln1118_15_reg_4542;

assign grp_phase_to_sincos_wLUT_fu_331_ap_start = grp_phase_to_sincos_wLUT_fu_331_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_340_ap_start = grp_phase_to_sincos_wLUT_fu_340_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_349_ap_start = grp_phase_to_sincos_wLUT_fu_349_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_358_ap_start = grp_phase_to_sincos_wLUT_fu_358_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_367_ap_start = grp_phase_to_sincos_wLUT_fu_367_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_376_ap_start = grp_phase_to_sincos_wLUT_fu_376_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_385_ap_start = grp_phase_to_sincos_wLUT_fu_385_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_394_ap_start = grp_phase_to_sincos_wLUT_fu_394_ap_start_reg;

assign icmp_ln412_10_fu_1885_p2 = ((or_ln412_s_fu_1877_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_11_fu_1924_p2 = ((or_ln412_10_fu_1916_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_12_fu_1963_p2 = ((or_ln412_11_fu_1955_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_13_fu_2002_p2 = ((or_ln412_12_fu_1994_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_14_fu_2041_p2 = ((or_ln412_13_fu_2033_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_15_fu_2080_p2 = ((or_ln412_14_fu_2072_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_1_fu_1534_p2 = ((or_ln412_1_fu_1526_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_2_fu_1573_p2 = ((or_ln412_2_fu_1565_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_3_fu_1612_p2 = ((or_ln412_3_fu_1604_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_4_fu_1651_p2 = ((or_ln412_4_fu_1643_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_5_fu_1690_p2 = ((or_ln412_5_fu_1682_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_6_fu_1729_p2 = ((or_ln412_6_fu_1721_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_7_fu_1768_p2 = ((or_ln412_7_fu_1760_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_8_fu_1807_p2 = ((or_ln412_8_fu_1799_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_9_fu_1846_p2 = ((or_ln412_9_fu_1838_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_fu_1495_p2 = ((or_ln_fu_1487_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_10_fu_2941_p2 = ((trunc_ln790_5_reg_5133 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_11_fu_2991_p2 = ((trunc_ln790_7_reg_5167 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_12_fu_3041_p2 = ((trunc_ln790_9_reg_5201 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_13_fu_3091_p2 = ((trunc_ln790_11_reg_5235 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_14_fu_3141_p2 = ((trunc_ln790_13_reg_5269 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_15_fu_3191_p2 = ((trunc_ln790_15_reg_5303 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_1_fu_2841_p2 = ((trunc_ln790_1_reg_5065 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_2_fu_2916_p2 = ((trunc_ln790_4_reg_5116 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_3_fu_2966_p2 = ((trunc_ln790_6_reg_5150 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_4_fu_3016_p2 = ((trunc_ln790_8_reg_5184 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_5_fu_3066_p2 = ((trunc_ln790_10_reg_5218 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_6_fu_3116_p2 = ((trunc_ln790_12_reg_5252 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_7_fu_3166_p2 = ((trunc_ln790_14_reg_5286 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_8_fu_2866_p2 = ((trunc_ln790_2_reg_5082 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_9_fu_2891_p2 = ((trunc_ln790_3_reg_5099 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_fu_2816_p2 = ((trunc_ln790_reg_5048 == 15'd0) ? 1'b1 : 1'b0);

assign or_ln340_10_fu_3311_p2 = (and_ln783_7_reg_5353 | and_ln746_3_reg_5347);

assign or_ln340_11_fu_3320_p2 = (xor_ln340_9_fu_3315_p2 | and_ln746_3_reg_5347);

assign or_ln340_12_fu_3346_p2 = (and_ln783_9_reg_5366 | and_ln746_4_reg_5360);

assign or_ln340_13_fu_3355_p2 = (xor_ln340_2_fu_3350_p2 | and_ln746_4_reg_5360);

assign or_ln340_14_fu_3381_p2 = (and_ln783_11_reg_5379 | and_ln746_5_reg_5373);

assign or_ln340_15_fu_3390_p2 = (xor_ln340_10_fu_3385_p2 | and_ln746_5_reg_5373);

assign or_ln340_16_fu_3416_p2 = (and_ln783_13_reg_5392 | and_ln746_6_reg_5386);

assign or_ln340_17_fu_3425_p2 = (xor_ln340_3_fu_3420_p2 | and_ln746_6_reg_5386);

assign or_ln340_18_fu_3451_p2 = (and_ln783_15_reg_5405 | and_ln746_7_reg_5399);

assign or_ln340_19_fu_3460_p2 = (xor_ln340_11_fu_3455_p2 | and_ln746_7_reg_5399);

assign or_ln340_1_fu_3215_p2 = (xor_ln340_fu_3210_p2 | and_ln746_reg_5308);

assign or_ln340_20_fu_3495_p2 = (xor_ln340_4_fu_3490_p2 | and_ln746_8_reg_5412);

assign or_ln340_21_fu_3521_p2 = (and_ln783_19_reg_5431 | and_ln746_9_reg_5425);

assign or_ln340_22_fu_3530_p2 = (xor_ln340_12_fu_3525_p2 | and_ln746_9_reg_5425);

assign or_ln340_23_fu_3565_p2 = (xor_ln340_5_fu_3560_p2 | and_ln746_10_reg_5438);

assign or_ln340_24_fu_3591_p2 = (and_ln783_23_reg_5457 | and_ln746_11_reg_5451);

assign or_ln340_25_fu_3600_p2 = (xor_ln340_13_fu_3595_p2 | and_ln746_11_reg_5451);

assign or_ln340_26_fu_3635_p2 = (xor_ln340_6_fu_3630_p2 | and_ln746_12_reg_5464);

assign or_ln340_27_fu_3661_p2 = (and_ln783_27_reg_5483 | and_ln746_13_reg_5477);

assign or_ln340_28_fu_3670_p2 = (xor_ln340_14_fu_3665_p2 | and_ln746_13_reg_5477);

assign or_ln340_29_fu_3705_p2 = (xor_ln340_7_fu_3700_p2 | and_ln746_14_reg_5490);

assign or_ln340_2_fu_3241_p2 = (and_ln783_3_reg_5327 | and_ln746_1_reg_5321);

assign or_ln340_30_fu_3731_p2 = (and_ln783_31_reg_5509 | and_ln746_15_reg_5503);

assign or_ln340_31_fu_3740_p2 = (xor_ln340_15_fu_3735_p2 | and_ln746_15_reg_5503);

assign or_ln340_3_fu_3250_p2 = (xor_ln340_1_fu_3245_p2 | and_ln746_1_reg_5321);

assign or_ln340_4_fu_3486_p2 = (and_ln783_17_reg_5418 | and_ln746_8_reg_5412);

assign or_ln340_5_fu_3556_p2 = (and_ln783_21_reg_5444 | and_ln746_10_reg_5438);

assign or_ln340_6_fu_3626_p2 = (and_ln783_25_reg_5470 | and_ln746_12_reg_5464);

assign or_ln340_7_fu_3696_p2 = (and_ln783_29_reg_5496 | and_ln746_14_reg_5490);

assign or_ln340_8_fu_3276_p2 = (and_ln783_5_reg_5340 | and_ln746_2_reg_5334);

assign or_ln340_9_fu_3285_p2 = (xor_ln340_8_fu_3280_p2 | and_ln746_2_reg_5334);

assign or_ln340_fu_3206_p2 = (and_ln783_1_reg_5314 | and_ln746_reg_5308);

assign or_ln412_10_fu_1916_p3 = {{tmp_47_fu_1907_p4}, {or_ln412_25_fu_1901_p2}};

assign or_ln412_11_fu_1955_p3 = {{tmp_51_fu_1946_p4}, {or_ln412_26_fu_1940_p2}};

assign or_ln412_12_fu_1994_p3 = {{tmp_53_fu_1985_p4}, {or_ln412_27_fu_1979_p2}};

assign or_ln412_13_fu_2033_p3 = {{tmp_57_fu_2024_p4}, {or_ln412_28_fu_2018_p2}};

assign or_ln412_14_fu_2072_p3 = {{tmp_59_fu_2063_p4}, {or_ln412_29_fu_2057_p2}};

assign or_ln412_15_fu_1472_p2 = (trunc_ln412_fu_1469_p1 | tmp_7_fu_1462_p3);

assign or_ln412_16_fu_1550_p2 = (trunc_ln412_2_fu_1547_p1 | tmp_36_fu_1540_p3);

assign or_ln412_17_fu_1589_p2 = (trunc_ln412_3_fu_1586_p1 | tmp_48_fu_1579_p3);

assign or_ln412_18_fu_1628_p2 = (trunc_ln412_4_fu_1625_p1 | tmp_60_fu_1618_p3);

assign or_ln412_19_fu_1667_p2 = (trunc_ln412_5_fu_1664_p1 | tmp_65_fu_1657_p3);

assign or_ln412_1_fu_1526_p3 = {{tmp_s_fu_1517_p4}, {or_ln412_fu_1511_p2}};

assign or_ln412_20_fu_1706_p2 = (trunc_ln412_6_fu_1703_p1 | tmp_69_fu_1696_p3);

assign or_ln412_21_fu_1745_p2 = (trunc_ln412_7_fu_1742_p1 | tmp_73_fu_1735_p3);

assign or_ln412_22_fu_1784_p2 = (trunc_ln412_8_fu_1781_p1 | tmp_77_fu_1774_p3);

assign or_ln412_23_fu_1823_p2 = (trunc_ln412_9_fu_1820_p1 | tmp_81_fu_1813_p3);

assign or_ln412_24_fu_1862_p2 = (trunc_ln412_10_fu_1859_p1 | tmp_85_fu_1852_p3);

assign or_ln412_25_fu_1901_p2 = (trunc_ln412_11_fu_1898_p1 | tmp_89_fu_1891_p3);

assign or_ln412_26_fu_1940_p2 = (trunc_ln412_12_fu_1937_p1 | tmp_93_fu_1930_p3);

assign or_ln412_27_fu_1979_p2 = (trunc_ln412_13_fu_1976_p1 | tmp_97_fu_1969_p3);

assign or_ln412_28_fu_2018_p2 = (trunc_ln412_14_fu_2015_p1 | tmp_101_fu_2008_p3);

assign or_ln412_29_fu_2057_p2 = (trunc_ln412_15_fu_2054_p1 | tmp_105_fu_2047_p3);

assign or_ln412_2_fu_1565_p3 = {{tmp_13_fu_1556_p4}, {or_ln412_16_fu_1550_p2}};

assign or_ln412_3_fu_1604_p3 = {{tmp_15_fu_1595_p4}, {or_ln412_17_fu_1589_p2}};

assign or_ln412_4_fu_1643_p3 = {{tmp_20_fu_1634_p4}, {or_ln412_18_fu_1628_p2}};

assign or_ln412_5_fu_1682_p3 = {{tmp_22_fu_1673_p4}, {or_ln412_19_fu_1667_p2}};

assign or_ln412_6_fu_1721_p3 = {{tmp_33_fu_1712_p4}, {or_ln412_20_fu_1706_p2}};

assign or_ln412_7_fu_1760_p3 = {{tmp_35_fu_1751_p4}, {or_ln412_21_fu_1745_p2}};

assign or_ln412_8_fu_1799_p3 = {{tmp_39_fu_1790_p4}, {or_ln412_22_fu_1784_p2}};

assign or_ln412_9_fu_1838_p3 = {{tmp_41_fu_1829_p4}, {or_ln412_23_fu_1823_p2}};

assign or_ln412_fu_1511_p2 = (trunc_ln412_1_fu_1508_p1 | tmp_21_fu_1501_p3);

assign or_ln412_s_fu_1877_p3 = {{tmp_45_fu_1868_p4}, {or_ln412_24_fu_1862_p2}};

assign or_ln_fu_1487_p3 = {{tmp_8_fu_1478_p4}, {or_ln412_15_fu_1472_p2}};

assign res_out_TDATA_int = {{{{{{{{{{{{{{{{select_ln340_31_fu_3758_p3}, {select_ln340_30_fu_3723_p3}}, {select_ln340_29_fu_3688_p3}}, {select_ln340_28_fu_3653_p3}}, {select_ln340_27_fu_3618_p3}}, {data_out_data_10_V_fu_3583_p3}}, {data_out_data_9_V_fu_3548_p3}}, {data_out_data_8_V_fu_3513_p3}}, {data_out_data_7_V_fu_3478_p3}}, {data_out_data_6_V_fu_3443_p3}}, {data_out_data_5_V_fu_3408_p3}}, {data_out_data_4_V_fu_3373_p3}}, {data_out_data_3_V_fu_3338_p3}}, {data_out_data_2_V_fu_3303_p3}}, {data_out_data_1_V_fu_3268_p3}}, {data_out_data_0_V_fu_3233_p3}};

assign res_out_TLAST_int = ((group_V_reg_4081_pp0_iter25_reg == 8'd255) ? 1'b1 : 1'b0);

assign res_out_TVALID = regslice_both_res_out_data_V_U_vld_out;

assign select_ln340_10_fu_3395_p3 = ((or_ln340_14_fu_3381_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_5_reg_5121_pp0_iter25_reg);

assign select_ln340_11_fu_3465_p3 = ((or_ln340_18_fu_3451_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_7_reg_5155_pp0_iter25_reg);

assign select_ln340_12_fu_3535_p3 = ((or_ln340_21_fu_3521_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_9_reg_5189_pp0_iter25_reg);

assign select_ln340_13_fu_3605_p3 = ((or_ln340_24_fu_3591_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_11_reg_5223_pp0_iter25_reg);

assign select_ln340_14_fu_3675_p3 = ((or_ln340_27_fu_3661_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_13_reg_5257_pp0_iter25_reg);

assign select_ln340_15_fu_3745_p3 = ((or_ln340_30_fu_3731_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_15_reg_5291_pp0_iter25_reg);

assign select_ln340_1_fu_3255_p3 = ((or_ln340_2_fu_3241_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_1_reg_5053_pp0_iter25_reg);

assign select_ln340_27_fu_3618_p3 = ((or_ln340_25_fu_3600_p2[0:0] === 1'b1) ? select_ln340_13_fu_3605_p3 : select_ln388_13_fu_3612_p3);

assign select_ln340_28_fu_3653_p3 = ((or_ln340_26_fu_3635_p2[0:0] === 1'b1) ? select_ln340_6_fu_3640_p3 : select_ln388_6_fu_3647_p3);

assign select_ln340_29_fu_3688_p3 = ((or_ln340_28_fu_3670_p2[0:0] === 1'b1) ? select_ln340_14_fu_3675_p3 : select_ln388_14_fu_3682_p3);

assign select_ln340_2_fu_3360_p3 = ((or_ln340_12_fu_3346_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_4_reg_5104_pp0_iter25_reg);

assign select_ln340_30_fu_3723_p3 = ((or_ln340_29_fu_3705_p2[0:0] === 1'b1) ? select_ln340_7_fu_3710_p3 : select_ln388_7_fu_3717_p3);

assign select_ln340_31_fu_3758_p3 = ((or_ln340_31_fu_3740_p2[0:0] === 1'b1) ? select_ln340_15_fu_3745_p3 : select_ln388_15_fu_3752_p3);

assign select_ln340_3_fu_3430_p3 = ((or_ln340_16_fu_3416_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_6_reg_5138_pp0_iter25_reg);

assign select_ln340_4_fu_3500_p3 = ((or_ln340_4_fu_3486_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_8_reg_5172_pp0_iter25_reg);

assign select_ln340_5_fu_3570_p3 = ((or_ln340_5_fu_3556_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_10_reg_5206_pp0_iter25_reg);

assign select_ln340_6_fu_3640_p3 = ((or_ln340_6_fu_3626_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_12_reg_5240_pp0_iter25_reg);

assign select_ln340_7_fu_3710_p3 = ((or_ln340_7_fu_3696_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_14_reg_5274_pp0_iter25_reg);

assign select_ln340_8_fu_3290_p3 = ((or_ln340_8_fu_3276_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_2_reg_5070_pp0_iter25_reg);

assign select_ln340_9_fu_3325_p3 = ((or_ln340_10_fu_3311_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_3_reg_5087_pp0_iter25_reg);

assign select_ln340_fu_3220_p3 = ((or_ln340_fu_3206_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_reg_5036_pp0_iter25_reg);

assign select_ln388_10_fu_3402_p3 = ((and_ln783_11_reg_5379[0:0] === 1'b1) ? 16'd32769 : add_ln415_5_reg_5121_pp0_iter25_reg);

assign select_ln388_11_fu_3472_p3 = ((and_ln783_15_reg_5405[0:0] === 1'b1) ? 16'd32769 : add_ln415_7_reg_5155_pp0_iter25_reg);

assign select_ln388_12_fu_3542_p3 = ((and_ln783_19_reg_5431[0:0] === 1'b1) ? 16'd32769 : add_ln415_9_reg_5189_pp0_iter25_reg);

assign select_ln388_13_fu_3612_p3 = ((and_ln783_23_reg_5457[0:0] === 1'b1) ? 16'd32769 : add_ln415_11_reg_5223_pp0_iter25_reg);

assign select_ln388_14_fu_3682_p3 = ((and_ln783_27_reg_5483[0:0] === 1'b1) ? 16'd32769 : add_ln415_13_reg_5257_pp0_iter25_reg);

assign select_ln388_15_fu_3752_p3 = ((and_ln783_31_reg_5509[0:0] === 1'b1) ? 16'd32769 : add_ln415_15_reg_5291_pp0_iter25_reg);

assign select_ln388_1_fu_3262_p3 = ((and_ln783_3_reg_5327[0:0] === 1'b1) ? 16'd32769 : add_ln415_1_reg_5053_pp0_iter25_reg);

assign select_ln388_2_fu_3367_p3 = ((and_ln783_9_reg_5366[0:0] === 1'b1) ? 16'd32769 : add_ln415_4_reg_5104_pp0_iter25_reg);

assign select_ln388_3_fu_3437_p3 = ((and_ln783_13_reg_5392[0:0] === 1'b1) ? 16'd32769 : add_ln415_6_reg_5138_pp0_iter25_reg);

assign select_ln388_4_fu_3507_p3 = ((and_ln783_17_reg_5418[0:0] === 1'b1) ? 16'd32769 : add_ln415_8_reg_5172_pp0_iter25_reg);

assign select_ln388_5_fu_3577_p3 = ((and_ln783_21_reg_5444[0:0] === 1'b1) ? 16'd32769 : add_ln415_10_reg_5206_pp0_iter25_reg);

assign select_ln388_6_fu_3647_p3 = ((and_ln783_25_reg_5470[0:0] === 1'b1) ? 16'd32769 : add_ln415_12_reg_5240_pp0_iter25_reg);

assign select_ln388_7_fu_3717_p3 = ((and_ln783_29_reg_5496[0:0] === 1'b1) ? 16'd32769 : add_ln415_14_reg_5274_pp0_iter25_reg);

assign select_ln388_8_fu_3297_p3 = ((and_ln783_5_reg_5340[0:0] === 1'b1) ? 16'd32769 : add_ln415_2_reg_5070_pp0_iter25_reg);

assign select_ln388_9_fu_3332_p3 = ((and_ln783_7_reg_5353[0:0] === 1'b1) ? 16'd32769 : add_ln415_3_reg_5087_pp0_iter25_reg);

assign select_ln388_fu_3227_p3 = ((and_ln783_1_reg_5314[0:0] === 1'b1) ? 16'd32769 : add_ln415_reg_5036_pp0_iter25_reg);

assign sext_ln1116_10_fu_1178_p1 = $signed(data_in_data_10_V_reg_4051_pp0_iter18_reg);

assign sext_ln1116_11_fu_1184_p1 = tmp_reg_4056_pp0_iter18_reg;

assign sext_ln1116_12_fu_1190_p1 = $signed(tmp_1_reg_4061_pp0_iter18_reg);

assign sext_ln1116_13_fu_1196_p1 = tmp_2_reg_4066_pp0_iter18_reg;

assign sext_ln1116_14_fu_1202_p1 = $signed(tmp_3_reg_4071_pp0_iter18_reg);

assign sext_ln1116_15_fu_1208_p1 = tmp_4_reg_4076_pp0_iter18_reg;

assign sext_ln1116_1_fu_1124_p1 = data_in_data_1_V_reg_4006_pp0_iter18_reg;

assign sext_ln1116_2_fu_1130_p1 = $signed(data_in_data_2_V_reg_4011_pp0_iter18_reg);

assign sext_ln1116_3_fu_1136_p1 = data_in_data_3_V_reg_4016_pp0_iter18_reg;

assign sext_ln1116_4_fu_1142_p1 = $signed(data_in_data_4_V_reg_4021_pp0_iter18_reg);

assign sext_ln1116_5_fu_1148_p1 = data_in_data_5_V_reg_4026_pp0_iter18_reg;

assign sext_ln1116_6_fu_1154_p1 = $signed(data_in_data_6_V_reg_4031_pp0_iter18_reg);

assign sext_ln1116_7_fu_1160_p1 = data_in_data_7_V_reg_4036_pp0_iter18_reg;

assign sext_ln1116_8_fu_1166_p1 = $signed(data_in_data_8_V_reg_4041_pp0_iter18_reg);

assign sext_ln1116_9_fu_1172_p1 = data_in_data_9_V_reg_4046_pp0_iter18_reg;

assign sext_ln1116_fu_1118_p1 = $signed(data_in_data_0_V_reg_4001_pp0_iter18_reg);

assign sext_ln1118_10_fu_1151_p1 = ddsv_q_V_0_2_reg_4301;

assign sext_ln1118_11_fu_1163_p1 = ddsv_q_V_0_3_reg_4311;

assign sext_ln1118_12_fu_1175_p1 = ddsv_q_V_0_4_reg_4321;

assign sext_ln1118_13_fu_1187_p1 = ddsv_q_V_0_5_reg_4331;

assign sext_ln1118_14_fu_1199_p1 = ddsv_q_V_0_6_reg_4341;

assign sext_ln1118_15_fu_1211_p1 = ddsv_q_V_0_7_reg_4351;

assign sext_ln1118_1_fu_1127_p1 = ddsv_q_V_reg_4281;

assign sext_ln1118_2_fu_1145_p1 = $signed(ddsv_i_V_0_2_reg_4296);

assign sext_ln1118_3_fu_1157_p1 = $signed(ddsv_i_V_0_3_reg_4306);

assign sext_ln1118_4_fu_1169_p1 = $signed(ddsv_i_V_0_4_reg_4316);

assign sext_ln1118_5_fu_1181_p1 = $signed(ddsv_i_V_0_5_reg_4326);

assign sext_ln1118_6_fu_1193_p1 = $signed(ddsv_i_V_0_6_reg_4336);

assign sext_ln1118_7_fu_1205_p1 = $signed(ddsv_i_V_0_7_reg_4346);

assign sext_ln1118_8_fu_1133_p1 = $signed(ddsv_i_V_0_1_reg_4286);

assign sext_ln1118_9_fu_1139_p1 = ddsv_q_V_0_1_reg_4291;

assign sext_ln1118_fu_1121_p1 = $signed(ddsv_i_V_reg_4276);

assign sext_ln703_10_fu_1376_p1 = mul_ln1118_22_reg_4638;

assign sext_ln703_11_fu_1379_p1 = mul_ln1118_23_reg_4644;

assign sext_ln703_12_fu_1407_p1 = mul_ln1118_26_reg_4655;

assign sext_ln703_13_fu_1410_p1 = mul_ln1118_27_reg_4661;

assign sext_ln703_14_fu_1438_p1 = mul_ln1118_30_reg_4672;

assign sext_ln703_15_fu_1441_p1 = mul_ln1118_31_reg_4678;

assign sext_ln703_1_fu_1224_p1 = mul_ln1118_3_reg_4559;

assign sext_ln703_2_fu_1252_p1 = mul_ln1118_6_reg_4570;

assign sext_ln703_3_fu_1255_p1 = mul_ln1118_7_reg_4576;

assign sext_ln703_4_fu_1283_p1 = mul_ln1118_10_reg_4587;

assign sext_ln703_5_fu_1286_p1 = mul_ln1118_11_reg_4593;

assign sext_ln703_6_fu_1314_p1 = mul_ln1118_14_reg_4604;

assign sext_ln703_7_fu_1317_p1 = mul_ln1118_15_reg_4610;

assign sext_ln703_8_fu_1345_p1 = mul_ln1118_18_reg_4621;

assign sext_ln703_9_fu_1348_p1 = mul_ln1118_19_reg_4627;

assign sext_ln703_fu_1221_p1 = mul_ln1118_2_reg_4553;

assign sext_ln708_1_fu_2185_p1 = $signed(trunc_ln708_2_fu_2176_p4);

assign sext_ln708_2_fu_2275_p1 = $signed(trunc_ln708_4_fu_2266_p4);

assign sext_ln708_3_fu_2365_p1 = $signed(trunc_ln708_6_fu_2356_p4);

assign sext_ln708_4_fu_2455_p1 = $signed(trunc_ln708_8_fu_2446_p4);

assign sext_ln708_5_fu_2545_p1 = $signed(trunc_ln708_s_fu_2536_p4);

assign sext_ln708_6_fu_2635_p1 = $signed(trunc_ln708_11_fu_2626_p4);

assign sext_ln708_7_fu_2725_p1 = $signed(trunc_ln708_13_fu_2716_p4);

assign sext_ln708_fu_2095_p1 = $signed(trunc_ln_fu_2086_p4);

assign shl_ln703_10_fu_968_p3 = {{tmp_44_reg_4158_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_11_fu_980_p3 = {{tmp_49_reg_4163_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_12_fu_992_p3 = {{tmp_50_reg_4168_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_13_fu_1004_p3 = {{tmp_55_reg_4173_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_14_fu_1016_p3 = {{tmp_56_reg_4178_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_1_fu_848_p3 = {{trunc_ln703_reg_4108_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_2_fu_860_p3 = {{tmp_11_reg_4113_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_3_fu_872_p3 = {{tmp_12_reg_4118_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_4_fu_884_p3 = {{tmp_18_reg_4123_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_5_fu_896_p3 = {{tmp_19_reg_4128_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_6_fu_908_p3 = {{tmp_31_reg_4133_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_7_fu_920_p3 = {{tmp_32_reg_4138_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_8_fu_932_p3 = {{tmp_37_reg_4143_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_9_fu_944_p3 = {{tmp_38_reg_4148_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_s_fu_956_p3 = {{tmp_43_reg_4153_pp0_iter3_reg}, {6'd0}};

assign shl_ln_fu_836_p3 = {{tmp_5_reg_4103_pp0_iter3_reg}, {6'd0}};

assign tmp_101_fu_2008_p3 = sub_ln1193_7_reg_4922[32'd17];

assign tmp_102_fu_2729_p3 = sub_ln1193_7_reg_4922_pp0_iter23_reg[32'd16];

assign tmp_105_fu_2047_p3 = add_ln1192_14_reg_4937[32'd17];

assign tmp_106_fu_2772_p3 = add_ln1192_14_reg_4937_pp0_iter23_reg[32'd16];

assign tmp_13_fu_1556_p4 = {{sub_ln1193_1_reg_4718[15:1]}};

assign tmp_15_fu_1595_p4 = {{add_ln1192_2_reg_4733[15:1]}};

assign tmp_20_fu_1634_p4 = {{sub_ln1193_2_reg_4752[15:1]}};

assign tmp_21_fu_1501_p3 = add_ln1192_reg_4699[32'd17];

assign tmp_22_fu_1673_p4 = {{add_ln1192_4_reg_4767[15:1]}};

assign tmp_28_fu_1028_p9 = {{{{{{{{add_ln703_15_fu_1023_p2}, {add_ln703_13_fu_999_p2}}, {add_ln703_11_fu_975_p2}}, {add_ln703_9_fu_951_p2}}, {add_ln703_7_fu_927_p2}}, {add_ln703_5_fu_903_p2}}, {add_ln703_3_fu_879_p2}}, {add_ln703_1_fu_855_p2}};

assign tmp_29_fu_2142_p3 = add_ln1192_reg_4699_pp0_iter23_reg[32'd16];

assign tmp_33_fu_1712_p4 = {{sub_ln1193_3_reg_4786[15:1]}};

assign tmp_35_fu_1751_p4 = {{add_ln1192_6_reg_4801[15:1]}};

assign tmp_36_fu_1540_p3 = sub_ln1193_1_reg_4718[32'd17];

assign tmp_39_fu_1790_p4 = {{sub_ln1193_4_reg_4820[15:1]}};

assign tmp_40_fu_2189_p3 = sub_ln1193_1_reg_4718_pp0_iter23_reg[32'd16];

assign tmp_41_fu_1829_p4 = {{add_ln1192_8_reg_4835[15:1]}};

assign tmp_45_fu_1868_p4 = {{sub_ln1193_5_reg_4854[15:1]}};

assign tmp_47_fu_1907_p4 = {{add_ln1192_10_reg_4869[15:1]}};

assign tmp_48_fu_1579_p3 = add_ln1192_2_reg_4733[32'd17];

assign tmp_51_fu_1946_p4 = {{sub_ln1193_6_reg_4888[15:1]}};

assign tmp_52_fu_2232_p3 = add_ln1192_2_reg_4733_pp0_iter23_reg[32'd16];

assign tmp_53_fu_1985_p4 = {{add_ln1192_12_reg_4903[15:1]}};

assign tmp_57_fu_2024_p4 = {{sub_ln1193_7_reg_4922[15:1]}};

assign tmp_59_fu_2063_p4 = {{add_ln1192_14_reg_4937[15:1]}};

assign tmp_60_fu_1618_p3 = sub_ln1193_2_reg_4752[32'd17];

assign tmp_62_fu_2279_p3 = sub_ln1193_2_reg_4752_pp0_iter23_reg[32'd16];

assign tmp_65_fu_1657_p3 = add_ln1192_4_reg_4767[32'd17];

assign tmp_66_fu_2322_p3 = add_ln1192_4_reg_4767_pp0_iter23_reg[32'd16];

assign tmp_69_fu_1696_p3 = sub_ln1193_3_reg_4786[32'd17];

assign tmp_70_fu_2369_p3 = sub_ln1193_3_reg_4786_pp0_iter23_reg[32'd16];

assign tmp_73_fu_1735_p3 = add_ln1192_6_reg_4801[32'd17];

assign tmp_74_fu_2412_p3 = add_ln1192_6_reg_4801_pp0_iter23_reg[32'd16];

assign tmp_77_fu_1774_p3 = sub_ln1193_4_reg_4820[32'd17];

assign tmp_78_fu_2459_p3 = sub_ln1193_4_reg_4820_pp0_iter23_reg[32'd16];

assign tmp_7_fu_1462_p3 = sub_ln1193_reg_4684[32'd17];

assign tmp_81_fu_1813_p3 = add_ln1192_8_reg_4835[32'd17];

assign tmp_82_fu_2502_p3 = add_ln1192_8_reg_4835_pp0_iter23_reg[32'd16];

assign tmp_85_fu_1852_p3 = sub_ln1193_5_reg_4854[32'd17];

assign tmp_86_fu_2549_p3 = sub_ln1193_5_reg_4854_pp0_iter23_reg[32'd16];

assign tmp_89_fu_1891_p3 = add_ln1192_10_reg_4869[32'd17];

assign tmp_8_fu_1478_p4 = {{sub_ln1193_reg_4684[15:1]}};

assign tmp_90_fu_2592_p3 = add_ln1192_10_reg_4869_pp0_iter23_reg[32'd16];

assign tmp_93_fu_1930_p3 = sub_ln1193_6_reg_4888[32'd17];

assign tmp_94_fu_2639_p3 = sub_ln1193_6_reg_4888_pp0_iter23_reg[32'd16];

assign tmp_97_fu_1969_p3 = add_ln1192_12_reg_4903[32'd17];

assign tmp_98_fu_2682_p3 = add_ln1192_12_reg_4903_pp0_iter23_reg[32'd16];

assign tmp_9_fu_2099_p3 = sub_ln1193_reg_4684_pp0_iter23_reg[32'd16];

assign tmp_s_fu_1517_p4 = {{add_ln1192_reg_4699[15:1]}};

assign tones_address0 = zext_ln544_fu_577_p1;

assign trunc_ln1265_fu_762_p1 = accumulator_phases_V_q0[21:0];

assign trunc_ln412_10_fu_1859_p1 = sub_ln1193_5_reg_4854[0:0];

assign trunc_ln412_11_fu_1898_p1 = add_ln1192_10_reg_4869[0:0];

assign trunc_ln412_12_fu_1937_p1 = sub_ln1193_6_reg_4888[0:0];

assign trunc_ln412_13_fu_1976_p1 = add_ln1192_12_reg_4903[0:0];

assign trunc_ln412_14_fu_2015_p1 = sub_ln1193_7_reg_4922[0:0];

assign trunc_ln412_15_fu_2054_p1 = add_ln1192_14_reg_4937[0:0];

assign trunc_ln412_1_fu_1508_p1 = add_ln1192_reg_4699[0:0];

assign trunc_ln412_2_fu_1547_p1 = sub_ln1193_1_reg_4718[0:0];

assign trunc_ln412_3_fu_1586_p1 = add_ln1192_2_reg_4733[0:0];

assign trunc_ln412_4_fu_1625_p1 = sub_ln1193_2_reg_4752[0:0];

assign trunc_ln412_5_fu_1664_p1 = add_ln1192_4_reg_4767[0:0];

assign trunc_ln412_6_fu_1703_p1 = sub_ln1193_3_reg_4786[0:0];

assign trunc_ln412_7_fu_1742_p1 = add_ln1192_6_reg_4801[0:0];

assign trunc_ln412_8_fu_1781_p1 = sub_ln1193_4_reg_4820[0:0];

assign trunc_ln412_9_fu_1820_p1 = add_ln1192_8_reg_4835[0:0];

assign trunc_ln412_fu_1469_p1 = sub_ln1193_reg_4684[0:0];

assign trunc_ln703_fu_604_p1 = tones_q0[15:0];

assign trunc_ln708_10_fu_2583_p4 = {{add_ln1192_11_reg_4877_pp0_iter23_reg[32:17]}};

assign trunc_ln708_11_fu_2626_p4 = {{sub_ln1193_6_reg_4888_pp0_iter23_reg[31:17]}};

assign trunc_ln708_12_fu_2673_p4 = {{add_ln1192_13_reg_4911_pp0_iter23_reg[32:17]}};

assign trunc_ln708_13_fu_2716_p4 = {{sub_ln1193_7_reg_4922_pp0_iter23_reg[31:17]}};

assign trunc_ln708_14_fu_2763_p4 = {{add_ln1192_15_reg_4945_pp0_iter23_reg[32:17]}};

assign trunc_ln708_1_fu_2133_p4 = {{add_ln1192_1_reg_4707_pp0_iter23_reg[32:17]}};

assign trunc_ln708_2_fu_2176_p4 = {{sub_ln1193_1_reg_4718_pp0_iter23_reg[31:17]}};

assign trunc_ln708_3_fu_2223_p4 = {{add_ln1192_3_reg_4741_pp0_iter23_reg[32:17]}};

assign trunc_ln708_4_fu_2266_p4 = {{sub_ln1193_2_reg_4752_pp0_iter23_reg[31:17]}};

assign trunc_ln708_5_fu_2313_p4 = {{add_ln1192_5_reg_4775_pp0_iter23_reg[32:17]}};

assign trunc_ln708_6_fu_2356_p4 = {{sub_ln1193_3_reg_4786_pp0_iter23_reg[31:17]}};

assign trunc_ln708_7_fu_2403_p4 = {{add_ln1192_7_reg_4809_pp0_iter23_reg[32:17]}};

assign trunc_ln708_8_fu_2446_p4 = {{sub_ln1193_4_reg_4820_pp0_iter23_reg[31:17]}};

assign trunc_ln708_9_fu_2493_p4 = {{add_ln1192_9_reg_4843_pp0_iter23_reg[32:17]}};

assign trunc_ln708_s_fu_2536_p4 = {{sub_ln1193_5_reg_4854_pp0_iter23_reg[31:17]}};

assign trunc_ln790_10_fu_2579_p1 = add_ln415_10_fu_2565_p2[14:0];

assign trunc_ln790_11_fu_2622_p1 = add_ln415_11_fu_2608_p2[14:0];

assign trunc_ln790_12_fu_2669_p1 = add_ln415_12_fu_2655_p2[14:0];

assign trunc_ln790_13_fu_2712_p1 = add_ln415_13_fu_2698_p2[14:0];

assign trunc_ln790_14_fu_2759_p1 = add_ln415_14_fu_2745_p2[14:0];

assign trunc_ln790_15_fu_2802_p1 = add_ln415_15_fu_2788_p2[14:0];

assign trunc_ln790_1_fu_2172_p1 = add_ln415_1_fu_2158_p2[14:0];

assign trunc_ln790_2_fu_2219_p1 = add_ln415_2_fu_2205_p2[14:0];

assign trunc_ln790_3_fu_2262_p1 = add_ln415_3_fu_2248_p2[14:0];

assign trunc_ln790_4_fu_2309_p1 = add_ln415_4_fu_2295_p2[14:0];

assign trunc_ln790_5_fu_2352_p1 = add_ln415_5_fu_2338_p2[14:0];

assign trunc_ln790_6_fu_2399_p1 = add_ln415_6_fu_2385_p2[14:0];

assign trunc_ln790_7_fu_2442_p1 = add_ln415_7_fu_2428_p2[14:0];

assign trunc_ln790_8_fu_2489_p1 = add_ln415_8_fu_2475_p2[14:0];

assign trunc_ln790_9_fu_2532_p1 = add_ln415_9_fu_2518_p2[14:0];

assign trunc_ln790_fu_2129_p1 = add_ln415_fu_2115_p2[14:0];

assign trunc_ln_fu_2086_p4 = {{sub_ln1193_reg_4684_pp0_iter23_reg[31:17]}};

assign xor_ln340_10_fu_3385_p2 = (1'd1 ^ and_ln783_11_reg_5379);

assign xor_ln340_11_fu_3455_p2 = (1'd1 ^ and_ln783_15_reg_5405);

assign xor_ln340_12_fu_3525_p2 = (1'd1 ^ and_ln783_19_reg_5431);

assign xor_ln340_13_fu_3595_p2 = (1'd1 ^ and_ln783_23_reg_5457);

assign xor_ln340_14_fu_3665_p2 = (1'd1 ^ and_ln783_27_reg_5483);

assign xor_ln340_15_fu_3735_p2 = (1'd1 ^ and_ln783_31_reg_5509);

assign xor_ln340_1_fu_3245_p2 = (1'd1 ^ and_ln783_3_reg_5327);

assign xor_ln340_2_fu_3350_p2 = (1'd1 ^ and_ln783_9_reg_5366);

assign xor_ln340_3_fu_3420_p2 = (1'd1 ^ and_ln783_13_reg_5392);

assign xor_ln340_4_fu_3490_p2 = (1'd1 ^ and_ln783_17_reg_5418);

assign xor_ln340_5_fu_3560_p2 = (1'd1 ^ and_ln783_21_reg_5444);

assign xor_ln340_6_fu_3630_p2 = (1'd1 ^ and_ln783_25_reg_5470);

assign xor_ln340_7_fu_3700_p2 = (1'd1 ^ and_ln783_29_reg_5496);

assign xor_ln340_8_fu_3280_p2 = (1'd1 ^ and_ln783_5_reg_5340);

assign xor_ln340_9_fu_3315_p2 = (1'd1 ^ and_ln783_7_reg_5353);

assign xor_ln340_fu_3210_p2 = (1'd1 ^ and_ln783_1_reg_5314);

assign xor_ln785_10_fu_2931_p2 = (tmp_64_reg_4780_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_11_fu_2981_p2 = (tmp_72_reg_4814_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_12_fu_3031_p2 = (tmp_80_reg_4848_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_13_fu_3081_p2 = (tmp_88_reg_4882_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_14_fu_3131_p2 = (tmp_96_reg_4916_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_15_fu_3181_p2 = (tmp_104_reg_4950_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_1_fu_2831_p2 = (tmp_16_reg_4712_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_2_fu_2906_p2 = (tmp_58_reg_4761_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_3_fu_2956_p2 = (tmp_68_reg_4795_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_4_fu_3006_p2 = (tmp_76_reg_4829_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_5_fu_3056_p2 = (tmp_84_reg_4863_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_6_fu_3106_p2 = (tmp_92_reg_4897_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_7_fu_3156_p2 = (tmp_100_reg_4931_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_8_fu_2856_p2 = (tmp_34_reg_4727_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_9_fu_2881_p2 = (tmp_46_reg_4746_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_fu_2806_p2 = (tmp_6_reg_4693_pp0_iter24_reg ^ 1'd1);

assign zext_ln415_10_fu_2561_p1 = and_ln415_5_fu_2556_p2;

assign zext_ln415_11_fu_2604_p1 = and_ln415_13_fu_2599_p2;

assign zext_ln415_12_fu_2651_p1 = and_ln415_6_fu_2646_p2;

assign zext_ln415_13_fu_2694_p1 = and_ln415_14_fu_2689_p2;

assign zext_ln415_14_fu_2741_p1 = and_ln415_7_fu_2736_p2;

assign zext_ln415_15_fu_2784_p1 = and_ln415_15_fu_2779_p2;

assign zext_ln415_1_fu_2154_p1 = and_ln415_1_fu_2149_p2;

assign zext_ln415_2_fu_2201_p1 = and_ln415_8_fu_2196_p2;

assign zext_ln415_3_fu_2244_p1 = and_ln415_9_fu_2239_p2;

assign zext_ln415_4_fu_2291_p1 = and_ln415_2_fu_2286_p2;

assign zext_ln415_5_fu_2334_p1 = and_ln415_10_fu_2329_p2;

assign zext_ln415_6_fu_2381_p1 = and_ln415_3_fu_2376_p2;

assign zext_ln415_7_fu_2424_p1 = and_ln415_11_fu_2419_p2;

assign zext_ln415_8_fu_2471_p1 = and_ln415_4_fu_2466_p2;

assign zext_ln415_9_fu_2514_p1 = and_ln415_12_fu_2509_p2;

assign zext_ln415_fu_2111_p1 = and_ln415_fu_2106_p2;

assign zext_ln544_1_fu_753_p1 = add_ln214_reg_4183;

assign zext_ln544_fu_577_p1 = group_V_fu_569_p3;

always @ (posedge ap_clk) begin
    zext_ln544_reg_4088[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //resonator_dds
