\doxysection{DMA\+\_\+\+CH\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_d_m_a___c_h___type_def}{}\label{struct_d_m_a___c_h___type_def}\index{DMA\_CH\_TypeDef@{DMA\_CH\_TypeDef}}


DMA\+\_\+\+CH EFM32\+GG DMA CH.  




{\ttfamily \#include $<$efm32gg\+\_\+dma\+\_\+ch.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___c_h___type_def_a42c320e31a3b152836f99c5b414378df}{CTRL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA\+\_\+\+CH EFM32\+GG DMA CH. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_d_m_a___c_h___type_def_a42c320e31a3b152836f99c5b414378df}\index{DMA\_CH\_TypeDef@{DMA\_CH\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!DMA\_CH\_TypeDef@{DMA\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_d_m_a___c_h___type_def_a42c320e31a3b152836f99c5b414378df} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+CH\+\_\+\+Type\+Def\+::\+CTRL}

Channel Control Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__dma__ch_8h}{efm32gg\+\_\+dma\+\_\+ch.\+h}}\end{DoxyCompactItemize}
