// behavioural modelling
module NAND_gate(  
input a,b,
output reg y
    );

always@(a or b) begin
assign y = ~(a & b);
end

endmodule
