
*** Running vivado
    with args -log top_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_design.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_design.tcl -notrace
Command: synth_design -top top_design -part xc7z010clg400-3 -flatten_hierarchy none
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/ip/fifo_serial/fifo_serial.xci

INFO: [IP_Flow 19-2162] IP 'fifo_serial' is locked:
* Current project part 'xc7z010clg400-3' and the part 'xc7a35ticsg324-1L' used to customize the IP 'fifo_serial' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1876
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.691 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_design' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/top_design.vhd:51]
	Parameter MapHeight bound to: 300 - type: integer 
	Parameter specCount bound to: 3 - type: integer 
	Parameter rateSensetivity bound to: 1000 - type: integer 
	Parameter iterations bound to: 100 - type: integer 
	Parameter neighRad bound to: 300 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serial' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:51]
	Parameter BaudRate bound to: 9600 - type: integer 
INFO: [Synth 8-3491] module 'fifo_serial' declared at 'C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/.Xil/Vivado-15364-LAPTOP-50F2E74H/realtime/fifo_serial_stub.vhdl:5' bound to instance 'fifo_out' of component 'fifo_serial' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:85]
INFO: [Synth 8-638] synthesizing module 'fifo_serial' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/.Xil/Vivado-15364-LAPTOP-50F2E74H/realtime/fifo_serial_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'serial' (1#1) [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:51]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/.Xil/Vivado-15364-LAPTOP-50F2E74H/realtime/controller_stub.vhdl:5' bound to instance 'controller_T' of component 'controller' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/top_design.vhd:160]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/.Xil/Vivado-15364-LAPTOP-50F2E74H/realtime/controller_stub.vhdl:35]
INFO: [Synth 8-3491] module 'kmap' declared at 'C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/.Xil/Vivado-15364-LAPTOP-50F2E74H/realtime/kmap_stub.vhdl:5' bound to instance 'kmap_T' of component 'kmap' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/top_design.vhd:188]
INFO: [Synth 8-638] synthesizing module 'kmap' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/.Xil/Vivado-15364-LAPTOP-50F2E74H/realtime/kmap_stub.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'random_bit_generator' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:44]
	Parameter specCount bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'random_bit_generator' (2#1) [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top_design' (3#1) [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/top_design.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.691 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.691 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.691 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1029.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/controller_synth_1/controller/controller_in_context.xdc] for cell 'controller_T'
Finished Parsing XDC File [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/controller_synth_1/controller/controller_in_context.xdc] for cell 'controller_T'
Parsing XDC File [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/kmap_synth_1/kmap/kmap_in_context.xdc] for cell 'kmap_T'
Finished Parsing XDC File [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/kmap_synth_1/kmap/kmap_in_context.xdc] for cell 'kmap_T'
Parsing XDC File [c:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/ip/fifo_serial/fifo_serial/fifo_serial_in_context.xdc] for cell 'serial_T/fifo_out'
Finished Parsing XDC File [c:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/ip/fifo_serial/fifo_serial/fifo_serial_in_context.xdc] for cell 'serial_T/fifo_out'
Parsing XDC File [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/constrs_1/new/artyA7.xdc]
Finished Parsing XDC File [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/constrs_1/new/artyA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/constrs_1/new/artyA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1059.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1059.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.887 ; gain = 30.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.887 ; gain = 30.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for serial_T/fifo_out. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.887 ; gain = 30.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'RXState_reg' in module 'serial'
INFO: [Synth 8-802] inferred FSM for state register 'TXState_reg' in module 'serial'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                   stops |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TXState_reg' using encoding 'sequential' in module 'serial'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                   stops |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RXState_reg' using encoding 'sequential' in module 'serial'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1059.887 ; gain = 30.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 4     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               31 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   31 Bit        Muxes := 3     
	   4 Input   31 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1059.887 ; gain = 30.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1059.887 ; gain = 30.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1213.199 ; gain = 183.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1213.199 ; gain = 183.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1213.199 ; gain = 183.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1213.199 ; gain = 183.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1213.199 ; gain = 183.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_serial   |         1|
|2     |controller    |         1|
|3     |kmap          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |controller_bbox  |     1|
|2     |fifo_serial_bbox |     1|
|3     |kmap_bbox        |     1|
|4     |BUFG             |     1|
|5     |CARRY4           |    40|
|6     |LUT1             |     2|
|7     |LUT2             |    70|
|8     |LUT3             |    29|
|9     |LUT4             |    36|
|10    |LUT5             |    30|
|11    |LUT6             |    32|
|12    |FDCE             |   159|
|13    |FDPE             |     2|
|14    |FDRE             |    71|
|15    |IBUF             |     9|
|16    |OBUF             |     5|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1213.199 ; gain = 183.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1213.199 ; gain = 153.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1213.199 ; gain = 183.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1213.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1213.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1213.199 ; gain = 183.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/top_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_design_utilization_synth.rpt -pb top_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 29 23:24:15 2020...
