module reg_n #(parameter WIDTH=8) (
    input logic clk,
    input logic rst,
    input logic en,
    input logic [WIDTH-1:0] d,
    output logic [WIDTH-1:0] q
);
    always_ff @(posedge clk) begin
        if (rst) q <= '0;
        else if (en) q <= d;
        else     q <= d;
    end    
);