{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560471326969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560471326969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 21:15:26 2019 " "Processing started: Thu Jun 13 21:15:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560471326969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471326969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAR -c SAR " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAR -c SAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471326969 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1560471327230 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1560471327230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560471327763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560471327763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_number.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_number " "Found entity 1: compare_number" {  } { { "compare_number.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/compare_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sar.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sar.v" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulador_delta.v 1 1 " "Found 1 design units, including 1 entities, in source file modulador_delta.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulador_delta " "Found entity 1: modulador_delta" {  } { { "modulador_delta.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/modulador_delta.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_x8.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_x8 " "Found entity 1: latch_x8" {  } { { "latch_x8.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/latch_x8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8fixed.v 1 1 " "Found 1 design units, including 1 entities, in source file bit8fixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit8fixed " "Found entity 1: bit8fixed" {  } { { "bit8fixed.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/bit8fixed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344260 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate.v(6) " "Verilog HDL warning at tristate.v(6): extended using \"x\" or \"z\"" {  } { { "tristate.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560471344270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344281 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1560471344289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide8.v 1 1 " "Found 1 design units, including 1 entities, in source file divide8.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide8 " "Found entity 1: divide8" {  } { { "divide8.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/divide8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide78.v 1 1 " "Found 1 design units, including 1 entities, in source file divide78.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide78 " "Found entity 1: divide78" {  } { { "divide78.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/divide78.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_sync " "Found entity 1: latch_sync" {  } { { "latch_sync.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/latch_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rochi_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rochi_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rochi_start " "Found entity 1: rochi_start" {  } { { "rochi_start.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rochi_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560471344413 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst2 " "Primitive \"VCC\" of instance \"inst2\" not used" {  } { { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 504 448 480 520 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1560471344413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst16 " "Elaborating entity \"mux\" for hierarchy \"mux:inst16\"" {  } { { "main.bdf" "inst16" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 512 1168 1304 624 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar sar:inst " "Elaborating entity \"sar\" for hierarchy \"sar:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 232 680 832 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAR.v(14) " "Verilog HDL assignment warning at SAR.v(14): truncated value with size 32 to match size of target (8)" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344423 "|main|sar:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAR.v(19) " "Verilog HDL assignment warning at SAR.v(19): truncated value with size 32 to match size of target (8)" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344423 "|main|sar:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAR.v(21) " "Verilog HDL assignment warning at SAR.v(21): truncated value with size 32 to match size of target (8)" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344423 "|main|sar:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SAR.v(24) " "Verilog HDL assignment warning at SAR.v(24): truncated value with size 32 to match size of target (4)" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344423 "|main|sar:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst4 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 320 464 640 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider.v(13) " "Verilog HDL assignment warning at clock_divider.v(13): truncated value with size 32 to match size of target (24)" {  } { { "clock_divider.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/clock_divider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344423 "|main|clock_divider:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst3 " "Elaborating entity \"rom\" for hierarchy \"rom:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 216 432 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SAR.mif " "Parameter \"init_file\" = \"SAR.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560471344527 ""}  } { { "rom.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560471344527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kv81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kv81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kv81 " "Found entity 1: altsyncram_kv81" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560471344595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471344595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kv81 rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated " "Elaborating entity \"altsyncram_kv81\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_sync latch_sync:inst20 " "Elaborating entity \"latch_sync\" for hierarchy \"latch_sync:inst20\"" {  } { { "main.bdf" "inst20" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 552 976 1112 664 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 latch_sync.v(18) " "Verilog HDL assignment warning at latch_sync.v(18): truncated value with size 32 to match size of target (21)" {  } { { "latch_sync.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/latch_sync.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344627 "|main|latch_sync:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide78 divide78:inst1 " "Elaborating entity \"divide78\" for hierarchy \"divide78:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 528 208 328 608 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divide78.v(10) " "Verilog HDL assignment warning at divide78.v(10): truncated value with size 32 to match size of target (25)" {  } { { "divide78.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/divide78.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344631 "|main|divide78:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rochi_start rochi_start:inst22 " "Elaborating entity \"rochi_start\" for hierarchy \"rochi_start:inst22\"" {  } { { "main.bdf" "inst22" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 640 1160 1288 720 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 rochi_start.v(16) " "Verilog HDL assignment warning at rochi_start.v(16): truncated value with size 32 to match size of target (21)" {  } { { "rochi_start.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rochi_start.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344635 "|main|rochi_start:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:inst7 " "Elaborating entity \"tristate\" for hierarchy \"tristate:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 232 1304 1464 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tristate.v(6) " "Verilog HDL assignment warning at tristate.v(6): truncated value with size 32 to match size of target (8)" {  } { { "tristate.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344639 "|main|tristate:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:inst9 " "Elaborating entity \"mux8\" for hierarchy \"mux8:inst9\"" {  } { { "main.bdf" "inst9" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 248 880 1040 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulador_delta modulador_delta:inst6 " "Elaborating entity \"modulador_delta\" for hierarchy \"modulador_delta:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 128 680 832 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modulador_delta.v(20) " "Verilog HDL assignment warning at modulador_delta.v(20): truncated value with size 32 to match size of target (8)" {  } { { "modulador_delta.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/modulador_delta.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344647 "|main|modulador_delta:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modulador_delta.v(26) " "Verilog HDL assignment warning at modulador_delta.v(26): truncated value with size 32 to match size of target (8)" {  } { { "modulador_delta.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/modulador_delta.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560471344647 "|main|modulador_delta:inst6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eoc modulador_delta.v(5) " "Output port \"eoc\" at modulador_delta.v(5) has no driver" {  } { { "modulador_delta.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/modulador_delta.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560471344647 "|main|modulador_delta:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_x8 latch_x8:inst5 " "Elaborating entity \"latch_x8\" for hierarchy \"latch_x8:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 328 1104 1264 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471344652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560471345381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/output_files/SAR.map.smsg " "Generated suppressed messages file C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/output_files/SAR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471345835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560471346008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560471346008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "378 " "Implemented 378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560471346123 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560471346123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560471346123 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560471346123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560471346123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560471346177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 21:15:46 2019 " "Processing ended: Thu Jun 13 21:15:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560471346177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560471346177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560471346177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560471346177 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1560471347612 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1560471347612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560471347643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560471347643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 21:15:47 2019 " "Processing started: Thu Jun 13 21:15:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560471347643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560471347643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SAR -c SAR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SAR -c SAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560471347643 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560471347876 ""}
{ "Info" "0" "" "Project  = SAR" {  } {  } 0 0 "Project  = SAR" 0 0 "Fitter" 0 0 1560471347876 ""}
{ "Info" "0" "" "Revision = SAR" {  } {  } 0 0 "Revision = SAR" 0 0 "Fitter" 0 0 1560471347876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560471347975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560471347975 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SAR EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"SAR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560471347985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560471348037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560471348037 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560471348174 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560471348196 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560471348628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560471348628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560471348628 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560471348628 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560471348628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560471348628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560471348628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560471348628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560471348628 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560471348628 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560471348644 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560471348659 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 59 " "No exact pin location assignment(s) for 24 pins of 59 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1560471349072 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAR.sdc " "Synopsys Design Constraints File file not found: 'SAR.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560471349518 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560471349518 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560471349528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560471349528 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560471349528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a1 " "Destination node rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 56 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a2 " "Destination node rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 78 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a3 " "Destination node rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 100 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a4 " "Destination node rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 122 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a5 " "Destination node rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 144 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a6 " "Destination node rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 166 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a7 " "Destination node rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 188 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a8 " "Destination node rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 210 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a9 " "Destination node rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 232 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a10 " "Destination node rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 254 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1560471349599 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560471349599 ""}  } { { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 280 -8 168 296 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560471349599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:inst4\|LessThan0  " "Automatically promoted node clock_divider:inst4\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sar:inst\|step\[0\] " "Destination node sar:inst\|step\[0\]" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sar:inst\|step\[1\] " "Destination node sar:inst\|step\[1\]" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sar:inst\|step\[2\] " "Destination node sar:inst\|step\[2\]" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sar:inst\|step\[3\] " "Destination node sar:inst\|step\[3\]" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_sync:inst20\|last_clk " "Destination node latch_sync:inst20\|last_clk" {  } { { "latch_sync.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/latch_sync.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_sync:inst20\|always0~1 " "Destination node latch_sync:inst20\|always0~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_sync:inst20\|counter\[0\]~0 " "Destination node latch_sync:inst20\|counter\[0\]~0" {  } { { "latch_sync.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/latch_sync.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_sync:inst20\|counter\[0\]~1 " "Destination node latch_sync:inst20\|counter\[0\]~1" {  } { { "latch_sync.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/latch_sync.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_sync:inst20\|counter\[5\]~3 " "Destination node latch_sync:inst20\|counter\[5\]~3" {  } { { "latch_sync.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/latch_sync.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rochi_start:inst22\|counter\[10\]~27 " "Destination node rochi_start:inst22\|counter\[10\]~27" {  } { { "rochi_start.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rochi_start.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560471349599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1560471349599 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560471349599 ""}  } { { "clock_divider.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/clock_divider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560471349599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:inst10\|out  " "Automatically promoted node mux:inst10\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560471349599 ""}  } { { "mux.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/mux.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560471349599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560471350077 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560471350077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560471350077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560471350077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560471350077 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560471350092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560471350092 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560471350092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560471350123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560471350139 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560471350139 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1560471350139 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1560471350139 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1560471350139 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560471350139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560471350139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560471350139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 9 11 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560471350139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 7 11 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560471350139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560471350139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560471350139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 10 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560471350139 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1560471350139 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1560471350139 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560471350485 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560471350503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560471351900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560471352099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560471352137 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560471356469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560471356469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560471357013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X32_Y0 X42_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10" {  } { { "loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10"} { { 12 { 0 ""} 32 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560471359153 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560471359153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560471360528 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560471360528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560471360528 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.12 " "Total time spent on timing analysis during the Fitter is 1.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560471360794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560471360809 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560471361153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560471361153 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560471361434 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560471362676 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560471363113 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "feedback_out\[7\] 3.3-V LVCMOS E9 " "Pin feedback_out\[7\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { feedback_out[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "feedback_out\[7\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 256 1544 1720 272 "feedback_out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "feedback_out\[6\] 3.3-V LVCMOS F9 " "Pin feedback_out\[6\] uses I/O standard 3.3-V LVCMOS at F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { feedback_out[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "feedback_out\[6\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 256 1544 1720 272 "feedback_out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "feedback_out\[5\] 3.3-V LVCMOS F8 " "Pin feedback_out\[5\] uses I/O standard 3.3-V LVCMOS at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { feedback_out[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "feedback_out\[5\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 256 1544 1720 272 "feedback_out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "feedback_out\[4\] 3.3-V LVCMOS E8 " "Pin feedback_out\[4\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { feedback_out[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "feedback_out\[4\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 256 1544 1720 272 "feedback_out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "feedback_out\[3\] 3.3-V LVCMOS D8 " "Pin feedback_out\[3\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { feedback_out[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "feedback_out\[3\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 256 1544 1720 272 "feedback_out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "feedback_out\[2\] 3.3-V LVCMOS E7 " "Pin feedback_out\[2\] uses I/O standard 3.3-V LVCMOS at E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { feedback_out[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "feedback_out\[2\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 256 1544 1720 272 "feedback_out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "feedback_out\[1\] 3.3-V LVCMOS E6 " "Pin feedback_out\[1\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { feedback_out[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "feedback_out\[1\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 256 1544 1720 272 "feedback_out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "feedback_out\[0\] 3.3-V LVCMOS C8 " "Pin feedback_out\[0\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { feedback_out[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "feedback_out\[0\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 256 1544 1720 272 "feedback_out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out\[7\] 3.3-V LVCMOS C6 " "Pin out\[7\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { out[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[7\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 1544 1720 352 "out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out\[6\] 3.3-V LVCMOS A7 " "Pin out\[6\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { out[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[6\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 1544 1720 352 "out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out\[5\] 3.3-V LVCMOS D6 " "Pin out\[5\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { out[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[5\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 1544 1720 352 "out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out\[4\] 3.3-V LVCMOS B7 " "Pin out\[4\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { out[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[4\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 1544 1720 352 "out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out\[3\] 3.3-V LVCMOS A6 " "Pin out\[3\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { out[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[3\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 1544 1720 352 "out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out\[2\] 3.3-V LVCMOS B6 " "Pin out\[2\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { out[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[2\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 1544 1720 352 "out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out\[1\] 3.3-V LVCMOS D5 " "Pin out\[1\] uses I/O standard 3.3-V LVCMOS at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { out[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[1\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 1544 1720 352 "out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out\[0\] 3.3-V LVCMOS A5 " "Pin out\[0\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { out[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[0\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 1544 1720 352 "out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS R8 " "Pin clk uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 280 -8 168 296 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "freq_selector\[0\] 3.3-V LVCMOS K16 " "Pin freq_selector\[0\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { freq_selector[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq_selector\[0\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "freq_selector\[1\] 3.3-V LVCMOS L16 " "Pin freq_selector\[1\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { freq_selector[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq_selector\[1\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "freq_selector\[2\] 3.3-V LVCMOS L15 " "Pin freq_selector\[2\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { freq_selector[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq_selector\[2\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "freq_selector\[3\] 3.3-V LVCMOS R16 " "Pin freq_selector\[3\] uses I/O standard 3.3-V LVCMOS at R16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { freq_selector[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq_selector\[3\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "freq_selector\[4\] 3.3-V LVCMOS P16 " "Pin freq_selector\[4\] uses I/O standard 3.3-V LVCMOS at P16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { freq_selector[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq_selector\[4\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "freq_selector\[5\] 3.3-V LVCMOS P15 " "Pin freq_selector\[5\] uses I/O standard 3.3-V LVCMOS at P15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { freq_selector[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq_selector\[5\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "freq_selector\[6\] 3.3-V LVCMOS N16 " "Pin freq_selector\[6\] uses I/O standard 3.3-V LVCMOS at N16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { freq_selector[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq_selector\[6\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "freq_selector\[7\] 3.3-V LVCMOS R14 " "Pin freq_selector\[7\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { freq_selector[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq_selector\[7\]" } } } } { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560471363129 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1560471363129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/output_files/SAR.fit.smsg " "Generated suppressed messages file C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/output_files/SAR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560471363254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5543 " "Peak virtual memory: 5543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560471364031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 21:16:04 2019 " "Processing ended: Thu Jun 13 21:16:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560471364031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560471364031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560471364031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560471364031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560471366002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560471366002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 21:16:05 2019 " "Processing started: Thu Jun 13 21:16:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560471366002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560471366002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SAR -c SAR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SAR -c SAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560471366002 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1560471366525 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1560471366525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560471366832 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560471368124 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560471368187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560471368609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 21:16:08 2019 " "Processing ended: Thu Jun 13 21:16:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560471368609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560471368609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560471368609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560471368609 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560471369406 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1560471370141 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1560471370141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560471370156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560471370156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 21:16:09 2019 " "Processing started: Thu Jun 13 21:16:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560471370156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560471370156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SAR -c SAR " "Command: quartus_sta SAR -c SAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560471370156 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560471370375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560471370890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560471370890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471370953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471370953 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAR.sdc " "Synopsys Design Constraints File file not found: 'SAR.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1560471371172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471371172 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560471371172 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:inst4\|counter\[0\] clock_divider:inst4\|counter\[0\] " "create_clock -period 1.000 -name clock_divider:inst4\|counter\[0\] clock_divider:inst4\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560471371172 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control control " "create_clock -period 1.000 -name control control" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560471371172 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560471371172 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1560471371187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560471371187 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560471371187 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560471371187 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560471371234 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560471371234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.808 " "Worst-case setup slack is -5.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.808             -45.038 control  " "   -5.808             -45.038 control " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.605            -325.710 clk  " "   -3.605            -325.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.922             -54.066 clock_divider:inst4\|counter\[0\]  " "   -2.922             -54.066 clock_divider:inst4\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471371250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.026 " "Worst-case hold slack is -0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.027 control  " "   -0.026              -0.027 control " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk  " "    0.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clock_divider:inst4\|counter\[0\]  " "    0.382               0.000 clock_divider:inst4\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471371281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560471371281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560471371297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -155.872 clk  " "   -3.000            -155.872 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.000 control  " "   -3.000             -11.000 control " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 clock_divider:inst4\|counter\[0\]  " "   -1.000             -28.000 clock_divider:inst4\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471371297 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560471371390 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560471371390 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560471371390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560471371422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560471371765 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560471371812 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560471371828 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560471371828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.065 " "Worst-case setup slack is -5.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.065             -39.298 control  " "   -5.065             -39.298 control " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.183            -280.005 clk  " "   -3.183            -280.005 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.497             -45.512 clock_divider:inst4\|counter\[0\]  " "   -2.497             -45.512 clock_divider:inst4\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471371843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.051 " "Worst-case hold slack is -0.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.083 control  " "   -0.051              -0.083 control " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk  " "    0.298               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clock_divider:inst4\|counter\[0\]  " "    0.333               0.000 clock_divider:inst4\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471371843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560471371859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560471371859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -155.848 clk  " "   -3.000            -155.848 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.000 control  " "   -3.000             -11.000 control " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 clock_divider:inst4\|counter\[0\]  " "   -1.000             -28.000 clock_divider:inst4\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471371875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471371875 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560471371984 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560471371984 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560471371984 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560471372062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560471372078 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560471372078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.873 " "Worst-case setup slack is -2.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.873             -21.891 control  " "   -2.873             -21.891 control " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.691            -129.245 clk  " "   -1.691            -129.245 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176             -19.092 clock_divider:inst4\|counter\[0\]  " "   -1.176             -19.092 clock_divider:inst4\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471372078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.095 " "Worst-case hold slack is -0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -0.356 control  " "   -0.095              -0.356 control " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clock_divider:inst4\|counter\[0\]  " "    0.201               0.000 clock_divider:inst4\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471372093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560471372093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560471372109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -155.609 clk  " "   -3.000            -155.609 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.592 control  " "   -3.000             -11.592 control " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 clock_divider:inst4\|counter\[0\]  " "   -1.000             -28.000 clock_divider:inst4\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560471372124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560471372124 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560471372234 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560471372234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560471372656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560471372656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560471372812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 21:16:12 2019 " "Processing ended: Thu Jun 13 21:16:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560471372812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560471372812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560471372812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560471372812 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560471373660 ""}
