
*** Running vivado
    with args -log vga_iniciales.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_iniciales.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vga_iniciales.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 463.508 ; gain = 201.051
Command: synth_design -top vga_iniciales -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.270 ; gain = 410.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_iniciales' [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/sources_1/new/vga_iniciales.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'vga_iniciales' (0#1) [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/sources_1/new/vga_iniciales.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1362.918 ; gain = 500.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1362.918 ; gain = 500.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1362.918 ; gain = 500.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1362.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEL'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEL'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[6]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[6]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[5]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[5]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[4]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[4]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[3]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[3]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[2]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[2]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[1]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[1]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[0]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[0]'. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1438.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1438.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.srcs/sources_1/new/vga_iniciales.vhd:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     9|
|3     |LUT2   |    10|
|4     |LUT3   |     8|
|5     |LUT4   |    11|
|6     |LUT5   |     7|
|7     |LUT6   |    10|
|8     |MUXF7  |     4|
|9     |LD     |     1|
|10    |IBUF   |    61|
|11    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1438.730 ; gain = 576.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:01:00 . Memory (MB): peak = 1438.730 ; gain = 500.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1438.730 ; gain = 576.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1438.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1438.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete | Checksum: c1f02c78
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 34 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1438.730 ; gain = 975.223
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/FESC/SISTEMAS DIGITALES/vga_iniciales/vga_iniciales.runs/synth_1/vga_iniciales.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_iniciales_utilization_synth.rpt -pb vga_iniciales_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 12:16:00 2023...
