#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov 14 21:42:37 2023
# Process ID: 24496
# Current directory: E:/Vivado2017/Lab/11.14_all_files
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22428 E:\Vivado2017\Lab\11.14_all_files\11.13_all_files.xpr
# Log file: E:/Vivado2017/Lab/11.14_all_files/vivado.log
# Journal file: E:/Vivado2017/Lab/11.14_all_files\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/caozhengyang/Desktop/11.13_all_files' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 973.211 ; gain = 229.750
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_with_mem' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim/instruction_set.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_with_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/ir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/reg_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_group
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/new/reg_group_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_group_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/state_transition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_transition
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sim_1/new/tb_cpu_with_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_with_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bd061512619448d9810a4ff3ff57cfb5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_with_mem_behav xil_defaultlib.tb_cpu_with_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.reg_group
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.ir
Compiling module xil_defaultlib.state_transition
Compiling module xil_defaultlib.control_unit
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.instruction_memory_module
Compiling module xil_defaultlib.reg_group_mux
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.data_memory_module
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_with_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_with_mem_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim/xsim.dir/tb_cpu_with_mem_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 14 21:43:00 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_with_mem_behav -key {Behavioral:sim_1:Functional:tb_cpu_with_mem} -tclbatch {tb_cpu_with_mem.tcl} -view {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sim_1/imports/czy_2023.11.13_success/tb_cpu_with_mem_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sim_1/imports/czy_2023.11.13_success/tb_cpu_with_mem_behav1.wcfg
source tb_cpu_with_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_cpu_with_mem.test_cpu.instruction_memory1.instruction_memory.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_cpu_with_mem.test_cpu.data_memory1.data_memory.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_with_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 997.516 ; gain = 18.004
run 5 ms
add_files -norecurse {E:/Vivado2017/Lab/7-segement/structure.v E:/Vivado2017/Lab/7-segement/seven_seg_driver.v E:/Vivado2017/Lab/7-segement/signal_process.v E:/Vivado2017/Lab/7-segement/signal_unit.v E:/Vivado2017/Lab/7-segement/top_module.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top structure [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/synth_1

launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Tue Nov 14 21:47:38 2023] Launched synth_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/synth_1/runme.log
[Tue Nov 14 21:47:38 2023] Launched impl_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Vivado2017/Lab/11.14_all_files/.Xil/Vivado-24496-LAPTOP-NOGIVP3N/dcp3/structure_early.xdc]
Finished Parsing XDC File [E:/Vivado2017/Lab/11.14_all_files/.Xil/Vivado-24496-LAPTOP-NOGIVP3N/dcp3/structure_early.xdc]
Parsing XDC File [E:/Vivado2017/Lab/11.14_all_files/.Xil/Vivado-24496-LAPTOP-NOGIVP3N/dcp3/structure.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/.Xil/Vivado-25672-LAPTOP-NOGIVP3N/dbg_hub_CV.0/out/xsdbm.xdc:10]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1994.500 ; gain = 567.621
Finished Parsing XDC File [E:/Vivado2017/Lab/11.14_all_files/.Xil/Vivado-24496-LAPTOP-NOGIVP3N/dcp3/structure.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1999.344 ; gain = 4.844
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1999.344 ; gain = 4.844
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 48 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2125.336 ; gain = 1074.926
set_property is_loc_fixed true [get_ports [list  {light_flowing[7]} {light_flowing[6]} {light_flowing[5]} {light_flowing[4]} {light_flowing[3]} {light_flowing[2]} {light_flowing[1]} {light_flowing[0]}]]
set_property is_loc_fixed false [get_ports [list  {light_flowing[7]} {light_flowing[6]} {light_flowing[5]} {light_flowing[4]} {light_flowing[3]} {light_flowing[2]} {light_flowing[1]} {light_flowing[0]}]]
set_property is_loc_fixed true [get_ports [list  {light_flowing[7]} {light_flowing[6]} {light_flowing[5]} {light_flowing[4]} {light_flowing[3]} {light_flowing[2]} {light_flowing[1]} {light_flowing[0]}]]
place_ports {light_flowing[7]} U7
place_ports {light_flowing[6]} W5
place_ports {light_flowing[5]} W6
place_ports {light_flowing[4]} W7
place_ports {light_flowing[3]} V7
place_ports {light_flowing[2]} U5
place_ports {light_flowing[1]} U6
place_ports {light_flowing[0]} V4
set_property IOSTANDARD LVCMOS33 [get_ports [list {light_flowing[7]} {light_flowing[6]} {light_flowing[5]} {light_flowing[4]} {light_flowing[3]} {light_flowing[2]} {light_flowing[1]} {light_flowing[0]}]]
place_ports cc_highbit T19
place_ports cc_lowbit P21
place_ports cd_highbit R19
place_ports cd_lowbit P20
place_ports select0 M20
place_ports select1 N19
place_ports select2 N20
place_ports select3 M21
place_ports select4 M22
place_ports select5 N22
place_ports select6 P22
place_ports select7 R20
set_property IOSTANDARD LVCMOS33 [get_ports [list cc_highbit]]
set_property IOSTANDARD LVCMOS33 [get_ports [list cc_lowbit]]
set_property IOSTANDARD LVCMOS33 [get_ports [list cd_highbit]]
set_property IOSTANDARD LVCMOS33 [get_ports [list cd_lowbit]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select5]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select6]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select7]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Tue Nov 14 22:00:53 2023] Launched impl_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/structure.bit} [get_hw_devices xc7z020_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Tue Nov 14 22:06:37 2023] Launched impl_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/runme.log
set_property PROBES.FILE {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/structure.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"top1/cpu1/my_lia_debug"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 22:09:50 2023...
