$date
	Sun Sep 28 22:40:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2_1_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ select $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ select $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1"
#10
1!
1$
#15
1#
#20
0!
0"
#25
1!
0$
#30
