{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715734235708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715734235712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 18:50:35 2024 " "Processing started: Tue May 14 18:50:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715734235712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715734235712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715734235712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715734236111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715734236111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/arith/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/arith/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-ARC " "Found design unit 1: HA-ARC" {  } { { "../../ARITH/HA/HA.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/ARITH/HA/HA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242983 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../../ARITH/HA/HA.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/ARITH/HA/HA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715734242983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/processor/data_path/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/processor/data_path/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_PATH-arc " "Found design unit 1: DATA_PATH-arc" {  } { { "../DATA_PATH/DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242986 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_PATH " "Found entity 1: DATA_PATH" {  } { { "../DATA_PATH/DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715734242986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/processor/alu_8bits/alu_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/processor/alu_8bits/alu_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8BITS-arc " "Found design unit 1: ALU_8BITS-arc" {  } { { "../ALU_8BITS/ALU_8BITS.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_8BITS/ALU_8BITS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8BITS " "Found entity 1: ALU_8BITS" {  } { { "../ALU_8BITS/ALU_8BITS.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_8BITS/ALU_8BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715734242988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/processor/bit_slice/bit_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/processor/bit_slice/bit_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_SLICE-arc " "Found design unit 1: BIT_SLICE-arc" {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242990 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT_SLICE " "Found entity 1: BIT_SLICE" {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715734242990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/processor/me/me.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/processor/me/me.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ME-arc " "Found design unit 1: ME-arc" {  } { { "../ME/ME.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ME/ME.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242992 ""} { "Info" "ISGN_ENTITY_NAME" "1 ME " "Found entity 1: ME" {  } { { "../ME/ME.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ME/ME.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715734242992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arc " "Found design unit 1: CPU-arc" {  } { { "CPU.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/CPU/CPU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242994 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/CPU/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715734242994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715734242994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715734243013 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 8 CPU.vhd(45) " "VHDL expression error at CPU.vhd(45): expression has 3 elements, but must have 8 elements" {  } { { "CPU.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/CPU/CPU.vhd" 45 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1715734243016 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ALU_Sel CPU.vhd(45) " "VHDL error at CPU.vhd(45): formal port or parameter \"ALU_Sel\" must have actual or default value" {  } { { "CPU.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/CPU/CPU.vhd" 45 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1715734243016 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715734243016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715734243074 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 14 18:50:43 2024 " "Processing ended: Tue May 14 18:50:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715734243074 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715734243074 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715734243074 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715734243074 ""}
