// Seed: 3097648691
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_2 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  tri0 id_6 = 1'b0 && id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3, id_4, id_5, id_6;
endmodule
