# 你好 👋, 我是叶晟年!
我现在在Polytech读工程师。对于我来说，我希望以后在FPGA和图像处理领域进行研究(具体的会偏向于图像增强方向)。在我的Github主页，我会从简单到复杂不断地记录一些与FPGA或者图像处理相关的项目，以及自己对他们的总结。主要是希望给大家展示出一个循序渐进的过程。

## 关于我
- 🎓 我在 **克莱蒙奥弗涅大学** 学习 **电力电子**专业
- 👨‍💻 我对 **FPGA和图像处理** 领域比较感兴趣
- 📫 你可以通过 **<yeshengnian666@gmail.com>** 联系我
- 💼 **编程语言**: [Verilog,VHDL,Python,C,C++]
  
***
***

# Hello 👋, I am Ye Shengnian!
I am currently studying engineering at Polytech. For me, I hope to conduct research in the field of FPGA and image processing in the future (specifically, I will be biased towards image enhancement). On my Github homepage, I will continue to record some projects related to FPGA or image processing from simple to complex, as well as my own summary of them. Mainly I hope to show you a step-by-step process.

## about me
- 🎓 I am studying **Power Electronics** at **University of Clermont Auvergne**
- 👨‍💻 I am more interested in the field of **FPGA and image processing**
- 📫 You can contact me at **<yeshengnian666@gmail.com>**
- 💼 **Programming Language**: [Verilog,VHDL,Python,C,C++]
