From 7464f7759a055130a4ea494661d3c3a4eb5490a3 Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Mon, 3 Mar 2014 14:17:28 +0200
Subject: [PATCH 1422/1825] msys: update RD & DB board names and defines

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 7070406c626c7dd01b67808f277737bf64702fbc

	Set new names for BC2 DB and RD boards, according to real board names (instead of chip flavours)

Change-Id: I02bbff055a4111d190811bafa1d1d51117f23bab
Signed-off-by: Omri Itach <omrii@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/6112
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Ofer Heifetz <oferh@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/mach-msys/core.c                          |    2 +-
 .../mach-msys/msys_family/boardEnv/mvBoardEnvLib.c |    4 +-
 .../msys_family/boardEnv/mvBoardEnvSpec.c          |  160 ++++++++--------
 .../msys_family/boardEnv/mvBoardEnvSpec.h          |  194 ++++++++++----------
 4 files changed, 181 insertions(+), 179 deletions(-)

diff --git a/arch/arm/mach-msys/core.c b/arch/arm/mach-msys/core.c
index eaf53b4..d7a38ac 100644
--- a/arch/arm/mach-msys/core.c
+++ b/arch/arm/mach-msys/core.c
@@ -844,7 +844,7 @@ static void __init msys_bc2_rd_init(void)
 	cpu_fabric_common_init();
 
 	/* Select appropriate Board ID for Machine */
-	gBoardId = DB_98DX4251_BP_ID;
+	gBoardId = DB_DX_BC2_ID;
 
 	/* init the Board environment */
 	mvBoardEnvInit();
diff --git a/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvLib.c b/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvLib.c
index 912c0d7..dbb720a 100644
--- a/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvLib.c
+++ b/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvLib.c
@@ -1216,9 +1216,9 @@ MV_U32 mvBoardIdGet(MV_VOID)
 {
 	if (gBoardId == -1) {
 #if defined(DB_BOBCAT2)
-		gBoardId = DB_98DX4251_BP_ID;
+		gBoardId = DB_DX_BC2_ID;
 #elif defined(RD_BOBCAT2)
-		gBoardId = RD_98DX4051_ID;
+		gBoardId = DB_DX_BC2_ID;
 #else
 		mvOsPrintf("mvBoardIdSet: Board ID must be defined!\n");
 		while (1)
diff --git a/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvSpec.c b/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvSpec.c
index 4beac42..bf6e931 100644
--- a/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvSpec.c
+++ b/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvSpec.c
@@ -69,18 +69,18 @@ SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 
 #define ARRSZ(x)	(sizeof(x)/sizeof(x[0]))
 
-/**********************/
-/* BOBCAT2-DB BOARD */
-/**********************/
-#define DB_98DX4251_BOARD_NAND_READ_PARAMS	0x000C0282
-#define DB_98DX4251_BOARD_NAND_WRITE_PARAMS	0x00010305
+/***********************/
+/* BOBCAT2-DB-DX BOARD */
+/***********************/
+#define DB_DX_BC2_BOARD_NAND_READ_PARAMS	0x000C0282
+#define DB_DX_BC2_BOARD_NAND_WRITE_PARAMS	0x00010305
 /*NAND care support for small page chips*/
-#define DB_98DX4251_BOARD_NAND_CONTROL		0x01c00543
+#define DB_DX_BC2_BOARD_NAND_CONTROL		0x01c00543
 
-#define DB_98DX4251_BOARD_NOR_READ_PARAMS	0x403E07CF
-#define DB_98DX4251_BOARD_NOR_WRITE_PARAMS	0x000F0F0F
+#define DB_DX_BC2_BOARD_NOR_READ_PARAMS	0x403E07CF
+#define DB_DX_BC2_BOARD_NOR_WRITE_PARAMS	0x000F0F0F
 
-MV_BOARD_TWSI_INFO	db98DX4251InfoBoardTwsiDev[] = {
+MV_BOARD_TWSI_INFO	db_dx_bc2InfoBoardTwsiDev[] = {
 /* {{MV_BOARD_DEV_CLASS	devClass, MV_U8	twsiDevAddr, MV_U8 twsiDevAddrType}} */
 	{BOARD_DEV_TWSI_PLD, 0x30, ADDR7_BIT},		/* Access to control PLD reg file */
 	{BOARD_DEV_TWSI_ZARLINK, 0x18, ADDR7_BIT},		/* Access to Zarlink 	*/
@@ -95,25 +95,25 @@ MV_BOARD_TWSI_INFO	db98DX4251InfoBoardTwsiDev[] = {
 	{BOARD_DEV_TWSI_PCA9548_IO_MUX, 0x75, ADDR7_BIT}          /* PCA9548 I2C mux 2	*/
 };
 
-MV_BOARD_MAC_INFO db98DX4251InfoBoardMacInfo[] = {
+MV_BOARD_MAC_INFO db_dx_bc2InfoBoardMacInfo[] = {
 	/* {{MV_BOARD_MAC_SPEED	boardMacSpeed, MV_U8 boardEthSmiAddr}} */
 	{BOARD_MAC_SPEED_AUTO, 0x0,0x0 	  , 0x0 },
 	{BOARD_MAC_SPEED_AUTO, 0x1,0x0	  , 0x1 },
 };
 
-MV_BOARD_MODULE_TYPE_INFO db98DX4251InfoBoardModTypeInfo[] = {
+MV_BOARD_MODULE_TYPE_INFO db_dx_bc2InfoBoardModTypeInfo[] = {
 	{
 		.boardMppMod		= MV_BOARD_AUTO,
 	}
 };
 
-MV_BOARD_GPP_INFO db98DX4251InfoBoardGppInfo[] = {
+MV_BOARD_GPP_INFO db_dx_bc2InfoBoardGppInfo[] = {
 	/* {{MV_BOARD_GPP_CLASS	devClass, MV_U8	gppPinNum}} */
 	{BOARD_GPP_USB_VBUS,    24} /* from MPP map */
 	/*{BOARD_GPP_RESET,       47},*/
 };
 
-MV_DEV_CS_INFO db98DX4251InfoBoardDeCsInfo[] = {
+MV_DEV_CS_INFO db_dx_bc2InfoBoardDeCsInfo[] = {
 	/*{deviceCS, params, devType, devWidth, busWidth }*/
 #if defined(MV_INCLUDE_SPI)
 	{SPI_CS0, N_A, BOARD_DEV_SPI_FLASH, 8, 8}, /* SPI DEV */
@@ -123,46 +123,46 @@ MV_DEV_CS_INFO db98DX4251InfoBoardDeCsInfo[] = {
 #endif
 };
 
-MV_BOARD_MPP_INFO db98DX4251InfoBoardMppConfigValue[] = {
+MV_BOARD_MPP_INFO db_dx_bc2InfoBoardMppConfigValue[] = {
 	{ {
-	DB_98DX4251_MPP0_7,
-	DB_98DX4251_MPP8_15,
-	DB_98DX4251_MPP16_23,
-	DB_98DX4251_MPP24_31,
-	DB_98DX4251_MPP32_39,
+	DB_DX_BC2_MPP0_7,
+	DB_DX_BC2_MPP8_15,
+	DB_DX_BC2_MPP16_23,
+	DB_DX_BC2_MPP24_31,
+	DB_DX_BC2_MPP32_39,
 	} },
 };
 
-MV_BOARD_INFO db98DX4251Info = {
-	.boardName			= "DB-98DX4251-BP",
-	.numBoardMppTypeValue		= ARRSZ(db98DX4251InfoBoardModTypeInfo),
-	.pBoardModTypeValue		= db98DX4251InfoBoardModTypeInfo,
-	.numBoardMppConfigValue		= ARRSZ(db98DX4251InfoBoardMppConfigValue),
-	.pBoardMppConfigValue		= db98DX4251InfoBoardMppConfigValue,
+MV_BOARD_INFO db_dx_bc2Info = {
+	.boardName			= "DB-DXBC2-MM",
+	.numBoardMppTypeValue		= ARRSZ(db_dx_bc2InfoBoardModTypeInfo),
+	.pBoardModTypeValue		= db_dx_bc2InfoBoardModTypeInfo,
+	.numBoardMppConfigValue		= ARRSZ(db_dx_bc2InfoBoardMppConfigValue),
+	.pBoardMppConfigValue		= db_dx_bc2InfoBoardMppConfigValue,
 	.intsGppMaskLow			= 0,
 	.intsGppMaskMid			= 0,
 	.intsGppMaskHigh		= 0,
-	.numBoardDeviceIf		= ARRSZ(db98DX4251InfoBoardDeCsInfo),
-	.pDevCsInfo			= db98DX4251InfoBoardDeCsInfo,
-	.numBoardTwsiDev		= ARRSZ(db98DX4251InfoBoardTwsiDev),
-	.pBoardTwsiDev			= db98DX4251InfoBoardTwsiDev,
-	.numBoardMacInfo		= ARRSZ(db98DX4251InfoBoardMacInfo),
-	.pBoardMacInfo			= db98DX4251InfoBoardMacInfo,
-	.numBoardGppInfo		= ARRSZ(db98DX4251InfoBoardGppInfo),
-	.pBoardGppInfo			= db98DX4251InfoBoardGppInfo,
+	.numBoardDeviceIf		= ARRSZ(db_dx_bc2InfoBoardDeCsInfo),
+	.pDevCsInfo			= db_dx_bc2InfoBoardDeCsInfo,
+	.numBoardTwsiDev		= ARRSZ(db_dx_bc2InfoBoardTwsiDev),
+	.pBoardTwsiDev			= db_dx_bc2InfoBoardTwsiDev,
+	.numBoardMacInfo		= ARRSZ(db_dx_bc2InfoBoardMacInfo),
+	.pBoardMacInfo			= db_dx_bc2InfoBoardMacInfo,
+	.numBoardGppInfo		= ARRSZ(db_dx_bc2InfoBoardGppInfo),
+	.pBoardGppInfo			= db_dx_bc2InfoBoardGppInfo,
 	.activeLedsNumber		= 0,
 	.pLedGppPin			= NULL,
 	.ledsPolarity			= 0,
 
 	/* GPP values */
-	.gppOutEnValLow			= DB_98DX4251_GPP_OUT_ENA_LOW,
-	.gppOutEnValMid			= DB_98DX4251_GPP_OUT_ENA_MID,
+	.gppOutEnValLow			= DB_DX_BC2_GPP_OUT_ENA_LOW,
+	.gppOutEnValMid			= DB_DX_BC2_GPP_OUT_ENA_MID,
 	.gppOutEnValHigh		= 0,
-	.gppOutValLow			= DB_98DX4251_GPP_OUT_VAL_LOW,
-	.gppOutValMid			= DB_98DX4251_GPP_OUT_VAL_MID,
+	.gppOutValLow			= DB_DX_BC2_GPP_OUT_VAL_LOW,
+	.gppOutValMid			= DB_DX_BC2_GPP_OUT_VAL_MID,
 	.gppOutValHigh			= 0,
-	.gppPolarityValLow		= DB_98DX4251_GPP_POL_LOW,
-	.gppPolarityValMid		= DB_98DX4251_GPP_POL_MID,
+	.gppPolarityValLow		= DB_DX_BC2_GPP_POL_LOW,
+	.gppPolarityValMid		= DB_DX_BC2_GPP_POL_MID,
 	.gppPolarityValHigh		= 0,
 
 	/* External Switch Configuration */
@@ -170,66 +170,66 @@ MV_BOARD_INFO db98DX4251Info = {
 	.switchInfoNum = 0,
 
 	/* NAND init params */
-	.nandFlashReadParams		= DB_98DX4251_BOARD_NAND_READ_PARAMS,
-	.nandFlashWriteParams		= DB_98DX4251_BOARD_NAND_WRITE_PARAMS,
-	.nandFlashControl		= DB_98DX4251_BOARD_NAND_CONTROL,
+	.nandFlashReadParams		= DB_DX_BC2_BOARD_NAND_READ_PARAMS,
+	.nandFlashWriteParams		= DB_DX_BC2_BOARD_NAND_WRITE_PARAMS,
+	.nandFlashControl		= DB_DX_BC2_BOARD_NAND_CONTROL,
 	/* NOR init params */
-	.norFlashReadParams		= DB_98DX4251_BOARD_NOR_READ_PARAMS,
-	.norFlashWriteParams		= DB_98DX4251_BOARD_NOR_WRITE_PARAMS
+	.norFlashReadParams		= DB_DX_BC2_BOARD_NOR_READ_PARAMS,
+	.norFlashWriteParams		= DB_DX_BC2_BOARD_NOR_WRITE_PARAMS
 };
 
-/*****************************/
-/* BobCat2 RD 98DX4051 BOARD */
-/*****************************/
-#define RD_98DX4051_BOARD_NAND_READ_PARAMS		0x000C0282
-#define RD_98DX4051_BOARD_NAND_WRITE_PARAMS	0x00010305
+/***********************/
+/* BOBCAT2-RD-DX BOARD */
+/***********************/
+#define RD_DX_BC2_BOARD_NAND_READ_PARAMS		0x000C0282
+#define RD_DX_BC2_BOARD_NAND_WRITE_PARAMS	0x00010305
 /*NAND care support for small page chips*/
-#define RD_98DX4051_BOARD_NAND_CONTROL			0x01c00543
+#define RD_DX_BC2_BOARD_NAND_CONTROL			0x01c00543
 
-MV_BOARD_MAC_INFO rd98DX4051InfoBoardMacInfo[] = {
+MV_BOARD_MAC_INFO rd_dx_bc2InfoBoardMacInfo[] = {
 	/* {{MV_BOARD_MAC_SPEED	boardMacSpeed, MV_U8 boardEthSmiAddr}} */
 	{BOARD_MAC_SPEED_1000M, 0x0, 0x0, 0x0},
 	{BOARD_MAC_SPEED_1000M, 0x1, 0x0, 0x1},
 };
 
-MV_BOARD_MODULE_TYPE_INFO rd98DX4051InfoBoardModTypeInfo[] = {
+MV_BOARD_MODULE_TYPE_INFO rd_dx_bc2InfoBoardModTypeInfo[] = {
 	{
 		.boardMppMod		= MV_BOARD_AUTO,
 	}
 };
 
-MV_DEV_CS_INFO rd98DX4051InfoBoardDeCsInfo[] = {
+MV_DEV_CS_INFO rd_dx_bc2InfoBoardDeCsInfo[] = {
 	/*{deviceCS, params, devType, devWidth}*/
 #if defined(MV_INCLUDE_SPI)
 	{SPI_CS0, N_A, BOARD_DEV_SPI_FLASH, 8} /* SPI DEV */
 #endif
 };
 
-MV_BOARD_MPP_INFO rd98DX4051InfoBoardMppConfigValue[] = {
+MV_BOARD_MPP_INFO rd_dx_bc2InfoBoardMppConfigValue[] = {
 	{ {
-		RD_98DX4051_MPP0_7,
-		RD_98DX4051_MPP8_15,
-		RD_98DX4051_MPP16_23,
-		RD_98DX4051_MPP24_31,
-		RD_98DX4051_MPP32_39,
+		RD_DX_BC2_MPP0_7,
+		RD_DX_BC2_MPP8_15,
+		RD_DX_BC2_MPP16_23,
+		RD_DX_BC2_MPP24_31,
+		RD_DX_BC2_MPP32_39,
 	} }
 };
 
-MV_BOARD_INFO rd98DX4051Info = {
-	.boardName			= "RD-98DX4051-SERVER",
-	.numBoardMppTypeValue		= ARRSZ(rd98DX4051InfoBoardModTypeInfo),
-	.pBoardModTypeValue		= rd98DX4051InfoBoardModTypeInfo,
-	.numBoardMppConfigValue		= ARRSZ(rd98DX4051InfoBoardMppConfigValue),
-	.pBoardMppConfigValue		= rd98DX4051InfoBoardMppConfigValue,
+MV_BOARD_INFO rd_dx_bc2Info = {
+	.boardName			= "RD-DXBC2-48G-12XG2XLG",
+	.numBoardMppTypeValue		= ARRSZ(rd_dx_bc2InfoBoardModTypeInfo),
+	.pBoardModTypeValue		= rd_dx_bc2InfoBoardModTypeInfo,
+	.numBoardMppConfigValue		= ARRSZ(rd_dx_bc2InfoBoardMppConfigValue),
+	.pBoardMppConfigValue		= rd_dx_bc2InfoBoardMppConfigValue,
 	.intsGppMaskLow			= 0,
 	.intsGppMaskMid			= 0,
 	.intsGppMaskHigh		= 0,
-	.numBoardDeviceIf		= ARRSZ(rd98DX4051InfoBoardDeCsInfo),
-	.pDevCsInfo			= rd98DX4051InfoBoardDeCsInfo,
+	.numBoardDeviceIf		= ARRSZ(rd_dx_bc2InfoBoardDeCsInfo),
+	.pDevCsInfo			= rd_dx_bc2InfoBoardDeCsInfo,
 	.numBoardTwsiDev		= 0,
 	.pBoardTwsiDev			= NULL,
-	.numBoardMacInfo		= ARRSZ(rd98DX4051InfoBoardMacInfo),
-	.pBoardMacInfo			= rd98DX4051InfoBoardMacInfo,
+	.numBoardMacInfo		= ARRSZ(rd_dx_bc2InfoBoardMacInfo),
+	.pBoardMacInfo			= rd_dx_bc2InfoBoardMacInfo,
 	.numBoardGppInfo		= 0,
 	.pBoardGppInfo			= NULL,
 	.activeLedsNumber		= 0,
@@ -237,14 +237,14 @@ MV_BOARD_INFO rd98DX4051Info = {
 	.ledsPolarity			= 0,
 
 	/* GPP values */
-	.gppOutEnValLow			= RD_98DX4051_GPP_OUT_ENA_LOW,
-	.gppOutEnValMid			= RD_98DX4051_GPP_OUT_ENA_MID,
+	.gppOutEnValLow			= RD_DX_BC2_GPP_OUT_ENA_LOW,
+	.gppOutEnValMid			= RD_DX_BC2_GPP_OUT_ENA_MID,
 	.gppOutEnValHigh		= 0,
-	.gppOutValLow			= RD_98DX4051_GPP_OUT_VAL_LOW,
-	.gppOutValMid			= RD_98DX4051_GPP_OUT_VAL_MID,
+	.gppOutValLow			= RD_DX_BC2_GPP_OUT_VAL_LOW,
+	.gppOutValMid			= RD_DX_BC2_GPP_OUT_VAL_MID,
 	.gppOutValHigh			= 0,
-	.gppPolarityValLow		= RD_98DX4051_GPP_POL_LOW,
-	.gppPolarityValMid		= RD_98DX4051_GPP_POL_MID,
+	.gppPolarityValLow		= RD_DX_BC2_GPP_POL_LOW,
+	.gppPolarityValMid		= RD_DX_BC2_GPP_POL_MID,
 	.gppPolarityValHigh		= 0,
 
 	/* External Switch Configuration */
@@ -252,14 +252,14 @@ MV_BOARD_INFO rd98DX4051Info = {
 	.switchInfoNum			= 0,
 
 	 /* NAND init params */
-	.nandFlashReadParams		= RD_98DX4051_BOARD_NAND_READ_PARAMS,
-	.nandFlashWriteParams		= RD_98DX4051_BOARD_NAND_WRITE_PARAMS,
-	.nandFlashControl		= RD_98DX4051_BOARD_NAND_CONTROL
+	.nandFlashReadParams		= RD_DX_BC2_BOARD_NAND_READ_PARAMS,
+	.nandFlashWriteParams		= RD_DX_BC2_BOARD_NAND_WRITE_PARAMS,
+	.nandFlashControl		= RD_DX_BC2_BOARD_NAND_CONTROL
 };
 
 /*********************************************************************************/
 
 MV_BOARD_INFO *boardInfoTbl[] = {
-	&db98DX4251Info,
-	&rd98DX4051Info
+	&db_dx_bc2Info,
+	&rd_dx_bc2Info
 };
diff --git a/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvSpec.h b/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvSpec.h
index c193d91..c8f0d18 100644
--- a/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvSpec.h
+++ b/arch/arm/mach-msys/msys_family/boardEnv/mvBoardEnvSpec.h
@@ -73,129 +73,131 @@ SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 /* ============================ */
 
 /* boards ID numbers */
-#define BOARD_ID_BASE				0x0
+#define BOARD_ID_BASE		0x0
 
 /* New board ID numbers */
-#define DB_98DX4251_BP_ID			(BOARD_ID_BASE)
-#define RD_98DX4051_ID				(DB_98DX4251_BP_ID + 1)
+#define DB_DX_BC2_ID		(BOARD_ID_BASE)
+#define RD_DX_BC2_ID		(DB_DX_BC2_ID + 1)
 
-#define MV_MAX_BOARD_ID				(RD_98DX4051_ID + 1)
-#define INVALID_BAORD_ID			0xFFFF
+#define MV_MAX_BOARD_ID		(RD_DX_BC2_ID + 1)
+#define INVALID_BAORD_ID	0xFFFF
 
 /******************/
-/* DB-98DX4251-BP */
+/*   RD_DX_BC2    */
 /******************/
-#define DB_98DX4251_MPP0_7			0x22242222
-#define DB_98DX4251_MPP8_15			0x11122222
-#define DB_98DX4251_MPP16_23			0x44444044
-#define DB_98DX4251_MPP24_31			0x14444444
-#define DB_98DX4251_MPP32_39			0x00000001
+#define DB_DX_BC2_MPP0_7	0x22242222
+#define DB_DX_BC2_MPP8_15	0x11122222
+#define DB_DX_BC2_MPP16_23	0x44444044
+#define DB_DX_BC2_MPP24_31	0x14444444
+#define DB_DX_BC2_MPP32_39	0x00000001
 
 /* GPPs
 MPP#	NAME			IN/OUT
 ----------------------------------------------
-0       SPI_MOSI 		(out)
-1       SPI_MISO 		(in)
-2       SPI_SCK 		(out)
-3       SPI_CS0n 		(out)
-4       DEV_CSn[0] 		(out) NF CS (Boot)
-5       SD_CMD 			(in/out)
-6       SD_CLK 			(out)
-7       SD_D[0] 		(in/out)
-8       SD_D[1] 		(in/out)
-9       SD_D[2] 		(in/out)
-10      SD_D[3] 		(in/out)
-11      UART1_RXD 		(in)
-12      UART1_TXD 		(out)
-13      INTERRUPT_OUTn		(out)
-14      I2C_SCL 		(in/out)
-15      I2C_SDA 		(in/out)
-
-16      DEV_Oen_NF_Ren 		(out)
-17      DEV_CLK_OUT 		(out) Test point
-18      GPIO[18] 		(in/out) INT_in / SD_WP / VC2_GPP
-19      NF_RBn 			(in)
-20      DEV_WEn[0]		(out)
-21      DEV_AD[0] 		(in/out)
-22      DEV_AD[1] 		(in/out)
-23      DEV_AD[2] 		(in/out)
-24      DEV_AD[3] 		(in/out)
-25      DEV_AD[4] 		(in/out)
-26      DEV_AD[5] 		(in/out)
-27      DEV_AD[6] 		(in/out)
-28      DEV_AD[7] 		(in/out)
-29      NF_CLE_DEV_A[0] 	(out)
-30      NF_ALE_DEV_A[1] 	(out)
-31      SLV_SMI_MDC 		(in)
-32      SLV_SMI_MDIO 		(in/out)
-
-
+0	SPI_MOSI		(out)
+1	SPI_MISO		(in)
+2	SPI_SCK			(out)
+3	SPI_CS0n		(out)
+4	DEV_CSn[0]		(out) NF CS (Boot)
+5	SD_CMD			(in/out)
+6	SD_CLK			(out)
+7	SD_D[0]			(in/out)
+8	SD_D[1]			(in/out)
+9	SD_D[2]			(in/out)
+10	SD_D[3]			(in/out)
+11	UART1_RXD		(in)
+12	UART1_TXD		(out)
+13	INTERRUPT_OUTn		(out)
+14	I2C_SCL			(in/out)
+15	I2C_SDA			(in/out)
+
+16	DEV_Oen_NF_Ren		(out)
+17	DEV_CLK_OUT		(out) Test point
+18	GPIO[18]		(in/out) INT_in / SD_WP / VC2_GPP
+19	NF_RBn			(in)
+20	DEV_WEn[0]		(out)
+21	DEV_AD[0]		(in/out)
+22	DEV_AD[1]		(in/out)
+23	DEV_AD[2]		(in/out)
+24	DEV_AD[3]		(in/out)
+25	DEV_AD[4]		(in/out)
+26	DEV_AD[5]		(in/out)
+27	DEV_AD[6]		(in/out)
+28	DEV_AD[7]		(in/out)
+29	NF_CLE_DEV_A[0]		(out)
+30	NF_ALE_DEV_A[1]		(out)
+31	SLV_SMI_MDC		(in)
+32	SLV_SMI_MDIO		(in/out)
 
 */
-#define DB_98DX4251_GPP_OUT_ENA_LOW		(~(BIT0 | BIT2 | BIT3 | BIT4 | BIT6 | BIT12 | BIT13 | BIT16 | BIT17 | BIT20 | BIT29  | BIT30 ))
-#define DB_98DX4251_GPP_OUT_ENA_MID		(~(0))
+#define DB_DX_BC2_GPP_OUT_ENA_LOW	(~(BIT0 | BIT2 | BIT3 | BIT4 | BIT6 | BIT12\
+					| BIT13 | BIT16 | BIT17 | BIT20 | BIT29  | BIT30))
+#define DB_DX_BC2_GPP_OUT_ENA_MID	(~(0))
 
-#define DB_98DX4251_GPP_OUT_VAL_LOW		(BIT0 | BIT2 | BIT3 | BIT4 | BIT6 | BIT12 | BIT13 | BIT16 | BIT17 | BIT20 | BIT29  | BIT30 )
-#define DB_98DX4251_GPP_OUT_VAL_MID		0x0
+#define DB_DX_BC2_GPP_OUT_VAL_LOW	(BIT0 | BIT2 | BIT3 | BIT4 | BIT6 | BIT12\
+					| BIT13 | BIT16 | BIT17 | BIT20 | BIT29  | BIT30)
+#define DB_DX_BC2_GPP_OUT_VAL_MID	0x0
 
-#define DB_98DX4251_GPP_POL_LOW			0x0
-#define DB_98DX4251_GPP_POL_MID			0x0
+#define DB_DX_BC2_GPP_POL_LOW		0x0
+#define DB_DX_BC2_GPP_POL_MID		0x0
 
 /*******************/
-/* RD-98DX4051 */
+/* RD_DX_BC2 */
 /*******************/
-#define RD_98DX4051_MPP0_7			0x22242222
-#define RD_98DX4051_MPP8_15			0x11022222
-#define RD_98DX4051_MPP16_23			0x44440004
-#define RD_98DX4051_MPP24_31			0x34444444
-#define RD_98DX4051_MPP32_39			0x00000003
+#define RD_DX_BC2_MPP0_7			0x22242222
+#define RD_DX_BC2_MPP8_15			0x11022222
+#define RD_DX_BC2_MPP16_23			0x44440004
+#define RD_DX_BC2_MPP24_31			0x34444444
+#define RD_DX_BC2_MPP32_39			0x00000003
 
 /* GPPs
-MPP#	NAME	 	IN/OUT
+MPP#	NAME		IN/OUT
 ----------------------------------------------
-0	SPI_MOSI 	(out)
-1	SPI_MISO 	(in)
-2	SPI_SCK  	(out)
-3	SPI_CS0n 	(out)
-4	DEV_CSn[0] 	(out)
-5	SD_CMD 		(in/out)
-6	SD_CLK 		(out)
-7	SD_D[0] 	(in/out)
-8	SD_D[1] 	(in/out)
-9	SD_D[2] 	(in/out)
-10	SD_D[3] 	(in/out)
-11	UART1_RXD 	(in)
-12	UART1_TXD 	(out)
+0	SPI_MOSI	(out)
+1	SPI_MISO	(in)
+2	SPI_SCK		(out)
+3	SPI_CS0n	(out)
+4	DEV_CSn[0]	(out)
+5	SD_CMD		(in/out)
+6	SD_CLK		(out)
+7	SD_D[0]		(in/out)
+8	SD_D[1]		(in/out)
+9	SD_D[2]		(in/out)
+10	SD_D[3]		(in/out)
+11	UART1_RXD	(in)
+12	UART1_TXD	(out)
 13	GPIO[13]	(in/out)
-14	I2C_SCL 	(in/out)
-15	I2C_SDA 	(in/out)
+14	I2C_SCL		(in/out)
+15	I2C_SDA		(in/out)
 
 16	DEV_Oen_NF_Ren	(out)
-17	GPIO[17] 	(in/out)
-18	GPIO[18] 	(in/out)
-19	GPIO[19] 	(in/out)
+17	GPIO[17]	(in/out)
+18	GPIO[18]	(in/out)
+19	GPIO[19]	(in/out)
 20	DEV_WEn[0]	(out)
-21	DEV_AD[0] 	(in/out)
-22      DEV_AD[1] 	(in/out)
-23      DEV_AD[2] 	(in/out)
-24      DEV_AD[3] 	(in/out)
-25      DEV_AD[4] 	(in/out)
-26      DEV_AD[5] 	(in/out)
-27      DEV_AD[6] 	(in/out)
-28      DEV_AD[7] 	(in/out)
-29      NF_CLE_DEV_A[0] (out)
-30      NF_ALE_DEV_A[1] (out)
-31      MST_SMI_MDC 	(out)
-32	MST_SMI_MDIO 	(in/out)
+21	DEV_AD[0]	(in/out)
+22	DEV_AD[1]	(in/out)
+23	DEV_AD[2]	(in/out)
+24	DEV_AD[3]	(in/out)
+25	DEV_AD[4]	(in/out)
+26	DEV_AD[5]	(in/out)
+27	DEV_AD[6]	(in/out)
+28	DEV_AD[7]	(in/out)
+29	NF_CLE_DEV_A[0] (out)
+30	NF_ALE_DEV_A[1] (out)
+31	MST_SMI_MDC	(out)
+32	MST_SMI_MDIO	(in/out)
 */
 
-#define RD_98DX4051_GPP_OUT_ENA_LOW		(~(BIT1 | BIT2 | BIT3 | BIT4 | BIT6 | BIT12 | BIT16 | BIT20 | BIT29 | BIT30 | BIT31))
-#define RD_98DX4051_GPP_OUT_ENA_MID		(~(0))
+#define RD_DX_BC2_GPP_OUT_ENA_LOW	(~(BIT1 | BIT2 | BIT3 | BIT4 | BIT6 | BIT12\
+					| BIT16 | BIT20 | BIT29 | BIT30 | BIT31))
+#define RD_DX_BC2_GPP_OUT_ENA_MID	(~(0))
 
-#define RD_98DX4051_GPP_OUT_VAL_LOW		(BIT1 | BIT2 | BIT3 | BIT4 | BIT6 | BIT12 | BIT16 | BIT20 | BIT29 | BIT30 | BIT31)
-#define RD_98DX4051_GPP_OUT_VAL_MID		(0)
+#define RD_DX_BC2_GPP_OUT_VAL_LOW	(BIT1 | BIT2 | BIT3 | BIT4 | BIT6 | BIT12\
+					| BIT16 | BIT20 | BIT29 | BIT30 | BIT31)
+#define RD_DX_BC2_GPP_OUT_VAL_MID	(0)
 
-#define RD_98DX4051_GPP_POL_LOW			0x0
-#define RD_98DX4051_GPP_POL_MID			0x0
+#define RD_DX_BC2_GPP_POL_LOW		0x0
+#define RD_DX_BC2_GPP_POL_MID		0x0
 
 #endif /* __INCmvBoardEnvSpech */
-- 
1.7.5.4

