{
 "2018.08.01": {
  "meta": {
   "description": "Documentation and tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/SymbiFlow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "http://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "name": "Serge Bazanski"
    }
   ],
   "name": "trellis",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/development/tools/trellis/default.nix:37"
  },
  "revs": [
   "00005ce0bdbc3c13804adc9a7fd71a02cc0b8db2",
   "0fe4d437a1e6a4b263572483c34e051d45ec06a3"
  ]
 },
 "2018.12.20": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/symbiflow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "http://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "trellis",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/development/tools/trellis/default.nix:42"
  },
  "revs": [
   "0028bad962d0184f190474244b9e51d4b840443d",
   "0a948da8afed635604bcf6cf3d69ca0f8e21f025"
  ]
 },
 "2019.02.21": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/symbiflow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "http://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "trellis",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/development/tools/trellis/default.nix:42"
  },
  "revs": [
   "0000a86d7cd47005096a292a797d2e02ce29e8d8",
   "0d357bbdb8c0f7f11a984bad54c1a3b6e7ceadf2"
  ]
 },
 "2019.04.02": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/symbiflow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "http://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "trellis",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/development/tools/trellis/default.nix:42"
  },
  "revs": [
   "0017a06717bb18706ac3cb99432034caad0c8b91",
   "0017a06717bb18706ac3cb99432034caad0c8b91"
  ]
 },
 "2019.04.22": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/symbiflow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "http://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "trellis",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-linux",
    "x86_64-linux",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/development/tools/trellis/default.nix:42"
  },
  "revs": [
   "00078b99ee8baded7fc89e9e1e3501068a2c7fff",
   "0a5b8d9bf64b94ec36c61ad4da4c34cda85a7aed"
  ]
 },
 "2019.08.09": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/symbiflow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "http://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "githubId": 315234,
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    },
    {
     "email": "nixpkgs@emily.moe",
     "github": "emilazy",
     "githubId": 18535642,
     "name": "Emily"
    }
   ],
   "name": "trellis",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-windows",
    "i686-windows",
    "wasm64-wasi",
    "wasm32-wasi",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux",
    "aarch64-none",
    "avr-none",
    "arm-none",
    "i686-none",
    "x86_64-none",
    "powerpc-none",
    "msp430-none",
    "riscv64-none",
    "riscv32-none"
   ],
   "position": "pkgs/development/tools/trellis/default.nix:42"
  },
  "revs": [
   "003697b32a3f049058f3e921a7e586023dbcfe10",
   "0b7494ed2b8641cbe28ab9a74b54bc53408f031b"
  ]
 },
 "2019.10.13": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/symbiflow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "http://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "githubId": 315234,
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    },
    {
     "email": "nixpkgs@emily.moe",
     "github": "emilazy",
     "githubId": 18535642,
     "name": "Emily"
    }
   ],
   "name": "trellis",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-windows",
    "i686-windows",
    "wasm64-wasi",
    "wasm32-wasi",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux",
    "aarch64-none",
    "avr-none",
    "arm-none",
    "i686-none",
    "x86_64-none",
    "powerpc-none",
    "msp430-none",
    "riscv64-none",
    "riscv32-none",
    "vc4-none"
   ],
   "position": "pkgs/development/tools/trellis/default.nix:46"
  },
  "revs": [
   "000f19ff08cfaf6ce89b136ea986fde64f750555",
   "14bbfd8548d28528db2f89823024ef85011eb2ba"
  ]
 },
 "2020.02.04": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/SymbiFlow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "http://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "githubId": 315234,
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    },
    {
     "email": "nixpkgs@emily.moe",
     "github": "emilazy",
     "githubId": 18535642,
     "name": "Emily"
    }
   ],
   "name": "trellis",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-windows",
    "i686-windows",
    "wasm64-wasi",
    "wasm32-wasi",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux",
    "aarch64-none",
    "avr-none",
    "arm-none",
    "i686-none",
    "x86_64-none",
    "powerpc-none",
    "msp430-none",
    "riscv64-none",
    "riscv32-none",
    "vc4-none",
    "js-ghcjs"
   ],
   "position": "pkgs/development/tools/trellis/default.nix:51"
  },
  "revs": [
   "001be890f78f04df86938f44c0761676e299ceac",
   "050b0068e5760d35c712fe4e77cc1cbf26c79640"
  ]
 },
 "2020.03.25": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/SymbiFlow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "http://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "githubId": 315234,
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    },
    {
     "email": "nixpkgs@emily.moe",
     "github": "emilazy",
     "githubId": 18535642,
     "name": "Emily"
    }
   ],
   "name": "trellis",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-windows",
    "i686-windows",
    "wasm64-wasi",
    "wasm32-wasi",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux",
    "arm-none",
    "armv6l-none",
    "aarch64-none",
    "avr-none",
    "i686-none",
    "x86_64-none",
    "powerpc-none",
    "msp430-none",
    "riscv64-none",
    "riscv32-none",
    "vc4-none",
    "js-ghcjs"
   ],
   "position": "pkgs/development/tools/trellis/default.nix:53"
  },
  "revs": [
   "0005b13fc5f3c4c3bf3d0bb5f7ea4330b36c0bcc",
   "0b2f4fd3ec0b7e56f3a287d8d84fd6fbb0eb90a0"
  ]
 },
 "2020.06.12": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/SymbiFlow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "https://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "githubId": 315234,
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    },
    {
     "email": "nixpkgs@emily.moe",
     "github": "emilazy",
     "githubId": 18535642,
     "name": "Emily"
    }
   ],
   "name": "trellis",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-windows",
    "i686-windows",
    "wasm64-wasi",
    "wasm32-wasi",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux",
    "arm-none",
    "armv6l-none",
    "aarch64-none",
    "avr-none",
    "i686-none",
    "x86_64-none",
    "powerpc-none",
    "msp430-none",
    "riscv64-none",
    "riscv32-none",
    "vc4-none",
    "js-ghcjs",
    "aarch64-genode",
    "x86_64-genode"
   ],
   "position": "pkgs/development/tools/trellis/default.nix:53"
  },
  "revs": [
   "002b700fb597bc670ea4d19597444c43d31cf556",
   "0e305341fdc062d39ad62d5b8b2d08eb447d2f36"
  ]
 },
 "2020.06.29": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/SymbiFlow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "https://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "githubId": 315234,
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    },
    {
     "email": "nixpkgs@emily.moe",
     "github": "emilazy",
     "githubId": 18535642,
     "name": "Emily"
    }
   ],
   "name": "trellis",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-windows",
    "i686-windows",
    "wasm64-wasi",
    "wasm32-wasi",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux",
    "arm-none",
    "armv6l-none",
    "aarch64-none",
    "avr-none",
    "i686-none",
    "x86_64-none",
    "powerpc-none",
    "msp430-none",
    "riscv64-none",
    "riscv32-none",
    "vc4-none",
    "js-ghcjs",
    "aarch64-genode",
    "x86_64-genode"
   ],
   "position": "pkgs/development/tools/trellis/default.nix:53"
  },
  "revs": [
   "00022fbeda385d7b6ae2eee44f07eecfc6d92015",
   "00347e9537d6e6ddef599094429a1ac5392d6f28"
  ]
 },
 "2020.07.27": {
  "meta": {
   "description": "Documentation and bitstream tools for Lattice ECP5 FPGAs",
   "homepage": "https://github.com/SymbiFlow/prjtrellis",
   "license": {
    "fullName": "ISC License",
    "shortName": "isc",
    "spdxId": "ISC",
    "url": "https://spdx.org/licenses/ISC.html"
   },
   "long_description": "Project Trellis documents the Lattice ECP5 architecture\nto enable development of open-source tools. Its goal is\nto provide sufficient information to develop a free and\nopen Verilog to bitstream toolchain for these devices.\n",
   "maintainers": [
    {
     "email": "q3k@q3k.org",
     "github": "q3k",
     "githubId": 315234,
     "name": "Serge Bazanski"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    },
    {
     "email": "nixpkgs@emily.moe",
     "github": "emilazy",
     "githubId": 18535642,
     "name": "Emily"
    }
   ],
   "name": "trellis",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-windows",
    "i686-windows",
    "wasm64-wasi",
    "wasm32-wasi",
    "x86_64-redox",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux",
    "arm-none",
    "armv6l-none",
    "aarch64-none",
    "avr-none",
    "i686-none",
    "x86_64-none",
    "powerpc-none",
    "msp430-none",
    "riscv64-none",
    "riscv32-none",
    "vc4-none",
    "js-ghcjs",
    "aarch64-genode",
    "i686-genode",
    "x86_64-genode"
   ],
   "position": "pkgs/development/tools/trellis/default.nix:53"
  },
  "revs": [
   "000404944c6da404f013111563bcc0084b270e28",
   "13bc774904dc6d271b945b78575caaa26aff0f53"
  ]
 }
}