<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HT32_STD_Documents: HT_PWM_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">HT32_STD_Documents<span id="projectnumber">&#160;1.0.0</span>
   </div>
   <div id="projectbrief">For HT32F52352</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_h_t___p_w_m___type_def-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">HT_PWM_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group___h_t32_f5xxxx.html">HT32F5xxxx</a> &raquo; <a class="el" href="group___peripheral___registers___structures.html">Peripheral_Registers_Structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>PWM Timer.  
 <a href="struct_h_t___p_w_m___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af097dc3e172bb2095bd4e05f5fbe177f" id="r_af097dc3e172bb2095bd4e05f5fbe177f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#af097dc3e172bb2095bd4e05f5fbe177f">CNTCFR</a></td></tr>
<tr class="separator:af097dc3e172bb2095bd4e05f5fbe177f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b1378f61117a4a962e78320b4ab5b1" id="r_af2b1378f61117a4a962e78320b4ab5b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#af2b1378f61117a4a962e78320b4ab5b1">MDCFR</a></td></tr>
<tr class="separator:af2b1378f61117a4a962e78320b4ab5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b02d7c4bdce07dddacafba5be454956" id="r_a2b02d7c4bdce07dddacafba5be454956"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a2b02d7c4bdce07dddacafba5be454956">TRCFR</a></td></tr>
<tr class="separator:a2b02d7c4bdce07dddacafba5be454956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1cd6404931dc362bf31b2987466bcfa" id="r_ab1cd6404931dc362bf31b2987466bcfa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#ab1cd6404931dc362bf31b2987466bcfa">RESERVED0</a> [1]</td></tr>
<tr class="separator:ab1cd6404931dc362bf31b2987466bcfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d035dc0047385e4973a56ab0f4b5ec8" id="r_a5d035dc0047385e4973a56ab0f4b5ec8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a5d035dc0047385e4973a56ab0f4b5ec8">CTR</a></td></tr>
<tr class="separator:a5d035dc0047385e4973a56ab0f4b5ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5265d4fbbaadcf2e5c2bb5e29e9e780b" id="r_a5265d4fbbaadcf2e5c2bb5e29e9e780b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a5265d4fbbaadcf2e5c2bb5e29e9e780b">RESERVED1</a> [11]</td></tr>
<tr class="separator:a5265d4fbbaadcf2e5c2bb5e29e9e780b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf112fed745c91e1975bddda8ffc4ed" id="r_a9cf112fed745c91e1975bddda8ffc4ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a9cf112fed745c91e1975bddda8ffc4ed">CH0OCFR</a></td></tr>
<tr class="separator:a9cf112fed745c91e1975bddda8ffc4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93138822e44172deb8a3e6ac88c4dc1" id="r_ab93138822e44172deb8a3e6ac88c4dc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#ab93138822e44172deb8a3e6ac88c4dc1">CH1OCFR</a></td></tr>
<tr class="separator:ab93138822e44172deb8a3e6ac88c4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec67bd5fad773f45c96f3289aa94604" id="r_a8ec67bd5fad773f45c96f3289aa94604"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a8ec67bd5fad773f45c96f3289aa94604">CH2OCFR</a></td></tr>
<tr class="separator:a8ec67bd5fad773f45c96f3289aa94604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60c4549dfa7dae6de94a2c2c70dfdd7" id="r_ab60c4549dfa7dae6de94a2c2c70dfdd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#ab60c4549dfa7dae6de94a2c2c70dfdd7">CH3OCFR</a></td></tr>
<tr class="separator:ab60c4549dfa7dae6de94a2c2c70dfdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c11b5e419c972fb61cb5aaa3a933570" id="r_a6c11b5e419c972fb61cb5aaa3a933570"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a6c11b5e419c972fb61cb5aaa3a933570">CHCTR</a></td></tr>
<tr class="separator:a6c11b5e419c972fb61cb5aaa3a933570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c5c390e0239fcfa522b9da9d52c31b" id="r_a58c5c390e0239fcfa522b9da9d52c31b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a58c5c390e0239fcfa522b9da9d52c31b">CHPOLR</a></td></tr>
<tr class="separator:a58c5c390e0239fcfa522b9da9d52c31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7573d116484b24d02efc54d62bf3147f" id="r_a7573d116484b24d02efc54d62bf3147f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a7573d116484b24d02efc54d62bf3147f">RESERVED2</a> [7]</td></tr>
<tr class="separator:a7573d116484b24d02efc54d62bf3147f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca930fc34a9cb57aa208eef03abd2ce" id="r_a2ca930fc34a9cb57aa208eef03abd2ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a2ca930fc34a9cb57aa208eef03abd2ce">DICTR</a></td></tr>
<tr class="separator:a2ca930fc34a9cb57aa208eef03abd2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73df50dd7ddfbd4c35717c9e189ab999" id="r_a73df50dd7ddfbd4c35717c9e189ab999"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a73df50dd7ddfbd4c35717c9e189ab999">EVGR</a></td></tr>
<tr class="separator:a73df50dd7ddfbd4c35717c9e189ab999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ad27fef827a35b5f7083615216cdf2" id="r_ac1ad27fef827a35b5f7083615216cdf2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#ac1ad27fef827a35b5f7083615216cdf2">INTSR</a></td></tr>
<tr class="separator:ac1ad27fef827a35b5f7083615216cdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75525f056cbaedb056f8fe99c9705271" id="r_a75525f056cbaedb056f8fe99c9705271"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a75525f056cbaedb056f8fe99c9705271">CNTR</a></td></tr>
<tr class="separator:a75525f056cbaedb056f8fe99c9705271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53061ddf9d5798e341e118caacfc517f" id="r_a53061ddf9d5798e341e118caacfc517f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a53061ddf9d5798e341e118caacfc517f">PSCR</a></td></tr>
<tr class="separator:a53061ddf9d5798e341e118caacfc517f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644b0fca29e64079b1b1378859bb6130" id="r_a644b0fca29e64079b1b1378859bb6130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a644b0fca29e64079b1b1378859bb6130">CRR</a></td></tr>
<tr class="separator:a644b0fca29e64079b1b1378859bb6130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60066a531d60bd1c088daf6f3ef5501" id="r_af60066a531d60bd1c088daf6f3ef5501"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#af60066a531d60bd1c088daf6f3ef5501">RESERVED3</a> [1]</td></tr>
<tr class="separator:af60066a531d60bd1c088daf6f3ef5501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a423dec842f039b70910fdefdf5ff80b5" id="r_a423dec842f039b70910fdefdf5ff80b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a423dec842f039b70910fdefdf5ff80b5">CH0CR</a></td></tr>
<tr class="separator:a423dec842f039b70910fdefdf5ff80b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c830480beea60eccf83090655f3446a" id="r_a3c830480beea60eccf83090655f3446a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a3c830480beea60eccf83090655f3446a">CH1CR</a></td></tr>
<tr class="separator:a3c830480beea60eccf83090655f3446a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd04135fd29a568f449f48baf5f9cb1f" id="r_abd04135fd29a568f449f48baf5f9cb1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#abd04135fd29a568f449f48baf5f9cb1f">CH2CR</a></td></tr>
<tr class="separator:abd04135fd29a568f449f48baf5f9cb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3c59e48cea1b5a30f9a43b95180c72" id="r_add3c59e48cea1b5a30f9a43b95180c72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#add3c59e48cea1b5a30f9a43b95180c72">CH3CR</a></td></tr>
<tr class="separator:add3c59e48cea1b5a30f9a43b95180c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6aad9c5ff1ecc163a0fd6e494885476" id="r_aa6aad9c5ff1ecc163a0fd6e494885476"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#aa6aad9c5ff1ecc163a0fd6e494885476">CH0ACR</a></td></tr>
<tr class="separator:aa6aad9c5ff1ecc163a0fd6e494885476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365140d600d0a58af5f738340f585b32" id="r_a365140d600d0a58af5f738340f585b32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a365140d600d0a58af5f738340f585b32">CH1ACR</a></td></tr>
<tr class="separator:a365140d600d0a58af5f738340f585b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826869ee4763e98de37efce04105ce8b" id="r_a826869ee4763e98de37efce04105ce8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a826869ee4763e98de37efce04105ce8b">CH2ACR</a></td></tr>
<tr class="separator:a826869ee4763e98de37efce04105ce8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126c34b00661c4f21989282fa8dcb427" id="r_a126c34b00661c4f21989282fa8dcb427"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a126c34b00661c4f21989282fa8dcb427">CH3ACR</a></td></tr>
<tr class="separator:a126c34b00661c4f21989282fa8dcb427"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PWM Timer. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="aa6aad9c5ff1ecc163a0fd6e494885476" name="aa6aad9c5ff1ecc163a0fd6e494885476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6aad9c5ff1ecc163a0fd6e494885476">&#9670;&#160;</a></span>CH0ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH0ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0A0 Channel 0 Asymmetric Compare Register <br  />
 </p>

</div>
</div>
<a id="a423dec842f039b70910fdefdf5ff80b5" name="a423dec842f039b70910fdefdf5ff80b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a423dec842f039b70910fdefdf5ff80b5">&#9670;&#160;</a></span>CH0CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH0CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x090 Channel 0 Compare Register <br  />
 </p>

</div>
</div>
<a id="a9cf112fed745c91e1975bddda8ffc4ed" name="a9cf112fed745c91e1975bddda8ffc4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf112fed745c91e1975bddda8ffc4ed">&#9670;&#160;</a></span>CH0OCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH0OCFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x040 Channel-0 Output Configuration Register <br  />
 </p>

</div>
</div>
<a id="a365140d600d0a58af5f738340f585b32" name="a365140d600d0a58af5f738340f585b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365140d600d0a58af5f738340f585b32">&#9670;&#160;</a></span>CH1ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH1ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0A4 Channel 1 Asymmetric Compare Register <br  />
 </p>

</div>
</div>
<a id="a3c830480beea60eccf83090655f3446a" name="a3c830480beea60eccf83090655f3446a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c830480beea60eccf83090655f3446a">&#9670;&#160;</a></span>CH1CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH1CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x094 Channel 1 Compare Register <br  />
 </p>

</div>
</div>
<a id="ab93138822e44172deb8a3e6ac88c4dc1" name="ab93138822e44172deb8a3e6ac88c4dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab93138822e44172deb8a3e6ac88c4dc1">&#9670;&#160;</a></span>CH1OCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH1OCFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x044 Channel-1 Output Configuration Register <br  />
 </p>

</div>
</div>
<a id="a826869ee4763e98de37efce04105ce8b" name="a826869ee4763e98de37efce04105ce8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826869ee4763e98de37efce04105ce8b">&#9670;&#160;</a></span>CH2ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH2ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0A8 Channel 2 Asymmetric Compare Register <br  />
 </p>

</div>
</div>
<a id="abd04135fd29a568f449f48baf5f9cb1f" name="abd04135fd29a568f449f48baf5f9cb1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd04135fd29a568f449f48baf5f9cb1f">&#9670;&#160;</a></span>CH2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH2CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x098 Channel 2 Compare Register <br  />
 </p>

</div>
</div>
<a id="a8ec67bd5fad773f45c96f3289aa94604" name="a8ec67bd5fad773f45c96f3289aa94604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec67bd5fad773f45c96f3289aa94604">&#9670;&#160;</a></span>CH2OCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH2OCFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x048 Channel-2 Output Configuration Register <br  />
 </p>

</div>
</div>
<a id="a126c34b00661c4f21989282fa8dcb427" name="a126c34b00661c4f21989282fa8dcb427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a126c34b00661c4f21989282fa8dcb427">&#9670;&#160;</a></span>CH3ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH3ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0AC Channel 3 Asymmetric Compare Register <br  />
 </p>

</div>
</div>
<a id="add3c59e48cea1b5a30f9a43b95180c72" name="add3c59e48cea1b5a30f9a43b95180c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3c59e48cea1b5a30f9a43b95180c72">&#9670;&#160;</a></span>CH3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH3CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x09C Channel 3 Compare Register <br  />
 </p>

</div>
</div>
<a id="ab60c4549dfa7dae6de94a2c2c70dfdd7" name="ab60c4549dfa7dae6de94a2c2c70dfdd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60c4549dfa7dae6de94a2c2c70dfdd7">&#9670;&#160;</a></span>CH3OCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CH3OCFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04C Channel-3 Output Configuration Register <br  />
 </p>

</div>
</div>
<a id="a6c11b5e419c972fb61cb5aaa3a933570" name="a6c11b5e419c972fb61cb5aaa3a933570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c11b5e419c972fb61cb5aaa3a933570">&#9670;&#160;</a></span>CHCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CHCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x050 Channel Control Register <br  />
 </p>

</div>
</div>
<a id="a58c5c390e0239fcfa522b9da9d52c31b" name="a58c5c390e0239fcfa522b9da9d52c31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c5c390e0239fcfa522b9da9d52c31b">&#9670;&#160;</a></span>CHPOLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CHPOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x054 Channel Polarity Configuration Register <br  />
 </p>

</div>
</div>
<a id="af097dc3e172bb2095bd4e05f5fbe177f" name="af097dc3e172bb2095bd4e05f5fbe177f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af097dc3e172bb2095bd4e05f5fbe177f">&#9670;&#160;</a></span>CNTCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CNTCFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000 Counter Configuration Register <br  />
 </p>

</div>
</div>
<a id="a75525f056cbaedb056f8fe99c9705271" name="a75525f056cbaedb056f8fe99c9705271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75525f056cbaedb056f8fe99c9705271">&#9670;&#160;</a></span>CNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CNTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x080 Counter Register <br  />
 </p>

</div>
</div>
<a id="a644b0fca29e64079b1b1378859bb6130" name="a644b0fca29e64079b1b1378859bb6130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644b0fca29e64079b1b1378859bb6130">&#9670;&#160;</a></span>CRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x088 Counter Reload Register <br  />
 </p>

</div>
</div>
<a id="a5d035dc0047385e4973a56ab0f4b5ec8" name="a5d035dc0047385e4973a56ab0f4b5ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d035dc0047385e4973a56ab0f4b5ec8">&#9670;&#160;</a></span>CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::CTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x010 Control Register <br  />
 </p>

</div>
</div>
<a id="a2ca930fc34a9cb57aa208eef03abd2ce" name="a2ca930fc34a9cb57aa208eef03abd2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ca930fc34a9cb57aa208eef03abd2ce">&#9670;&#160;</a></span>DICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::DICTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x074 DMA / Interrupt Control Register <br  />
 </p>

</div>
</div>
<a id="a73df50dd7ddfbd4c35717c9e189ab999" name="a73df50dd7ddfbd4c35717c9e189ab999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73df50dd7ddfbd4c35717c9e189ab999">&#9670;&#160;</a></span>EVGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::EVGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x078 Event Generator Register <br  />
 </p>

</div>
</div>
<a id="ac1ad27fef827a35b5f7083615216cdf2" name="ac1ad27fef827a35b5f7083615216cdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ad27fef827a35b5f7083615216cdf2">&#9670;&#160;</a></span>INTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::INTSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x07C Interrupt Status Register <br  />
 </p>

</div>
</div>
<a id="af2b1378f61117a4a962e78320b4ab5b1" name="af2b1378f61117a4a962e78320b4ab5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b1378f61117a4a962e78320b4ab5b1">&#9670;&#160;</a></span>MDCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::MDCFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x004 Mode Configuration Register <br  />
 </p>

</div>
</div>
<a id="a53061ddf9d5798e341e118caacfc517f" name="a53061ddf9d5798e341e118caacfc517f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53061ddf9d5798e341e118caacfc517f">&#9670;&#160;</a></span>PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x084 Prescaler Register <br  />
 </p>

</div>
</div>
<a id="ab1cd6404931dc362bf31b2987466bcfa" name="ab1cd6404931dc362bf31b2987466bcfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1cd6404931dc362bf31b2987466bcfa">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HT_PWM_TypeDef::RESERVED0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00C Reserved <br  />
 </p>

</div>
</div>
<a id="a5265d4fbbaadcf2e5c2bb5e29e9e780b" name="a5265d4fbbaadcf2e5c2bb5e29e9e780b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5265d4fbbaadcf2e5c2bb5e29e9e780b">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HT_PWM_TypeDef::RESERVED1[11]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x014 - 0x03C Reserved <br  />
 </p>

</div>
</div>
<a id="a7573d116484b24d02efc54d62bf3147f" name="a7573d116484b24d02efc54d62bf3147f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7573d116484b24d02efc54d62bf3147f">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HT_PWM_TypeDef::RESERVED2[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x058 - 0x070 Reserved <br  />
 </p>

</div>
</div>
<a id="af60066a531d60bd1c088daf6f3ef5501" name="af60066a531d60bd1c088daf6f3ef5501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af60066a531d60bd1c088daf6f3ef5501">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HT_PWM_TypeDef::RESERVED3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08C Reserved <br  />
 </p>

</div>
</div>
<a id="a2b02d7c4bdce07dddacafba5be454956" name="a2b02d7c4bdce07dddacafba5be454956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b02d7c4bdce07dddacafba5be454956">&#9670;&#160;</a></span>TRCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HT_PWM_TypeDef::TRCFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x008 Trigger Configuration Register <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>HT32_STD_5xxxx_FWLib_V1.5.1_7084b/library/Device/Holtek/HT32F5xxxx/Include/<a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
