Fitter report for usomycab
Mon Sep 08 15:07:00 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |um1bb|memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon Sep 08 15:07:00 2014      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; usomycab                                   ;
; Top-level Entity Name              ; um1bb                                      ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 250 / 22,320 ( 1 % )                       ;
;     Total combinational functions  ; 227 / 22,320 ( 1 % )                       ;
;     Dedicated logic registers      ; 146 / 22,320 ( < 1 % )                     ;
; Total registers                    ; 146                                        ;
; Total pins                         ; 15 / 154 ( 10 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 416 / 608,256 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; SV       ; Missing drive strength and slew rate ;
; CL       ; Missing drive strength and slew rate ;
; CN       ; Missing drive strength and slew rate ;
; DE       ; Missing drive strength and slew rate ;
; CLK      ; Missing drive strength and slew rate ;
; SCP[0]   ; Missing drive strength and slew rate ;
; SCP[1]   ; Missing drive strength and slew rate ;
; SCP[2]   ; Missing drive strength and slew rate ;
; SCP[3]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 439 ) ; 0.00 % ( 0 / 439 )         ; 0.00 % ( 0 / 439 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 439 ) ; 0.00 % ( 0 / 439 )         ; 0.00 % ( 0 / 439 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 236 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 193 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Xwx47/Documents/Altera/UsoMycab/output_files/usomycab.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 250 / 22,320 ( 1 % )    ;
;     -- Combinational with no register       ; 104                     ;
;     -- Register only                        ; 23                      ;
;     -- Combinational with a register        ; 123                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 91                      ;
;     -- 3 input functions                    ; 56                      ;
;     -- <=2 input functions                  ; 80                      ;
;     -- Register only                        ; 23                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 191                     ;
;     -- arithmetic mode                      ; 36                      ;
;                                             ;                         ;
; Total registers*                            ; 146 / 23,018 ( < 1 % )  ;
;     -- Dedicated logic registers            ; 146 / 22,320 ( < 1 % )  ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 23 / 1,395 ( 2 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 15 / 154 ( 10 % )       ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )          ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )          ;
;                                             ;                         ;
; Global signals                              ; 3                       ;
; M9Ks                                        ; 1 / 66 ( 2 % )          ;
; Total block memory bits                     ; 416 / 608,256 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 608,256 ( 2 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 3 / 20 ( 15 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 0.3% / 0.3% / 0.3%      ;
; Peak interconnect usage (total/H/V)         ; 2.2% / 2.1% / 2.2%      ;
; Maximum fan-out                             ; 117                     ;
; Highest non-global fan-out                  ; 30                      ;
; Total fan-out                               ; 1209                    ;
; Average fan-out                             ; 2.75                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 118 / 22320 ( < 1 % ) ; 132 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 52                    ; 52                    ; 0                              ;
;     -- Register only                        ; 4                     ; 19                    ; 0                              ;
;     -- Combinational with a register        ; 62                    ; 61                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 44                    ; 47                    ; 0                              ;
;     -- 3 input functions                    ; 27                    ; 29                    ; 0                              ;
;     -- <=2 input functions                  ; 43                    ; 37                    ; 0                              ;
;     -- Register only                        ; 4                     ; 19                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 86                    ; 105                   ; 0                              ;
;     -- arithmetic mode                      ; 28                    ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 66                    ; 80                    ; 0                              ;
;     -- Dedicated logic registers            ; 66 / 22320 ( < 1 % )  ; 80 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 11 / 1395 ( < 1 % )   ; 14 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 15                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 416                   ; 0                     ; 0                              ;
; Total RAM block bits                        ; 9216                  ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 1 / 66 ( 1 % )        ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 104                   ; 118                   ; 0                              ;
;     -- Registered Input Connections         ; 48                    ; 89                    ; 0                              ;
;     -- Output Connections                   ; 159                   ; 63                    ; 0                              ;
;     -- Registered Output Connections        ; 5                     ; 62                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 710                   ; 686                   ; 5                              ;
;     -- Registered Connections               ; 180                   ; 464                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 82                    ; 181                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 181                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 24                    ; 16                    ; 0                              ;
;     -- Output Ports                         ; 16                    ; 34                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 23                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 19                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; LC   ; T11   ; 4        ; 36           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; LS   ; T12   ; 4        ; 36           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; M    ; F13   ; 6        ; 53           ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SG   ; T13   ; 4        ; 40           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SL   ; T15   ; 4        ; 45           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ck   ; R8    ; 3        ; 27           ; 0            ; 21           ; 27                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CL     ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLK    ; J1    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CN     ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DE     ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCP[0] ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCP[1] ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCP[2] ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCP[3] ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SV     ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO        ; SV                      ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 16 ( 13 % ) ; 2.5V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 4        ; 4 / 20 ( 20 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 18 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 2 / 13 ( 15 % ) ; 2.5V          ; --           ;
; 7        ; 4 / 24 ( 17 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; DE                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; CL                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; SV                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; SCP[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; CN                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; SCP[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; SCP[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; M                                                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; CLK                                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; SCP[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; ck                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; LC                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; LS                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; SG                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; SL                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                        ; Library Name ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |um1bb                                                                 ; 250 (1)     ; 146 (0)                   ; 0 (0)         ; 416         ; 1    ; 0            ; 0       ; 0         ; 15   ; 0            ; 104 (1)      ; 23 (0)            ; 123 (0)          ; |um1bb                                                                                                                                                                     ; work         ;
;    |divisor:idiv1|                                                     ; 42 (42)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 26 (26)          ; |um1bb|divisor:idiv1                                                                                                                                                       ; work         ;
;    |memoria:memoria_inst|                                              ; 62 (0)      ; 36 (0)                    ; 0 (0)         ; 416         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 4 (0)             ; 32 (0)           ; |um1bb|memoria:memoria_inst                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                ; 62 (0)      ; 36 (0)                    ; 0 (0)         ; 416         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 4 (0)             ; 32 (0)           ; |um1bb|memoria:memoria_inst|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_4sb1:auto_generated|                              ; 62 (0)      ; 36 (0)                    ; 0 (0)         ; 416         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 4 (0)             ; 32 (0)           ; |um1bb|memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated                                                                                 ; work         ;
;             |altsyncram_h8d2:altsyncram1|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 416         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |um1bb|memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 62 (44)     ; 36 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (16)      ; 4 (4)             ; 32 (24)          ; |um1bb|memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |um1bb|memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;    |mux:imux1|                                                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |um1bb|mux:imux1                                                                                                                                                           ; work         ;
;    |myca1:imyca1|                                                      ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |um1bb|myca1:imyca1                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                  ; 132 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (1)       ; 19 (0)            ; 61 (0)           ; |um1bb|sld_hub:auto_hub                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 131 (91)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (39)      ; 19 (19)           ; 61 (36)          ; |um1bb|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |um1bb|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |um1bb|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                             ; work         ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; SV     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CL     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CN     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DE     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCP[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCP[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCP[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCP[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ck     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; M      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SG     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SL     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; LS     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; LC     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+--------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------+
; Pad To Core Delay Chain Fanout                        ;
+-------------------------+-------------------+---------+
; Source Pin / Fanout     ; Pad To Core Index ; Setting ;
+-------------------------+-------------------+---------+
; ck                      ;                   ;         ;
; M                       ;                   ;         ;
;      - mux:imux1|Mux0~2 ; 0                 ; 6       ;
; SG                      ;                   ;         ;
;      - mux:imux1|Mux0~1 ; 0                 ; 6       ;
; SL                      ;                   ;         ;
;      - mux:imux1|Mux0~1 ; 1                 ; 6       ;
; LS                      ;                   ;         ;
;      - mux:imux1|Mux0~0 ; 1                 ; 6       ;
; LC                      ;                   ;         ;
;      - mux:imux1|Mux0~0 ; 1                 ; 6       ;
+-------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                  ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                          ; JTAG_X1_Y17_N0     ; 117     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                          ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ck                                                                                                                                                                                    ; PIN_R8             ; 27      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; divisor:idiv1|rck1s                                                                                                                                                                   ; FF_X24_Y18_N17     ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                          ; LCCOMB_X23_Y15_N0  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                             ; LCCOMB_X21_Y14_N16 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                             ; LCCOMB_X23_Y15_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                             ; LCCOMB_X23_Y15_N12 ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~7                                                   ; LCCOMB_X23_Y15_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~1                                                   ; LCCOMB_X21_Y15_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3      ; LCCOMB_X23_Y15_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7 ; LCCOMB_X23_Y15_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myca1:imyca1|rpc[1]~2                                                                                                                                                                 ; LCCOMB_X23_Y16_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                 ; FF_X20_Y14_N25     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                      ; LCCOMB_X25_Y15_N26 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                        ; LCCOMB_X25_Y15_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                      ; LCCOMB_X25_Y15_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                         ; LCCOMB_X24_Y16_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                        ; LCCOMB_X24_Y16_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ; FF_X21_Y14_N3      ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                         ; LCCOMB_X19_Y15_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                           ; FF_X21_Y14_N1      ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                           ; LCCOMB_X25_Y15_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                    ; LCCOMB_X25_Y15_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                    ; LCCOMB_X26_Y14_N0  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                   ; LCCOMB_X25_Y15_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                              ; LCCOMB_X20_Y15_N4  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                              ; LCCOMB_X20_Y15_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; FF_X20_Y14_N3      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; FF_X20_Y14_N19     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; FF_X20_Y14_N15     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                      ; FF_X24_Y16_N19     ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                               ; LCCOMB_X20_Y14_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                     ; FF_X20_Y16_N25     ; 21      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                          ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y17_N0 ; 117     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; ck                           ; PIN_R8         ; 27      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; divisor:idiv1|rck1s          ; FF_X24_Y18_N17 ; 4       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; 30      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                          ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                     ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                 ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                      ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; 13      ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~1                                                   ; 13      ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                             ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                       ; 9       ;
; divisor:idiv1|Equal0~7                                                                                                                                                                ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ; 8       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal      ; 8       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                 ; 6       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                             ; 6       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                ; 6       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                          ; 6       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]   ; 6       ;
; myca1:imyca1|rpc[0]                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; 5       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~7                                                   ; 5       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                             ; 5       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                          ; 5       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                          ; 5       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]   ; 5       ;
; myca1:imyca1|rpc[1]                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                 ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7 ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                          ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3      ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                             ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                             ; 4       ;
; mux:imux1|Mux0~2                                                                                                                                                                      ; 4       ;
; myca1:imyca1|rpc[2]                                                                                                                                                                   ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                     ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                     ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                     ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[10]                                                               ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[11]                                                               ; 4       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[12]                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; 3       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                     ; 3       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0         ; 3       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]   ; 3       ;
; myca1:imyca1|rpc[1]~2                                                                                                                                                                 ; 3       ;
; myca1:imyca1|rpc[1]~0                                                                                                                                                                 ; 3       ;
; myca1:imyca1|rpc[3]                                                                                                                                                                   ; 3       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                     ; 3       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; 2       ;
; ~GND                                                                                                                                                                                  ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                     ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                     ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                     ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                     ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                     ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                    ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                    ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                    ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                     ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1         ; 2       ;
; divisor:idiv1|rcont[24]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[23]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[22]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[21]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[20]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[19]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[18]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[17]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[16]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[15]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[14]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[13]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[12]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[11]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[10]                                                                                                                                                               ; 2       ;
; divisor:idiv1|rcont[9]                                                                                                                                                                ; 2       ;
; divisor:idiv1|rcont[8]                                                                                                                                                                ; 2       ;
; divisor:idiv1|rcont[7]                                                                                                                                                                ; 2       ;
; divisor:idiv1|rcont[6]                                                                                                                                                                ; 2       ;
; divisor:idiv1|rcont[5]                                                                                                                                                                ; 2       ;
; divisor:idiv1|rcont[4]                                                                                                                                                                ; 2       ;
; divisor:idiv1|rcont[0]                                                                                                                                                                ; 2       ;
; divisor:idiv1|rcont[1]                                                                                                                                                                ; 2       ;
; divisor:idiv1|rcont[2]                                                                                                                                                                ; 2       ;
; divisor:idiv1|rcont[3]                                                                                                                                                                ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                     ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                     ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                     ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                          ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                     ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                           ; 2       ;
; divisor:idiv1|rck1s                                                                                                                                                                   ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[8]                                                                ; 2       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[9]                                                                ; 2       ;
; altera_reserved_tdi~input                                                                                                                                                             ; 1       ;
; altera_reserved_tck~input                                                                                                                                                             ; 1       ;
; altera_reserved_tms~input                                                                                                                                                             ; 1       ;
; LC~input                                                                                                                                                                              ; 1       ;
; LS~input                                                                                                                                                                              ; 1       ;
; SL~input                                                                                                                                                                              ; 1       ;
; SG~input                                                                                                                                                                              ; 1       ;
; M~input                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                              ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11   ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10   ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9    ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8         ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7         ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6         ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]        ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~13                                                     ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~12                                                     ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~11                                                     ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~10                                                     ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~9                                                      ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                      ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                      ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                      ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                      ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~3                                        ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2                                        ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1                                        ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~1                                                                  ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0                                        ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~0                                                                  ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5         ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]        ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4         ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1            ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0            ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8    ; 1       ;
; divisor:idiv1|rcont~7                                                                                                                                                                 ; 1       ;
; divisor:idiv1|rcont~6                                                                                                                                                                 ; 1       ;
; divisor:idiv1|rcont~5                                                                                                                                                                 ; 1       ;
; divisor:idiv1|rcont~4                                                                                                                                                                 ; 1       ;
; divisor:idiv1|rcont~3                                                                                                                                                                 ; 1       ;
; divisor:idiv1|rcont~2                                                                                                                                                                 ; 1       ;
; divisor:idiv1|rcont~1                                                                                                                                                                 ; 1       ;
; divisor:idiv1|rcont~0                                                                                                                                                                 ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                      ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                      ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                     ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1                                                     ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                      ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                        ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                      ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2         ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]        ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                         ; 1       ;
; myca1:imyca1|rpc~8                                                                                                                                                                    ; 1       ;
; myca1:imyca1|rpc~7                                                                                                                                                                    ; 1       ;
; myca1:imyca1|rpc~6                                                                                                                                                                    ; 1       ;
; myca1:imyca1|rpc~5                                                                                                                                                                    ; 1       ;
; myca1:imyca1|rpc~4                                                                                                                                                                    ; 1       ;
; myca1:imyca1|Add0~0                                                                                                                                                                   ; 1       ;
; myca1:imyca1|rpc~3                                                                                                                                                                    ; 1       ;
; myca1:imyca1|rpc~1                                                                                                                                                                    ; 1       ;
; mux:imux1|Mux0~1                                                                                                                                                                      ; 1       ;
; mux:imux1|Mux0~0                                                                                                                                                                      ; 1       ;
; divisor:idiv1|rck1s~0                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Equal0~6                                                                                                                                                                ; 1       ;
; divisor:idiv1|Equal0~5                                                                                                                                                                ; 1       ;
; divisor:idiv1|Equal0~4                                                                                                                                                                ; 1       ;
; divisor:idiv1|Equal0~3                                                                                                                                                                ; 1       ;
; divisor:idiv1|Equal0~2                                                                                                                                                                ; 1       ;
; divisor:idiv1|Equal0~1                                                                                                                                                                ; 1       ;
; divisor:idiv1|Equal0~0                                                                                                                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                          ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                   ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                   ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]        ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                ; 1       ;
; divisor:idiv1|Add0~48                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~47                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~46                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~45                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~44                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~43                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~42                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~41                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~40                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~39                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~38                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~37                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~36                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~35                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~34                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~33                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~32                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~31                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~30                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~29                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~28                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~27                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~26                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~25                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~24                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~23                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~22                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~21                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~20                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~19                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~18                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~17                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~16                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~15                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~14                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~13                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~12                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~11                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~10                                                                                                                                                                 ; 1       ;
; divisor:idiv1|Add0~9                                                                                                                                                                  ; 1       ;
; divisor:idiv1|Add0~8                                                                                                                                                                  ; 1       ;
; divisor:idiv1|Add0~7                                                                                                                                                                  ; 1       ;
; divisor:idiv1|Add0~6                                                                                                                                                                  ; 1       ;
; divisor:idiv1|Add0~5                                                                                                                                                                  ; 1       ;
; divisor:idiv1|Add0~4                                                                                                                                                                  ; 1       ;
; divisor:idiv1|Add0~3                                                                                                                                                                  ; 1       ;
; divisor:idiv1|Add0~2                                                                                                                                                                  ; 1       ;
; divisor:idiv1|Add0~1                                                                                                                                                                  ; 1       ;
; divisor:idiv1|Add0~0                                                                                                                                                                  ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~14                                                  ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~13                                                  ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~12                                                  ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~11                                                  ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~10                                                  ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~9                                                   ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~8                                                   ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~6                                                   ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~5                                                   ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[1]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[2]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[3]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[4]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[5]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[6]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[7]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[8]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[9]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[10]                                                               ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[11]                                                               ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[12]                                                               ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[1]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[2]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[3]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[4]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[5]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[6]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[7]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_b[0]                                                                ; 1       ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|q_a[0]                                                                ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                       ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF       ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+----------------+----------------------+-----------------+-----------------+---------------+
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 32           ; 13           ; 32           ; 13           ; yes                    ; no                      ; yes                    ; no                      ; 416  ; 32                          ; 13                          ; 32                          ; 13                          ; 416                 ; 1    ; datos.hex ; M9K_X22_Y16_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |um1bb|memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ALTSYNCRAM                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000) (0) (0) (00)    ;(0000010000000) (200) (128) (80)   ;(1000100000000) (10400) (4352) (1100)   ;(1000111100000) (10740) (4576) (11E0)   ;(0001000001000) (1010) (520) (208)   ;(0110000000100) (6004) (3076) (C04)   ;(0001010000010) (1202) (642) (282)   ;(0110000110001) (6061) (3121) (C31)   ;
;8;(0000000000000) (0) (0) (00)    ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;
;16;(0000000000000) (0) (0) (00)    ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;
;24;(0000000000000) (0) (0) (00)    ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;(0000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 254 / 71,559 ( < 1 % ) ;
; C16 interconnects     ; 11 / 2,597 ( < 1 % )   ;
; C4 interconnects      ; 110 / 46,848 ( < 1 % ) ;
; Direct links          ; 52 / 71,559 ( < 1 % )  ;
; Global clocks         ; 3 / 20 ( 15 % )        ;
; Local interconnects   ; 151 / 24,624 ( < 1 % ) ;
; R24 interconnects     ; 17 / 2,496 ( < 1 % )   ;
; R4 interconnects      ; 142 / 62,424 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.87) ; Number of LABs  (Total = 23) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 0                            ;
; 3                                           ; 2                            ;
; 4                                           ; 2                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 2                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 4                            ;
; 14                                          ; 1                            ;
; 15                                          ; 0                            ;
; 16                                          ; 8                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.83) ; Number of LABs  (Total = 23) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 7                            ;
; 1 Clock                            ; 21                           ;
; 1 Clock enable                     ; 7                            ;
; 1 Sync. load                       ; 2                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 4                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.65) ; Number of LABs  (Total = 23) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 2                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 3                            ;
; 24                                           ; 3                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 5.35) ; Number of LABs  (Total = 23) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 2                            ;
; 2                                               ; 3                            ;
; 3                                               ; 3                            ;
; 4                                               ; 3                            ;
; 5                                               ; 0                            ;
; 6                                               ; 2                            ;
; 7                                               ; 2                            ;
; 8                                               ; 1                            ;
; 9                                               ; 3                            ;
; 10                                              ; 2                            ;
; 11                                              ; 0                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.09) ; Number of LABs  (Total = 23) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 1                            ;
; 4                                           ; 3                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 3                            ;
; 8                                           ; 0                            ;
; 9                                           ; 2                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 3                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 0                            ;
; 17                                          ; 1                            ;
; 18                                          ; 0                            ;
; 19                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 14           ; 0            ; 14           ; 0            ; 0            ; 19        ; 14           ; 0            ; 19        ; 19        ; 0            ; 9            ; 0            ; 0            ; 6            ; 0            ; 9            ; 6            ; 0            ; 0            ; 0            ; 9            ; 0            ; 0            ; 0            ; 0            ; 0            ; 19        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 19           ; 5            ; 19           ; 19           ; 0         ; 5            ; 19           ; 0         ; 0         ; 19           ; 10           ; 19           ; 19           ; 13           ; 19           ; 10           ; 13           ; 19           ; 19           ; 19           ; 10           ; 19           ; 19           ; 19           ; 19           ; 19           ; 0         ; 19           ; 19           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SV                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CL                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CN                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DE                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCP[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCP[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCP[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCP[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ck                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SG                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SL                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LS                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LC                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.3               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                    ; Destination Register                                                                                                                            ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.107             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.097             ;
; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.097             ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 13 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "usomycab"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 15 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'usomycab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: ck was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_4sb1:auto_generated|altsyncram_h8d2:altsyncram1|ram_block3a3~porta_address_reg0 is being clocked by ck
Warning (332060): Node: divisor:idiv1|rck1s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register myca1:imyca1|rpc[3] is being clocked by divisor:idiv1|rck1s
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node ck~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node divisor:idiv1|rck1s 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node divisor:idiv1|rck1s~0
        Info (176357): Destination node CLK~output
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.66 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Info (144001): Generated suppressed messages file C:/Users/Xwx47/Documents/Altera/UsoMycab/output_files/usomycab.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 779 megabytes
    Info: Processing ended: Mon Sep 08 15:07:03 2014
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:00:42


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Xwx47/Documents/Altera/UsoMycab/output_files/usomycab.fit.smsg.


