

================================================================
== Vivado HLS Report for 'myFuncAccel4'
================================================================
* Date:           Mon Nov 18 16:35:34 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        accel4_fixed
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.868|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  403|  403|  403|  403|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  401|  401|         6|          4|          1|   100|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_15_V), !map !76"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_14_V), !map !82"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_13_V), !map !88"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_12_V), !map !94"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_11_V), !map !100"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_10_V), !map !106"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_9_V), !map !112"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_8_V), !map !118"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_7_V), !map !124"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_6_V), !map !130"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_5_V), !map !136"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_4_V), !map !142"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_3_V), !map !148"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_2_V), !map !154"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_1_V), !map !160"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %data0_0_V), !map !166"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !172"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim), !map !178"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i34 %threshold_V), !map !182"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %my_input1_V), !map !186"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i40* %my_output_V), !map !192"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @myFuncAccel4_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%threshold_V_read = call i34 @_ssdm_op_Read.ap_stable.i34(i34 %threshold_V)" [myIP.cpp:4]   --->   Operation 31 'read' 'threshold_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %size)" [myIP.cpp:4]   --->   Operation 32 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:7]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:8]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34 %threshold_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:9]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %data0_0_V, i17* %data0_1_V, i17* %data0_2_V, i17* %data0_3_V, i17* %data0_4_V, i17* %data0_5_V, i17* %data0_6_V, i17* %data0_7_V, i17* %data0_8_V, i17* %data0_9_V, i17* %data0_10_V, i17* %data0_11_V, i17* %data0_12_V, i17* %data0_13_V, i17* %data0_14_V, i17* %data0_15_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:11]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %my_input1_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 40, [10 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [myIP.cpp:17]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %my_output_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 40, [10 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [myIP.cpp:18]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp0_0_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_0_V)" [myIP.cpp:29]   --->   Operation 39 'read' 'temp0_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp0_1_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_1_V)" [myIP.cpp:29]   --->   Operation 40 'read' 'temp0_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp0_2_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_2_V)" [myIP.cpp:29]   --->   Operation 41 'read' 'temp0_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp0_3_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_3_V)" [myIP.cpp:29]   --->   Operation 42 'read' 'temp0_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp0_4_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_4_V)" [myIP.cpp:29]   --->   Operation 43 'read' 'temp0_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp0_5_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_5_V)" [myIP.cpp:29]   --->   Operation 44 'read' 'temp0_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp0_6_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_6_V)" [myIP.cpp:29]   --->   Operation 45 'read' 'temp0_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp0_7_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_7_V)" [myIP.cpp:29]   --->   Operation 46 'read' 'temp0_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp0_8_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_8_V)" [myIP.cpp:29]   --->   Operation 47 'read' 'temp0_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp0_9_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_9_V)" [myIP.cpp:29]   --->   Operation 48 'read' 'temp0_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp0_10_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_10_V)" [myIP.cpp:29]   --->   Operation 49 'read' 'temp0_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp0_11_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_11_V)" [myIP.cpp:29]   --->   Operation 50 'read' 'temp0_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp0_12_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_12_V)" [myIP.cpp:29]   --->   Operation 51 'read' 'temp0_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp0_13_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_13_V)" [myIP.cpp:29]   --->   Operation 52 'read' 'temp0_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp0_14_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_14_V)" [myIP.cpp:29]   --->   Operation 53 'read' 'temp0_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp0_15_V = call i17 @_ssdm_op_Read.ap_stable.i17P(i17* %data0_15_V)" [myIP.cpp:29]   --->   Operation 54 'read' 'temp0_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i17 %temp0_0_V to i34" [myIP.cpp:50]   --->   Operation 55 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i17 %temp0_1_V to i34" [myIP.cpp:50]   --->   Operation 56 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i17 %temp0_2_V to i34" [myIP.cpp:50]   --->   Operation 57 'zext' 'zext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i17 %temp0_3_V to i34" [myIP.cpp:50]   --->   Operation 58 'zext' 'zext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i17 %temp0_4_V to i34" [myIP.cpp:50]   --->   Operation 59 'zext' 'zext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i17 %temp0_5_V to i34" [myIP.cpp:50]   --->   Operation 60 'zext' 'zext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i17 %temp0_6_V to i34" [myIP.cpp:50]   --->   Operation 61 'zext' 'zext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i17 %temp0_7_V to i34" [myIP.cpp:50]   --->   Operation 62 'zext' 'zext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i17 %temp0_8_V to i34" [myIP.cpp:50]   --->   Operation 63 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i17 %temp0_9_V to i34" [myIP.cpp:50]   --->   Operation 64 'zext' 'zext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i17 %temp0_10_V to i34" [myIP.cpp:50]   --->   Operation 65 'zext' 'zext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i17 %temp0_11_V to i34" [myIP.cpp:50]   --->   Operation 66 'zext' 'zext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1116_12 = zext i17 %temp0_12_V to i34" [myIP.cpp:50]   --->   Operation 67 'zext' 'zext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1116_13 = zext i17 %temp0_13_V to i34" [myIP.cpp:50]   --->   Operation 68 'zext' 'zext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1116_14 = zext i17 %temp0_14_V to i34" [myIP.cpp:50]   --->   Operation 69 'zext' 'zext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1116_15 = zext i17 %temp0_15_V to i34" [myIP.cpp:50]   --->   Operation 70 'zext' 'zext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader126" [myIP.cpp:33]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_1 = phi i32 [ %i, %hls_label_1 ], [ 0, %.preheader127.preheader ]"   --->   Operation 72 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp eq i32 %i_1, %size_read" [myIP.cpp:33]   --->   Operation 73 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.55ns)   --->   "%i = add i32 %i_1, 1" [myIP.cpp:33]   --->   Operation 74 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %0, label %hls_label_1" [myIP.cpp:33]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%my_input1_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)" [myIP.cpp:41]   --->   Operation 76 'read' 'my_input1_V_read' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln356 = trunc i24 %my_input1_V_read to i17" [myIP.cpp:41]   --->   Operation 77 'trunc' 'trunc_ln356' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %trunc_ln356 to i34" [myIP.cpp:50]   --->   Operation 78 'zext' 'zext_ln1118' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i34 %zext_ln1116, %zext_ln1118" [myIP.cpp:50]   --->   Operation 79 'mul' 'mul_ln1118' <Predicate = (!icmp_ln33)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118, i32 2, i32 33)" [myIP.cpp:50]   --->   Operation 80 'partselect' 'tmp_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i34 %zext_ln1116_4, %zext_ln1118" [myIP.cpp:50]   --->   Operation 81 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln33)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118_4, i32 2, i32 33)" [myIP.cpp:50]   --->   Operation 82 'partselect' 'tmp_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i34 %zext_ln1116_8, %zext_ln1118" [myIP.cpp:50]   --->   Operation 83 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln33)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118_8, i32 2, i32 33)" [myIP.cpp:50]   --->   Operation 84 'partselect' 'tmp_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i34 %zext_ln1116_12, %zext_ln1118" [myIP.cpp:50]   --->   Operation 85 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln33)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %mul_ln1118_12, i32 2, i32 33)" [myIP.cpp:50]   --->   Operation 86 'partselect' 'tmp_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%my_input1_V_read_1 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)" [myIP.cpp:41]   --->   Operation 87 'read' 'my_input1_V_read_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln356_1 = trunc i24 %my_input1_V_read_1 to i17" [myIP.cpp:41]   --->   Operation 88 'trunc' 'trunc_ln356_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%and_ln = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_1, i2 0)" [myIP.cpp:50]   --->   Operation 89 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %trunc_ln356_1 to i34" [myIP.cpp:50]   --->   Operation 90 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118_1 = mul i34 %zext_ln1116_1, %zext_ln1118_1" [myIP.cpp:50]   --->   Operation 91 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i34 %and_ln to i35" [myIP.cpp:50]   --->   Operation 92 'zext' 'zext_ln728' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%zext_ln1192 = zext i34 %mul_ln1118_1 to i35" [myIP.cpp:50]   --->   Operation 93 'zext' 'zext_ln1192' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i35 %zext_ln1192, %zext_ln728" [myIP.cpp:50]   --->   Operation 94 'add' 'add_ln1192' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192, i32 2, i32 34)" [myIP.cpp:50]   --->   Operation 95 'partselect' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln728_1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_4, i2 0)" [myIP.cpp:50]   --->   Operation 96 'bitconcatenate' 'and_ln728_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_5 = mul i34 %zext_ln1116_5, %zext_ln1118_1" [myIP.cpp:50]   --->   Operation 97 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i34 %and_ln728_1 to i35" [myIP.cpp:50]   --->   Operation 98 'zext' 'zext_ln728_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%zext_ln1192_3 = zext i34 %mul_ln1118_5 to i35" [myIP.cpp:50]   --->   Operation 99 'zext' 'zext_ln1192_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i35 %zext_ln1192_3, %zext_ln728_2" [myIP.cpp:50]   --->   Operation 100 'add' 'add_ln1192_3' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_5 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192_3, i32 2, i32 34)" [myIP.cpp:50]   --->   Operation 101 'partselect' 'tmp_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%and_ln728_2 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_7, i2 0)" [myIP.cpp:50]   --->   Operation 102 'bitconcatenate' 'and_ln728_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_9 = mul i34 %zext_ln1116_9, %zext_ln1118_1" [myIP.cpp:50]   --->   Operation 103 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i34 %and_ln728_2 to i35" [myIP.cpp:50]   --->   Operation 104 'zext' 'zext_ln728_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_6)   --->   "%zext_ln1192_6 = zext i34 %mul_ln1118_9 to i35" [myIP.cpp:50]   --->   Operation 105 'zext' 'zext_ln1192_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i35 %zext_ln1192_6, %zext_ln728_4" [myIP.cpp:50]   --->   Operation 106 'add' 'add_ln1192_6' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_8 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192_6, i32 2, i32 34)" [myIP.cpp:50]   --->   Operation 107 'partselect' 'tmp_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%and_ln728_3 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_s, i2 0)" [myIP.cpp:50]   --->   Operation 108 'bitconcatenate' 'and_ln728_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_13 = mul i34 %zext_ln1116_13, %zext_ln1118_1" [myIP.cpp:50]   --->   Operation 109 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i34 %and_ln728_3 to i35" [myIP.cpp:50]   --->   Operation 110 'zext' 'zext_ln728_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_9)   --->   "%zext_ln1192_9 = zext i34 %mul_ln1118_13 to i35" [myIP.cpp:50]   --->   Operation 111 'zext' 'zext_ln1192_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i35 %zext_ln1192_9, %zext_ln728_6" [myIP.cpp:50]   --->   Operation 112 'add' 'add_ln1192_9' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_10 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %add_ln1192_9, i32 2, i32 34)" [myIP.cpp:50]   --->   Operation 113 'partselect' 'tmp_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%my_input1_V_read_2 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)" [myIP.cpp:41]   --->   Operation 114 'read' 'my_input1_V_read_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln356_2 = trunc i24 %my_input1_V_read_2 to i17" [myIP.cpp:41]   --->   Operation 115 'trunc' 'trunc_ln356_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %trunc_ln356_2 to i34" [myIP.cpp:50]   --->   Operation 116 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118_2 = mul i34 %zext_ln1116_2, %zext_ln1118_2" [myIP.cpp:50]   --->   Operation 117 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_2, i2 0)" [myIP.cpp:50]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i35 %shl_ln to i36" [myIP.cpp:50]   --->   Operation 119 'zext' 'zext_ln728_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%zext_ln1192_1 = zext i34 %mul_ln1118_2 to i36" [myIP.cpp:50]   --->   Operation 120 'zext' 'zext_ln1192_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i36 %zext_ln1192_1, %zext_ln728_1" [myIP.cpp:50]   --->   Operation 121 'add' 'add_ln1192_1' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_3 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_1, i32 2, i32 35)" [myIP.cpp:50]   --->   Operation 122 'partselect' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_6 = mul i34 %zext_ln1116_6, %zext_ln1118_2" [myIP.cpp:50]   --->   Operation 123 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_5, i2 0)" [myIP.cpp:50]   --->   Operation 124 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i35 %shl_ln728_2 to i36" [myIP.cpp:50]   --->   Operation 125 'zext' 'zext_ln728_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%zext_ln1192_4 = zext i34 %mul_ln1118_6 to i36" [myIP.cpp:50]   --->   Operation 126 'zext' 'zext_ln1192_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i36 %zext_ln1192_4, %zext_ln728_3" [myIP.cpp:50]   --->   Operation 127 'add' 'add_ln1192_4' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_6 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_4, i32 2, i32 35)" [myIP.cpp:50]   --->   Operation 128 'partselect' 'tmp_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_10 = mul i34 %zext_ln1116_10, %zext_ln1118_2" [myIP.cpp:50]   --->   Operation 129 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_8, i2 0)" [myIP.cpp:50]   --->   Operation 130 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i35 %shl_ln728_4 to i36" [myIP.cpp:50]   --->   Operation 131 'zext' 'zext_ln728_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_7)   --->   "%zext_ln1192_7 = zext i34 %mul_ln1118_10 to i36" [myIP.cpp:50]   --->   Operation 132 'zext' 'zext_ln1192_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i36 %zext_ln1192_7, %zext_ln728_5" [myIP.cpp:50]   --->   Operation 133 'add' 'add_ln1192_7' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_9 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_7, i32 2, i32 35)" [myIP.cpp:50]   --->   Operation 134 'partselect' 'tmp_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_14 = mul i34 %zext_ln1116_14, %zext_ln1118_2" [myIP.cpp:50]   --->   Operation 135 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i35 @_ssdm_op_BitConcatenate.i35.i33.i2(i33 %tmp_10, i2 0)" [myIP.cpp:50]   --->   Operation 136 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i35 %shl_ln728_6 to i36" [myIP.cpp:50]   --->   Operation 137 'zext' 'zext_ln728_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_10)   --->   "%zext_ln1192_10 = zext i34 %mul_ln1118_14 to i36" [myIP.cpp:50]   --->   Operation 138 'zext' 'zext_ln1192_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i36 %zext_ln1192_10, %zext_ln728_7" [myIP.cpp:50]   --->   Operation 139 'add' 'add_ln1192_10' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_11 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_10, i32 2, i32 35)" [myIP.cpp:50]   --->   Operation 140 'partselect' 'tmp_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.86>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%my_input1_V_read_3 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %my_input1_V)" [myIP.cpp:41]   --->   Operation 141 'read' 'my_input1_V_read_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln356_3 = trunc i24 %my_input1_V_read_3 to i17" [myIP.cpp:41]   --->   Operation 142 'trunc' 'trunc_ln356_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %trunc_ln356_3 to i34" [myIP.cpp:50]   --->   Operation 143 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_3 = mul i34 %zext_ln1116_3, %zext_ln1118_3" [myIP.cpp:50]   --->   Operation 144 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_3, i2 0)" [myIP.cpp:50]   --->   Operation 145 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%zext_ln1192_2 = zext i34 %mul_ln1118_3 to i36" [myIP.cpp:50]   --->   Operation 146 'zext' 'zext_ln1192_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i36 %zext_ln1192_2, %shl_ln728_1" [myIP.cpp:50]   --->   Operation 147 'add' 'add_ln1192_2' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_2, i32 2, i32 35)" [myIP.cpp:50]   --->   Operation 148 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.48ns)   --->   "%icmp_ln1494 = icmp ugt i34 %trunc_ln708_2, %threshold_V_read" [myIP.cpp:52]   --->   Operation 149 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln33)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_7 = mul i34 %zext_ln1116_7, %zext_ln1118_3" [myIP.cpp:50]   --->   Operation 150 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_6, i2 0)" [myIP.cpp:50]   --->   Operation 151 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_5)   --->   "%zext_ln1192_5 = zext i34 %mul_ln1118_7 to i36" [myIP.cpp:50]   --->   Operation 152 'zext' 'zext_ln1192_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i36 %zext_ln1192_5, %shl_ln728_3" [myIP.cpp:50]   --->   Operation 153 'add' 'add_ln1192_5' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_5, i32 2, i32 35)" [myIP.cpp:50]   --->   Operation 154 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (2.48ns)   --->   "%icmp_ln1494_1 = icmp ugt i34 %trunc_ln708_5, %threshold_V_read" [myIP.cpp:52]   --->   Operation 155 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln33)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1118_11 = mul i34 %zext_ln1116_11, %zext_ln1118_3" [myIP.cpp:50]   --->   Operation 156 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_9, i2 0)" [myIP.cpp:50]   --->   Operation 157 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_8)   --->   "%zext_ln1192_8 = zext i34 %mul_ln1118_11 to i36" [myIP.cpp:50]   --->   Operation 158 'zext' 'zext_ln1192_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i36 %zext_ln1192_8, %shl_ln728_5" [myIP.cpp:50]   --->   Operation 159 'add' 'add_ln1192_8' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_8, i32 2, i32 35)" [myIP.cpp:50]   --->   Operation 160 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.48ns)   --->   "%icmp_ln1494_2 = icmp ugt i34 %trunc_ln708_8, %threshold_V_read" [myIP.cpp:52]   --->   Operation 161 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln33)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1118_15 = mul i34 %zext_ln1116_15, %zext_ln1118_3" [myIP.cpp:50]   --->   Operation 162 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln33)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i36 @_ssdm_op_BitConcatenate.i36.i34.i2(i34 %tmp_11, i2 0)" [myIP.cpp:50]   --->   Operation 163 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_11)   --->   "%zext_ln1192_11 = zext i34 %mul_ln1118_15 to i36" [myIP.cpp:50]   --->   Operation 164 'zext' 'zext_ln1192_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i36 %zext_ln1192_11, %shl_ln728_7" [myIP.cpp:50]   --->   Operation 165 'add' 'add_ln1192_11' <Predicate = (!icmp_ln33)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i34 @_ssdm_op_PartSelect.i34.i36.i32.i32(i36 %add_ln1192_11, i32 2, i32 35)" [myIP.cpp:50]   --->   Operation 166 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (2.48ns)   --->   "%icmp_ln1494_3 = icmp ugt i34 %trunc_ln708_s, %threshold_V_read" [myIP.cpp:52]   --->   Operation 167 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln33)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.17>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i1 %icmp_ln1494 to i2" [myIP.cpp:50]   --->   Operation 168 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i1 %icmp_ln1494_1 to i2" [myIP.cpp:50]   --->   Operation 169 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i1 %icmp_ln1494_2 to i2" [myIP.cpp:50]   --->   Operation 170 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i1 %icmp_ln1494_3 to i2" [myIP.cpp:52]   --->   Operation 171 'zext' 'zext_ln52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.56ns)   --->   "%add_ln52 = add i2 %zext_ln1118_4, %zext_ln1118_5" [myIP.cpp:52]   --->   Operation 172 'add' 'add_ln52' <Predicate = (!icmp_ln33)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i2 %add_ln52 to i3" [myIP.cpp:52]   --->   Operation 173 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.56ns)   --->   "%add_ln52_1 = add i2 %zext_ln52, %zext_ln1118_6" [myIP.cpp:52]   --->   Operation 174 'add' 'add_ln52_1' <Predicate = (!icmp_ln33)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i2 %add_ln52_1 to i3" [myIP.cpp:52]   --->   Operation 175 'zext' 'zext_ln52_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (1.56ns)   --->   "%add_ln52_2 = add i3 %zext_ln52_1, %zext_ln52_2" [myIP.cpp:52]   --->   Operation 176 'add' 'add_ln52_2' <Predicate = (!icmp_ln33)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (1.13ns)   --->   "%icmp_ln54 = icmp eq i3 %add_ln52_2, -4" [myIP.cpp:54]   --->   Operation 177 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln33)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.91ns)   --->   "%select_ln54 = select i1 %icmp_ln54, i34 0, i34 %trunc_ln708_s" [myIP.cpp:54]   --->   Operation 178 'select' 'select_ln54' <Predicate = (!icmp_ln33)> <Delay = 0.91> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i34 %select_ln54 to i40" [myIP.cpp:57]   --->   Operation 179 'zext' 'zext_ln356' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 180 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i40P(i40* %my_output_V, i40 %zext_ln356)" [myIP.cpp:57]   --->   Operation 180 'write' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [myIP.cpp:33]   --->   Operation 181 'specregionbegin' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 100, i32 100, i32 100, [1 x i8]* @p_str1) nounwind" [myIP.cpp:34]   --->   Operation 182 'speclooptripcount' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [myIP.cpp:36]   --->   Operation 183 'specpipeline' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 184 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i40P(i40* %my_output_V, i40 %zext_ln356)" [myIP.cpp:57]   --->   Operation 184 'write' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [myIP.cpp:59]   --->   Operation 185 'specregionend' 'empty' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader126" [myIP.cpp:33]   --->   Operation 186 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "ret void" [myIP.cpp:60]   --->   Operation 187 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', myIP.cpp:33) [86]  (1.77 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	axis read on port 'my_input1_V' (myIP.cpp:41) [94]  (0 ns)
	'mul' operation of DSP[103] ('mul_ln1118', myIP.cpp:50) [103]  (6.38 ns)

 <State 3>: 6.38ns
The critical path consists of the following:
	axis read on port 'my_input1_V' (myIP.cpp:41) [96]  (0 ns)
	'mul' operation of DSP[110] ('mul_ln1118_1', myIP.cpp:50) [107]  (3.36 ns)
	'add' operation of DSP[110] ('add_ln1192', myIP.cpp:50) [110]  (3.02 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	axis read on port 'my_input1_V' (myIP.cpp:41) [98]  (0 ns)
	'mul' operation of DSP[117] ('mul_ln1118_2', myIP.cpp:50) [112]  (3.36 ns)
	'add' operation of DSP[117] ('add_ln1192_1', myIP.cpp:50) [117]  (3.02 ns)

 <State 5>: 8.87ns
The critical path consists of the following:
	axis read on port 'my_input1_V' (myIP.cpp:41) [100]  (0 ns)
	'mul' operation of DSP[123] ('mul_ln1118_3', myIP.cpp:50) [119]  (3.36 ns)
	'add' operation of DSP[123] ('add_ln1192_2', myIP.cpp:50) [123]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:52) [125]  (2.49 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln52', myIP.cpp:52) [190]  (1.56 ns)
	'add' operation ('add_ln52_2', myIP.cpp:52) [194]  (1.56 ns)
	'icmp' operation ('icmp_ln54', myIP.cpp:54) [195]  (1.13 ns)
	'select' operation ('select_ln54', myIP.cpp:54) [196]  (0.914 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
