
*** Running vivado
    with args -log CPU10Bits_Pipelined.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU10Bits_Pipelined.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CPU10Bits_Pipelined.tcl -notrace
Command: synth_design -top CPU10Bits_Pipelined -part xc7k160tifbg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32733 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALUTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Complementor [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Comparator [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Shifter [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_10Bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_1Bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFileTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFile [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:136]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_decode [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit_PC [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:195]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:214]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit_StackPointer [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:233]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_38bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_14bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:271]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module InstructionMemory [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataMemory [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:135]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALUTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Complementor [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Comparator [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Shifter [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_10Bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_1Bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFileTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFile [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:136]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_decode [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit_PC [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:195]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:214]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit_StackPointer [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:233]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_38bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_14bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:271]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ControlUnitTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ControlUnit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:87]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mem_write_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:158]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mem_to_reg_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:170]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_read1_addr_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:183]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_write_addr_control_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:209]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_source1_control_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:231]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_source2_control_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:254]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pc_control_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:275]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_op_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:296]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_write_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:321]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module InstructionMemory [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataMemory [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:135]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FetchUnitTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:28]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FetchUnit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:67]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ForwardingUnitTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ForwardingUnit.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ForwardingUnit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ForwardingUnit.v:100]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.613 ; gain = 84.277 ; free physical = 770 ; free virtual = 23349
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU10Bits_Pipelined' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:53]
INFO: [Synth 8-638] synthesizing module 'ForwardingUnit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ForwardingUnit.v:100]
INFO: [Synth 8-256] done synthesizing module 'ForwardingUnit' (1#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ForwardingUnit.v:100]
INFO: [Synth 8-638] synthesizing module 'Fetch_Decode_Stage' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:194]
INFO: [Synth 8-638] synthesizing module 'branch_comparator' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:494]
INFO: [Synth 8-256] done synthesizing module 'branch_comparator' (2#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:494]
INFO: [Synth 8-638] synthesizing module 'FetchUnit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:67]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-638] synthesizing module 'Register_10bit_PC' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:195]
INFO: [Synth 8-256] done synthesizing module 'Register_10bit_PC' (4#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:195]
INFO: [Synth 8-638] synthesizing module 'FullAdder_10Bit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
INFO: [Synth 8-638] synthesizing module 'FullAdder_1Bit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_1Bit' (5#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_10Bit' (6#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
INFO: [Synth 8-226] default block is never used [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:106]
INFO: [Synth 8-256] done synthesizing module 'FetchUnit' (7#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:67]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:87]
INFO: [Synth 8-638] synthesizing module 'reg_write_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:321]
INFO: [Synth 8-256] done synthesizing module 'reg_write_mux' (8#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:321]
INFO: [Synth 8-638] synthesizing module 'ALU_op_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:296]
INFO: [Synth 8-256] done synthesizing module 'ALU_op_mux' (9#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:296]
INFO: [Synth 8-638] synthesizing module 'pc_control_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:275]
INFO: [Synth 8-256] done synthesizing module 'pc_control_mux' (10#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:275]
INFO: [Synth 8-638] synthesizing module 'reg_write_addr_control_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:209]
INFO: [Synth 8-256] done synthesizing module 'reg_write_addr_control_mux' (11#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:209]
INFO: [Synth 8-638] synthesizing module 'reg_read1_addr_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:183]
INFO: [Synth 8-256] done synthesizing module 'reg_read1_addr_mux' (12#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:183]
INFO: [Synth 8-638] synthesizing module 'ALU_source1_control_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:231]
INFO: [Synth 8-256] done synthesizing module 'ALU_source1_control_mux' (13#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:231]
INFO: [Synth 8-638] synthesizing module 'ALU_source2_control_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:254]
INFO: [Synth 8-256] done synthesizing module 'ALU_source2_control_mux' (14#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:254]
INFO: [Synth 8-638] synthesizing module 'mem_write_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:158]
INFO: [Synth 8-256] done synthesizing module 'mem_write_mux' (15#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:158]
INFO: [Synth 8-638] synthesizing module 'mem_to_reg_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:170]
INFO: [Synth 8-256] done synthesizing module 'mem_to_reg_mux' (16#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:170]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (17#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:87]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
INFO: [Synth 8-638] synthesizing module 'Register_10bit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:214]
INFO: [Synth 8-256] done synthesizing module 'Register_10bit' (18#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:214]
INFO: [Synth 8-638] synthesizing module 'Register_10bit_StackPointer' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:233]
INFO: [Synth 8-256] done synthesizing module 'Register_10bit_StackPointer' (19#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:233]
INFO: [Synth 8-638] synthesizing module 'reg_decode' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:173]
INFO: [Synth 8-256] done synthesizing module 'reg_decode' (20#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:173]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (21#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
INFO: [Synth 8-638] synthesizing module 'ALU_source1_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:438]
INFO: [Synth 8-226] default block is never used [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:445]
INFO: [Synth 8-256] done synthesizing module 'ALU_source1_mux' (22#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:438]
INFO: [Synth 8-638] synthesizing module 'ALU_source2_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:458]
INFO: [Synth 8-256] done synthesizing module 'ALU_source2_mux' (23#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:458]
INFO: [Synth 8-256] done synthesizing module 'Fetch_Decode_Stage' (24#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:194]
INFO: [Synth 8-638] synthesizing module 'Register_Pipeline_38bit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:252]
INFO: [Synth 8-256] done synthesizing module 'Register_Pipeline_38bit' (25#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:252]
INFO: [Synth 8-638] synthesizing module 'Execute_Memory_Stage' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:305]
INFO: [Synth 8-638] synthesizing module 'ALU' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
INFO: [Synth 8-638] synthesizing module 'Comparator' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (26#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
INFO: [Synth 8-638] synthesizing module 'Shifter' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (27#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
INFO: [Synth 8-638] synthesizing module 'Complementor' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'Complementor' (28#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-638] synthesizing module 'ALU_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
INFO: [Synth 8-226] default block is never used [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:136]
INFO: [Synth 8-256] done synthesizing module 'ALU_mux' (29#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
INFO: [Synth 8-256] done synthesizing module 'ALU' (30#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:135]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (31#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:135]
INFO: [Synth 8-638] synthesizing module 'write_data_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:479]
INFO: [Synth 8-226] default block is never used [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:486]
INFO: [Synth 8-256] done synthesizing module 'write_data_mux' (32#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:479]
INFO: [Synth 8-256] done synthesizing module 'Execute_Memory_Stage' (33#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:305]
INFO: [Synth 8-638] synthesizing module 'Register_Pipeline_14bit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:271]
INFO: [Synth 8-256] done synthesizing module 'Register_Pipeline_14bit' (34#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:271]
INFO: [Synth 8-638] synthesizing module 'Write_Back_Stage' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:360]
INFO: [Synth 8-256] done synthesizing module 'Write_Back_Stage' (35#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:360]
INFO: [Synth 8-256] done synthesizing module 'CPU10Bits_Pipelined' (36#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:53]
WARNING: [Synth 8-3331] design reg_read1_addr_mux has unconnected port j_addr[4]
WARNING: [Synth 8-3331] design reg_read1_addr_mux has unconnected port j_addr[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1286.863 ; gain = 112.527 ; free physical = 781 ; free virtual = 23365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1286.863 ; gain = 112.527 ; free physical = 780 ; free virtual = 23364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tifbg484-2L
INFO: [Device 21-403] Loading part xc7k160tifbg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.867 ; gain = 120.531 ; free physical = 779 ; free virtual = 23364
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_control" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_to_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.906 ; gain = 146.570 ; free physical = 762 ; free virtual = 23342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 140   
+---Registers : 
	               38 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 14    
	   5 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   5 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
Module branch_comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_10bit_PC 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FullAdder_1Bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FetchUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
Module reg_write_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module ALU_op_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module pc_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module reg_write_addr_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module reg_read1_addr_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module ALU_source1_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module ALU_source2_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
Module mem_write_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mem_to_reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module ALU_source1_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module ALU_source2_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module Register_Pipeline_38bit 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module Comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module ALU_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module write_data_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Register_Pipeline_14bit 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fds0/rf0/reg_zero/Dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fds0/rf0/reg_zero/Dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fds0/rf0/reg_zero/Dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fds0/rf0/reg_zero/Dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fds0/rf0/reg_zero/Dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fds0/rf0/reg_zero/Dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fds0/rf0/reg_zero/Dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fds0/rf0/reg_zero/Dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fds0/rf0/reg_zero/Dout_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fds0/rf0/reg_zero/Dout_reg[9] )
WARNING: [Synth 8-3332] Sequential element (fds0/rf0/reg_zero/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Pipelined.
WARNING: [Synth 8-3332] Sequential element (fds0/rf0/reg_zero/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Pipelined.
WARNING: [Synth 8-3332] Sequential element (fds0/rf0/reg_zero/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Pipelined.
WARNING: [Synth 8-3332] Sequential element (fds0/rf0/reg_zero/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Pipelined.
WARNING: [Synth 8-3332] Sequential element (fds0/rf0/reg_zero/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Pipelined.
WARNING: [Synth 8-3332] Sequential element (fds0/rf0/reg_zero/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Pipelined.
WARNING: [Synth 8-3332] Sequential element (fds0/rf0/reg_zero/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Pipelined.
WARNING: [Synth 8-3332] Sequential element (fds0/rf0/reg_zero/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Pipelined.
WARNING: [Synth 8-3332] Sequential element (fds0/rf0/reg_zero/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Pipelined.
WARNING: [Synth 8-3332] Sequential element (fds0/rf0/reg_zero/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Pipelined.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 572 ; free virtual = 23154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|InstructionMemory   | p_0_out    | 64x10         | LUT            | 
|CPU10Bits_Pipelined | p_0_out    | 64x10         | LUT            | 
+--------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------+---------------------+-----------+----------------------+------------------+
|Module Name         | RTL Object          | Inference | Size (Depth x Width) | Primitives       | 
+--------------------+---------------------+-----------+----------------------+------------------+
|CPU10Bits_Pipelined | ems0/dm0/memory_reg | Implied   | 1 K x 10             | RAM256X1S x 40   | 
+--------------------+---------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 573 ; free virtual = 23154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------+---------------------+-----------+----------------------+------------------+
|Module Name         | RTL Object          | Inference | Size (Depth x Width) | Primitives       | 
+--------------------+---------------------+-----------+----------------------+------------------+
|CPU10Bits_Pipelined | ems0/dm0/memory_reg | Implied   | 1 K x 10             | RAM256X1S x 40   | 
+--------------------+---------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 571 ; free virtual = 23153
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 571 ; free virtual = 23153
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 571 ; free virtual = 23153
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 571 ; free virtual = 23153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 571 ; free virtual = 23153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 571 ; free virtual = 23153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 571 ; free virtual = 23153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |     2|
|3     |LUT1      |     7|
|4     |LUT2      |    16|
|5     |LUT3      |    36|
|6     |LUT4      |    24|
|7     |LUT5      |    72|
|8     |LUT6      |   145|
|9     |MUXF7     |     4|
|10    |RAM256X1S |    40|
|11    |FDRE      |   132|
|12    |FDSE      |    10|
|13    |IBUF      |     3|
|14    |OBUF      |    11|
+------+----------+------+

Report Instance Areas: 
+------+-------------+----------------------------+------+
|      |Instance     |Module                      |Cells |
+------+-------------+----------------------------+------+
|1     |top          |                            |   503|
|2     |  ems0       |Execute_Memory_Stage        |    52|
|3     |    alu0     |ALU                         |     1|
|4     |      cp0    |Comparator                  |     1|
|5     |    dm0      |DataMemory                  |    51|
|6     |  fds0       |Fetch_Decode_Stage          |   238|
|7     |    bc0      |branch_comparator           |     1|
|8     |    fu0      |FetchUnit                   |   132|
|9     |      im0    |InstructionMemory           |   114|
|10    |      pc_reg |Register_10bit_PC           |    18|
|11    |    rf0      |RegisterFile                |   105|
|12    |      reg_a0 |Register_10bit              |    10|
|13    |      reg_ra |Register_10bit_0            |    24|
|14    |      reg_s0 |Register_10bit_1            |    20|
|15    |      reg_sp |Register_10bit_StackPointer |    10|
|16    |      reg_t0 |Register_10bit_2            |    18|
|17    |      reg_t1 |Register_10bit_3            |    13|
|18    |      reg_v0 |Register_10bit_4            |    10|
|19    |  reg_pipe1  |Register_Pipeline_38bit     |   177|
|20    |  reg_pipe2  |Register_Pipeline_14bit     |    21|
+------+-------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 571 ; free virtual = 23153
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 53 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.719 ; gain = 318.383 ; free physical = 573 ; free virtual = 23155
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1492.727 ; gain = 318.383 ; free physical = 573 ; free virtual = 23155
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 40 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 12 Warnings, 53 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1605.746 ; gain = 444.785 ; free physical = 561 ; free virtual = 23143
INFO: [Common 17-1381] The checkpoint '/archive/scripts/ECE3570Lab2/ECE3570Lab2.runs/synth_1/CPU10Bits_Pipelined.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU10Bits_Pipelined_utilization_synth.rpt -pb CPU10Bits_Pipelined_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1629.758 ; gain = 0.000 ; free physical = 558 ; free virtual = 23141
INFO: [Common 17-206] Exiting Vivado at Sat Mar 31 16:24:11 2018...
