{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417414440518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417414440518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 01:14:00 2014 " "Processing started: Mon Dec 01 01:14:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417414440518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417414440518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Project4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Project4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417414440518 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417414441033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydevice.v 1 1 " "Found 1 design units, including 1 entities, in source file keydevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDevice " "Found entity 1: KeyDevice" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddevice.v 1 1 " "Found 1 design units, including 1 entities, in source file leddevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 LedDevice " "Found entity 1: LedDevice" {  } { { "LedDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/LedDevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pcmux pcMux Processor.v(34) " "Verilog HDL Declaration information at Processor.v(34): object \"pcmux\" differs only in case from object \"pcMux\" in the same scope" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417414441158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr Processor.v(5) " "Verilog HDL Declaration information at Processor.v(5): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417414441158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg Processor.v(6) " "Verilog HDL Declaration information at Processor.v(6): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417414441158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scproccontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file scproccontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCProcController " "Found entity 1: SCProcController" {  } { { "SCProcController.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/SCProcController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file pipebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeBuffer " "Found entity 1: PipeBuffer" {  } { { "PipeBuffer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PipeBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrement.v 1 1 " "Found 1 design units, including 1 entities, in source file pcincrement.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIncrement " "Found entity 1: PCIncrement" {  } { { "PCIncrement.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PCIncrement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCAdder " "Found entity 1: PCAdder" {  } { { "PCAdder.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PCAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3to1 " "Found entity 1: Mux3to1" {  } { { "Mux3to1.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdevice.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDevice " "Found entity 1: HexDevice" {  } { { "HexDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/HexDevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swdevice.v 1 1 " "Found 1 design units, including 1 entities, in source file swdevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 SWDevice " "Found entity 1: SWDevice" {  } { { "SWDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/SWDevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file int_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_ctrl " "Found entity 1: int_ctrl" {  } { { "int_ctrl.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/int_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414441252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414441252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sysSelOut Processor.v(180) " "Verilog HDL Implicit Net warning at Processor.v(180): created implicit net for \"sysSelOut\"" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417414441252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idn_in Processor.v(199) " "Verilog HDL Implicit Net warning at Processor.v(199): created implicit net for \"idn_in\"" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417414441252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417414442794 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sysSelOut Processor.v(180) " "Verilog HDL warning at Processor.v(180): object sysSelOut used but never assigned" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 180 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1417414442794 "|Processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sysSelOut 0 Processor.v(180) " "Net \"sysSelOut\" at Processor.v(180) has no driver or initial value, using a default initial value '0'" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1417414442794 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "Processor.v" "PLL_inst" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414442873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414442951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 5000 " "Parameter \"gate_lock_counter\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""}  } { { "PLL.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417414443013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:pcMux " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:pcMux\"" {  } { { "Processor.v" "pcMux" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Processor.v" "pc" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIncrement PCIncrement:pcIncrement " "Elaborating entity \"PCIncrement\" for hierarchy \"PCIncrement:pcIncrement\"" {  } { { "Processor.v" "pcIncrement" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMemory " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMemory\"" {  } { { "Processor.v" "instMemory" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443329 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1417414443408 "|Processor|InstMemory:instMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCProcController SCProcController:controller " "Elaborating entity \"SCProcController\" for hierarchy \"SCProcController:controller\"" {  } { { "Processor.v" "controller" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414443408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SCProcController.v(21) " "Verilog HDL assignment warning at SCProcController.v(21): truncated value with size 32 to match size of target (1)" {  } { { "SCProcController.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/SCProcController.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417414444064 "|Processor|SCProcController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SCProcController.v(22) " "Verilog HDL assignment warning at SCProcController.v(22): truncated value with size 32 to match size of target (1)" {  } { { "SCProcController.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/SCProcController.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417414444064 "|Processor|SCProcController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SCProcController.v(23) " "Verilog HDL assignment warning at SCProcController.v(23): truncated value with size 32 to match size of target (1)" {  } { { "SCProcController.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/SCProcController.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417414444064 "|Processor|SCProcController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:signExtension " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:signExtension\"" {  } { { "Processor.v" "signExtension" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCAdder PCAdder:pcAdder " "Elaborating entity \"PCAdder\" for hierarchy \"PCAdder:pcAdder\"" {  } { { "Processor.v" "pcAdder" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:dprf " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:dprf\"" {  } { { "Processor.v" "dprf" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Processor.v" "alu" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444158 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(61) " "Verilog HDL warning at ALU.v(61): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/ALU.v" 61 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1417414444158 "|Processor|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeBuffer PipeBuffer:pipeBuffer " "Elaborating entity \"PipeBuffer\" for hierarchy \"PipeBuffer:pipeBuffer\"" {  } { { "Processor.v" "pipeBuffer" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:IRA " "Elaborating entity \"Register\" for hierarchy \"Register:IRA\"" {  } { { "Processor.v" "IRA" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:IHA " "Elaborating entity \"Register\" for hierarchy \"Register:IHA\"" {  } { { "Processor.v" "IHA" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:PCS " "Elaborating entity \"Register\" for hierarchy \"Register:PCS\"" {  } { { "Processor.v" "PCS" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:srOut " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:srOut\"" {  } { { "Processor.v" "srOut" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_ctrl int_ctrl:interrupter " "Elaborating entity \"int_ctrl\" for hierarchy \"int_ctrl:interrupter\"" {  } { { "Processor.v" "interrupter" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMemory\"" {  } { { "Processor.v" "dataMemory" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer\"" {  } { { "Processor.v" "timer" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDevice KeyDevice:key_device " "Elaborating entity \"KeyDevice\" for hierarchy \"KeyDevice:key_device\"" {  } { { "Processor.v" "key_device" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWDevice SWDevice:sw_device " "Elaborating entity \"SWDevice\" for hierarchy \"SWDevice:sw_device\"" {  } { { "Processor.v" "sw_device" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDevice HexDevice:hex_device " "Elaborating entity \"HexDevice\" for hierarchy \"HexDevice:hex_device\"" {  } { { "Processor.v" "hex_device" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg HexDevice:hex_device\|SevenSeg:sevenSeg3 " "Elaborating entity \"SevenSeg\" for hierarchy \"HexDevice:hex_device\|SevenSeg:sevenSeg3\"" {  } { { "HexDevice.v" "sevenSeg3" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/HexDevice.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedDevice LedDevice:ledr " "Elaborating entity \"LedDevice\" for hierarchy \"LedDevice:ledr\"" {  } { { "Processor.v" "ledr" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedDevice LedDevice:ledg " "Elaborating entity \"LedDevice\" for hierarchy \"LedDevice:ledg\"" {  } { { "Processor.v" "ledg" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414444298 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "DataMemory:dataMemory\|data_rtl_0 " "Inferred RAM node \"DataMemory:dataMemory\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1417414445448 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:dprf\|REGS " "RAM logic \"RegisterFile:dprf\|REGS\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "REGS" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/RegisterFile.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1417414445448 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1417414445448 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMemory\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMemory\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE stopwatch.mif " "Parameter INIT_FILE set to stopwatch.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417414454732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1417414454732 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1417414454732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMemory\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMemory\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMemory\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DataMemory:dataMemory\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE stopwatch.mif " "Parameter \"INIT_FILE\" = \"stopwatch.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414454951 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417414454951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bue1 " "Found entity 1: altsyncram_bue1" {  } { { "db/altsyncram_bue1.tdf" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/db/altsyncram_bue1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417414455263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417414455263 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417414460067 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbus\[0\] DataMemory:dataMemory\|data_rtl_0_bypass\[23\] " "Converted the fan-out from the tri-state buffer \"dbus\[0\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[23\]\" into an OR gate" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[31\] DataMemory:dataMemory\|data_rtl_0_bypass\[85\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[31\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[85\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[30\] DataMemory:dataMemory\|data_rtl_0_bypass\[83\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[30\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[83\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[29\] DataMemory:dataMemory\|data_rtl_0_bypass\[81\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[29\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[81\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[28\] DataMemory:dataMemory\|data_rtl_0_bypass\[79\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[28\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[79\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[27\] DataMemory:dataMemory\|data_rtl_0_bypass\[77\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[27\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[77\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[26\] DataMemory:dataMemory\|data_rtl_0_bypass\[75\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[26\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[75\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[25\] DataMemory:dataMemory\|data_rtl_0_bypass\[73\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[25\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[73\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[24\] DataMemory:dataMemory\|data_rtl_0_bypass\[71\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[24\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[71\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[23\] DataMemory:dataMemory\|data_rtl_0_bypass\[69\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[23\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[69\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[22\] DataMemory:dataMemory\|data_rtl_0_bypass\[67\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[22\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[67\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[21\] DataMemory:dataMemory\|data_rtl_0_bypass\[65\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[21\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[65\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[20\] DataMemory:dataMemory\|data_rtl_0_bypass\[63\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[20\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[63\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[19\] DataMemory:dataMemory\|data_rtl_0_bypass\[61\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[19\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[61\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[18\] DataMemory:dataMemory\|data_rtl_0_bypass\[59\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[18\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[59\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[17\] DataMemory:dataMemory\|data_rtl_0_bypass\[57\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[17\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[57\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[16\] DataMemory:dataMemory\|data_rtl_0_bypass\[55\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[16\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[55\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[15\] DataMemory:dataMemory\|data_rtl_0_bypass\[53\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[15\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[53\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[14\] DataMemory:dataMemory\|data_rtl_0_bypass\[51\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[14\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[51\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[13\] DataMemory:dataMemory\|data_rtl_0_bypass\[49\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[13\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[49\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[12\] DataMemory:dataMemory\|data_rtl_0_bypass\[47\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[12\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[47\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[11\] DataMemory:dataMemory\|data_rtl_0_bypass\[45\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[11\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[45\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[10\] DataMemory:dataMemory\|data_rtl_0_bypass\[43\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[10\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[43\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[9\] DataMemory:dataMemory\|data_rtl_0_bypass\[41\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[9\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[41\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbus\[8\] DataMemory:dataMemory\|data_rtl_0_bypass\[39\] " "Converted the fan-out from the tri-state buffer \"dbus\[8\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[39\]\" into an OR gate" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[7\] DataMemory:dataMemory\|data_rtl_0_bypass\[37\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[7\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[37\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[6\] DataMemory:dataMemory\|data_rtl_0_bypass\[35\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[6\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[35\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[5\] DataMemory:dataMemory\|data_rtl_0_bypass\[33\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[5\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[33\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyDevice:key_device\|DBUS\[4\] DataMemory:dataMemory\|data_rtl_0_bypass\[31\] " "Converted the fan-out from the tri-state buffer \"KeyDevice:key_device\|DBUS\[4\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[31\]\" into an OR gate" {  } { { "KeyDevice.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/KeyDevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbus\[3\] DataMemory:dataMemory\|data_rtl_0_bypass\[29\] " "Converted the fan-out from the tri-state buffer \"dbus\[3\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[29\]\" into an OR gate" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbus\[2\] DataMemory:dataMemory\|data_rtl_0_bypass\[27\] " "Converted the fan-out from the tri-state buffer \"dbus\[2\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[27\]\" into an OR gate" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbus\[1\] DataMemory:dataMemory\|data_rtl_0_bypass\[25\] " "Converted the fan-out from the tri-state buffer \"dbus\[1\]\" to the node \"DataMemory:dataMemory\|data_rtl_0_bypass\[25\]\" into an OR gate" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417414460501 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1417414460501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/output_files/Project4.map.smsg " "Generated suppressed messages file C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/output_files/Project4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417414482017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417414482429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417414482429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3268 " "Implemented 3268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417414482804 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417414482804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3174 " "Implemented 3174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417414482804 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417414482804 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1417414482804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417414482804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417414482851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 01:14:42 2014 " "Processing ended: Mon Dec 01 01:14:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417414482851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417414482851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417414482851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417414482851 ""}
