0.7
2020.2
Nov 18 2020
09:47:47
D:/ish/verilog/vivadoWS/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/ish/verilog/vivadoWS/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sim_1/new/tb_RF.sv,1716966590,systemVerilog,,,,tb_DP,,uvm,,,,,,
D:/ish/verilog/vivadoWS/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sources_1/new/ControlUnit.sv,1716966751,systemVerilog,,D:/ish/verilog/vivadoWS/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sources_1/new/DataPath.sv,,ControlUnit,,uvm,,,,,,
D:/ish/verilog/vivadoWS/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sources_1/new/DataPath.sv,1716960702,systemVerilog,,D:/ish/verilog/vivadoWS/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sources_1/new/DedicatedProcessor.sv,,DataPath;RegisterFile;adder;comparator;mux_2x1;register,,uvm,,,,,,
D:/ish/verilog/vivadoWS/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sources_1/new/DedicatedProcessor.sv,1716964421,systemVerilog,,D:/ish/verilog/vivadoWS/20240529_DedicatedProcessor_RegisterFile/20240529_DedicatedProcessor_RegisterFile.srcs/sim_1/new/tb_RF.sv,,DedicatedProcessor,,uvm,,,,,,
