ModuleName LEA_FinSub
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 25
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 512 ,Y1: 152 ,X2: 552 ,Y2: 152
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 184 ,Y1: 176 ,X2: 304 ,Y2: 176
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 184 ,Y1: 192 ,X2: 304 ,Y2: 192
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 368 ,Y1: 160 ,X2: 368 ,Y2: 184
Edge X1: 368 ,Y1: 160 ,X2: 448 ,Y2: 160
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 184 ,Y1: 144 ,X2: 448 ,Y2: 144
End
Branches
End
End
Ports
Port Left: 184 Top: 176 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 184 Top: 192 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 184 Top: 144 ,Orientation: 0
Portname: Bin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 552 Top: 152 ,Orientation: 0
Portname: D ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 304 Top: 168
Name: s0
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 448 Top: 136
Name: s3
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
End
Texts
End
Links
End
