/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] _00_;
  reg [2:0] _01_;
  wire [13:0] _02_;
  reg [20:0] _03_;
  reg [4:0] _04_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [40:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_24z = ~celloutsig_0_42z;
  assign celloutsig_1_4z = ~celloutsig_1_0z;
  assign celloutsig_0_12z = ~celloutsig_0_11z[1];
  assign celloutsig_0_23z = ~celloutsig_0_22z;
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _10_ <= 7'h00;
    else _10_ <= { celloutsig_0_21z[10:9], celloutsig_0_9z, celloutsig_0_24z, _00_[2:0] };
  assign out_data[38:32] = _10_;
  reg [23:0] _11_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 24'h000000;
    else _11_ <= { in_data[154:141], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_12z };
  assign out_data[151:128] = _11_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 3'h0;
    else _01_ <= { in_data[21:20], celloutsig_0_2z };
  reg [13:0] _13_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _13_ <= 14'h0000;
    else _13_ <= { in_data[32:25], celloutsig_0_2z, celloutsig_0_1z, _01_, celloutsig_0_42z };
  assign { _02_[13:7], _00_[9:4], _02_[0] } = _13_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 21'h000000;
    else _03_ <= { _02_[12:7], _00_[9:4], celloutsig_0_2z, celloutsig_0_12z, _01_, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z };
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _15_ <= 3'h0;
    else _15_ <= { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_18z };
  assign _00_[2:0] = _15_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 5'h00;
    else _04_ <= in_data[54:50];
  assign celloutsig_0_0z = in_data[32:16] >= in_data[66:50];
  assign celloutsig_0_5z = { in_data[16:13], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } >= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >= in_data[104:101];
  assign celloutsig_0_6z = { in_data[54], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } >= { in_data[81:71], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } >= { in_data[138:136], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z } >= { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_11z[5:0], celloutsig_0_42z, _01_ } >= { in_data[90:88], celloutsig_0_2z, celloutsig_0_5z, _01_, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[58:54] >= in_data[11:7];
  assign celloutsig_0_49z = { celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_41z, celloutsig_0_22z } * { celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_7z };
  assign celloutsig_1_6z = { in_data[167], celloutsig_1_0z, celloutsig_1_0z } * { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_14z = { in_data[133], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_7z } * { in_data[170:166], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_19z = { in_data[189:182], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z } * { celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_11z = in_data[23:15] * { celloutsig_0_6z, _01_, celloutsig_0_6z, celloutsig_0_5z, _01_ };
  assign celloutsig_0_21z = { in_data[13:5], celloutsig_0_0z, celloutsig_0_0z } * { in_data[84:79], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_30z = in_data[16:8] * { in_data[79:73], celloutsig_0_42z, celloutsig_0_42z };
  assign celloutsig_0_32z = { celloutsig_0_7z, celloutsig_0_12z, _00_[2:0] } * { _03_[3], celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_35z = { celloutsig_0_30z[7:2], celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_30z } * { celloutsig_0_21z[8:2], celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_24z, _01_, celloutsig_0_24z, _00_[2:0], celloutsig_0_14z, _00_[2:0], celloutsig_0_6z, celloutsig_0_34z, _02_[13:7], _00_[9:4], _02_[0] };
  assign celloutsig_0_36z = { celloutsig_0_32z, celloutsig_0_25z } * { celloutsig_0_21z[6:2], celloutsig_0_34z };
  assign celloutsig_0_38z = ^ { celloutsig_0_35z[21:6], celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_41z = ^ { celloutsig_0_36z[4:1], celloutsig_0_38z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_34z, _04_ };
  assign celloutsig_1_0z = ^ in_data[178:168];
  assign celloutsig_1_1z = ^ in_data[114:108];
  assign celloutsig_1_2z = ^ in_data[187:175];
  assign celloutsig_1_7z = ^ { in_data[161:151], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_8z = ^ { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_10z = ^ { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_12z = ^ { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_7z = ^ { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_42z = ^ { in_data[26:25], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_9z = ^ { in_data[59:48], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_14z = ^ celloutsig_0_11z;
  assign celloutsig_0_15z = ^ { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_16z = ^ { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_18z = ^ { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_22z = ^ { in_data[43:36], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_42z };
  assign celloutsig_0_25z = ^ _03_[5:2];
  assign celloutsig_0_28z = ^ { celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_34z = ^ { celloutsig_0_32z[1], celloutsig_0_7z, _01_, celloutsig_0_5z };
  assign _00_[3] = celloutsig_0_2z;
  assign _02_[6:1] = _00_[9:4];
  assign { out_data[109:96], out_data[3:0] } = { celloutsig_1_19z, celloutsig_0_49z };
endmodule
