{:input (genetic.crossover/dumb-crossover 1204629003 (genetic.mutation/change-names-remove-clause 1969787837 (genetic.mutation/change-constant-value 1366718134 (genetic.mutation/change-names-remove-clause 380262913 (genetic.mutation/change-constant-value 1400037141 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))) (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_12_14_15, wire5_1, wire2_13_15_16, \\wire17_:missing_19_3 , wire4_24, \\wire:missing_edge , \\wire30_:missing , wire31_34, wire32_1);\n  wire \\:missing_edge ;\n  input wire0_12_14_15;\n  wire wire0_12_14_15;\n  wire wire0_21;\n  wire wire0_26;\n  wire wire0_34;\n  wire wire10_18;\n  wire wire11_24;\n  wire wire12_13;\n  wire \\wire17_:missing ;\n  input \\wire17_:missing_19_3 ;\n  wire \\wire17_:missing_19_3 ;\n  wire wire18_20_23;\n  wire wire1_12_14_16;\n  wire wire26;\n  input wire2_13_15_16;\n  wire wire2_13_15_16;\n  input \\wire30_:missing ;\n  wire \\wire30_:missing ;\n  output wire31_34;\n  wire wire31_34;\n  output wire32_1;\n  wire wire32_1;\n  output wire4_24;\n  wire wire4_24;\n  inout wire5_1;\n  wire wire5_1;\n  wire \\wire6_:missing_25 ;\n  wire \\wire7_22_:missing ;\n  wire wire8_16;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_1_28 ;\n  wire \\wire:missing_20_27 ;\n  wire \\wire:missing_28 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_16;\n  assign \\wire17_:missing  = 4'h6 >> { \\wire17_:missing_19_3 , \\wire17_:missing_19_3  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire10_18, wire18_20_23 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire17_:missing_19_3 , \\wire17_:missing_19_3  };\n  assign \\wire:missing_20_27  = 4'h8 >> { wire18_20_23, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire10_18 = 2'h1 >> \\wire:missing_edge ;\n  assign wire11_24 = 2'h1 >> \\wire:missing_edge ;\n  assign wire12_13 = 4'h6 >> { wire1_12_14_16, wire0_12_14_15 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire2_13_15_16, wire12_13 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire1_12_14_16, wire0_12_14_15 };\n  assign \\wire:missing_15  = 4'h8 >> { wire2_13_15_16, wire0_12_14_15 };\n  assign wire8_16 = 4'h8 >> { wire2_13_15_16, wire1_12_14_16 };\n  assign \\wire6_:missing_25  = 1'h1;\n  assign \\wire7_22_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire31_34 = wire0_34;\n  assign \\wire:missing_28  = \\wire:missing_1_28 ;\n  assign \\wire:missing_edge  = \\wire:missing_20_27 ;\n  assign wire26 = wire0_26;\n  assign \\wire:missing_edge  = \\wire6_:missing_25 ;\n  assign wire4_24 = wire11_24;\n  assign wire18_20_23 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire7_22_:missing ;\n  assign \\wire:missing_edge  = wire0_21;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/19463F5B.v:3.1-67.10\" *)\nmodule postsynth(wire0_12_14_15, wire5_1, wire2_13_15_16, \\wire17_:missing_19_3 , wire4_24, \\wire:missing_edge , \\wire30_:missing , wire31_34, wire32_1);\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:5.9-5.23\" *)\n  input wire0_12_14_15;\n  wire wire0_12_14_15;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:7.8-7.16\" *)\n  wire wire0_21;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:9.8-9.16\" *)\n  wire wire0_34;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:10.8-10.17\" *)\n  wire wire10_18;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:11.8-11.17\" *)\n  wire wire11_24;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:14.9-14.30\" *)\n  input \\wire17_:missing_19_3 ;\n  wire \\wire17_:missing_19_3 ;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:16.8-16.20\" *)\n  wire wire18_20_23;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:19.9-19.23\" *)\n  input wire2_13_15_16;\n  wire wire2_13_15_16;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:21.9-21.25\" *)\n  input \\wire30_:missing ;\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:23.10-23.19\" *)\n  output wire31_34;\n  wire wire31_34;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:25.10-25.18\" *)\n  output wire32_1;\n  wire wire32_1;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:27.10-27.18\" *)\n  output wire4_24;\n  wire wire4_24;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:29.9-29.16\" *)\n  inout wire5_1;\n  wire wire5_1;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:31.8-31.26\" *)\n  wire \\wire6_:missing_25 ;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:32.8-32.26\" *)\n  wire \\wire7_22_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:37.8-37.27\" *)\n  wire \\wire:missing_20_27 ;\n  (* src = \"/tmp/fuzzmount6020635C/19463F5B.v:39.9-39.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_21 = 1'h1;\n  assign wire0_34 = 1'hx;\n  assign wire10_18 = 1'h0;\n  assign wire11_24 = 1'h0;\n  assign wire18_20_23 = 1'h1;\n  assign wire31_34 = 1'hx;\n  assign wire32_1 = 1'hx;\n  assign wire4_24 = 1'h0;\n  assign \\wire6_:missing_25  = 1'h1;\n  assign \\wire7_22_:missing  = 1'h1;\n  assign \\wire:missing_20_27  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 12:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u/src/top.v'.\nSBY 12:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] Copy '/tmp/fuzzmount6020635C/19463F5B.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u/src/19463F5B.v'.\nSBY 12:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] Copy '/tmp/fuzzmount6020635C/19463F5B.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u/src/19463F5B.post.v'.\nSBY 12:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] engine_0: abc pdr\nSBY 12:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] base: /tmp/fuzzmount6020635C/top.v:18: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] base: Warning: Wire presynth.\\wire32_1 is used but has no driver.\nSBY 12:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] base: Warning: Wire presynth.\\wire31_34 is used but has no driver.\nSBY 12:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] base: finished (returncode=0)\nSBY 12:56:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:56:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] aig: Warning: Wire presynth.\\wire32_1 is used but has no driver.\nSBY 12:56:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] aig: Warning: Wire presynth.\\wire31_34 is used but has no driver.\nSBY 12:56:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] aig: finished (returncode=0)\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] engine_0: Warning: The network has no constraints.\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] engine_0: finished (returncode=0)\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] engine_0: Status returned by engine: FAIL\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u'.\nSBY 12:56:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwpb94v0u] DONE (FAIL, rc=2)\n", :err ""}}}