{"vcs1":{"timestamp_begin":1735214108.091186914, "rt":1.74, "ut":0.74, "st":0.34}}
{"vcselab":{"timestamp_begin":1735214109.923442238, "rt":1.38, "ut":0.27, "st":0.24}}
{"link":{"timestamp_begin":1735214111.396199373, "rt":0.56, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735214107.224780396}
{"VCS_COMP_START_TIME": 1735214107.224780396}
{"VCS_COMP_END_TIME": 1735214152.702699199}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332624}}
{"stitch_vcselab": {"peak_mem": 223368}}
