-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.31
-- input : test.ari
-- input : a_ent.vhd

architecture rtl of test is

  component A
    port (

          port_from_matching_short_i : in std_logic;
          port_from_opposite_short_o : in std_logic;
          port_from_matching_long_in : in std_logic;
          port_from_opposite_long_out : in std_logic;
          port_to_matching_short : in std_logic;
          port_to_opposite_short : in std_logic;
          port_to_matching_long : in std_logic;
          port_to_opposite_long : in std_logic
         );
  end component;


begin
  i_A_0 : A
    port map (
      port_from_matching_long_in => port_from_matching_long,
      port_from_matching_short_i => port_from_matching_short,
      port_from_opposite_long_out => port_from_opposite_long,
      port_from_opposite_short_o => port_from_opposite_short,
      port_to_matching_long => port_to_matching_long_in,
      port_to_matching_short => port_to_matching_short_i,
      port_to_opposite_long => port_to_opposite_long_out,
      port_to_opposite_short => port_to_opposite_short_o);

end rtl;
