// Seed: 3355277062
module module_0 (
    input wire id_0,
    input tri0 id_1
);
  assign id_3 = id_0;
  id_4(
      .id_0("" && 1), .id_1(1'b0), .id_2(~1 - 1), .id_3(1 ^ 1), .id_4(id_0)
  );
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output wor id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input uwire id_7,
    input supply0 id_8
    , id_11,
    input tri0 id_9
);
  tri0 id_12 = 1;
  assign id_6 = 1 - (id_8);
  assign id_0 = 1;
  module_0(
      id_5, id_4
  );
  assign id_3 = 1;
  wire id_13;
endmodule
