
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 3986064 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 0 min 56 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986064 (Simulation time: 0 hr 0 min 56 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9778693 heartbeat IPC: 1.72633 cumulative IPC: 1.72633 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 15484677 heartbeat IPC: 1.75255 cumulative IPC: 1.73934 (Simulation time: 0 hr 3 min 42 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 20437108 heartbeat IPC: 2.01921 cumulative IPC: 1.82359 (Simulation time: 0 hr 5 min 2 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 25973974 heartbeat IPC: 1.80608 cumulative IPC: 1.81918 (Simulation time: 0 hr 6 min 25 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 30482201 heartbeat IPC: 2.21817 cumulative IPC: 1.88707 (Simulation time: 0 hr 7 min 41 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 34804845 heartbeat IPC: 2.3134 cumulative IPC: 1.94686 (Simulation time: 0 hr 8 min 56 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 39114672 heartbeat IPC: 2.32028 cumulative IPC: 1.99268 (Simulation time: 0 hr 10 min 11 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 43434439 heartbeat IPC: 2.31494 cumulative IPC: 2.02797 (Simulation time: 0 hr 11 min 26 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 47753671 heartbeat IPC: 2.31523 cumulative IPC: 2.05632 (Simulation time: 0 hr 12 min 41 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 52085326 heartbeat IPC: 2.30859 cumulative IPC: 2.07903 (Simulation time: 0 hr 13 min 55 sec) 
Finished CPU 0 instructions: 100000002 cycles: 48099263 cumulative IPC: 2.07903 (Simulation time: 0 hr 13 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.07903 instructions: 100000002 cycles: 48099263
cpu0_DTLB TOTAL     ACCESS:   40548932  HIT:   40534748  MISS:      14184
cpu0_DTLB LOAD      ACCESS:   32393524  HIT:   32385775  MISS:       7749
cpu0_DTLB RFO       ACCESS:    8155408  HIT:    8148973  MISS:       6435
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.1 cycles
cpu0_ITLB TOTAL     ACCESS:     795096  HIT:     795024  MISS:         72
cpu0_ITLB LOAD      ACCESS:     795096  HIT:     795024  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 23.2639 cycles
cpu0_L1I TOTAL     ACCESS:      62178  HIT:      62073  MISS:        105
cpu0_L1I LOAD      ACCESS:      62178  HIT:      62073  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 116.4 cycles
cpu0_STLB TOTAL     ACCESS:      14256  HIT:      13801  MISS:        455
cpu0_STLB LOAD      ACCESS:       7821  HIT:       7813  MISS:          8
cpu0_STLB RFO       ACCESS:       6435  HIT:       5988  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 192.209 cycles
cpu0_L1D TOTAL     ACCESS:   33080175  HIT:   32610247  MISS:     469928
cpu0_L1D LOAD      ACCESS:   28667443  HIT:   28506246  MISS:     161197
cpu0_L1D RFO       ACCESS:    4412278  HIT:    4103570  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        454  HIT:        431  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 393 cycles
cpu0_L2C TOTAL     ACCESS:     774974  HIT:     470050  MISS:     304924
cpu0_L2C LOAD      ACCESS:     161302  HIT:     149067  MISS:      12235
cpu0_L2C RFO       ACCESS:     308708  HIT:      16074  MISS:     292634
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     304941  HIT:     304894  MISS:         47
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         15  MISS:          8
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 588.736 cycles
LLC TOTAL     ACCESS:     594364  HIT:     486624  MISS:     107740
LLC LOAD      ACCESS:      12234  HIT:       9920  MISS:       2314
LLC RFO       ACCESS:     292633  HIT:     192223  MISS:     100410
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     289489  HIT:     284477  MISS:       5012
LLC TRANSLATION ACCESS:          8  HIT:          4  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1606.81 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1213  ROW_BUFFER_MISS:     101514
 DBUS AVG_CONGESTED_CYCLE:    3.99864
 WQ ROW_BUFFER_HIT:       1985  ROW_BUFFER_MISS:      92279  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.747
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

