!PADS-POWERPCB-V9.5-MILS! DESIGN DATABASE ASCII FILE 1.0

*PCB*        GENERAL PARAMETERS OF THE PCB

UNITS 0
ORIGIN 0.0 0.0

*REMARK* Synthetic test for all constraint types
*REMARK* Tests clearance, width, via, differential pair, and length constraints

*PART*       PART ITEMS

U1 QFP48 2000 2000 0 0 0
U2 QFP48 4000 2000 0 0 0

*NET*        NET LIST ITEMS

*SIGNAL* CLK
U1.1 U2.1

*SIGNAL* DATA0
U1.2 U2.2

*SIGNAL* DATA1
U1.3 U2.3

*SIGNAL* DIFF_P
U1.10 U2.10

*SIGNAL* DIFF_N
U1.11 U2.11

*ROUTE*      ROUTING ITEMS

*LINES*      LINES ITEMS

BOARD_OUTLINE BOARD 0 0 1 0
CLOSED 5 10 0 0
0 0
8000 0
8000 4000
0 4000
0 0

*TEXT*       TEXT ITEMS

*NETCLASS*   NET CLASS DEFINITIONS

DEFAULT
CLEARANCE 10.0
TRACK_WIDTH 8.0
VIA_DIAMETER 40.0
VIA_DRILL 20.0

HIGH_SPEED
CLEARANCE 15.0
TRACK_WIDTH 6.0
VIA_DIAMETER 30.0
VIA_DRILL 15.0
CLK
DATA0
DATA1

POWER_CLASS
CLEARANCE 20.0
TRACK_WIDTH 20.0
VIA_DIAMETER 50.0
VIA_DRILL 25.0

*DIFFPAIR*   DIFFERENTIAL PAIR DEFINITIONS

DIFF_PAIR1
TRACK_WIDTH 5.0
TRACK_GAP 10.0
DIFF_P
DIFF_N

*CONSTRAINT* DESIGN RULE CONSTRAINTS

MAX_LENGTH CLK 2000.0
MIN_LENGTH CLK 500.0
MATCHED_LENGTH DATA0 DATA1 50.0

*END*
