$date
  Tue May 01 17:16:24 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clkinput $end
$var reg 1 " enablewriteinput $end
$var reg 2 # rsinput[1:0] $end
$var reg 2 $ rtinput[1:0] $end
$var reg 2 % desinput[1:0] $end
$var reg 8 & write_datainput[7:0] $end
$var reg 8 ' rsvalresult[7:0] $end
$var reg 8 ( rtvalresult[7:0] $end
$scope module registers_implementation $end
$var reg 2 ) rs[1:0] $end
$var reg 2 * rt[1:0] $end
$var reg 2 + des[1:0] $end
$var reg 8 , write_data[7:0] $end
$var reg 1 - clk $end
$var reg 1 . enablewrite $end
$var reg 8 / rsval[7:0] $end
$var reg 8 0 rtval[7:0] $end
$var reg 2 1 select0[1:0] $end
$var reg 2 2 select1[1:0] $end
$var reg 2 3 select2[1:0] $end
$var reg 2 4 select3[1:0] $end
$var reg 8 5 reg0val[7:0] $end
$var reg 8 6 reg1val[7:0] $end
$var reg 8 7 reg2val[7:0] $end
$var reg 8 8 reg3val[7:0] $end
$scope module reg0 $end
$var reg 8 9 i[7:0] $end
$var reg 1 : i_shift_in $end
$var reg 2 ; sel[1:0] $end
$var reg 1 < clock $end
$var reg 1 = enable $end
$var reg 8 > o[7:0] $end
$var reg 8 ? output_value[7:0] $end
$scope module shift_reg_1 $end
$var reg 4 @ i[3:0] $end
$var reg 1 A r_shift_in $end
$var reg 1 B l_shift_in $end
$var reg 2 C sel[1:0] $end
$var reg 1 D clock $end
$var reg 1 E enable $end
$var reg 4 F o[3:0] $end
$var reg 4 G next_value[3:0] $end
$upscope $end
$scope module shift_reg_2 $end
$var reg 4 H i[3:0] $end
$var reg 1 I r_shift_in $end
$var reg 1 J l_shift_in $end
$var reg 2 K sel[1:0] $end
$var reg 1 L clock $end
$var reg 1 M enable $end
$var reg 4 N o[3:0] $end
$var reg 4 O next_value[3:0] $end
$upscope $end
$upscope $end
$scope module reg1 $end
$var reg 8 P i[7:0] $end
$var reg 1 Q i_shift_in $end
$var reg 2 R sel[1:0] $end
$var reg 1 S clock $end
$var reg 1 T enable $end
$var reg 8 U o[7:0] $end
$var reg 8 V output_value[7:0] $end
$scope module shift_reg_1 $end
$var reg 4 W i[3:0] $end
$var reg 1 X r_shift_in $end
$var reg 1 Y l_shift_in $end
$var reg 2 Z sel[1:0] $end
$var reg 1 [ clock $end
$var reg 1 \ enable $end
$var reg 4 ] o[3:0] $end
$var reg 4 ^ next_value[3:0] $end
$upscope $end
$scope module shift_reg_2 $end
$var reg 4 _ i[3:0] $end
$var reg 1 ` r_shift_in $end
$var reg 1 a l_shift_in $end
$var reg 2 b sel[1:0] $end
$var reg 1 c clock $end
$var reg 1 d enable $end
$var reg 4 e o[3:0] $end
$var reg 4 f next_value[3:0] $end
$upscope $end
$upscope $end
$scope module reg2 $end
$var reg 8 g i[7:0] $end
$var reg 1 h i_shift_in $end
$var reg 2 i sel[1:0] $end
$var reg 1 j clock $end
$var reg 1 k enable $end
$var reg 8 l o[7:0] $end
$var reg 8 m output_value[7:0] $end
$scope module shift_reg_1 $end
$var reg 4 n i[3:0] $end
$var reg 1 o r_shift_in $end
$var reg 1 p l_shift_in $end
$var reg 2 q sel[1:0] $end
$var reg 1 r clock $end
$var reg 1 s enable $end
$var reg 4 t o[3:0] $end
$var reg 4 u next_value[3:0] $end
$upscope $end
$scope module shift_reg_2 $end
$var reg 4 v i[3:0] $end
$var reg 1 w r_shift_in $end
$var reg 1 x l_shift_in $end
$var reg 2 y sel[1:0] $end
$var reg 1 z clock $end
$var reg 1 { enable $end
$var reg 4 | o[3:0] $end
$var reg 4 } next_value[3:0] $end
$upscope $end
$upscope $end
$scope module reg3 $end
$var reg 8 !" i[7:0] $end
$var reg 1 "" i_shift_in $end
$var reg 2 #" sel[1:0] $end
$var reg 1 $" clock $end
$var reg 1 %" enable $end
$var reg 8 &" o[7:0] $end
$var reg 8 '" output_value[7:0] $end
$scope module shift_reg_1 $end
$var reg 4 (" i[3:0] $end
$var reg 1 )" r_shift_in $end
$var reg 1 *" l_shift_in $end
$var reg 2 +" sel[1:0] $end
$var reg 1 ," clock $end
$var reg 1 -" enable $end
$var reg 4 ." o[3:0] $end
$var reg 4 /" next_value[3:0] $end
$upscope $end
$scope module shift_reg_2 $end
$var reg 4 0" i[3:0] $end
$var reg 1 1" r_shift_in $end
$var reg 1 2" l_shift_in $end
$var reg 2 3" sel[1:0] $end
$var reg 1 4" clock $end
$var reg 1 5" enable $end
$var reg 4 6" o[3:0] $end
$var reg 4 7" next_value[3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
b00 #
b00 $
b00 %
b01010101 &
b00000000 '
b00000000 (
b00 )
b00 *
b00 +
b01010101 ,
1-
0.
b00000000 /
b00000000 0
b00 1
b00 2
b00 3
b00 4
b00000000 5
b00000000 6
b00000000 7
b00000000 8
b01010101 9
0:
b00 ;
1<
1=
b00000000 >
b00000000 ?
b0101 @
0A
0B
b00 C
1D
1E
b0000 F
b0000 G
b0101 H
0I
0J
b00 K
1L
1M
b0000 N
b0000 O
b01010101 P
0Q
b00 R
1S
1T
b00000000 U
b00000000 V
b0101 W
0X
0Y
b00 Z
1[
1\
b0000 ]
b0000 ^
b0101 _
0`
0a
b00 b
1c
1d
b0000 e
b0000 f
b01010101 g
0h
b00 i
1j
1k
b00000000 l
b00000000 m
b0101 n
0o
0p
b00 q
1r
1s
b0000 t
b0000 u
b0101 v
0w
0x
b00 y
1z
1{
b0000 |
b0000 }
b01010101 !"
0""
b00 #"
1$"
1%"
b00000000 &"
b00000000 '"
b0101 ("
0)"
0*"
b00 +"
1,"
1-"
b0000 ."
b0000 /"
b0101 0"
01"
02"
b00 3"
14"
15"
b0000 6"
b0000 7"
#1000000
0!
0-
0<
0D
0L
0S
0[
0c
0j
0r
0z
0$"
0,"
04"
#2000000
1!
1"
1-
1.
b11 1
b11 ;
1<
b11 C
1D
b11 K
1L
1S
1[
1c
1j
1r
1z
1$"
1,"
14"
#3000000
0!
0-
0<
0D
0L
0S
0[
0c
0j
0r
0z
0$"
0,"
04"
#4000000
1!
b01 %
b10101010 &
b10101010 '
b10101010 (
b01 +
b10101010 ,
1-
b10101010 /
b10101010 0
b00 1
b11 2
b10101010 5
b10101010 9
b00 ;
1<
b10101010 >
b10101010 ?
b1010 @
1A
b00 C
1D
b1010 F
b1010 G
b1010 H
b00 K
1L
b1010 N
b1010 O
b10101010 P
b11 R
1S
b1010 W
b11 Z
1[
b1010 _
b11 b
1c
b10101010 g
1j
b1010 n
1r
b1010 v
1z
b10101010 !"
1$"
b1010 ("
1,"
b1010 0"
14"
#5000000
0!
0-
0<
0D
0L
0S
0[
0c
0j
0r
0z
0$"
0,"
04"
#6000000
1!
b10 #
b11 $
b00 %
b11111111 &
b00000000 '
b00000000 (
b10 )
b11 *
b00 +
b11111111 ,
1-
b00000000 /
b00000000 0
b11 1
b00 2
b11111111 6
b11111111 9
b11 ;
1<
b1111 @
b11 C
1D
b1111 H
b11 K
1L
b11111111 P
b00 R
1S
b11111111 U
b11111111 V
b1111 W
1X
b00 Z
1[
b1111 ]
b1111 ^
b1111 _
1a
b00 b
1c
b1111 e
b1111 f
b11111111 g
1j
b1111 n
1r
b1111 v
1z
b11111111 !"
1$"
b1111 ("
1,"
b1111 0"
14"
#7000000
0!
0-
0<
0D
0L
0S
0[
0c
0j
0r
0z
0$"
0,"
04"
#8000000
1!
b00 #
b11 %
b00001111 &
b00001111 '
b00001111 (
b00 )
b11 +
b00001111 ,
1-
b00001111 /
b00001111 0
b00 1
b11 4
b00001111 5
b00001111 9
b00 ;
1<
b00001111 >
b00001111 ?
b0000 @
b00 C
1D
b0000 F
b0000 G
b00 K
1L
b1111 N
b1111 O
b00001111 P
1S
b0000 W
1[
1c
b00001111 g
1j
b0000 n
1r
1z
b00001111 !"
b11 #"
1$"
b0000 ("
b11 +"
1,"
b11 3"
14"
#9000000
0!
0-
0<
0D
0L
0S
0[
0c
0j
0r
0z
0$"
0,"
04"
#10000000
