-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce1 : OUT STD_LOGIC;
    C_we1 : OUT STD_LOGIC;
    C_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln55_reg_2868 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal icmp_ln55_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln56_fu_1043_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln56_reg_2872 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln61_fu_1059_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_reg_2878 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_reg_2878_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1_fu_1063_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln1_reg_2890 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln1_reg_2890_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1093_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_reg_2938 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_reg_2943 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1143_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_reg_2948 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_reg_2953 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln60_fu_1193_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln60_reg_2959 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln60_reg_2959_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1197_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_reg_2965 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_30_fu_1237_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_30_reg_2970 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln60_1_fu_1277_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_1_reg_2975 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_1281_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_39_reg_2980 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_49_fu_1321_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_49_reg_2985 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_58_fu_1361_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_58_reg_2990 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_67_fu_1401_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_67_reg_2995 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_3_fu_1602_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_3_reg_3000 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln61_7_fu_1761_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_7_reg_3005 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_3010 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_3015 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_3020 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_3025 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_3030 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_3035 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_11_fu_1946_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_11_reg_3040 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln61_15_fu_2104_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_15_reg_3045 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_47_reg_3050 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_19_fu_2308_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_19_reg_3055 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal select_ln61_23_fu_2466_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_23_reg_3060 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_27_fu_2654_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_27_reg_3065 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_31_fu_2812_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_31_reg_3070 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln61_9_fu_1081_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln61_8_fu_1778_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln61_10_fu_1791_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_11_fu_2140_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln61_12_fu_2153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_13_fu_2483_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_14_fu_2499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_15_fu_2829_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln61_16_fu_2842_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal jj_fu_288 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln56_fu_2120_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_jj_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_292 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln55_fu_1051_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_296 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln55_1_fu_1013_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (11 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal C_we1_local : STD_LOGIC;
    signal C_d1_local : STD_LOGIC_VECTOR (23 downto 0);
    signal C_ce1_local : STD_LOGIC;
    signal C_address1_local : STD_LOGIC_VECTOR (13 downto 0);
    signal C_we0_local : STD_LOGIC;
    signal C_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal C_ce0_local : STD_LOGIC;
    signal C_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_861_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_1_fu_1456_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_5_fu_1800_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_9_fu_2162_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_13_fu_2508_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_861_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_fu_1451_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_4_fu_1796_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_8_fu_2158_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_12_fu_2504_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_865_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_3_fu_1615_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_7_fu_1958_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_11_fu_2320_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_15_fu_2666_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_865_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_2_fu_1610_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_6_fu_1954_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_10_fu_2316_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln61_14_fu_2662_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_861_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_895_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_909_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_865_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_955_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_969_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1035_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_fu_1025_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_fu_1029_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_1073_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_fu_1093_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_fu_1143_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_fu_1197_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_30_fu_1237_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_39_fu_1281_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_49_fu_1321_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_58_fu_1361_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_67_fu_1401_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_887_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_877_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln61_fu_1468_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln61_fu_1472_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_1478_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1460_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_fu_1492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1498_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_1_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_1_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_fu_1506_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_2_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_869_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_3_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_1_fu_1526_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_2_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_4_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_16_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_4_fu_1576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_3_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_5_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_1_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_2_fu_1588_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_937_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln61_1_fu_1627_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln61_1_fu_1631_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_15_fu_1637_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_5_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_6_fu_1651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_6_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_7_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_4_fu_1665_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_7_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_929_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_2_fu_1705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_8_fu_1711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_5_fu_1685_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_8_fu_1693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_10_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_17_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_9_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_9_fu_1717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_11_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_3_fu_1755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_6_fu_1747_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln61_8_fu_1772_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_10_fu_1783_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln61_2_fu_1812_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln61_2_fu_1816_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_25_fu_1822_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_1804_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_10_fu_1830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_12_fu_1836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1842_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_11_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_13_fu_1864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_8_fu_1850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_12_fu_1884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_4_fu_1890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_13_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_9_fu_1870_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_14_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_16_fu_1908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_18_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_14_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_15_fu_1902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_17_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_5_fu_1940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_10_fu_1932_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln61_3_fu_1970_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln61_3_fu_1974_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_34_fu_1980_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1962_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_15_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_18_fu_1994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_2000_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_16_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_19_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_12_fu_2008_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_17_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_6_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_18_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_13_fu_2028_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_20_fu_2036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_22_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_19_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_19_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_21_fu_2060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_23_fu_2084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_7_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_14_fu_2090_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln55_fu_1769_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_20_fu_2131_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_fu_2145_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln61_4_fu_2174_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln61_4_fu_2178_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_43_fu_2184_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_2166_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_20_fu_2192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_24_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_21_fu_2220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_25_fu_2226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_16_fu_2212_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_22_fu_2246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_8_fu_2252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_23_fu_2258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_17_fu_2232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_26_fu_2240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_28_fu_2270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_20_fu_2276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_24_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_27_fu_2264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_29_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_9_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_18_fu_2294_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln61_5_fu_2332_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln61_5_fu_2336_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_53_fu_2342_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_2324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_25_fu_2350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_30_fu_2356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_2362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_26_fu_2378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_31_fu_2384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_20_fu_2370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_27_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_10_fu_2410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_28_fu_2416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_21_fu_2390_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_32_fu_2398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_34_fu_2428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_21_fu_2434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_29_fu_2440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_33_fu_2422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_35_fu_2446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_11_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_22_fu_2452_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_38_fu_2474_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_48_fu_2488_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln61_6_fu_2520_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln61_6_fu_2524_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_62_fu_2530_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_2512_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_30_fu_2538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_36_fu_2544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_2550_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_31_fu_2566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_37_fu_2572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_24_fu_2558_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_32_fu_2592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_12_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_33_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_25_fu_2578_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_38_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_40_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_22_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_34_fu_2628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_39_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_41_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_13_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_26_fu_2640_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln61_7_fu_2678_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln61_7_fu_2682_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_71_fu_2688_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_2670_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_35_fu_2696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_42_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_2708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_36_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_43_fu_2730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_28_fu_2716_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_37_fu_2750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_14_fu_2756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_38_fu_2762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_29_fu_2736_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_44_fu_2744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_46_fu_2774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_23_fu_2780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_39_fu_2786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_45_fu_2768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_47_fu_2792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_15_fu_2806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_30_fu_2798_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_57_fu_2820_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_66_fu_2834_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_1_fu_1093_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1093_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1093_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1093_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1093_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1093_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1093_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1093_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1143_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1143_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1143_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1143_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1143_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1143_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1143_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1143_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1197_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1197_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1197_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1197_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1197_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1197_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1197_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1197_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1237_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1237_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1237_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1237_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1237_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1237_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1237_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1237_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_fu_1281_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_fu_1281_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_fu_1281_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_fu_1281_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_fu_1281_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_fu_1281_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_fu_1281_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_fu_1281_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1321_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1321_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1321_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1321_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1321_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1321_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1321_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1321_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_58_fu_1361_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_58_fu_1361_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_58_fu_1361_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_58_fu_1361_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_58_fu_1361_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_58_fu_1361_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_58_fu_1361_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_58_fu_1361_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_1401_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_1401_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_1401_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_1401_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_1401_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_1401_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_1401_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_1401_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_17_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U244 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => grp_fu_861_p0,
        din1 => grp_fu_861_p1,
        dout => grp_fu_861_p2);

    mul_24s_24s_48_1_1_U245 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => grp_fu_865_p0,
        din1 => grp_fu_865_p1,
        dout => grp_fu_865_p2);

    sparsemux_17_6_24_1_1_U246 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_reload,
        din1 => scale_8_reload,
        din2 => scale_16_reload,
        din3 => scale_24_reload,
        din4 => scale_32_reload,
        din5 => scale_40_reload,
        din6 => scale_48_reload,
        din7 => scale_56_reload,
        def => tmp_1_fu_1093_p17,
        sel => select_ln56_fu_1043_p3,
        dout => tmp_1_fu_1093_p19);

    sparsemux_17_6_24_1_1_U247 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_1_reload,
        din1 => scale_9_reload,
        din2 => scale_17_reload,
        din3 => scale_25_reload,
        din4 => scale_33_reload,
        din5 => scale_41_reload,
        din6 => scale_49_reload,
        din7 => scale_57_reload,
        def => tmp_11_fu_1143_p17,
        sel => select_ln56_fu_1043_p3,
        dout => tmp_11_fu_1143_p19);

    sparsemux_17_6_24_1_1_U248 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_2_reload,
        din1 => scale_10_reload,
        din2 => scale_18_reload,
        din3 => scale_26_reload,
        din4 => scale_34_reload,
        din5 => scale_42_reload,
        din6 => scale_50_reload,
        din7 => scale_58_reload,
        def => tmp_21_fu_1197_p17,
        sel => select_ln56_fu_1043_p3,
        dout => tmp_21_fu_1197_p19);

    sparsemux_17_6_24_1_1_U249 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_3_reload,
        din1 => scale_11_reload,
        din2 => scale_19_reload,
        din3 => scale_27_reload,
        din4 => scale_35_reload,
        din5 => scale_43_reload,
        din6 => scale_51_reload,
        din7 => scale_59_reload,
        def => tmp_30_fu_1237_p17,
        sel => select_ln56_fu_1043_p3,
        dout => tmp_30_fu_1237_p19);

    sparsemux_17_6_24_1_1_U250 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_4_reload,
        din1 => scale_12_reload,
        din2 => scale_20_reload,
        din3 => scale_28_reload,
        din4 => scale_36_reload,
        din5 => scale_44_reload,
        din6 => scale_52_reload,
        din7 => scale_60_reload,
        def => tmp_39_fu_1281_p17,
        sel => select_ln56_fu_1043_p3,
        dout => tmp_39_fu_1281_p19);

    sparsemux_17_6_24_1_1_U251 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_5_reload,
        din1 => scale_13_reload,
        din2 => scale_21_reload,
        din3 => scale_29_reload,
        din4 => scale_37_reload,
        din5 => scale_45_reload,
        din6 => scale_53_reload,
        din7 => scale_61_reload,
        def => tmp_49_fu_1321_p17,
        sel => select_ln56_fu_1043_p3,
        dout => tmp_49_fu_1321_p19);

    sparsemux_17_6_24_1_1_U252 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_6_reload,
        din1 => scale_14_reload,
        din2 => scale_22_reload,
        din3 => scale_30_reload,
        din4 => scale_38_reload,
        din5 => scale_46_reload,
        din6 => scale_54_reload,
        din7 => scale_62_reload,
        def => tmp_58_fu_1361_p17,
        sel => select_ln56_fu_1043_p3,
        dout => tmp_58_fu_1361_p19);

    sparsemux_17_6_24_1_1_U253 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_7_reload,
        din1 => scale_15_reload,
        din2 => scale_23_reload,
        din3 => scale_31_reload,
        din4 => scale_39_reload,
        din5 => scale_47_reload,
        din6 => scale_55_reload,
        din7 => scale_63_reload,
        def => tmp_67_fu_1401_p17,
        sel => select_ln56_fu_1043_p3,
        dout => tmp_67_fu_1401_p19);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln55_fu_1007_p2 = ap_const_lv1_0))) then 
                    i_fu_292 <= select_ln55_fu_1051_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_292 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln55_fu_1007_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_296 <= add_ln55_1_fu_1013_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_296 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    jj_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                jj_fu_288 <= ap_const_lv7_0;
            elsif (((icmp_ln55_reg_2868 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                jj_fu_288 <= add_ln56_fu_2120_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_reg_2868 <= icmp_ln55_fu_1007_p2;
                lshr_ln1_reg_2890 <= select_ln56_fu_1043_p3(5 downto 3);
                lshr_ln1_reg_2890_pp0_iter1_reg <= lshr_ln1_reg_2890;
                select_ln56_reg_2872 <= select_ln56_fu_1043_p3;
                select_ln61_27_reg_3065 <= select_ln61_27_fu_2654_p3;
                select_ln61_31_reg_3070 <= select_ln61_31_fu_2812_p3;
                tmp_11_reg_2948 <= tmp_11_fu_1143_p19;
                tmp_19_reg_2953 <= select_ln56_fu_1043_p3(5 downto 2);
                tmp_1_reg_2938 <= tmp_1_fu_1093_p19;
                tmp_21_reg_2965 <= tmp_21_fu_1197_p19;
                tmp_30_reg_2970 <= tmp_30_fu_1237_p19;
                tmp_39_reg_2980 <= tmp_39_fu_1281_p19;
                tmp_49_reg_2985 <= tmp_49_fu_1321_p19;
                tmp_58_reg_2990 <= tmp_58_fu_1361_p19;
                tmp_67_reg_2995 <= tmp_67_fu_1401_p19;
                tmp_9_reg_2943 <= select_ln56_fu_1043_p3(5 downto 1);
                trunc_ln60_1_reg_2975 <= trunc_ln60_1_fu_1277_p1;
                trunc_ln60_reg_2959 <= trunc_ln60_fu_1193_p1;
                trunc_ln60_reg_2959_pp0_iter1_reg <= trunc_ln60_reg_2959;
                trunc_ln61_reg_2878 <= trunc_ln61_fu_1059_p1;
                trunc_ln61_reg_2878_pp0_iter1_reg <= trunc_ln61_reg_2878;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                select_ln61_11_reg_3040 <= select_ln61_11_fu_1946_p3;
                select_ln61_15_reg_3045 <= select_ln61_15_fu_2104_p3;
                tmp_47_reg_3050 <= zext_ln55_fu_1769_p1(1 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                select_ln61_19_reg_3055 <= select_ln61_19_fu_2308_p3;
                select_ln61_23_reg_3060 <= select_ln61_23_fu_2466_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                select_ln61_3_reg_3000 <= select_ln61_3_fu_1602_p3;
                select_ln61_7_reg_3005 <= select_ln61_7_fu_1761_p3;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_3030 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_3025 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_3020 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_3015 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_3010 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_3035 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    C_address0 <= C_address0_local;

    C_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, zext_ln61_10_fu_1791_p1, ap_block_pp0_stage3, zext_ln61_12_fu_2153_p1, zext_ln61_14_fu_2499_p1, ap_block_pp0_stage1, zext_ln61_16_fu_2842_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_address0_local <= zext_ln61_16_fu_2842_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_address0_local <= zext_ln61_14_fu_2499_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_address0_local <= zext_ln61_12_fu_2153_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_address0_local <= zext_ln61_10_fu_1791_p1(14 - 1 downto 0);
        else 
            C_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    C_address1 <= C_address1_local;

    C_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, zext_ln61_8_fu_1778_p1, ap_block_pp0_stage2, zext_ln61_11_fu_2140_p1, ap_block_pp0_stage3, zext_ln61_13_fu_2483_p1, zext_ln61_15_fu_2829_p1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_address1_local <= zext_ln61_15_fu_2829_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_address1_local <= zext_ln61_13_fu_2483_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_address1_local <= zext_ln61_11_fu_2140_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_address1_local <= zext_ln61_8_fu_1778_p1(14 - 1 downto 0);
        else 
            C_address1_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    C_ce0 <= C_ce0_local;

    C_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_ce0_local <= ap_const_logic_1;
        else 
            C_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_ce1 <= C_ce1_local;

    C_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_ce1_local <= ap_const_logic_1;
        else 
            C_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_d0 <= C_d0_local;

    C_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, select_ln61_7_reg_3005, ap_CS_fsm_pp0_stage2, select_ln61_15_reg_3045, select_ln61_23_reg_3060, select_ln61_31_reg_3070, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_d0_local <= select_ln61_31_reg_3070;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_d0_local <= select_ln61_23_reg_3060;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_d0_local <= select_ln61_15_reg_3045;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_d0_local <= select_ln61_7_reg_3005;
        else 
            C_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    C_d1 <= C_d1_local;

    C_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, select_ln61_3_reg_3000, select_ln61_11_reg_3040, ap_CS_fsm_pp0_stage2, select_ln61_19_reg_3055, select_ln61_27_reg_3065, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_d1_local <= select_ln61_27_reg_3065;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_d1_local <= select_ln61_19_reg_3055;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_d1_local <= select_ln61_11_reg_3040;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_d1_local <= select_ln61_3_reg_3000;
        else 
            C_d1_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    C_we0 <= C_we0_local;

    C_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, icmp_ln55_reg_2868, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln55_reg_2868 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln55_reg_2868 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_we0_local <= ap_const_logic_1;
        else 
            C_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_we1 <= C_we1_local;

    C_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, icmp_ln55_reg_2868, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln55_reg_2868 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln55_reg_2868 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_we1_local <= ap_const_logic_1;
        else 
            C_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln55_1_fu_1013_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv12_1));
    add_ln55_fu_1029_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln56_fu_2120_p2 <= std_logic_vector(unsigned(zext_ln55_fu_1769_p1) + unsigned(ap_const_lv7_8));
    add_ln61_1_fu_1631_p2 <= std_logic_vector(unsigned(grp_fu_937_p4) + unsigned(zext_ln61_1_fu_1627_p1));
    add_ln61_2_fu_1816_p2 <= std_logic_vector(unsigned(grp_fu_877_p4) + unsigned(zext_ln61_2_fu_1812_p1));
    add_ln61_3_fu_1974_p2 <= std_logic_vector(unsigned(grp_fu_937_p4) + unsigned(zext_ln61_3_fu_1970_p1));
    add_ln61_4_fu_2178_p2 <= std_logic_vector(unsigned(grp_fu_877_p4) + unsigned(zext_ln61_4_fu_2174_p1));
    add_ln61_5_fu_2336_p2 <= std_logic_vector(unsigned(grp_fu_937_p4) + unsigned(zext_ln61_5_fu_2332_p1));
    add_ln61_6_fu_2524_p2 <= std_logic_vector(unsigned(grp_fu_877_p4) + unsigned(zext_ln61_6_fu_2520_p1));
    add_ln61_7_fu_2682_p2 <= std_logic_vector(unsigned(grp_fu_937_p4) + unsigned(zext_ln61_7_fu_2678_p1));
    add_ln61_8_fu_1772_p3 <= (trunc_ln61_reg_2878 & select_ln56_reg_2872);
    add_ln61_fu_1472_p2 <= std_logic_vector(unsigned(grp_fu_877_p4) + unsigned(zext_ln61_fu_1468_p1));
    and_ln61_10_fu_1723_p2 <= (tmp_15_fu_1637_p3 and select_ln61_5_fu_1685_p3);
    and_ln61_11_fu_1741_p2 <= (xor_ln61_9_fu_1735_p2 and grp_fu_929_p3);
    and_ln61_12_fu_1836_p2 <= (xor_ln61_10_fu_1830_p2 and tmp_24_fu_1804_p3);
    and_ln61_13_fu_1864_p2 <= (xor_ln61_11_fu_1858_p2 and grp_fu_903_p2);
    and_ln61_14_fu_1878_p2 <= (grp_fu_917_p2 and and_ln61_12_fu_1836_p2);
    and_ln61_15_fu_1902_p2 <= (xor_ln61_13_fu_1896_p2 and or_ln61_4_fu_1890_p2);
    and_ln61_16_fu_1908_p2 <= (tmp_25_fu_1822_p3 and select_ln61_9_fu_1870_p3);
    and_ln61_17_fu_1926_p2 <= (xor_ln61_14_fu_1920_p2 and grp_fu_869_p3);
    and_ln61_18_fu_1994_p2 <= (xor_ln61_15_fu_1988_p2 and tmp_33_fu_1962_p3);
    and_ln61_19_fu_2022_p2 <= (xor_ln61_16_fu_2016_p2 and grp_fu_963_p2);
    and_ln61_1_fu_1520_p2 <= (xor_ln61_1_fu_1514_p2 and grp_fu_903_p2);
    and_ln61_20_fu_2036_p2 <= (grp_fu_977_p2 and and_ln61_18_fu_1994_p2);
    and_ln61_21_fu_2060_p2 <= (xor_ln61_18_fu_2054_p2 and or_ln61_6_fu_2048_p2);
    and_ln61_22_fu_2066_p2 <= (tmp_34_fu_1980_p3 and select_ln61_13_fu_2028_p3);
    and_ln61_23_fu_2084_p2 <= (xor_ln61_19_fu_2078_p2 and grp_fu_929_p3);
    and_ln61_24_fu_2198_p2 <= (xor_ln61_20_fu_2192_p2 and tmp_42_fu_2166_p3);
    and_ln61_25_fu_2226_p2 <= (xor_ln61_21_fu_2220_p2 and grp_fu_903_p2);
    and_ln61_26_fu_2240_p2 <= (grp_fu_917_p2 and and_ln61_24_fu_2198_p2);
    and_ln61_27_fu_2264_p2 <= (xor_ln61_23_fu_2258_p2 and or_ln61_8_fu_2252_p2);
    and_ln61_28_fu_2270_p2 <= (tmp_43_fu_2184_p3 and select_ln61_17_fu_2232_p3);
    and_ln61_29_fu_2288_p2 <= (xor_ln61_24_fu_2282_p2 and grp_fu_869_p3);
    and_ln61_2_fu_1534_p2 <= (grp_fu_917_p2 and and_ln61_fu_1492_p2);
    and_ln61_30_fu_2356_p2 <= (xor_ln61_25_fu_2350_p2 and tmp_52_fu_2324_p3);
    and_ln61_31_fu_2384_p2 <= (xor_ln61_26_fu_2378_p2 and grp_fu_963_p2);
    and_ln61_32_fu_2398_p2 <= (grp_fu_977_p2 and and_ln61_30_fu_2356_p2);
    and_ln61_33_fu_2422_p2 <= (xor_ln61_28_fu_2416_p2 and or_ln61_10_fu_2410_p2);
    and_ln61_34_fu_2428_p2 <= (tmp_53_fu_2342_p3 and select_ln61_21_fu_2390_p3);
    and_ln61_35_fu_2446_p2 <= (xor_ln61_29_fu_2440_p2 and grp_fu_929_p3);
    and_ln61_36_fu_2544_p2 <= (xor_ln61_30_fu_2538_p2 and tmp_61_fu_2512_p3);
    and_ln61_37_fu_2572_p2 <= (xor_ln61_31_fu_2566_p2 and grp_fu_903_p2);
    and_ln61_38_fu_2586_p2 <= (grp_fu_917_p2 and and_ln61_36_fu_2544_p2);
    and_ln61_39_fu_2610_p2 <= (xor_ln61_33_fu_2604_p2 and or_ln61_12_fu_2598_p2);
    and_ln61_3_fu_1558_p2 <= (xor_ln61_3_fu_1552_p2 and or_ln61_fu_1546_p2);
    and_ln61_40_fu_2616_p2 <= (tmp_62_fu_2530_p3 and select_ln61_25_fu_2578_p3);
    and_ln61_41_fu_2634_p2 <= (xor_ln61_34_fu_2628_p2 and grp_fu_869_p3);
    and_ln61_42_fu_2702_p2 <= (xor_ln61_35_fu_2696_p2 and tmp_70_fu_2670_p3);
    and_ln61_43_fu_2730_p2 <= (xor_ln61_36_fu_2724_p2 and grp_fu_963_p2);
    and_ln61_44_fu_2744_p2 <= (grp_fu_977_p2 and and_ln61_42_fu_2702_p2);
    and_ln61_45_fu_2768_p2 <= (xor_ln61_38_fu_2762_p2 and or_ln61_14_fu_2756_p2);
    and_ln61_46_fu_2774_p2 <= (tmp_71_fu_2688_p3 and select_ln61_29_fu_2736_p3);
    and_ln61_47_fu_2792_p2 <= (xor_ln61_39_fu_2786_p2 and grp_fu_929_p3);
    and_ln61_4_fu_1564_p2 <= (tmp_5_fu_1478_p3 and select_ln61_1_fu_1526_p3);
    and_ln61_5_fu_1582_p2 <= (xor_ln61_4_fu_1576_p2 and grp_fu_869_p3);
    and_ln61_6_fu_1651_p2 <= (xor_ln61_5_fu_1645_p2 and tmp_14_fu_1619_p3);
    and_ln61_7_fu_1679_p2 <= (xor_ln61_6_fu_1673_p2 and grp_fu_963_p2);
    and_ln61_8_fu_1693_p2 <= (grp_fu_977_p2 and and_ln61_6_fu_1651_p2);
    and_ln61_9_fu_1717_p2 <= (xor_ln61_8_fu_1711_p2 and or_ln61_2_fu_1705_p2);
    and_ln61_fu_1492_p2 <= (xor_ln61_fu_1486_p2 and tmp_4_fu_1460_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln55_reg_2868)
    begin
        if (((icmp_ln55_reg_2868 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_292)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_292;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_296)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_296;
        end if; 
    end process;


    ap_sig_allocacmp_jj_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, jj_fu_288, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_jj_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_jj_load <= jj_fu_288;
        end if; 
    end process;


    grp_fu_861_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1, sext_ln61_1_fu_1456_p1, sext_ln61_5_fu_1800_p1, sext_ln61_9_fu_2162_p1, sext_ln61_13_fu_2508_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_861_p0 <= sext_ln61_13_fu_2508_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_861_p0 <= sext_ln61_9_fu_2162_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_861_p0 <= sext_ln61_5_fu_1800_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_861_p0 <= sext_ln61_1_fu_1456_p1(24 - 1 downto 0);
        else 
            grp_fu_861_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_861_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1, sext_ln61_fu_1451_p1, sext_ln61_4_fu_1796_p1, sext_ln61_8_fu_2158_p1, sext_ln61_12_fu_2504_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_861_p1 <= sext_ln61_12_fu_2504_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_861_p1 <= sext_ln61_8_fu_2158_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_861_p1 <= sext_ln61_4_fu_1796_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_861_p1 <= sext_ln61_fu_1451_p1(24 - 1 downto 0);
        else 
            grp_fu_861_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_865_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1, sext_ln61_3_fu_1615_p1, sext_ln61_7_fu_1958_p1, sext_ln61_11_fu_2320_p1, sext_ln61_15_fu_2666_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_865_p0 <= sext_ln61_15_fu_2666_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_865_p0 <= sext_ln61_11_fu_2320_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_865_p0 <= sext_ln61_7_fu_1958_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_865_p0 <= sext_ln61_3_fu_1615_p1(24 - 1 downto 0);
        else 
            grp_fu_865_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_865_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1, sext_ln61_2_fu_1610_p1, sext_ln61_6_fu_1954_p1, sext_ln61_10_fu_2316_p1, sext_ln61_14_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_865_p1 <= sext_ln61_14_fu_2662_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_865_p1 <= sext_ln61_10_fu_2316_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_865_p1 <= sext_ln61_6_fu_1954_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_865_p1 <= sext_ln61_2_fu_1610_p1(24 - 1 downto 0);
        else 
            grp_fu_865_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_869_p3 <= grp_fu_861_p2(47 downto 47);
    grp_fu_877_p4 <= grp_fu_861_p2(39 downto 16);
    grp_fu_887_p3 <= grp_fu_861_p2(15 downto 15);
    grp_fu_895_p3 <= grp_fu_861_p2(47 downto 41);
    grp_fu_903_p2 <= "1" when (grp_fu_895_p3 = ap_const_lv7_7F) else "0";
    grp_fu_909_p3 <= grp_fu_861_p2(47 downto 40);
    grp_fu_917_p2 <= "1" when (grp_fu_909_p3 = ap_const_lv8_FF) else "0";
    grp_fu_923_p2 <= "1" when (grp_fu_909_p3 = ap_const_lv8_0) else "0";
    grp_fu_929_p3 <= grp_fu_865_p2(47 downto 47);
    grp_fu_937_p4 <= grp_fu_865_p2(39 downto 16);
    grp_fu_947_p3 <= grp_fu_865_p2(15 downto 15);
    grp_fu_955_p3 <= grp_fu_865_p2(47 downto 41);
    grp_fu_963_p2 <= "1" when (grp_fu_955_p3 = ap_const_lv7_7F) else "0";
    grp_fu_969_p3 <= grp_fu_865_p2(47 downto 40);
    grp_fu_977_p2 <= "1" when (grp_fu_969_p3 = ap_const_lv8_FF) else "0";
    grp_fu_983_p2 <= "1" when (grp_fu_969_p3 = ap_const_lv8_0) else "0";
    icmp_ln55_fu_1007_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv12_800) else "0";
    lshr_ln1_fu_1063_p4 <= select_ln56_fu_1043_p3(5 downto 3);
    or_ln61_10_fu_2410_p2 <= (xor_ln61_27_fu_2404_p2 or tmp_53_fu_2342_p3);
    or_ln61_11_fu_2460_p2 <= (and_ln61_35_fu_2446_p2 or and_ln61_33_fu_2422_p2);
    or_ln61_12_fu_2598_p2 <= (xor_ln61_32_fu_2592_p2 or tmp_62_fu_2530_p3);
    or_ln61_13_fu_2648_p2 <= (and_ln61_41_fu_2634_p2 or and_ln61_39_fu_2610_p2);
    or_ln61_14_fu_2756_p2 <= (xor_ln61_37_fu_2750_p2 or tmp_71_fu_2688_p3);
    or_ln61_15_fu_2806_p2 <= (and_ln61_47_fu_2792_p2 or and_ln61_45_fu_2768_p2);
    or_ln61_16_fu_1570_p2 <= (and_ln61_4_fu_1564_p2 or and_ln61_2_fu_1534_p2);
    or_ln61_17_fu_1729_p2 <= (and_ln61_8_fu_1693_p2 or and_ln61_10_fu_1723_p2);
    or_ln61_18_fu_1914_p2 <= (and_ln61_16_fu_1908_p2 or and_ln61_14_fu_1878_p2);
    or_ln61_19_fu_2072_p2 <= (and_ln61_22_fu_2066_p2 or and_ln61_20_fu_2036_p2);
    or_ln61_1_fu_1596_p2 <= (and_ln61_5_fu_1582_p2 or and_ln61_3_fu_1558_p2);
    or_ln61_20_fu_2276_p2 <= (and_ln61_28_fu_2270_p2 or and_ln61_26_fu_2240_p2);
    or_ln61_21_fu_2434_p2 <= (and_ln61_34_fu_2428_p2 or and_ln61_32_fu_2398_p2);
    or_ln61_22_fu_2622_p2 <= (and_ln61_40_fu_2616_p2 or and_ln61_38_fu_2586_p2);
    or_ln61_23_fu_2780_p2 <= (and_ln61_46_fu_2774_p2 or and_ln61_44_fu_2744_p2);
    or_ln61_2_fu_1705_p2 <= (xor_ln61_7_fu_1699_p2 or tmp_15_fu_1637_p3);
    or_ln61_3_fu_1755_p2 <= (and_ln61_9_fu_1717_p2 or and_ln61_11_fu_1741_p2);
    or_ln61_4_fu_1890_p2 <= (xor_ln61_12_fu_1884_p2 or tmp_25_fu_1822_p3);
    or_ln61_5_fu_1940_p2 <= (and_ln61_17_fu_1926_p2 or and_ln61_15_fu_1902_p2);
    or_ln61_6_fu_2048_p2 <= (xor_ln61_17_fu_2042_p2 or tmp_34_fu_1980_p3);
    or_ln61_7_fu_2098_p2 <= (and_ln61_23_fu_2084_p2 or and_ln61_21_fu_2060_p2);
    or_ln61_8_fu_2252_p2 <= (xor_ln61_22_fu_2246_p2 or tmp_43_fu_2184_p3);
    or_ln61_9_fu_2302_p2 <= (and_ln61_29_fu_2288_p2 or and_ln61_27_fu_2264_p2);
    or_ln61_fu_1546_p2 <= (xor_ln61_2_fu_1540_p2 or tmp_5_fu_1478_p3);
    select_ln55_fu_1051_p3 <= 
        add_ln55_fu_1029_p2 when (tmp_fu_1035_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln56_fu_1043_p3 <= 
        ap_const_lv6_0 when (tmp_fu_1035_p3(0) = '1') else 
        trunc_ln55_fu_1025_p1;
    select_ln61_10_fu_1932_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln61_15_fu_1902_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln61_11_fu_1946_p3 <= 
        select_ln61_10_fu_1932_p3 when (or_ln61_5_fu_1940_p2(0) = '1') else 
        add_ln61_2_fu_1816_p2;
    select_ln61_12_fu_2008_p3 <= 
        grp_fu_977_p2 when (and_ln61_18_fu_1994_p2(0) = '1') else 
        grp_fu_983_p2;
    select_ln61_13_fu_2028_p3 <= 
        and_ln61_19_fu_2022_p2 when (and_ln61_18_fu_1994_p2(0) = '1') else 
        grp_fu_977_p2;
    select_ln61_14_fu_2090_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln61_21_fu_2060_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln61_15_fu_2104_p3 <= 
        select_ln61_14_fu_2090_p3 when (or_ln61_7_fu_2098_p2(0) = '1') else 
        add_ln61_3_fu_1974_p2;
    select_ln61_16_fu_2212_p3 <= 
        grp_fu_917_p2 when (and_ln61_24_fu_2198_p2(0) = '1') else 
        grp_fu_923_p2;
    select_ln61_17_fu_2232_p3 <= 
        and_ln61_25_fu_2226_p2 when (and_ln61_24_fu_2198_p2(0) = '1') else 
        grp_fu_917_p2;
    select_ln61_18_fu_2294_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln61_27_fu_2264_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln61_19_fu_2308_p3 <= 
        select_ln61_18_fu_2294_p3 when (or_ln61_9_fu_2302_p2(0) = '1') else 
        add_ln61_4_fu_2178_p2;
    select_ln61_1_fu_1526_p3 <= 
        and_ln61_1_fu_1520_p2 when (and_ln61_fu_1492_p2(0) = '1') else 
        grp_fu_917_p2;
    select_ln61_20_fu_2370_p3 <= 
        grp_fu_977_p2 when (and_ln61_30_fu_2356_p2(0) = '1') else 
        grp_fu_983_p2;
    select_ln61_21_fu_2390_p3 <= 
        and_ln61_31_fu_2384_p2 when (and_ln61_30_fu_2356_p2(0) = '1') else 
        grp_fu_977_p2;
    select_ln61_22_fu_2452_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln61_33_fu_2422_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln61_23_fu_2466_p3 <= 
        select_ln61_22_fu_2452_p3 when (or_ln61_11_fu_2460_p2(0) = '1') else 
        add_ln61_5_fu_2336_p2;
    select_ln61_24_fu_2558_p3 <= 
        grp_fu_917_p2 when (and_ln61_36_fu_2544_p2(0) = '1') else 
        grp_fu_923_p2;
    select_ln61_25_fu_2578_p3 <= 
        and_ln61_37_fu_2572_p2 when (and_ln61_36_fu_2544_p2(0) = '1') else 
        grp_fu_917_p2;
    select_ln61_26_fu_2640_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln61_39_fu_2610_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln61_27_fu_2654_p3 <= 
        select_ln61_26_fu_2640_p3 when (or_ln61_13_fu_2648_p2(0) = '1') else 
        add_ln61_6_fu_2524_p2;
    select_ln61_28_fu_2716_p3 <= 
        grp_fu_977_p2 when (and_ln61_42_fu_2702_p2(0) = '1') else 
        grp_fu_983_p2;
    select_ln61_29_fu_2736_p3 <= 
        and_ln61_43_fu_2730_p2 when (and_ln61_42_fu_2702_p2(0) = '1') else 
        grp_fu_977_p2;
    select_ln61_2_fu_1588_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln61_3_fu_1558_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln61_30_fu_2798_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln61_45_fu_2768_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln61_31_fu_2812_p3 <= 
        select_ln61_30_fu_2798_p3 when (or_ln61_15_fu_2806_p2(0) = '1') else 
        add_ln61_7_fu_2682_p2;
    select_ln61_3_fu_1602_p3 <= 
        select_ln61_2_fu_1588_p3 when (or_ln61_1_fu_1596_p2(0) = '1') else 
        add_ln61_fu_1472_p2;
    select_ln61_4_fu_1665_p3 <= 
        grp_fu_977_p2 when (and_ln61_6_fu_1651_p2(0) = '1') else 
        grp_fu_983_p2;
    select_ln61_5_fu_1685_p3 <= 
        and_ln61_7_fu_1679_p2 when (and_ln61_6_fu_1651_p2(0) = '1') else 
        grp_fu_977_p2;
    select_ln61_6_fu_1747_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln61_9_fu_1717_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln61_7_fu_1761_p3 <= 
        select_ln61_6_fu_1747_p3 when (or_ln61_3_fu_1755_p2(0) = '1') else 
        add_ln61_1_fu_1631_p2;
    select_ln61_8_fu_1850_p3 <= 
        grp_fu_917_p2 when (and_ln61_12_fu_1836_p2(0) = '1') else 
        grp_fu_923_p2;
    select_ln61_9_fu_1870_p3 <= 
        and_ln61_13_fu_1864_p2 when (and_ln61_12_fu_1836_p2(0) = '1') else 
        grp_fu_917_p2;
    select_ln61_fu_1506_p3 <= 
        grp_fu_917_p2 when (and_ln61_fu_1492_p2(0) = '1') else 
        grp_fu_923_p2;
        sext_ln61_10_fu_2316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_3025),48));

        sext_ln61_11_fu_2320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_49_reg_2985),48));

        sext_ln61_12_fu_2504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_3030),48));

        sext_ln61_13_fu_2508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_58_reg_2990),48));

        sext_ln61_14_fu_2662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_3035),48));

        sext_ln61_15_fu_2666_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_67_reg_2995),48));

        sext_ln61_1_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_2938),48));

        sext_ln61_2_fu_1610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0),48));

        sext_ln61_3_fu_1615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_reg_2948),48));

        sext_ln61_4_fu_1796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_3010),48));

        sext_ln61_5_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_reg_2965),48));

        sext_ln61_6_fu_1954_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_3015),48));

        sext_ln61_7_fu_1958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_reg_2970),48));

        sext_ln61_8_fu_2158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_3020),48));

        sext_ln61_9_fu_2162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_reg_2980),48));

        sext_ln61_fu_1451_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0),48));

    tmp_10_fu_1783_p4 <= ((trunc_ln61_reg_2878 & tmp_9_reg_2943) & ap_const_lv1_1);
    tmp_11_fu_1143_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_14_fu_1619_p3 <= grp_fu_865_p2(39 downto 39);
    tmp_15_fu_1637_p3 <= add_ln61_1_fu_1631_p2(23 downto 23);
    tmp_16_fu_1657_p3 <= grp_fu_865_p2(40 downto 40);
    tmp_1_fu_1093_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_20_fu_2131_p5 <= (((trunc_ln61_reg_2878 & tmp_19_reg_2953) & ap_const_lv1_1) & trunc_ln60_reg_2959);
    tmp_21_fu_1197_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_24_fu_1804_p3 <= grp_fu_861_p2(39 downto 39);
    tmp_25_fu_1822_p3 <= add_ln61_2_fu_1816_p2(23 downto 23);
    tmp_26_fu_1842_p3 <= grp_fu_861_p2(40 downto 40);
    tmp_29_fu_2145_p4 <= ((trunc_ln61_reg_2878 & tmp_19_reg_2953) & ap_const_lv2_3);
    tmp_30_fu_1237_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_33_fu_1962_p3 <= grp_fu_865_p2(39 downto 39);
    tmp_34_fu_1980_p3 <= add_ln61_3_fu_1974_p2(23 downto 23);
    tmp_35_fu_2000_p3 <= grp_fu_865_p2(40 downto 40);
    tmp_38_fu_2474_p5 <= (((trunc_ln61_reg_2878 & lshr_ln1_reg_2890) & ap_const_lv1_1) & trunc_ln60_1_reg_2975);
    tmp_39_fu_1281_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_42_fu_2166_p3 <= grp_fu_861_p2(39 downto 39);
    tmp_43_fu_2184_p3 <= add_ln61_4_fu_2178_p2(23 downto 23);
    tmp_44_fu_2204_p3 <= grp_fu_861_p2(40 downto 40);
    tmp_48_fu_2488_p6 <= ((((trunc_ln61_reg_2878 & lshr_ln1_reg_2890) & ap_const_lv1_1) & tmp_47_reg_3050) & ap_const_lv1_1);
    tmp_49_fu_1321_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_4_fu_1460_p3 <= grp_fu_861_p2(39 downto 39);
    tmp_52_fu_2324_p3 <= grp_fu_865_p2(39 downto 39);
    tmp_53_fu_2342_p3 <= add_ln61_5_fu_2336_p2(23 downto 23);
    tmp_54_fu_2362_p3 <= grp_fu_865_p2(40 downto 40);
    tmp_57_fu_2820_p5 <= (((trunc_ln61_reg_2878_pp0_iter1_reg & lshr_ln1_reg_2890_pp0_iter1_reg) & ap_const_lv2_3) & trunc_ln60_reg_2959_pp0_iter1_reg);
    tmp_58_fu_1361_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_5_fu_1478_p3 <= add_ln61_fu_1472_p2(23 downto 23);
    tmp_61_fu_2512_p3 <= grp_fu_861_p2(39 downto 39);
    tmp_62_fu_2530_p3 <= add_ln61_6_fu_2524_p2(23 downto 23);
    tmp_63_fu_2550_p3 <= grp_fu_861_p2(40 downto 40);
    tmp_66_fu_2834_p4 <= ((trunc_ln61_reg_2878_pp0_iter1_reg & lshr_ln1_reg_2890_pp0_iter1_reg) & ap_const_lv3_7);
    tmp_67_fu_1401_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_6_fu_1498_p3 <= grp_fu_861_p2(40 downto 40);
    tmp_70_fu_2670_p3 <= grp_fu_865_p2(39 downto 39);
    tmp_71_fu_2688_p3 <= add_ln61_7_fu_2682_p2(23 downto 23);
    tmp_72_fu_2708_p3 <= grp_fu_865_p2(40 downto 40);
    tmp_fu_1035_p3 <= ap_sig_allocacmp_jj_load(6 downto 6);
    tmp_s_fu_1073_p3 <= (trunc_ln61_fu_1059_p1 & lshr_ln1_fu_1063_p4);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= zext_ln61_9_fu_1081_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= zext_ln61_9_fu_1081_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= zext_ln61_9_fu_1081_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 <= zext_ln61_9_fu_1081_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 <= zext_ln61_9_fu_1081_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 <= zext_ln61_9_fu_1081_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 <= zext_ln61_9_fu_1081_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= zext_ln61_9_fu_1081_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln55_fu_1025_p1 <= ap_sig_allocacmp_jj_load(6 - 1 downto 0);
    trunc_ln60_1_fu_1277_p1 <= select_ln56_fu_1043_p3(2 - 1 downto 0);
    trunc_ln60_fu_1193_p1 <= select_ln56_fu_1043_p3(1 - 1 downto 0);
    trunc_ln61_fu_1059_p1 <= select_ln55_fu_1051_p3(8 - 1 downto 0);
    xor_ln61_10_fu_1830_p2 <= (tmp_25_fu_1822_p3 xor ap_const_lv1_1);
    xor_ln61_11_fu_1858_p2 <= (tmp_26_fu_1842_p3 xor ap_const_lv1_1);
    xor_ln61_12_fu_1884_p2 <= (select_ln61_8_fu_1850_p3 xor ap_const_lv1_1);
    xor_ln61_13_fu_1896_p2 <= (grp_fu_869_p3 xor ap_const_lv1_1);
    xor_ln61_14_fu_1920_p2 <= (or_ln61_18_fu_1914_p2 xor ap_const_lv1_1);
    xor_ln61_15_fu_1988_p2 <= (tmp_34_fu_1980_p3 xor ap_const_lv1_1);
    xor_ln61_16_fu_2016_p2 <= (tmp_35_fu_2000_p3 xor ap_const_lv1_1);
    xor_ln61_17_fu_2042_p2 <= (select_ln61_12_fu_2008_p3 xor ap_const_lv1_1);
    xor_ln61_18_fu_2054_p2 <= (grp_fu_929_p3 xor ap_const_lv1_1);
    xor_ln61_19_fu_2078_p2 <= (or_ln61_19_fu_2072_p2 xor ap_const_lv1_1);
    xor_ln61_1_fu_1514_p2 <= (tmp_6_fu_1498_p3 xor ap_const_lv1_1);
    xor_ln61_20_fu_2192_p2 <= (tmp_43_fu_2184_p3 xor ap_const_lv1_1);
    xor_ln61_21_fu_2220_p2 <= (tmp_44_fu_2204_p3 xor ap_const_lv1_1);
    xor_ln61_22_fu_2246_p2 <= (select_ln61_16_fu_2212_p3 xor ap_const_lv1_1);
    xor_ln61_23_fu_2258_p2 <= (grp_fu_869_p3 xor ap_const_lv1_1);
    xor_ln61_24_fu_2282_p2 <= (or_ln61_20_fu_2276_p2 xor ap_const_lv1_1);
    xor_ln61_25_fu_2350_p2 <= (tmp_53_fu_2342_p3 xor ap_const_lv1_1);
    xor_ln61_26_fu_2378_p2 <= (tmp_54_fu_2362_p3 xor ap_const_lv1_1);
    xor_ln61_27_fu_2404_p2 <= (select_ln61_20_fu_2370_p3 xor ap_const_lv1_1);
    xor_ln61_28_fu_2416_p2 <= (grp_fu_929_p3 xor ap_const_lv1_1);
    xor_ln61_29_fu_2440_p2 <= (or_ln61_21_fu_2434_p2 xor ap_const_lv1_1);
    xor_ln61_2_fu_1540_p2 <= (select_ln61_fu_1506_p3 xor ap_const_lv1_1);
    xor_ln61_30_fu_2538_p2 <= (tmp_62_fu_2530_p3 xor ap_const_lv1_1);
    xor_ln61_31_fu_2566_p2 <= (tmp_63_fu_2550_p3 xor ap_const_lv1_1);
    xor_ln61_32_fu_2592_p2 <= (select_ln61_24_fu_2558_p3 xor ap_const_lv1_1);
    xor_ln61_33_fu_2604_p2 <= (grp_fu_869_p3 xor ap_const_lv1_1);
    xor_ln61_34_fu_2628_p2 <= (or_ln61_22_fu_2622_p2 xor ap_const_lv1_1);
    xor_ln61_35_fu_2696_p2 <= (tmp_71_fu_2688_p3 xor ap_const_lv1_1);
    xor_ln61_36_fu_2724_p2 <= (tmp_72_fu_2708_p3 xor ap_const_lv1_1);
    xor_ln61_37_fu_2750_p2 <= (select_ln61_28_fu_2716_p3 xor ap_const_lv1_1);
    xor_ln61_38_fu_2762_p2 <= (grp_fu_929_p3 xor ap_const_lv1_1);
    xor_ln61_39_fu_2786_p2 <= (or_ln61_23_fu_2780_p2 xor ap_const_lv1_1);
    xor_ln61_3_fu_1552_p2 <= (grp_fu_869_p3 xor ap_const_lv1_1);
    xor_ln61_4_fu_1576_p2 <= (or_ln61_16_fu_1570_p2 xor ap_const_lv1_1);
    xor_ln61_5_fu_1645_p2 <= (tmp_15_fu_1637_p3 xor ap_const_lv1_1);
    xor_ln61_6_fu_1673_p2 <= (tmp_16_fu_1657_p3 xor ap_const_lv1_1);
    xor_ln61_7_fu_1699_p2 <= (select_ln61_4_fu_1665_p3 xor ap_const_lv1_1);
    xor_ln61_8_fu_1711_p2 <= (grp_fu_929_p3 xor ap_const_lv1_1);
    xor_ln61_9_fu_1735_p2 <= (or_ln61_17_fu_1729_p2 xor ap_const_lv1_1);
    xor_ln61_fu_1486_p2 <= (tmp_5_fu_1478_p3 xor ap_const_lv1_1);
    zext_ln55_fu_1769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln56_reg_2872),7));
    zext_ln61_10_fu_1791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1783_p4),64));
    zext_ln61_11_fu_2140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_2131_p5),64));
    zext_ln61_12_fu_2153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_2145_p4),64));
    zext_ln61_13_fu_2483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_2474_p5),64));
    zext_ln61_14_fu_2499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_fu_2488_p6),64));
    zext_ln61_15_fu_2829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_2820_p5),64));
    zext_ln61_16_fu_2842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_2834_p4),64));
    zext_ln61_1_fu_1627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_947_p3),24));
    zext_ln61_2_fu_1812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_887_p3),24));
    zext_ln61_3_fu_1970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_947_p3),24));
    zext_ln61_4_fu_2174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_887_p3),24));
    zext_ln61_5_fu_2332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_947_p3),24));
    zext_ln61_6_fu_2520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_887_p3),24));
    zext_ln61_7_fu_2678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_947_p3),24));
    zext_ln61_8_fu_1778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln61_8_fu_1772_p3),64));
    zext_ln61_9_fu_1081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1073_p3),64));
    zext_ln61_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_887_p3),24));
end behav;
