<?xml version="1.0"?>
<block name="top.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:e36659e4956e64c76ee8682125f68a58dde7154e7b5012cae943d04b5564acc9" atom_netlist_id="SHA256:02196119157e338db55bb65ba3baadbd1b1911b366625f9d99f001bf7e81f7c0">
	<inputs>clock in</inputs>
	<outputs>out:out</outputs>
	<clocks>clock</clocks>
	<block name="out" instance="clb[0]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open in</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clock</port>
		</clocks>
		<block name="out" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open clb.I4[14]-&gt;Input_feedback_I4 open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="open" instance="fle[0]" />
			<block name="open" instance="fle[1]" />
			<block name="open" instance="fle[2]" />
			<block name="open" instance="fle[3]" />
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="out" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open lab.I4[10]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="out" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="out" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
						<block name="out" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">out</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:out" instance="io[1]" mode="outpad">
		<inputs>
			<port name="outpad">out</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="clock" instance="io[2]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="clock" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clock</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="in" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">in</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
