// Seed: 3121638646
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5(
      .id_0((1)), .id_1(1'b0), .id_2(1), .id_3(1'b0), .id_4(1), .id_5(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0(
      id_1, id_5, id_5, id_5
  );
  wire id_6;
  supply0 id_7 = 1;
  supply1 id_9;
  wire id_10;
  tri1 id_11;
  id_12(
      .id_0(id_3[1] - id_11), .id_1(id_9 < id_11 & 1'b0), .id_2(id_11), .id_3(1)
  );
endmodule
