{"Source Block": ["oh/common/hdl/oh_regfile.v@29:42@HdlStmFor", "   reg [DW-1:0] mem [0:REGS-1];\n   \n   //#########################################\n   // write port\n   //#########################################\t\n   for (i=0;i<RP;i=i+1)\n     always @ (posedge clk)\n       if (wr_valid[i])\n         mem[wr_addr[(i+1)*AW-1:i*AW]] <= wr_data[(i+1)*DW-1:i*DW];\n   \n   //#########################################\n   // read ports\n   //#########################################\t\n   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[34, "   for (i=0;i<RP;i=i+1)\n"], [37, "         mem[wr_addr[(i+1)*AW-1:i*AW]] <= wr_data[(i+1)*DW-1:i*DW];\n"]], "Add": [[34, "   for (i=0;i<WP;i=i+1)\n"], [37, "         mem[wr_addr[(i+1)*RAW-1:i*RAW]] <= wr_data[(i+1)*RW-1:i*RW];\n"]]}}