/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [2:0] _01_;
  wire [20:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z[17] & celloutsig_0_0z[6]);
  assign celloutsig_1_1z = ~(in_data[138] & celloutsig_1_0z[14]);
  assign celloutsig_1_19z = ~(celloutsig_1_18z & celloutsig_1_9z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z & celloutsig_0_7z[0]);
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z } + { celloutsig_0_0z[12:8], celloutsig_0_6z };
  assign celloutsig_0_9z = { in_data[30:23], celloutsig_0_2z } + celloutsig_0_0z[13:5];
  assign celloutsig_0_18z = celloutsig_0_1z[4:0] + { celloutsig_0_14z[4:1], celloutsig_0_4z };
  assign celloutsig_0_3z = { celloutsig_0_0z[9:8], celloutsig_0_2z } + in_data[4:2];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 7'h00;
    else _00_ <= in_data[106:100];
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= in_data[93:91];
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, in_data[176:164], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[110:101], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } === { in_data[133:116], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_6z = in_data[56:51] === { celloutsig_0_0z[7:3], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_10z[12:11], celloutsig_0_12z } === { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_6z = celloutsig_1_0z[10:5] % { 1'h1, celloutsig_1_4z[3:0], celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_0z[13:8], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z } != { in_data[190:189], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_11z = { in_data[19:15], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z } != in_data[24:2];
  assign celloutsig_0_2z = in_data[9:5] != in_data[80:76];
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z } !== { celloutsig_1_4z[3:2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_0z[11:5] !== { celloutsig_0_7z[0], celloutsig_0_7z };
  assign celloutsig_0_0z = ~ in_data[84:64];
  assign celloutsig_0_41z = ~ { celloutsig_0_24z[4:0], celloutsig_0_35z, celloutsig_0_13z };
  assign celloutsig_0_42z = ~ { celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_0z = ~ in_data[153:139];
  assign celloutsig_1_16z = ~ { in_data[180], celloutsig_1_14z };
  assign celloutsig_1_17z = ~ celloutsig_1_16z[8:1];
  assign celloutsig_0_1z = ~ in_data[58:53];
  assign celloutsig_0_5z = | celloutsig_0_0z[17:6];
  assign celloutsig_1_9z = | celloutsig_1_6z[2:0];
  assign celloutsig_0_23z = | celloutsig_0_17z[5:0];
  assign celloutsig_1_11z = { celloutsig_1_6z[5], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_6z } << { celloutsig_1_10z[18:12], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_10z = in_data[29:10] << { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_9z[6:1], celloutsig_0_11z, celloutsig_0_11z } << { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } >> in_data[160:158];
  assign celloutsig_1_4z = celloutsig_1_0z[5:1] >> in_data[126:122];
  assign celloutsig_1_14z = { celloutsig_1_2z[1:0], _00_ } >> { celloutsig_1_11z[8:4], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_12z } >> celloutsig_0_0z[19:11];
  assign celloutsig_0_24z = { celloutsig_0_17z[5:1], celloutsig_0_23z } >> { celloutsig_0_10z[10:8], celloutsig_0_3z };
  assign celloutsig_0_35z = ~((celloutsig_0_13z & celloutsig_0_17z[5]) | (celloutsig_0_12z & celloutsig_0_17z[1]));
  assign celloutsig_1_3z = ~((in_data[163] & celloutsig_1_1z) | (celloutsig_1_2z[0] & in_data[150]));
  assign celloutsig_1_18z = ~((celloutsig_1_7z & celloutsig_1_17z[2]) | (celloutsig_1_4z[3] & in_data[156]));
  assign celloutsig_0_16z = ~((celloutsig_0_0z[1] & celloutsig_0_9z[3]) | (celloutsig_0_7z[3] & celloutsig_0_7z[3]));
  assign celloutsig_0_30z = ~((celloutsig_0_9z[2] & celloutsig_0_18z[2]) | (_01_[1] & celloutsig_0_7z[3]));
  assign { out_data[128], out_data[96], out_data[38:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
