#! /home/shay/a/ece270/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1556-g542da1166)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/shay/a/ece270/lib/ivl/system.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/v2005_math.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/va_math.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/v2009.vpi";
S_0x55d9c3759a10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d9c3759640 .scope module, "t04_datapath_tb" "t04_datapath_tb" 3 3;
 .timescale -9 -12;
v0x55d9c37e31f0_0 .var "clk", 0 0;
v0x55d9c37e32b0_0 .var "d_ack", 0 0;
v0x55d9c37e3370_0 .net "final_address", 31 0, v0x55d9c37e06f0_0;  1 drivers
v0x55d9c37e3460_0 .var "i_ack", 0 0;
v0x55d9c37e3550_0 .var "instruction", 31 0;
v0x55d9c37e3690_0 .net "mem_store", 31 0, v0x55d9c37e0cf0_0;  1 drivers
v0x55d9c37e37a0_0 .var "memload", 31 0;
v0x55d9c37e3860_0 .var "rst", 0 0;
E_0x55d9c3600c30 .event posedge, v0x55d9c37dea70_0;
S_0x55d9c3775660 .scope autotask, "apply_instr" "apply_instr" 3 30, 3 30 0, S_0x55d9c3759640;
 .timescale -9 -12;
v0x55d9c36364f0_0 .var "instr", 31 0;
v0x55d9c37cf3e0_0 .var/2u "is_loadstore", 0 0;
v0x55d9c37bc740_0 .var/str "label";
v0x55d9c37bc7e0_0 .var "load_val", 31 0;
TD_t04_datapath_tb.apply_instr ;
    %vpi_call/w 3 31 "$display", "\012[Cycle %0t] --- %s ---", $time, v0x55d9c37bc740_0 {0 0 0};
    %vpi_call/w 3 32 "$display", "  PC    = %0d", v0x55d9c37e1e20_0 {0 0 0};
    %load/vec4 v0x55d9c36364f0_0;
    %store/vec4 v0x55d9c37e3550_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9c37e3460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e3460_0, 0, 1;
    %load/vec4 v0x55d9c37cf3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9c37e32b0_0, 0, 1;
    %load/vec4 v0x55d9c37bc7e0_0;
    %store/vec4 v0x55d9c37e37a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e32b0_0, 0, 1;
T_0.0 ;
    %delay 10000, 0;
    %vpi_call/w 3 47 "$display", "  RegD  = x%0d", v0x55d9c37e23e0_0 {0 0 0};
    %vpi_call/w 3 48 "$display", "  WB    = %0d", v0x55d9c37e3090_0 {0 0 0};
    %vpi_call/w 3 49 "$display", "  Freeze= %0b", v0x55d9c37e1640_0 {0 0 0};
    %vpi_call/w 3 50 "$display", "is branch taken from pc_module = %0d", v0x55d9c37de6b0_0 {0 0 0};
    %vpi_call/w 3 51 "$display", "ALU output of branch condition = %0d", v0x55d9c36b4310_0 {0 0 0};
    %vpi_call/w 3 52 "$display", "sub result = %0d", v0x55d9c36bd470_0 {0 0 0};
    %vpi_call/w 3 53 "$display", "src A = %0d", v0x55d9c36bd2f0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "src B = %0d", v0x55d9c36bd3b0_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "ALU SOURCE = %0d", v0x55d9c37e1120_0 {0 0 0};
    %vpi_call/w 3 56 "$display", "reg1 coming from control= %0d", v0x55d9c37e21c0_0 {0 0 0};
    %vpi_call/w 3 57 "$display", "reg2 coming from control = %0d", v0x55d9c37e22d0_0 {0 0 0};
    %vpi_call/w 3 58 "$display", "reg1 coming from regFile= %0d", v0x55d9c37e2ee0_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "reg2 coming from regFile = %0d", v0x55d9c37e2fa0_0 {0 0 0};
    %vpi_call/w 3 60 "$display", "imm = %0d", v0x55d9c37e1730_0 {0 0 0};
    %vpi_call/w 3 61 "$display", " NEXT PC    = %0d", v0x55d9c37debb0_0 {0 0 0};
    %end;
S_0x55d9c3775e90 .scope autotask, "check_pc" "check_pc" 3 64, 3 64 0, S_0x55d9c3759640;
 .timescale -9 -12;
v0x55d9c374ffa0_0 .var "expected_pc", 31 0;
v0x55d9c3750040_0 .var/str "label";
TD_t04_datapath_tb.check_pc ;
    %load/vec4 v0x55d9c37e1e20_0;
    %load/vec4 v0x55d9c374ffa0_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call/w 3 66 "$display", "  [FAIL] %s: PC = %0d (expected %0d)", v0x55d9c3750040_0, v0x55d9c37e1e20_0, v0x55d9c374ffa0_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 68 "$display", "  [PASS] %s: PC = %0d", v0x55d9c3750040_0, v0x55d9c37e1e20_0 {0 0 0};
T_1.3 ;
    %end;
S_0x55d9c3772710 .scope module, "dut" "t04_datapath" 3 15, 4 1 0, S_0x55d9c3759640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_ack";
    .port_info 3 /INPUT 1 "d_ack";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /INPUT 32 "memload";
    .port_info 6 /OUTPUT 32 "final_address";
    .port_info 7 /OUTPUT 32 "mem_store";
    .port_info 8 /OUTPUT 1 "MemRead_O";
    .port_info 9 /OUTPUT 1 "MemWrite_O";
L_0x55d9c3634cf0 .functor OR 1, v0x55d9c3602ea0_0, v0x55d9c3615690_0, C4<0>, C4<0>;
L_0x55d9c380c7f0 .functor BUFZ 32, v0x55d9c36b4230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d9c380c940 .functor OR 1, v0x55d9c36155f0_0, v0x55d9c3615690_0, C4<0>, C4<0>;
L_0x55d9c380ccc0 .functor BUFZ 1, v0x55d9c3615750_0, C4<0>, C4<0>, C4<0>;
L_0x55d9c380cd30 .functor BUFZ 1, v0x55d9c3630b60_0, C4<0>, C4<0>, C4<0>;
v0x55d9c37e1120_0 .net "ALUSrc", 0 0, v0x55d9c3602ea0_0;  1 drivers
v0x55d9c37e11e0_0 .net "ALU_control", 0 0, v0x55d9c3602f80_0;  1 drivers
v0x55d9c37e12d0_0 .net "ALU_input_B", 31 0, L_0x55d9c37f4510;  1 drivers
v0x55d9c37e1370_0 .net "ALU_result", 31 0, v0x55d9c36b4230_0;  1 drivers
v0x55d9c37e1410_0 .net "Branch", 0 0, v0x55d9c3603140_0;  1 drivers
v0x55d9c37e1550_0 .net "BranchConditionFlag", 0 0, v0x55d9c36b4310_0;  1 drivers
v0x55d9c37e1640_0 .net "Freeze", 0 0, v0x55d9c37e0790_0;  1 drivers
v0x55d9c37e1730_0 .net "Imm", 31 0, v0x55d9c3615550_0;  1 drivers
v0x55d9c37e1820_0 .net "Jal", 0 0, v0x55d9c36155f0_0;  1 drivers
v0x55d9c37e1950_0 .net "Jalr", 0 0, v0x55d9c3615690_0;  1 drivers
v0x55d9c37e1a40_0 .net "MemRead", 0 0, v0x55d9c3615750_0;  1 drivers
v0x55d9c37e1b30_0 .net "MemRead_O", 0 0, L_0x55d9c380ccc0;  1 drivers
v0x55d9c37e1bf0_0 .net "MemToReg", 0 0, v0x55d9c36158a0_0;  1 drivers
v0x55d9c37e1c90_0 .net "MemWrite", 0 0, v0x55d9c3630b60_0;  1 drivers
v0x55d9c37e1d80_0 .net "MemWrite_O", 0 0, L_0x55d9c380cd30;  1 drivers
v0x55d9c37e1e20_0 .net "PC", 31 0, v0x55d9c37de930_0;  1 drivers
v0x55d9c37e1f30_0 .net "PC_Jalr", 31 0, L_0x55d9c380c7f0;  1 drivers
v0x55d9c37e2100_0 .net "PC_plus4", 31 0, L_0x55d9c37f39a0;  1 drivers
v0x55d9c37e21c0_0 .net "Reg1", 4 0, L_0x55d9c37f4250;  1 drivers
v0x55d9c37e22d0_0 .net "Reg2", 4 0, L_0x55d9c37f4380;  1 drivers
v0x55d9c37e23e0_0 .net "RegD", 4 0, L_0x55d9c37f41b0;  1 drivers
v0x55d9c37e24f0_0 .net "RegWrite", 0 0, v0x55d9c3630ec0_0;  1 drivers
L_0x7f4df32ae018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d9c37e25e0_0 .net/2u *"_ivl_0", 31 0, L_0x7f4df32ae018;  1 drivers
v0x55d9c37e26c0_0 .net *"_ivl_11", 0 0, L_0x55d9c380c940;  1 drivers
v0x55d9c37e2780_0 .net *"_ivl_5", 0 0, L_0x55d9c3634cf0;  1 drivers
v0x55d9c37e2840_0 .net "clk", 0 0, v0x55d9c37e31f0_0;  1 drivers
v0x55d9c37e28e0_0 .net "d_ack", 0 0, v0x55d9c37e32b0_0;  1 drivers
v0x55d9c37e2980_0 .net "final_address", 31 0, v0x55d9c37e06f0_0;  alias, 1 drivers
v0x55d9c37e2a20_0 .net "i_ack", 0 0, v0x55d9c37e3460_0;  1 drivers
v0x55d9c37e2ac0_0 .net "instruction", 31 0, v0x55d9c37e3550_0;  1 drivers
v0x55d9c37e2b60_0 .net "instruction_out", 31 0, v0x55d9c37e0a40_0;  1 drivers
v0x55d9c37e2c00_0 .net "mem_store", 31 0, v0x55d9c37e0cf0_0;  alias, 1 drivers
v0x55d9c37e2ca0_0 .net "memload", 31 0, v0x55d9c37e37a0_0;  1 drivers
v0x55d9c37e2d60_0 .net "result_or_pc4", 31 0, L_0x55d9c380ca40;  1 drivers
v0x55d9c37e2e40_0 .net "rst", 0 0, v0x55d9c37e3860_0;  1 drivers
v0x55d9c37e2ee0_0 .net "src_A", 31 0, L_0x55d9c37bc620;  1 drivers
v0x55d9c37e2fa0_0 .net "src_B", 31 0, L_0x55d9c374fe80;  1 drivers
v0x55d9c37e3090_0 .net "write_back_data", 31 0, L_0x55d9c380cae0;  1 drivers
L_0x55d9c37f39a0 .arith/sum 32, v0x55d9c37de930_0, L_0x7f4df32ae018;
L_0x55d9c37f4510 .functor MUXZ 32, L_0x55d9c374fe80, v0x55d9c3615550_0, L_0x55d9c3634cf0, C4<>;
L_0x55d9c380ca40 .functor MUXZ 32, v0x55d9c36b4230_0, L_0x55d9c37f39a0, L_0x55d9c380c940, C4<>;
L_0x55d9c380cae0 .functor MUXZ 32, L_0x55d9c380ca40, v0x55d9c37e37a0_0, v0x55d9c36158a0_0, C4<>;
S_0x55d9c3772f40 .scope module, "alu" "t04_ALU" 4 73, 5 1 0, S_0x55d9c3772710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src_A";
    .port_info 1 /INPUT 32 "src_B";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "ALU_control";
    .port_info 4 /OUTPUT 32 "ALU_result";
    .port_info 5 /OUTPUT 1 "BranchConditionFlag";
L_0x55d9c380c780 .functor NOT 32, L_0x55d9c37f4510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d9c36b4150_0 .net "ALU_control", 0 0, v0x55d9c3602f80_0;  alias, 1 drivers
v0x55d9c36b4230_0 .var "ALU_result", 31 0;
v0x55d9c36b4310_0 .var "BranchConditionFlag", 0 0;
v0x55d9c36b43b0_0 .net "funct3", 2 0, L_0x55d9c37f4640;  1 drivers
v0x55d9c36b4490_0 .net "funct7", 6 0, L_0x55d9c37f46e0;  1 drivers
v0x55d9c36bd130_0 .net "instruction", 31 0, v0x55d9c37e0a40_0;  alias, 1 drivers
v0x55d9c36bd210_0 .net "opcode", 6 0, L_0x55d9c37f4780;  1 drivers
v0x55d9c36bd2f0_0 .net "src_A", 31 0, L_0x55d9c37bc620;  alias, 1 drivers
v0x55d9c36bd3b0_0 .net "src_B", 31 0, L_0x55d9c37f4510;  alias, 1 drivers
v0x55d9c36bd470_0 .net "sub_result", 31 0, L_0x55d9c380bd80;  1 drivers
E_0x55d9c37dd0e0/0 .event anyedge, v0x55d9c36b4150_0, v0x55d9c36c6fa0_0, v0x55d9c36b43b0_0, v0x55d9c36c6fa0_0;
E_0x55d9c37dd0e0/1 .event anyedge, v0x55d9c369ca60_0, v0x55d9c36bd3b0_0, v0x55d9c36bd210_0, v0x55d9c36b4490_0;
E_0x55d9c37dd0e0/2 .event anyedge, v0x55d9c36bd3b0_0;
E_0x55d9c37dd0e0 .event/or E_0x55d9c37dd0e0/0, E_0x55d9c37dd0e0/1, E_0x55d9c37dd0e0/2;
L_0x55d9c37f4640 .part v0x55d9c37e0a40_0, 12, 3;
L_0x55d9c37f46e0 .part v0x55d9c37e0a40_0, 25, 7;
L_0x55d9c37f4780 .part v0x55d9c37e0a40_0, 0, 7;
S_0x55d9c376f7c0 .scope module, "subtractor" "t04_fa32" 5 17, 6 1 0, S_0x55d9c3772f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 32 "S";
v0x55d9c369ca60_0 .net "A", 31 0, L_0x55d9c37bc620;  alias, 1 drivers
v0x55d9c36c6c90_0 .net "B", 31 0, L_0x55d9c380c780;  1 drivers
v0x55d9c36c6d70_0 .net "C", 30 0, L_0x55d9c3809cd0;  1 drivers
L_0x7f4df32ae2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9c36c6e30_0 .net "Cin", 0 0, L_0x7f4df32ae2e8;  1 drivers
v0x55d9c36c6f00_0 .net "Cout", 0 0, L_0x55d9c380a980;  1 drivers
v0x55d9c36c6fa0_0 .net "S", 31 0, L_0x55d9c380bd80;  alias, 1 drivers
L_0x55d9c37f4c50 .part L_0x55d9c37bc620, 0, 1;
L_0x55d9c37f4d80 .part L_0x55d9c380c780, 0, 1;
L_0x55d9c37f5420 .part L_0x55d9c3809cd0, 0, 1;
L_0x55d9c37f5550 .part L_0x55d9c37bc620, 1, 1;
L_0x55d9c37f56b0 .part L_0x55d9c380c780, 1, 1;
L_0x55d9c37f5d70 .part L_0x55d9c3809cd0, 1, 1;
L_0x55d9c37f5ee0 .part L_0x55d9c37bc620, 2, 1;
L_0x55d9c37f6010 .part L_0x55d9c380c780, 2, 1;
L_0x55d9c37f66f0 .part L_0x55d9c3809cd0, 2, 1;
L_0x55d9c37f6820 .part L_0x55d9c37bc620, 3, 1;
L_0x55d9c37f6ac0 .part L_0x55d9c380c780, 3, 1;
L_0x55d9c37f7060 .part L_0x55d9c3809cd0, 3, 1;
L_0x55d9c37f7290 .part L_0x55d9c37bc620, 4, 1;
L_0x55d9c37f73c0 .part L_0x55d9c380c780, 4, 1;
L_0x55d9c37f79c0 .part L_0x55d9c3809cd0, 4, 1;
L_0x55d9c37f7af0 .part L_0x55d9c37bc620, 5, 1;
L_0x55d9c37f7cb0 .part L_0x55d9c380c780, 5, 1;
L_0x55d9c37f82f0 .part L_0x55d9c3809cd0, 5, 1;
L_0x55d9c37f84c0 .part L_0x55d9c37bc620, 6, 1;
L_0x55d9c37f8560 .part L_0x55d9c380c780, 6, 1;
L_0x55d9c37f8420 .part L_0x55d9c3809cd0, 6, 1;
L_0x55d9c37f8d10 .part L_0x55d9c37bc620, 7, 1;
L_0x55d9c37f8f00 .part L_0x55d9c380c780, 7, 1;
L_0x55d9c37f9680 .part L_0x55d9c3809cd0, 7, 1;
L_0x55d9c37f9900 .part L_0x55d9c37bc620, 8, 1;
L_0x55d9c37f99a0 .part L_0x55d9c380c780, 8, 1;
L_0x55d9c37fa0c0 .part L_0x55d9c3809cd0, 8, 1;
L_0x55d9c37fa1f0 .part L_0x55d9c37bc620, 9, 1;
L_0x55d9c37fa410 .part L_0x55d9c380c780, 9, 1;
L_0x55d9c37faa80 .part L_0x55d9c3809cd0, 9, 1;
L_0x55d9c37facb0 .part L_0x55d9c37bc620, 10, 1;
L_0x55d9c37fade0 .part L_0x55d9c380c780, 10, 1;
L_0x55d9c37fb560 .part L_0x55d9c3809cd0, 10, 1;
L_0x55d9c37fb690 .part L_0x55d9c37bc620, 11, 1;
L_0x55d9c37fbaf0 .part L_0x55d9c380c780, 11, 1;
L_0x55d9c37fc130 .part L_0x55d9c3809cd0, 11, 1;
L_0x55d9c37fb9d0 .part L_0x55d9c37bc620, 12, 1;
L_0x55d9c37fc420 .part L_0x55d9c380c780, 12, 1;
L_0x55d9c37fcb30 .part L_0x55d9c3809cd0, 12, 1;
L_0x55d9c37fcc60 .part L_0x55d9c37bc620, 13, 1;
L_0x55d9c37fcee0 .part L_0x55d9c380c780, 13, 1;
L_0x55d9c37fd520 .part L_0x55d9c3809cd0, 13, 1;
L_0x55d9c37fd7b0 .part L_0x55d9c37bc620, 14, 1;
L_0x55d9c37fd8e0 .part L_0x55d9c380c780, 14, 1;
L_0x55d9c37fe0c0 .part L_0x55d9c3809cd0, 14, 1;
L_0x55d9c37fe1f0 .part L_0x55d9c37bc620, 15, 1;
L_0x55d9c37fe4a0 .part L_0x55d9c380c780, 15, 1;
L_0x55d9c37fecf0 .part L_0x55d9c3809cd0, 15, 1;
L_0x55d9c37ff1c0 .part L_0x55d9c37bc620, 16, 1;
L_0x55d9c37ff2f0 .part L_0x55d9c380c780, 16, 1;
L_0x55d9c37ffb00 .part L_0x55d9c3809cd0, 16, 1;
L_0x55d9c37ffc30 .part L_0x55d9c37bc620, 17, 1;
L_0x55d9c37fff10 .part L_0x55d9c380c780, 17, 1;
L_0x55d9c3800550 .part L_0x55d9c3809cd0, 17, 1;
L_0x55d9c3800840 .part L_0x55d9c37bc620, 18, 1;
L_0x55d9c3800970 .part L_0x55d9c380c780, 18, 1;
L_0x55d9c3801180 .part L_0x55d9c3809cd0, 18, 1;
L_0x55d9c38012b0 .part L_0x55d9c37bc620, 19, 1;
L_0x55d9c38015c0 .part L_0x55d9c380c780, 19, 1;
L_0x55d9c3801bd0 .part L_0x55d9c3809cd0, 19, 1;
L_0x55d9c3801ef0 .part L_0x55d9c37bc620, 20, 1;
L_0x55d9c3802020 .part L_0x55d9c380c780, 20, 1;
L_0x55d9c3802860 .part L_0x55d9c3809cd0, 20, 1;
L_0x55d9c3802990 .part L_0x55d9c37bc620, 21, 1;
L_0x55d9c3802cd0 .part L_0x55d9c380c780, 21, 1;
L_0x55d9c3803310 .part L_0x55d9c3809cd0, 21, 1;
L_0x55d9c3803660 .part L_0x55d9c37bc620, 22, 1;
L_0x55d9c3803790 .part L_0x55d9c380c780, 22, 1;
L_0x55d9c3803fb0 .part L_0x55d9c3809cd0, 22, 1;
L_0x55d9c38040e0 .part L_0x55d9c37bc620, 23, 1;
L_0x55d9c3804450 .part L_0x55d9c380c780, 23, 1;
L_0x55d9c3804a20 .part L_0x55d9c3809cd0, 23, 1;
L_0x55d9c3804da0 .part L_0x55d9c37bc620, 24, 1;
L_0x55d9c3804ed0 .part L_0x55d9c380c780, 24, 1;
L_0x55d9c3805700 .part L_0x55d9c3809cd0, 24, 1;
L_0x55d9c3805830 .part L_0x55d9c37bc620, 25, 1;
L_0x55d9c3805bd0 .part L_0x55d9c380c780, 25, 1;
L_0x55d9c38061a0 .part L_0x55d9c3809cd0, 25, 1;
L_0x55d9c3806550 .part L_0x55d9c37bc620, 26, 1;
L_0x55d9c3806680 .part L_0x55d9c380c780, 26, 1;
L_0x55d9c3806ee0 .part L_0x55d9c3809cd0, 26, 1;
L_0x55d9c3807010 .part L_0x55d9c37bc620, 27, 1;
L_0x55d9c38073e0 .part L_0x55d9c380c780, 27, 1;
L_0x55d9c38079b0 .part L_0x55d9c3809cd0, 27, 1;
L_0x55d9c3807d90 .part L_0x55d9c37bc620, 28, 1;
L_0x55d9c3807ec0 .part L_0x55d9c380c780, 28, 1;
L_0x55d9c3808780 .part L_0x55d9c3809cd0, 28, 1;
L_0x55d9c38088b0 .part L_0x55d9c37bc620, 29, 1;
L_0x55d9c3808cb0 .part L_0x55d9c380c780, 29, 1;
L_0x55d9c3809370 .part L_0x55d9c3809cd0, 29, 1;
L_0x55d9c3809780 .part L_0x55d9c37bc620, 30, 1;
L_0x55d9c38098b0 .part L_0x55d9c380c780, 30, 1;
LS_0x55d9c3809cd0_0_0 .concat8 [ 1 1 1 1], L_0x55d9c37f49d0, L_0x55d9c37f51a0, L_0x55d9c37f5af0, L_0x55d9c37f6470;
LS_0x55d9c3809cd0_0_4 .concat8 [ 1 1 1 1], L_0x55d9c37f6de0, L_0x55d9c37f7740, L_0x55d9c37f8070, L_0x55d9c37f8a00;
LS_0x55d9c3809cd0_0_8 .concat8 [ 1 1 1 1], L_0x55d9c37f9400, L_0x55d9c37f9e40, L_0x55d9c37fa800, L_0x55d9c37fb2e0;
LS_0x55d9c3809cd0_0_12 .concat8 [ 1 1 1 1], L_0x55d9c37fbeb0, L_0x55d9c37fc8b0, L_0x55d9c37fd2a0, L_0x55d9c37fde40;
LS_0x55d9c3809cd0_0_16 .concat8 [ 1 1 1 1], L_0x55d9c37fea70, L_0x55d9c37ff880, L_0x55d9c38002d0, L_0x55d9c3800f00;
LS_0x55d9c3809cd0_0_20 .concat8 [ 1 1 1 1], L_0x55d9c3801950, L_0x55d9c38025e0, L_0x55d9c3803090, L_0x55d9c3803d80;
LS_0x55d9c3809cd0_0_24 .concat8 [ 1 1 1 1], L_0x55d9c38047e0, L_0x55d9c38054c0, L_0x55d9c3805f60, L_0x55d9c3806ca0;
LS_0x55d9c3809cd0_0_28 .concat8 [ 1 1 1 0], L_0x55d9c3807770, L_0x55d9c3808540, L_0x55d9c3809130;
LS_0x55d9c3809cd0_1_0 .concat8 [ 4 4 4 4], LS_0x55d9c3809cd0_0_0, LS_0x55d9c3809cd0_0_4, LS_0x55d9c3809cd0_0_8, LS_0x55d9c3809cd0_0_12;
LS_0x55d9c3809cd0_1_4 .concat8 [ 4 4 4 3], LS_0x55d9c3809cd0_0_16, LS_0x55d9c3809cd0_0_20, LS_0x55d9c3809cd0_0_24, LS_0x55d9c3809cd0_0_28;
L_0x55d9c3809cd0 .concat8 [ 16 15 0 0], LS_0x55d9c3809cd0_1_0, LS_0x55d9c3809cd0_1_4;
L_0x55d9c380ac50 .part L_0x55d9c3809cd0, 30, 1;
L_0x55d9c380b490 .part L_0x55d9c37bc620, 31, 1;
L_0x55d9c380b530 .part L_0x55d9c380c780, 31, 1;
LS_0x55d9c380bd80_0_0 .concat8 [ 1 1 1 1], L_0x55d9c37f4b90, L_0x55d9c37f5360, L_0x55d9c37f5cb0, L_0x55d9c37f6630;
LS_0x55d9c380bd80_0_4 .concat8 [ 1 1 1 1], L_0x55d9c37f6fa0, L_0x55d9c37f7900, L_0x55d9c37f8230, L_0x55d9c37f8bc0;
LS_0x55d9c380bd80_0_8 .concat8 [ 1 1 1 1], L_0x55d9c37f95c0, L_0x55d9c37fa000, L_0x55d9c37fa9c0, L_0x55d9c37fb4a0;
LS_0x55d9c380bd80_0_12 .concat8 [ 1 1 1 1], L_0x55d9c37fc070, L_0x55d9c37fca70, L_0x55d9c37fd460, L_0x55d9c37fe000;
LS_0x55d9c380bd80_0_16 .concat8 [ 1 1 1 1], L_0x55d9c37fec30, L_0x55d9c37ffa40, L_0x55d9c3800490, L_0x55d9c38010c0;
LS_0x55d9c380bd80_0_20 .concat8 [ 1 1 1 1], L_0x55d9c3801b10, L_0x55d9c38027a0, L_0x55d9c3803250, L_0x55d9c3803f40;
LS_0x55d9c380bd80_0_24 .concat8 [ 1 1 1 1], L_0x55d9c3804960, L_0x55d9c3805640, L_0x55d9c38060e0, L_0x55d9c3806e20;
LS_0x55d9c380bd80_0_28 .concat8 [ 1 1 1 1], L_0x55d9c38078f0, L_0x55d9c38086c0, L_0x55d9c38092b0, L_0x55d9c380ab90;
LS_0x55d9c380bd80_1_0 .concat8 [ 4 4 4 4], LS_0x55d9c380bd80_0_0, LS_0x55d9c380bd80_0_4, LS_0x55d9c380bd80_0_8, LS_0x55d9c380bd80_0_12;
LS_0x55d9c380bd80_1_4 .concat8 [ 4 4 4 4], LS_0x55d9c380bd80_0_16, LS_0x55d9c380bd80_0_20, LS_0x55d9c380bd80_0_24, LS_0x55d9c380bd80_0_28;
L_0x55d9c380bd80 .concat8 [ 16 16 0 0], LS_0x55d9c380bd80_1_0, LS_0x55d9c380bd80_1_4;
S_0x55d9c376fff0 .scope module, "fa0" "t04_fa" 6 11, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c36a9660 .functor AND 1, L_0x55d9c37f4c50, L_0x55d9c37f4d80, C4<1>, C4<1>;
L_0x55d9c367b300 .functor AND 1, L_0x7f4df32ae2e8, L_0x55d9c37f4c50, C4<1>, C4<1>;
L_0x55d9c37c5320 .functor OR 1, L_0x55d9c36a9660, L_0x55d9c367b300, C4<0>, C4<0>;
L_0x55d9c37c5390 .functor AND 1, L_0x7f4df32ae2e8, L_0x55d9c37f4d80, C4<1>, C4<1>;
L_0x55d9c37f49d0 .functor OR 1, L_0x55d9c37c5320, L_0x55d9c37c5390, C4<0>, C4<0>;
L_0x55d9c37f4ae0 .functor XOR 1, L_0x55d9c37f4c50, L_0x55d9c37f4d80, C4<0>, C4<0>;
L_0x55d9c37f4b90 .functor XOR 1, L_0x55d9c37f4ae0, L_0x7f4df32ae2e8, C4<0>, C4<0>;
v0x55d9c37529b0_0 .net "A", 0 0, L_0x55d9c37f4c50;  1 drivers
v0x55d9c3752480_0 .net "B", 0 0, L_0x55d9c37f4d80;  1 drivers
v0x55d9c3751d50_0 .net "Cin", 0 0, L_0x7f4df32ae2e8;  alias, 1 drivers
v0x55d9c3751df0_0 .net "Cout", 0 0, L_0x55d9c37f49d0;  1 drivers
v0x55d9c3751940_0 .net "S", 0 0, L_0x55d9c37f4b90;  1 drivers
v0x55d9c3750530_0 .net *"_ivl_0", 0 0, L_0x55d9c36a9660;  1 drivers
v0x55d9c3759de0_0 .net *"_ivl_10", 0 0, L_0x55d9c37f4ae0;  1 drivers
v0x55d9c3779510_0 .net *"_ivl_2", 0 0, L_0x55d9c367b300;  1 drivers
v0x55d9c3777290_0 .net *"_ivl_4", 0 0, L_0x55d9c37c5320;  1 drivers
v0x55d9c37769a0_0 .net *"_ivl_6", 0 0, L_0x55d9c37c5390;  1 drivers
S_0x55d9c376c870 .scope module, "fa1" "t04_fa" 6 12, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37f4eb0 .functor AND 1, L_0x55d9c37f5550, L_0x55d9c37f56b0, C4<1>, C4<1>;
L_0x55d9c37f4f20 .functor AND 1, L_0x55d9c37f5420, L_0x55d9c37f5550, C4<1>, C4<1>;
L_0x55d9c37f4ff0 .functor OR 1, L_0x55d9c37f4eb0, L_0x55d9c37f4f20, C4<0>, C4<0>;
L_0x55d9c37f5060 .functor AND 1, L_0x55d9c37f5420, L_0x55d9c37f56b0, C4<1>, C4<1>;
L_0x55d9c37f51a0 .functor OR 1, L_0x55d9c37f4ff0, L_0x55d9c37f5060, C4<0>, C4<0>;
L_0x55d9c37f52b0 .functor XOR 1, L_0x55d9c37f5550, L_0x55d9c37f56b0, C4<0>, C4<0>;
L_0x55d9c37f5360 .functor XOR 1, L_0x55d9c37f52b0, L_0x55d9c37f5420, C4<0>, C4<0>;
v0x55d9c375eb40_0 .net "A", 0 0, L_0x55d9c37f5550;  1 drivers
v0x55d9c375ec00_0 .net "B", 0 0, L_0x55d9c37f56b0;  1 drivers
v0x55d9c37765c0_0 .net "Cin", 0 0, L_0x55d9c37f5420;  1 drivers
v0x55d9c3776660_0 .net "Cout", 0 0, L_0x55d9c37f51a0;  1 drivers
v0x55d9c3774340_0 .net "S", 0 0, L_0x55d9c37f5360;  1 drivers
v0x55d9c3773a50_0 .net *"_ivl_0", 0 0, L_0x55d9c37f4eb0;  1 drivers
v0x55d9c3773670_0 .net *"_ivl_10", 0 0, L_0x55d9c37f52b0;  1 drivers
v0x55d9c37713f0_0 .net *"_ivl_2", 0 0, L_0x55d9c37f4f20;  1 drivers
v0x55d9c3770b00_0 .net *"_ivl_4", 0 0, L_0x55d9c37f4ff0;  1 drivers
v0x55d9c3770720_0 .net *"_ivl_6", 0 0, L_0x55d9c37f5060;  1 drivers
S_0x55d9c376d0a0 .scope module, "fa10" "t04_fa" 6 21, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37fa540 .functor AND 1, L_0x55d9c37facb0, L_0x55d9c37fade0, C4<1>, C4<1>;
L_0x55d9c37fa5b0 .functor AND 1, L_0x55d9c37faa80, L_0x55d9c37facb0, C4<1>, C4<1>;
L_0x55d9c37fa650 .functor OR 1, L_0x55d9c37fa540, L_0x55d9c37fa5b0, C4<0>, C4<0>;
L_0x55d9c37fa6c0 .functor AND 1, L_0x55d9c37faa80, L_0x55d9c37fade0, C4<1>, C4<1>;
L_0x55d9c37fa800 .functor OR 1, L_0x55d9c37fa650, L_0x55d9c37fa6c0, C4<0>, C4<0>;
L_0x55d9c37fa910 .functor XOR 1, L_0x55d9c37facb0, L_0x55d9c37fade0, C4<0>, C4<0>;
L_0x55d9c37fa9c0 .functor XOR 1, L_0x55d9c37fa910, L_0x55d9c37faa80, C4<0>, C4<0>;
v0x55d9c376e4a0_0 .net "A", 0 0, L_0x55d9c37facb0;  1 drivers
v0x55d9c376e560_0 .net "B", 0 0, L_0x55d9c37fade0;  1 drivers
v0x55d9c376dbb0_0 .net "Cin", 0 0, L_0x55d9c37faa80;  1 drivers
v0x55d9c376dc50_0 .net "Cout", 0 0, L_0x55d9c37fa800;  1 drivers
v0x55d9c375c860_0 .net "S", 0 0, L_0x55d9c37fa9c0;  1 drivers
v0x55d9c376d7d0_0 .net *"_ivl_0", 0 0, L_0x55d9c37fa540;  1 drivers
v0x55d9c376b550_0 .net *"_ivl_10", 0 0, L_0x55d9c37fa910;  1 drivers
v0x55d9c376ac60_0 .net *"_ivl_2", 0 0, L_0x55d9c37fa5b0;  1 drivers
v0x55d9c376a880_0 .net *"_ivl_4", 0 0, L_0x55d9c37fa650;  1 drivers
v0x55d9c3768600_0 .net *"_ivl_6", 0 0, L_0x55d9c37fa6c0;  1 drivers
S_0x55d9c3769920 .scope module, "fa11" "t04_fa" 6 22, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37fb020 .functor AND 1, L_0x55d9c37fb690, L_0x55d9c37fbaf0, C4<1>, C4<1>;
L_0x55d9c37fb090 .functor AND 1, L_0x55d9c37fb560, L_0x55d9c37fb690, C4<1>, C4<1>;
L_0x55d9c37fb130 .functor OR 1, L_0x55d9c37fb020, L_0x55d9c37fb090, C4<0>, C4<0>;
L_0x55d9c37fb1a0 .functor AND 1, L_0x55d9c37fb560, L_0x55d9c37fbaf0, C4<1>, C4<1>;
L_0x55d9c37fb2e0 .functor OR 1, L_0x55d9c37fb130, L_0x55d9c37fb1a0, C4<0>, C4<0>;
L_0x55d9c37fb3f0 .functor XOR 1, L_0x55d9c37fb690, L_0x55d9c37fbaf0, C4<0>, C4<0>;
L_0x55d9c37fb4a0 .functor XOR 1, L_0x55d9c37fb3f0, L_0x55d9c37fb560, C4<0>, C4<0>;
v0x55d9c3767d10_0 .net "A", 0 0, L_0x55d9c37fb690;  1 drivers
v0x55d9c375c450_0 .net "B", 0 0, L_0x55d9c37fbaf0;  1 drivers
v0x55d9c375c510_0 .net "Cin", 0 0, L_0x55d9c37fb560;  1 drivers
v0x55d9c3767930_0 .net "Cout", 0 0, L_0x55d9c37fb2e0;  1 drivers
v0x55d9c37679f0_0 .net "S", 0 0, L_0x55d9c37fb4a0;  1 drivers
v0x55d9c37656b0_0 .net *"_ivl_0", 0 0, L_0x55d9c37fb020;  1 drivers
v0x55d9c37b69d0_0 .net *"_ivl_10", 0 0, L_0x55d9c37fb3f0;  1 drivers
v0x55d9c37b63a0_0 .net *"_ivl_2", 0 0, L_0x55d9c37fb090;  1 drivers
v0x55d9c37b60b0_0 .net *"_ivl_4", 0 0, L_0x55d9c37fb130;  1 drivers
v0x55d9c3764dc0_0 .net *"_ivl_6", 0 0, L_0x55d9c37fb1a0;  1 drivers
S_0x55d9c376a150 .scope module, "fa12" "t04_fa" 6 23, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37fbc20 .functor AND 1, L_0x55d9c37fb9d0, L_0x55d9c37fc420, C4<1>, C4<1>;
L_0x55d9c37fbc90 .functor AND 1, L_0x55d9c37fc130, L_0x55d9c37fb9d0, C4<1>, C4<1>;
L_0x55d9c37fbd00 .functor OR 1, L_0x55d9c37fbc20, L_0x55d9c37fbc90, C4<0>, C4<0>;
L_0x55d9c37fbd70 .functor AND 1, L_0x55d9c37fc130, L_0x55d9c37fc420, C4<1>, C4<1>;
L_0x55d9c37fbeb0 .functor OR 1, L_0x55d9c37fbd00, L_0x55d9c37fbd70, C4<0>, C4<0>;
L_0x55d9c37fbfc0 .functor XOR 1, L_0x55d9c37fb9d0, L_0x55d9c37fc420, C4<0>, C4<0>;
L_0x55d9c37fc070 .functor XOR 1, L_0x55d9c37fbfc0, L_0x55d9c37fc130, C4<0>, C4<0>;
v0x55d9c37b4b30_0 .net "A", 0 0, L_0x55d9c37fb9d0;  1 drivers
v0x55d9c375c190_0 .net "B", 0 0, L_0x55d9c37fc420;  1 drivers
v0x55d9c375c250_0 .net "Cin", 0 0, L_0x55d9c37fc130;  1 drivers
v0x55d9c37b4750_0 .net "Cout", 0 0, L_0x55d9c37fbeb0;  1 drivers
v0x55d9c37b4810_0 .net "S", 0 0, L_0x55d9c37fc070;  1 drivers
v0x55d9c37b24d0_0 .net *"_ivl_0", 0 0, L_0x55d9c37fbc20;  1 drivers
v0x55d9c37b1be0_0 .net *"_ivl_10", 0 0, L_0x55d9c37fbfc0;  1 drivers
v0x55d9c37649e0_0 .net *"_ivl_2", 0 0, L_0x55d9c37fbc90;  1 drivers
v0x55d9c37b1800_0 .net *"_ivl_4", 0 0, L_0x55d9c37fbd00;  1 drivers
v0x55d9c37af580_0 .net *"_ivl_6", 0 0, L_0x55d9c37fbd70;  1 drivers
S_0x55d9c37669d0 .scope module, "fa13" "t04_fa" 6 24, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37fba70 .functor AND 1, L_0x55d9c37fcc60, L_0x55d9c37fcee0, C4<1>, C4<1>;
L_0x55d9c37fc690 .functor AND 1, L_0x55d9c37fcb30, L_0x55d9c37fcc60, C4<1>, C4<1>;
L_0x55d9c37fc700 .functor OR 1, L_0x55d9c37fba70, L_0x55d9c37fc690, C4<0>, C4<0>;
L_0x55d9c37fc770 .functor AND 1, L_0x55d9c37fcb30, L_0x55d9c37fcee0, C4<1>, C4<1>;
L_0x55d9c37fc8b0 .functor OR 1, L_0x55d9c37fc700, L_0x55d9c37fc770, C4<0>, C4<0>;
L_0x55d9c37fc9c0 .functor XOR 1, L_0x55d9c37fcc60, L_0x55d9c37fcee0, C4<0>, C4<0>;
L_0x55d9c37fca70 .functor XOR 1, L_0x55d9c37fc9c0, L_0x55d9c37fcb30, C4<0>, C4<0>;
v0x55d9c37aec90_0 .net "A", 0 0, L_0x55d9c37fcc60;  1 drivers
v0x55d9c37ae8b0_0 .net "B", 0 0, L_0x55d9c37fcee0;  1 drivers
v0x55d9c37ae970_0 .net "Cin", 0 0, L_0x55d9c37fcb30;  1 drivers
v0x55d9c37ac630_0 .net "Cout", 0 0, L_0x55d9c37fc8b0;  1 drivers
v0x55d9c37ac6f0_0 .net "S", 0 0, L_0x55d9c37fca70;  1 drivers
v0x55d9c37abd40_0 .net *"_ivl_0", 0 0, L_0x55d9c37fba70;  1 drivers
v0x55d9c37ab960_0 .net *"_ivl_10", 0 0, L_0x55d9c37fc9c0;  1 drivers
v0x55d9c37a96e0_0 .net *"_ivl_2", 0 0, L_0x55d9c37fc690;  1 drivers
v0x55d9c37a8df0_0 .net *"_ivl_4", 0 0, L_0x55d9c37fc700;  1 drivers
v0x55d9c3762760_0 .net *"_ivl_6", 0 0, L_0x55d9c37fc770;  1 drivers
S_0x55d9c3767200 .scope module, "fa14" "t04_fa" 6 25, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37fd010 .functor AND 1, L_0x55d9c37fd7b0, L_0x55d9c37fd8e0, C4<1>, C4<1>;
L_0x55d9c37fd080 .functor AND 1, L_0x55d9c37fd520, L_0x55d9c37fd7b0, C4<1>, C4<1>;
L_0x55d9c37fd0f0 .functor OR 1, L_0x55d9c37fd010, L_0x55d9c37fd080, C4<0>, C4<0>;
L_0x55d9c37fd160 .functor AND 1, L_0x55d9c37fd520, L_0x55d9c37fd8e0, C4<1>, C4<1>;
L_0x55d9c37fd2a0 .functor OR 1, L_0x55d9c37fd0f0, L_0x55d9c37fd160, C4<0>, C4<0>;
L_0x55d9c37fd3b0 .functor XOR 1, L_0x55d9c37fd7b0, L_0x55d9c37fd8e0, C4<0>, C4<0>;
L_0x55d9c37fd460 .functor XOR 1, L_0x55d9c37fd3b0, L_0x55d9c37fd520, C4<0>, C4<0>;
v0x55d9c37a8a10_0 .net "A", 0 0, L_0x55d9c37fd7b0;  1 drivers
v0x55d9c37a6790_0 .net "B", 0 0, L_0x55d9c37fd8e0;  1 drivers
v0x55d9c37a6850_0 .net "Cin", 0 0, L_0x55d9c37fd520;  1 drivers
v0x55d9c37a5ea0_0 .net "Cout", 0 0, L_0x55d9c37fd2a0;  1 drivers
v0x55d9c37a5f60_0 .net "S", 0 0, L_0x55d9c37fd460;  1 drivers
v0x55d9c37a5ac0_0 .net *"_ivl_0", 0 0, L_0x55d9c37fd010;  1 drivers
v0x55d9c37a3840_0 .net *"_ivl_10", 0 0, L_0x55d9c37fd3b0;  1 drivers
v0x55d9c37a2f50_0 .net *"_ivl_2", 0 0, L_0x55d9c37fd080;  1 drivers
v0x55d9c37a2b70_0 .net *"_ivl_4", 0 0, L_0x55d9c37fd0f0;  1 drivers
v0x55d9c37a08f0_0 .net *"_ivl_6", 0 0, L_0x55d9c37fd160;  1 drivers
S_0x55d9c37a0680 .scope module, "fa15" "t04_fa" 6 26, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37fdb80 .functor AND 1, L_0x55d9c37fe1f0, L_0x55d9c37fe4a0, C4<1>, C4<1>;
L_0x55d9c37fdbf0 .functor AND 1, L_0x55d9c37fe0c0, L_0x55d9c37fe1f0, C4<1>, C4<1>;
L_0x55d9c37fdc90 .functor OR 1, L_0x55d9c37fdb80, L_0x55d9c37fdbf0, C4<0>, C4<0>;
L_0x55d9c37fdd00 .functor AND 1, L_0x55d9c37fe0c0, L_0x55d9c37fe4a0, C4<1>, C4<1>;
L_0x55d9c37fde40 .functor OR 1, L_0x55d9c37fdc90, L_0x55d9c37fdd00, C4<0>, C4<0>;
L_0x55d9c37fdf50 .functor XOR 1, L_0x55d9c37fe1f0, L_0x55d9c37fe4a0, C4<0>, C4<0>;
L_0x55d9c37fe000 .functor XOR 1, L_0x55d9c37fdf50, L_0x55d9c37fe0c0, C4<0>, C4<0>;
v0x55d9c37a0000_0 .net "A", 0 0, L_0x55d9c37fe1f0;  1 drivers
v0x55d9c379fc20_0 .net "B", 0 0, L_0x55d9c37fe4a0;  1 drivers
v0x55d9c379fce0_0 .net "Cin", 0 0, L_0x55d9c37fe0c0;  1 drivers
v0x55d9c379d9a0_0 .net "Cout", 0 0, L_0x55d9c37fde40;  1 drivers
v0x55d9c379da60_0 .net "S", 0 0, L_0x55d9c37fe000;  1 drivers
v0x55d9c379d0b0_0 .net *"_ivl_0", 0 0, L_0x55d9c37fdb80;  1 drivers
v0x55d9c379ccd0_0 .net *"_ivl_10", 0 0, L_0x55d9c37fdf50;  1 drivers
v0x55d9c379aa50_0 .net *"_ivl_2", 0 0, L_0x55d9c37fdbf0;  1 drivers
v0x55d9c379a160_0 .net *"_ivl_4", 0 0, L_0x55d9c37fdc90;  1 drivers
v0x55d9c3761e70_0 .net *"_ivl_6", 0 0, L_0x55d9c37fdd00;  1 drivers
S_0x55d9c37b37f0 .scope module, "fa16" "t04_fa" 6 27, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37fe7e0 .functor AND 1, L_0x55d9c37ff1c0, L_0x55d9c37ff2f0, C4<1>, C4<1>;
L_0x55d9c37fe850 .functor AND 1, L_0x55d9c37fecf0, L_0x55d9c37ff1c0, C4<1>, C4<1>;
L_0x55d9c37fe8c0 .functor OR 1, L_0x55d9c37fe7e0, L_0x55d9c37fe850, C4<0>, C4<0>;
L_0x55d9c37fe930 .functor AND 1, L_0x55d9c37fecf0, L_0x55d9c37ff2f0, C4<1>, C4<1>;
L_0x55d9c37fea70 .functor OR 1, L_0x55d9c37fe8c0, L_0x55d9c37fe930, C4<0>, C4<0>;
L_0x55d9c37feb80 .functor XOR 1, L_0x55d9c37ff1c0, L_0x55d9c37ff2f0, C4<0>, C4<0>;
L_0x55d9c37fec30 .functor XOR 1, L_0x55d9c37feb80, L_0x55d9c37fecf0, C4<0>, C4<0>;
v0x55d9c3799e10_0 .net "A", 0 0, L_0x55d9c37ff1c0;  1 drivers
v0x55d9c3797b00_0 .net "B", 0 0, L_0x55d9c37ff2f0;  1 drivers
v0x55d9c3797210_0 .net "Cin", 0 0, L_0x55d9c37fecf0;  1 drivers
v0x55d9c37972b0_0 .net "Cout", 0 0, L_0x55d9c37fea70;  1 drivers
v0x55d9c3796e30_0 .net "S", 0 0, L_0x55d9c37fec30;  1 drivers
v0x55d9c3794bb0_0 .net *"_ivl_0", 0 0, L_0x55d9c37fe7e0;  1 drivers
v0x55d9c37942c0_0 .net *"_ivl_10", 0 0, L_0x55d9c37feb80;  1 drivers
v0x55d9c3761a90_0 .net *"_ivl_2", 0 0, L_0x55d9c37fe850;  1 drivers
v0x55d9c3793ee0_0 .net *"_ivl_4", 0 0, L_0x55d9c37fe8c0;  1 drivers
v0x55d9c3791c60_0 .net *"_ivl_6", 0 0, L_0x55d9c37fe930;  1 drivers
S_0x55d9c37b4020 .scope module, "fa17" "t04_fa" 6 28, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37ff5c0 .functor AND 1, L_0x55d9c37ffc30, L_0x55d9c37fff10, C4<1>, C4<1>;
L_0x55d9c37ff630 .functor AND 1, L_0x55d9c37ffb00, L_0x55d9c37ffc30, C4<1>, C4<1>;
L_0x55d9c37ff6d0 .functor OR 1, L_0x55d9c37ff5c0, L_0x55d9c37ff630, C4<0>, C4<0>;
L_0x55d9c37ff740 .functor AND 1, L_0x55d9c37ffb00, L_0x55d9c37fff10, C4<1>, C4<1>;
L_0x55d9c37ff880 .functor OR 1, L_0x55d9c37ff6d0, L_0x55d9c37ff740, C4<0>, C4<0>;
L_0x55d9c37ff990 .functor XOR 1, L_0x55d9c37ffc30, L_0x55d9c37fff10, C4<0>, C4<0>;
L_0x55d9c37ffa40 .functor XOR 1, L_0x55d9c37ff990, L_0x55d9c37ffb00, C4<0>, C4<0>;
v0x55d9c3791370_0 .net "A", 0 0, L_0x55d9c37ffc30;  1 drivers
v0x55d9c3790f90_0 .net "B", 0 0, L_0x55d9c37fff10;  1 drivers
v0x55d9c3791050_0 .net "Cin", 0 0, L_0x55d9c37ffb00;  1 drivers
v0x55d9c378ed10_0 .net "Cout", 0 0, L_0x55d9c37ff880;  1 drivers
v0x55d9c378edd0_0 .net "S", 0 0, L_0x55d9c37ffa40;  1 drivers
v0x55d9c378e420_0 .net *"_ivl_0", 0 0, L_0x55d9c37ff5c0;  1 drivers
v0x55d9c378e040_0 .net *"_ivl_10", 0 0, L_0x55d9c37ff990;  1 drivers
v0x55d9c378bdc0_0 .net *"_ivl_2", 0 0, L_0x55d9c37ff630;  1 drivers
v0x55d9c378b4d0_0 .net *"_ivl_4", 0 0, L_0x55d9c37ff6d0;  1 drivers
v0x55d9c375f810_0 .net *"_ivl_6", 0 0, L_0x55d9c37ff740;  1 drivers
S_0x55d9c3763a80 .scope module, "fa18" "t04_fa" 6 29, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3800040 .functor AND 1, L_0x55d9c3800840, L_0x55d9c3800970, C4<1>, C4<1>;
L_0x55d9c38000b0 .functor AND 1, L_0x55d9c3800550, L_0x55d9c3800840, C4<1>, C4<1>;
L_0x55d9c3800120 .functor OR 1, L_0x55d9c3800040, L_0x55d9c38000b0, C4<0>, C4<0>;
L_0x55d9c3800190 .functor AND 1, L_0x55d9c3800550, L_0x55d9c3800970, C4<1>, C4<1>;
L_0x55d9c38002d0 .functor OR 1, L_0x55d9c3800120, L_0x55d9c3800190, C4<0>, C4<0>;
L_0x55d9c38003e0 .functor XOR 1, L_0x55d9c3800840, L_0x55d9c3800970, C4<0>, C4<0>;
L_0x55d9c3800490 .functor XOR 1, L_0x55d9c38003e0, L_0x55d9c3800550, C4<0>, C4<0>;
v0x55d9c378b0f0_0 .net "A", 0 0, L_0x55d9c3800840;  1 drivers
v0x55d9c3788e70_0 .net "B", 0 0, L_0x55d9c3800970;  1 drivers
v0x55d9c3788f30_0 .net "Cin", 0 0, L_0x55d9c3800550;  1 drivers
v0x55d9c3788580_0 .net "Cout", 0 0, L_0x55d9c38002d0;  1 drivers
v0x55d9c3788640_0 .net "S", 0 0, L_0x55d9c3800490;  1 drivers
v0x55d9c37881a0_0 .net *"_ivl_0", 0 0, L_0x55d9c3800040;  1 drivers
v0x55d9c3785f20_0 .net *"_ivl_10", 0 0, L_0x55d9c38003e0;  1 drivers
v0x55d9c3785630_0 .net *"_ivl_2", 0 0, L_0x55d9c38000b0;  1 drivers
v0x55d9c3785250_0 .net *"_ivl_4", 0 0, L_0x55d9c3800120;  1 drivers
v0x55d9c3782fd0_0 .net *"_ivl_6", 0 0, L_0x55d9c3800190;  1 drivers
S_0x55d9c37642b0 .scope module, "fa19" "t04_fa" 6 30, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3800c70 .functor AND 1, L_0x55d9c38012b0, L_0x55d9c38015c0, C4<1>, C4<1>;
L_0x55d9c3800ce0 .functor AND 1, L_0x55d9c3801180, L_0x55d9c38012b0, C4<1>, C4<1>;
L_0x55d9c3800d50 .functor OR 1, L_0x55d9c3800c70, L_0x55d9c3800ce0, C4<0>, C4<0>;
L_0x55d9c3800dc0 .functor AND 1, L_0x55d9c3801180, L_0x55d9c38015c0, C4<1>, C4<1>;
L_0x55d9c3800f00 .functor OR 1, L_0x55d9c3800d50, L_0x55d9c3800dc0, C4<0>, C4<0>;
L_0x55d9c3801010 .functor XOR 1, L_0x55d9c38012b0, L_0x55d9c38015c0, C4<0>, C4<0>;
L_0x55d9c38010c0 .functor XOR 1, L_0x55d9c3801010, L_0x55d9c3801180, C4<0>, C4<0>;
v0x55d9c37826e0_0 .net "A", 0 0, L_0x55d9c38012b0;  1 drivers
v0x55d9c3782300_0 .net "B", 0 0, L_0x55d9c38015c0;  1 drivers
v0x55d9c37823c0_0 .net "Cin", 0 0, L_0x55d9c3801180;  1 drivers
v0x55d9c3780080_0 .net "Cout", 0 0, L_0x55d9c3800f00;  1 drivers
v0x55d9c3780140_0 .net "S", 0 0, L_0x55d9c38010c0;  1 drivers
v0x55d9c377f790_0 .net *"_ivl_0", 0 0, L_0x55d9c3800c70;  1 drivers
v0x55d9c377f3b0_0 .net *"_ivl_10", 0 0, L_0x55d9c3801010;  1 drivers
v0x55d9c377d130_0 .net *"_ivl_2", 0 0, L_0x55d9c3800ce0;  1 drivers
v0x55d9c377c840_0 .net *"_ivl_4", 0 0, L_0x55d9c3800d50;  1 drivers
v0x55d9c375ef20_0 .net *"_ivl_6", 0 0, L_0x55d9c3800dc0;  1 drivers
S_0x55d9c37b08a0 .scope module, "fa2" "t04_fa" 6 13, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37f57e0 .functor AND 1, L_0x55d9c37f5ee0, L_0x55d9c37f6010, C4<1>, C4<1>;
L_0x55d9c37f5850 .functor AND 1, L_0x55d9c37f5d70, L_0x55d9c37f5ee0, C4<1>, C4<1>;
L_0x55d9c37f58f0 .functor OR 1, L_0x55d9c37f57e0, L_0x55d9c37f5850, C4<0>, C4<0>;
L_0x55d9c37f59b0 .functor AND 1, L_0x55d9c37f5d70, L_0x55d9c37f6010, C4<1>, C4<1>;
L_0x55d9c37f5af0 .functor OR 1, L_0x55d9c37f58f0, L_0x55d9c37f59b0, C4<0>, C4<0>;
L_0x55d9c37f5c00 .functor XOR 1, L_0x55d9c37f5ee0, L_0x55d9c37f6010, C4<0>, C4<0>;
L_0x55d9c37f5cb0 .functor XOR 1, L_0x55d9c37f5c00, L_0x55d9c37f5d70, C4<0>, C4<0>;
v0x55d9c377c460_0 .net "A", 0 0, L_0x55d9c37f5ee0;  1 drivers
v0x55d9c377a1e0_0 .net "B", 0 0, L_0x55d9c37f6010;  1 drivers
v0x55d9c377a2a0_0 .net "Cin", 0 0, L_0x55d9c37f5d70;  1 drivers
v0x55d9c37798f0_0 .net "Cout", 0 0, L_0x55d9c37f5af0;  1 drivers
v0x55d9c37799b0_0 .net "S", 0 0, L_0x55d9c37f5cb0;  1 drivers
v0x55d9c375be00_0 .net *"_ivl_0", 0 0, L_0x55d9c37f57e0;  1 drivers
v0x55d9c37bdd10_0 .net *"_ivl_10", 0 0, L_0x55d9c37f5c00;  1 drivers
v0x55d9c3744150_0 .net *"_ivl_2", 0 0, L_0x55d9c37f5850;  1 drivers
v0x55d9c37b10d0_0 .net *"_ivl_4", 0 0, L_0x55d9c37f58f0;  1 drivers
v0x55d9c37ad950_0 .net *"_ivl_6", 0 0, L_0x55d9c37f59b0;  1 drivers
S_0x55d9c37ae180 .scope module, "fa20" "t04_fa" 6 31, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c38016f0 .functor AND 1, L_0x55d9c3801ef0, L_0x55d9c3802020, C4<1>, C4<1>;
L_0x55d9c3801760 .functor AND 1, L_0x55d9c3801bd0, L_0x55d9c3801ef0, C4<1>, C4<1>;
L_0x55d9c38017d0 .functor OR 1, L_0x55d9c38016f0, L_0x55d9c3801760, C4<0>, C4<0>;
L_0x55d9c3801840 .functor AND 1, L_0x55d9c3801bd0, L_0x55d9c3802020, C4<1>, C4<1>;
L_0x55d9c3801950 .functor OR 1, L_0x55d9c38017d0, L_0x55d9c3801840, C4<0>, C4<0>;
L_0x55d9c3801a60 .functor XOR 1, L_0x55d9c3801ef0, L_0x55d9c3802020, C4<0>, C4<0>;
L_0x55d9c3801b10 .functor XOR 1, L_0x55d9c3801a60, L_0x55d9c3801bd0, C4<0>, C4<0>;
v0x55d9c37aaa00_0 .net "A", 0 0, L_0x55d9c3801ef0;  1 drivers
v0x55d9c37aaae0_0 .net "B", 0 0, L_0x55d9c3802020;  1 drivers
v0x55d9c37ab230_0 .net "Cin", 0 0, L_0x55d9c3801bd0;  1 drivers
v0x55d9c37ab2d0_0 .net "Cout", 0 0, L_0x55d9c3801950;  1 drivers
v0x55d9c37a7ab0_0 .net "S", 0 0, L_0x55d9c3801b10;  1 drivers
v0x55d9c37a82e0_0 .net *"_ivl_0", 0 0, L_0x55d9c38016f0;  1 drivers
v0x55d9c37a83c0_0 .net *"_ivl_10", 0 0, L_0x55d9c3801a60;  1 drivers
v0x55d9c37a4b60_0 .net *"_ivl_2", 0 0, L_0x55d9c3801760;  1 drivers
v0x55d9c37a4c20_0 .net *"_ivl_4", 0 0, L_0x55d9c38017d0;  1 drivers
v0x55d9c37a5390_0 .net *"_ivl_6", 0 0, L_0x55d9c3801840;  1 drivers
S_0x55d9c37a1c10 .scope module, "fa21" "t04_fa" 6 32, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3802350 .functor AND 1, L_0x55d9c3802990, L_0x55d9c3802cd0, C4<1>, C4<1>;
L_0x55d9c38023c0 .functor AND 1, L_0x55d9c3802860, L_0x55d9c3802990, C4<1>, C4<1>;
L_0x55d9c3802430 .functor OR 1, L_0x55d9c3802350, L_0x55d9c38023c0, C4<0>, C4<0>;
L_0x55d9c38024a0 .functor AND 1, L_0x55d9c3802860, L_0x55d9c3802cd0, C4<1>, C4<1>;
L_0x55d9c38025e0 .functor OR 1, L_0x55d9c3802430, L_0x55d9c38024a0, C4<0>, C4<0>;
L_0x55d9c38026f0 .functor XOR 1, L_0x55d9c3802990, L_0x55d9c3802cd0, C4<0>, C4<0>;
L_0x55d9c38027a0 .functor XOR 1, L_0x55d9c38026f0, L_0x55d9c3802860, C4<0>, C4<0>;
v0x55d9c37a2440_0 .net "A", 0 0, L_0x55d9c3802990;  1 drivers
v0x55d9c37a2500_0 .net "B", 0 0, L_0x55d9c3802cd0;  1 drivers
v0x55d9c379ecc0_0 .net "Cin", 0 0, L_0x55d9c3802860;  1 drivers
v0x55d9c379ed90_0 .net "Cout", 0 0, L_0x55d9c38025e0;  1 drivers
v0x55d9c379f4f0_0 .net "S", 0 0, L_0x55d9c38027a0;  1 drivers
v0x55d9c379bd70_0 .net *"_ivl_0", 0 0, L_0x55d9c3802350;  1 drivers
v0x55d9c379be50_0 .net *"_ivl_10", 0 0, L_0x55d9c38026f0;  1 drivers
v0x55d9c379c5a0_0 .net *"_ivl_2", 0 0, L_0x55d9c38023c0;  1 drivers
v0x55d9c379c680_0 .net *"_ivl_4", 0 0, L_0x55d9c3802430;  1 drivers
v0x55d9c3798e20_0 .net *"_ivl_6", 0 0, L_0x55d9c38024a0;  1 drivers
S_0x55d9c3799650 .scope module, "fa22" "t04_fa" 6 33, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3802e00 .functor AND 1, L_0x55d9c3803660, L_0x55d9c3803790, C4<1>, C4<1>;
L_0x55d9c3802e70 .functor AND 1, L_0x55d9c3803310, L_0x55d9c3803660, C4<1>, C4<1>;
L_0x55d9c3802ee0 .functor OR 1, L_0x55d9c3802e00, L_0x55d9c3802e70, C4<0>, C4<0>;
L_0x55d9c3802f50 .functor AND 1, L_0x55d9c3803310, L_0x55d9c3803790, C4<1>, C4<1>;
L_0x55d9c3803090 .functor OR 1, L_0x55d9c3802ee0, L_0x55d9c3802f50, C4<0>, C4<0>;
L_0x55d9c38031a0 .functor XOR 1, L_0x55d9c3803660, L_0x55d9c3803790, C4<0>, C4<0>;
L_0x55d9c3803250 .functor XOR 1, L_0x55d9c38031a0, L_0x55d9c3803310, C4<0>, C4<0>;
v0x55d9c3795ed0_0 .net "A", 0 0, L_0x55d9c3803660;  1 drivers
v0x55d9c3795fb0_0 .net "B", 0 0, L_0x55d9c3803790;  1 drivers
v0x55d9c3796700_0 .net "Cin", 0 0, L_0x55d9c3803310;  1 drivers
v0x55d9c37967d0_0 .net "Cout", 0 0, L_0x55d9c3803090;  1 drivers
v0x55d9c3760b30_0 .net "S", 0 0, L_0x55d9c3803250;  1 drivers
v0x55d9c3761360_0 .net *"_ivl_0", 0 0, L_0x55d9c3802e00;  1 drivers
v0x55d9c3761440_0 .net *"_ivl_10", 0 0, L_0x55d9c38031a0;  1 drivers
v0x55d9c3792f80_0 .net *"_ivl_2", 0 0, L_0x55d9c3802e70;  1 drivers
v0x55d9c3793040_0 .net *"_ivl_4", 0 0, L_0x55d9c3802ee0;  1 drivers
v0x55d9c37937b0_0 .net *"_ivl_6", 0 0, L_0x55d9c3802f50;  1 drivers
S_0x55d9c3790030 .scope module, "fa23" "t04_fa" 6 34, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3803af0 .functor AND 1, L_0x55d9c38040e0, L_0x55d9c3804450, C4<1>, C4<1>;
L_0x55d9c3803b60 .functor AND 1, L_0x55d9c3803fb0, L_0x55d9c38040e0, C4<1>, C4<1>;
L_0x55d9c3803bd0 .functor OR 1, L_0x55d9c3803af0, L_0x55d9c3803b60, C4<0>, C4<0>;
L_0x55d9c3803c40 .functor AND 1, L_0x55d9c3803fb0, L_0x55d9c3804450, C4<1>, C4<1>;
L_0x55d9c3803d80 .functor OR 1, L_0x55d9c3803bd0, L_0x55d9c3803c40, C4<0>, C4<0>;
L_0x55d9c3803e90 .functor XOR 1, L_0x55d9c38040e0, L_0x55d9c3804450, C4<0>, C4<0>;
L_0x55d9c3803f40 .functor XOR 1, L_0x55d9c3803e90, L_0x55d9c3803fb0, C4<0>, C4<0>;
v0x55d9c3790860_0 .net "A", 0 0, L_0x55d9c38040e0;  1 drivers
v0x55d9c3790920_0 .net "B", 0 0, L_0x55d9c3804450;  1 drivers
v0x55d9c378d0e0_0 .net "Cin", 0 0, L_0x55d9c3803fb0;  1 drivers
v0x55d9c378d1b0_0 .net "Cout", 0 0, L_0x55d9c3803d80;  1 drivers
v0x55d9c378d910_0 .net "S", 0 0, L_0x55d9c3803f40;  1 drivers
v0x55d9c378a190_0 .net *"_ivl_0", 0 0, L_0x55d9c3803af0;  1 drivers
v0x55d9c378a270_0 .net *"_ivl_10", 0 0, L_0x55d9c3803e90;  1 drivers
v0x55d9c378a9c0_0 .net *"_ivl_2", 0 0, L_0x55d9c3803b60;  1 drivers
v0x55d9c378aaa0_0 .net *"_ivl_4", 0 0, L_0x55d9c3803bd0;  1 drivers
v0x55d9c3787240_0 .net *"_ivl_6", 0 0, L_0x55d9c3803c40;  1 drivers
S_0x55d9c3787a70 .scope module, "fa24" "t04_fa" 6 35, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3804580 .functor AND 1, L_0x55d9c3804da0, L_0x55d9c3804ed0, C4<1>, C4<1>;
L_0x55d9c38045f0 .functor AND 1, L_0x55d9c3804a20, L_0x55d9c3804da0, C4<1>, C4<1>;
L_0x55d9c3804660 .functor OR 1, L_0x55d9c3804580, L_0x55d9c38045f0, C4<0>, C4<0>;
L_0x55d9c38046d0 .functor AND 1, L_0x55d9c3804a20, L_0x55d9c3804ed0, C4<1>, C4<1>;
L_0x55d9c38047e0 .functor OR 1, L_0x55d9c3804660, L_0x55d9c38046d0, C4<0>, C4<0>;
L_0x55d9c38048f0 .functor XOR 1, L_0x55d9c3804da0, L_0x55d9c3804ed0, C4<0>, C4<0>;
L_0x55d9c3804960 .functor XOR 1, L_0x55d9c38048f0, L_0x55d9c3804a20, C4<0>, C4<0>;
v0x55d9c37842f0_0 .net "A", 0 0, L_0x55d9c3804da0;  1 drivers
v0x55d9c37843b0_0 .net "B", 0 0, L_0x55d9c3804ed0;  1 drivers
v0x55d9c3784b20_0 .net "Cin", 0 0, L_0x55d9c3804a20;  1 drivers
v0x55d9c3784bf0_0 .net "Cout", 0 0, L_0x55d9c38047e0;  1 drivers
v0x55d9c37813a0_0 .net "S", 0 0, L_0x55d9c3804960;  1 drivers
v0x55d9c3781bd0_0 .net *"_ivl_0", 0 0, L_0x55d9c3804580;  1 drivers
v0x55d9c3781cb0_0 .net *"_ivl_10", 0 0, L_0x55d9c38048f0;  1 drivers
v0x55d9c377e450_0 .net *"_ivl_2", 0 0, L_0x55d9c38045f0;  1 drivers
v0x55d9c377e530_0 .net *"_ivl_4", 0 0, L_0x55d9c3804660;  1 drivers
v0x55d9c377ec80_0 .net *"_ivl_6", 0 0, L_0x55d9c38046d0;  1 drivers
S_0x55d9c377b500 .scope module, "fa25" "t04_fa" 6 36, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3805260 .functor AND 1, L_0x55d9c3805830, L_0x55d9c3805bd0, C4<1>, C4<1>;
L_0x55d9c38052d0 .functor AND 1, L_0x55d9c3805700, L_0x55d9c3805830, C4<1>, C4<1>;
L_0x55d9c3805340 .functor OR 1, L_0x55d9c3805260, L_0x55d9c38052d0, C4<0>, C4<0>;
L_0x55d9c38053b0 .functor AND 1, L_0x55d9c3805700, L_0x55d9c3805bd0, C4<1>, C4<1>;
L_0x55d9c38054c0 .functor OR 1, L_0x55d9c3805340, L_0x55d9c38053b0, C4<0>, C4<0>;
L_0x55d9c38055d0 .functor XOR 1, L_0x55d9c3805830, L_0x55d9c3805bd0, C4<0>, C4<0>;
L_0x55d9c3805640 .functor XOR 1, L_0x55d9c38055d0, L_0x55d9c3805700, C4<0>, C4<0>;
v0x55d9c374ed60_0 .net "A", 0 0, L_0x55d9c3805830;  1 drivers
v0x55d9c374ee20_0 .net "B", 0 0, L_0x55d9c3805bd0;  1 drivers
v0x55d9c3776d90_0 .net "Cin", 0 0, L_0x55d9c3805700;  1 drivers
v0x55d9c3776e60_0 .net "Cout", 0 0, L_0x55d9c38054c0;  1 drivers
v0x55d9c3773e40_0 .net "S", 0 0, L_0x55d9c3805640;  1 drivers
v0x55d9c3773f00_0 .net *"_ivl_0", 0 0, L_0x55d9c3805260;  1 drivers
v0x55d9c3770ef0_0 .net *"_ivl_10", 0 0, L_0x55d9c38055d0;  1 drivers
v0x55d9c3770fd0_0 .net *"_ivl_2", 0 0, L_0x55d9c38052d0;  1 drivers
v0x55d9c376dfa0_0 .net *"_ivl_4", 0 0, L_0x55d9c3805340;  1 drivers
v0x55d9c376e080_0 .net *"_ivl_6", 0 0, L_0x55d9c38053b0;  1 drivers
S_0x55d9c376b050 .scope module, "fa26" "t04_fa" 6 37, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3805d00 .functor AND 1, L_0x55d9c3806550, L_0x55d9c3806680, C4<1>, C4<1>;
L_0x55d9c3805d70 .functor AND 1, L_0x55d9c38061a0, L_0x55d9c3806550, C4<1>, C4<1>;
L_0x55d9c3805de0 .functor OR 1, L_0x55d9c3805d00, L_0x55d9c3805d70, C4<0>, C4<0>;
L_0x55d9c3805e50 .functor AND 1, L_0x55d9c38061a0, L_0x55d9c3806680, C4<1>, C4<1>;
L_0x55d9c3805f60 .functor OR 1, L_0x55d9c3805de0, L_0x55d9c3805e50, C4<0>, C4<0>;
L_0x55d9c3806070 .functor XOR 1, L_0x55d9c3806550, L_0x55d9c3806680, C4<0>, C4<0>;
L_0x55d9c38060e0 .functor XOR 1, L_0x55d9c3806070, L_0x55d9c38061a0, C4<0>, C4<0>;
v0x55d9c3768100_0 .net "A", 0 0, L_0x55d9c3806550;  1 drivers
v0x55d9c37681e0_0 .net "B", 0 0, L_0x55d9c3806680;  1 drivers
v0x55d9c37651b0_0 .net "Cin", 0 0, L_0x55d9c38061a0;  1 drivers
v0x55d9c3765250_0 .net "Cout", 0 0, L_0x55d9c3805f60;  1 drivers
v0x55d9c37b6740_0 .net "S", 0 0, L_0x55d9c38060e0;  1 drivers
v0x55d9c37b6850_0 .net *"_ivl_0", 0 0, L_0x55d9c3805d00;  1 drivers
v0x55d9c37b4f20_0 .net *"_ivl_10", 0 0, L_0x55d9c3806070;  1 drivers
v0x55d9c37b4fe0_0 .net *"_ivl_2", 0 0, L_0x55d9c3805d70;  1 drivers
v0x55d9c37b1fd0_0 .net *"_ivl_4", 0 0, L_0x55d9c3805de0;  1 drivers
v0x55d9c37af080_0 .net *"_ivl_6", 0 0, L_0x55d9c3805e50;  1 drivers
S_0x55d9c37ac130 .scope module, "fa27" "t04_fa" 6 38, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3806a40 .functor AND 1, L_0x55d9c3807010, L_0x55d9c38073e0, C4<1>, C4<1>;
L_0x55d9c3806ab0 .functor AND 1, L_0x55d9c3806ee0, L_0x55d9c3807010, C4<1>, C4<1>;
L_0x55d9c3806b20 .functor OR 1, L_0x55d9c3806a40, L_0x55d9c3806ab0, C4<0>, C4<0>;
L_0x55d9c3806b90 .functor AND 1, L_0x55d9c3806ee0, L_0x55d9c38073e0, C4<1>, C4<1>;
L_0x55d9c3806ca0 .functor OR 1, L_0x55d9c3806b20, L_0x55d9c3806b90, C4<0>, C4<0>;
L_0x55d9c3806db0 .functor XOR 1, L_0x55d9c3807010, L_0x55d9c38073e0, C4<0>, C4<0>;
L_0x55d9c3806e20 .functor XOR 1, L_0x55d9c3806db0, L_0x55d9c3806ee0, C4<0>, C4<0>;
v0x55d9c37a91e0_0 .net "A", 0 0, L_0x55d9c3807010;  1 drivers
v0x55d9c37a92c0_0 .net "B", 0 0, L_0x55d9c38073e0;  1 drivers
v0x55d9c3762260_0 .net "Cin", 0 0, L_0x55d9c3806ee0;  1 drivers
v0x55d9c3762300_0 .net "Cout", 0 0, L_0x55d9c3806ca0;  1 drivers
v0x55d9c37a6290_0 .net "S", 0 0, L_0x55d9c3806e20;  1 drivers
v0x55d9c37a6350_0 .net *"_ivl_0", 0 0, L_0x55d9c3806a40;  1 drivers
v0x55d9c37a3340_0 .net *"_ivl_10", 0 0, L_0x55d9c3806db0;  1 drivers
v0x55d9c37a3420_0 .net *"_ivl_2", 0 0, L_0x55d9c3806ab0;  1 drivers
v0x55d9c37a03f0_0 .net *"_ivl_4", 0 0, L_0x55d9c3806b20;  1 drivers
v0x55d9c379d4a0_0 .net *"_ivl_6", 0 0, L_0x55d9c3806b90;  1 drivers
S_0x55d9c379a550 .scope module, "fa28" "t04_fa" 6 39, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3807510 .functor AND 1, L_0x55d9c3807d90, L_0x55d9c3807ec0, C4<1>, C4<1>;
L_0x55d9c3807580 .functor AND 1, L_0x55d9c38079b0, L_0x55d9c3807d90, C4<1>, C4<1>;
L_0x55d9c38075f0 .functor OR 1, L_0x55d9c3807510, L_0x55d9c3807580, C4<0>, C4<0>;
L_0x55d9c3807660 .functor AND 1, L_0x55d9c38079b0, L_0x55d9c3807ec0, C4<1>, C4<1>;
L_0x55d9c3807770 .functor OR 1, L_0x55d9c38075f0, L_0x55d9c3807660, C4<0>, C4<0>;
L_0x55d9c3807880 .functor XOR 1, L_0x55d9c3807d90, L_0x55d9c3807ec0, C4<0>, C4<0>;
L_0x55d9c38078f0 .functor XOR 1, L_0x55d9c3807880, L_0x55d9c38079b0, C4<0>, C4<0>;
v0x55d9c3797600_0 .net "A", 0 0, L_0x55d9c3807d90;  1 drivers
v0x55d9c37976e0_0 .net "B", 0 0, L_0x55d9c3807ec0;  1 drivers
v0x55d9c37946b0_0 .net "Cin", 0 0, L_0x55d9c38079b0;  1 drivers
v0x55d9c3794750_0 .net "Cout", 0 0, L_0x55d9c3807770;  1 drivers
v0x55d9c3791760_0 .net "S", 0 0, L_0x55d9c38078f0;  1 drivers
v0x55d9c3791820_0 .net *"_ivl_0", 0 0, L_0x55d9c3807510;  1 drivers
v0x55d9c378e810_0 .net *"_ivl_10", 0 0, L_0x55d9c3807880;  1 drivers
v0x55d9c378e8f0_0 .net *"_ivl_2", 0 0, L_0x55d9c3807580;  1 drivers
v0x55d9c378b8c0_0 .net *"_ivl_4", 0 0, L_0x55d9c38075f0;  1 drivers
v0x55d9c375f310_0 .net *"_ivl_6", 0 0, L_0x55d9c3807660;  1 drivers
S_0x55d9c3788970 .scope module, "fa29" "t04_fa" 6 40, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c38082b0 .functor AND 1, L_0x55d9c38088b0, L_0x55d9c3808cb0, C4<1>, C4<1>;
L_0x55d9c3808320 .functor AND 1, L_0x55d9c3808780, L_0x55d9c38088b0, C4<1>, C4<1>;
L_0x55d9c3808390 .functor OR 1, L_0x55d9c38082b0, L_0x55d9c3808320, C4<0>, C4<0>;
L_0x55d9c3808400 .functor AND 1, L_0x55d9c3808780, L_0x55d9c3808cb0, C4<1>, C4<1>;
L_0x55d9c3808540 .functor OR 1, L_0x55d9c3808390, L_0x55d9c3808400, C4<0>, C4<0>;
L_0x55d9c3808650 .functor XOR 1, L_0x55d9c38088b0, L_0x55d9c3808cb0, C4<0>, C4<0>;
L_0x55d9c38086c0 .functor XOR 1, L_0x55d9c3808650, L_0x55d9c3808780, C4<0>, C4<0>;
v0x55d9c3785a20_0 .net "A", 0 0, L_0x55d9c38088b0;  1 drivers
v0x55d9c3785b00_0 .net "B", 0 0, L_0x55d9c3808cb0;  1 drivers
v0x55d9c3782ad0_0 .net "Cin", 0 0, L_0x55d9c3808780;  1 drivers
v0x55d9c3782b70_0 .net "Cout", 0 0, L_0x55d9c3808540;  1 drivers
v0x55d9c377fb80_0 .net "S", 0 0, L_0x55d9c38086c0;  1 drivers
v0x55d9c377fc40_0 .net *"_ivl_0", 0 0, L_0x55d9c38082b0;  1 drivers
v0x55d9c377cc30_0 .net *"_ivl_10", 0 0, L_0x55d9c3808650;  1 drivers
v0x55d9c377cd10_0 .net *"_ivl_2", 0 0, L_0x55d9c3808320;  1 drivers
v0x55d9c3779ce0_0 .net *"_ivl_4", 0 0, L_0x55d9c3808390;  1 drivers
v0x55d9c374def0_0 .net *"_ivl_6", 0 0, L_0x55d9c3808400;  1 drivers
S_0x55d9c37b7030 .scope module, "fa3" "t04_fa" 6 14, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37f6190 .functor AND 1, L_0x55d9c37f6820, L_0x55d9c37f6ac0, C4<1>, C4<1>;
L_0x55d9c37f6200 .functor AND 1, L_0x55d9c37f66f0, L_0x55d9c37f6820, C4<1>, C4<1>;
L_0x55d9c37f6270 .functor OR 1, L_0x55d9c37f6190, L_0x55d9c37f6200, C4<0>, C4<0>;
L_0x55d9c37f6330 .functor AND 1, L_0x55d9c37f66f0, L_0x55d9c37f6ac0, C4<1>, C4<1>;
L_0x55d9c37f6470 .functor OR 1, L_0x55d9c37f6270, L_0x55d9c37f6330, C4<0>, C4<0>;
L_0x55d9c37f6580 .functor XOR 1, L_0x55d9c37f6820, L_0x55d9c37f6ac0, C4<0>, C4<0>;
L_0x55d9c37f6630 .functor XOR 1, L_0x55d9c37f6580, L_0x55d9c37f66f0, C4<0>, C4<0>;
v0x55d9c37b71c0_0 .net "A", 0 0, L_0x55d9c37f6820;  1 drivers
v0x55d9c36596f0_0 .net "B", 0 0, L_0x55d9c37f6ac0;  1 drivers
v0x55d9c36597b0_0 .net "Cin", 0 0, L_0x55d9c37f66f0;  1 drivers
v0x55d9c3659850_0 .net "Cout", 0 0, L_0x55d9c37f6470;  1 drivers
v0x55d9c3659910_0 .net "S", 0 0, L_0x55d9c37f6630;  1 drivers
v0x55d9c3659a20_0 .net *"_ivl_0", 0 0, L_0x55d9c37f6190;  1 drivers
v0x55d9c3643000_0 .net *"_ivl_10", 0 0, L_0x55d9c37f6580;  1 drivers
v0x55d9c36430e0_0 .net *"_ivl_2", 0 0, L_0x55d9c37f6200;  1 drivers
v0x55d9c36431c0_0 .net *"_ivl_4", 0 0, L_0x55d9c37f6270;  1 drivers
v0x55d9c3643330_0 .net *"_ivl_6", 0 0, L_0x55d9c37f6330;  1 drivers
S_0x55d9c36544c0 .scope module, "fa30" "t04_fa" 6 41, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c3808de0 .functor AND 1, L_0x55d9c3809780, L_0x55d9c38098b0, C4<1>, C4<1>;
L_0x55d9c3808eb0 .functor AND 1, L_0x55d9c3809370, L_0x55d9c3809780, C4<1>, C4<1>;
L_0x55d9c3808f80 .functor OR 1, L_0x55d9c3808de0, L_0x55d9c3808eb0, C4<0>, C4<0>;
L_0x55d9c3808ff0 .functor AND 1, L_0x55d9c3809370, L_0x55d9c38098b0, C4<1>, C4<1>;
L_0x55d9c3809130 .functor OR 1, L_0x55d9c3808f80, L_0x55d9c3808ff0, C4<0>, C4<0>;
L_0x55d9c3809240 .functor XOR 1, L_0x55d9c3809780, L_0x55d9c38098b0, C4<0>, C4<0>;
L_0x55d9c38092b0 .functor XOR 1, L_0x55d9c3809240, L_0x55d9c3809370, C4<0>, C4<0>;
v0x55d9c3654650_0 .net "A", 0 0, L_0x55d9c3809780;  1 drivers
v0x55d9c3654730_0 .net "B", 0 0, L_0x55d9c38098b0;  1 drivers
v0x55d9c36547f0_0 .net "Cin", 0 0, L_0x55d9c3809370;  1 drivers
v0x55d9c3654890_0 .net "Cout", 0 0, L_0x55d9c3809130;  1 drivers
v0x55d9c3674b00_0 .net "S", 0 0, L_0x55d9c38092b0;  1 drivers
v0x55d9c3674bf0_0 .net *"_ivl_0", 0 0, L_0x55d9c3808de0;  1 drivers
v0x55d9c3674cd0_0 .net *"_ivl_10", 0 0, L_0x55d9c3809240;  1 drivers
v0x55d9c3674db0_0 .net *"_ivl_2", 0 0, L_0x55d9c3808eb0;  1 drivers
v0x55d9c3674e90_0 .net *"_ivl_4", 0 0, L_0x55d9c3808f80;  1 drivers
v0x55d9c3667c50_0 .net *"_ivl_6", 0 0, L_0x55d9c3808ff0;  1 drivers
S_0x55d9c3667dd0 .scope module, "fa31" "t04_fa" 6 42, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c380a630 .functor AND 1, L_0x55d9c380b490, L_0x55d9c380b530, C4<1>, C4<1>;
L_0x55d9c380a6a0 .functor AND 1, L_0x55d9c380ac50, L_0x55d9c380b490, C4<1>, C4<1>;
L_0x55d9c380a760 .functor OR 1, L_0x55d9c380a630, L_0x55d9c380a6a0, C4<0>, C4<0>;
L_0x55d9c380a870 .functor AND 1, L_0x55d9c380ac50, L_0x55d9c380b530, C4<1>, C4<1>;
L_0x55d9c380a980 .functor OR 1, L_0x55d9c380a760, L_0x55d9c380a870, C4<0>, C4<0>;
L_0x55d9c380aae0 .functor XOR 1, L_0x55d9c380b490, L_0x55d9c380b530, C4<0>, C4<0>;
L_0x55d9c380ab90 .functor XOR 1, L_0x55d9c380aae0, L_0x55d9c380ac50, C4<0>, C4<0>;
v0x55d9c3667f60_0 .net "A", 0 0, L_0x55d9c380b490;  1 drivers
v0x55d9c3670610_0 .net "B", 0 0, L_0x55d9c380b530;  1 drivers
v0x55d9c36706d0_0 .net "Cin", 0 0, L_0x55d9c380ac50;  1 drivers
v0x55d9c3670770_0 .net "Cout", 0 0, L_0x55d9c380a980;  alias, 1 drivers
v0x55d9c3670830_0 .net "S", 0 0, L_0x55d9c380ab90;  1 drivers
v0x55d9c3670940_0 .net *"_ivl_0", 0 0, L_0x55d9c380a630;  1 drivers
v0x55d9c35da9f0_0 .net *"_ivl_10", 0 0, L_0x55d9c380aae0;  1 drivers
v0x55d9c35daad0_0 .net *"_ivl_2", 0 0, L_0x55d9c380a6a0;  1 drivers
v0x55d9c35dabb0_0 .net *"_ivl_4", 0 0, L_0x55d9c380a760;  1 drivers
v0x55d9c35dad20_0 .net *"_ivl_6", 0 0, L_0x55d9c380a870;  1 drivers
S_0x55d9c3680940 .scope module, "fa4" "t04_fa" 6 15, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37f6bf0 .functor AND 1, L_0x55d9c37f7290, L_0x55d9c37f73c0, C4<1>, C4<1>;
L_0x55d9c37f6c60 .functor AND 1, L_0x55d9c37f7060, L_0x55d9c37f7290, C4<1>, C4<1>;
L_0x55d9c37f6cd0 .functor OR 1, L_0x55d9c37f6bf0, L_0x55d9c37f6c60, C4<0>, C4<0>;
L_0x55d9c37f6d40 .functor AND 1, L_0x55d9c37f7060, L_0x55d9c37f73c0, C4<1>, C4<1>;
L_0x55d9c37f6de0 .functor OR 1, L_0x55d9c37f6cd0, L_0x55d9c37f6d40, C4<0>, C4<0>;
L_0x55d9c37f6ef0 .functor XOR 1, L_0x55d9c37f7290, L_0x55d9c37f73c0, C4<0>, C4<0>;
L_0x55d9c37f6fa0 .functor XOR 1, L_0x55d9c37f6ef0, L_0x55d9c37f7060, C4<0>, C4<0>;
v0x55d9c3680ad0_0 .net "A", 0 0, L_0x55d9c37f7290;  1 drivers
v0x55d9c3680b90_0 .net "B", 0 0, L_0x55d9c37f73c0;  1 drivers
v0x55d9c3680c50_0 .net "Cin", 0 0, L_0x55d9c37f7060;  1 drivers
v0x55d9c3680cf0_0 .net "Cout", 0 0, L_0x55d9c37f6de0;  1 drivers
v0x55d9c36784a0_0 .net "S", 0 0, L_0x55d9c37f6fa0;  1 drivers
v0x55d9c36785b0_0 .net *"_ivl_0", 0 0, L_0x55d9c37f6bf0;  1 drivers
v0x55d9c3678690_0 .net *"_ivl_10", 0 0, L_0x55d9c37f6ef0;  1 drivers
v0x55d9c3678770_0 .net *"_ivl_2", 0 0, L_0x55d9c37f6c60;  1 drivers
v0x55d9c3678850_0 .net *"_ivl_4", 0 0, L_0x55d9c37f6cd0;  1 drivers
v0x55d9c36ad160_0 .net *"_ivl_6", 0 0, L_0x55d9c37f6d40;  1 drivers
S_0x55d9c36ad2e0 .scope module, "fa5" "t04_fa" 6 16, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37f7220 .functor AND 1, L_0x55d9c37f7af0, L_0x55d9c37f7cb0, C4<1>, C4<1>;
L_0x55d9c37f7570 .functor AND 1, L_0x55d9c37f79c0, L_0x55d9c37f7af0, C4<1>, C4<1>;
L_0x55d9c37f75e0 .functor OR 1, L_0x55d9c37f7220, L_0x55d9c37f7570, C4<0>, C4<0>;
L_0x55d9c37f7650 .functor AND 1, L_0x55d9c37f79c0, L_0x55d9c37f7cb0, C4<1>, C4<1>;
L_0x55d9c37f7740 .functor OR 1, L_0x55d9c37f75e0, L_0x55d9c37f7650, C4<0>, C4<0>;
L_0x55d9c37f7850 .functor XOR 1, L_0x55d9c37f7af0, L_0x55d9c37f7cb0, C4<0>, C4<0>;
L_0x55d9c37f7900 .functor XOR 1, L_0x55d9c37f7850, L_0x55d9c37f79c0, C4<0>, C4<0>;
v0x55d9c36ad470_0 .net "A", 0 0, L_0x55d9c37f7af0;  1 drivers
v0x55d9c36ae9c0_0 .net "B", 0 0, L_0x55d9c37f7cb0;  1 drivers
v0x55d9c36aeaa0_0 .net "Cin", 0 0, L_0x55d9c37f79c0;  1 drivers
v0x55d9c36aeb40_0 .net "Cout", 0 0, L_0x55d9c37f7740;  1 drivers
v0x55d9c36aec00_0 .net "S", 0 0, L_0x55d9c37f7900;  1 drivers
v0x55d9c36aed10_0 .net *"_ivl_0", 0 0, L_0x55d9c37f7220;  1 drivers
v0x55d9c36c8f40_0 .net *"_ivl_10", 0 0, L_0x55d9c37f7850;  1 drivers
v0x55d9c36c9020_0 .net *"_ivl_2", 0 0, L_0x55d9c37f7570;  1 drivers
v0x55d9c36c9100_0 .net *"_ivl_4", 0 0, L_0x55d9c37f75e0;  1 drivers
v0x55d9c36c9270_0 .net *"_ivl_6", 0 0, L_0x55d9c37f7650;  1 drivers
S_0x55d9c3700e20 .scope module, "fa6" "t04_fa" 6 17, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37f7de0 .functor AND 1, L_0x55d9c37f84c0, L_0x55d9c37f8560, C4<1>, C4<1>;
L_0x55d9c37f7e50 .functor AND 1, L_0x55d9c37f82f0, L_0x55d9c37f84c0, C4<1>, C4<1>;
L_0x55d9c37f7ec0 .functor OR 1, L_0x55d9c37f7de0, L_0x55d9c37f7e50, C4<0>, C4<0>;
L_0x55d9c37f7f30 .functor AND 1, L_0x55d9c37f82f0, L_0x55d9c37f8560, C4<1>, C4<1>;
L_0x55d9c37f8070 .functor OR 1, L_0x55d9c37f7ec0, L_0x55d9c37f7f30, C4<0>, C4<0>;
L_0x55d9c37f8180 .functor XOR 1, L_0x55d9c37f84c0, L_0x55d9c37f8560, C4<0>, C4<0>;
L_0x55d9c37f8230 .functor XOR 1, L_0x55d9c37f8180, L_0x55d9c37f82f0, C4<0>, C4<0>;
v0x55d9c3700fb0_0 .net "A", 0 0, L_0x55d9c37f84c0;  1 drivers
v0x55d9c3701090_0 .net "B", 0 0, L_0x55d9c37f8560;  1 drivers
v0x55d9c3701150_0 .net "Cin", 0 0, L_0x55d9c37f82f0;  1 drivers
v0x55d9c36f4ab0_0 .net "Cout", 0 0, L_0x55d9c37f8070;  1 drivers
v0x55d9c36f4b70_0 .net "S", 0 0, L_0x55d9c37f8230;  1 drivers
v0x55d9c36f4c30_0 .net *"_ivl_0", 0 0, L_0x55d9c37f7de0;  1 drivers
v0x55d9c36f4d10_0 .net *"_ivl_10", 0 0, L_0x55d9c37f8180;  1 drivers
v0x55d9c36f4df0_0 .net *"_ivl_2", 0 0, L_0x55d9c37f7e50;  1 drivers
v0x55d9c36e9230_0 .net *"_ivl_4", 0 0, L_0x55d9c37f7ec0;  1 drivers
v0x55d9c36e93a0_0 .net *"_ivl_6", 0 0, L_0x55d9c37f7f30;  1 drivers
S_0x55d9c36e9520 .scope module, "fa7" "t04_fa" 6 18, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37f8740 .functor AND 1, L_0x55d9c37f8d10, L_0x55d9c37f8f00, C4<1>, C4<1>;
L_0x55d9c37f87b0 .functor AND 1, L_0x55d9c37f8420, L_0x55d9c37f8d10, C4<1>, C4<1>;
L_0x55d9c37f8850 .functor OR 1, L_0x55d9c37f8740, L_0x55d9c37f87b0, C4<0>, C4<0>;
L_0x55d9c37f88c0 .functor AND 1, L_0x55d9c37f8420, L_0x55d9c37f8f00, C4<1>, C4<1>;
L_0x55d9c37f8a00 .functor OR 1, L_0x55d9c37f8850, L_0x55d9c37f88c0, C4<0>, C4<0>;
L_0x55d9c37f8b10 .functor XOR 1, L_0x55d9c37f8d10, L_0x55d9c37f8f00, C4<0>, C4<0>;
L_0x55d9c37f8bc0 .functor XOR 1, L_0x55d9c37f8b10, L_0x55d9c37f8420, C4<0>, C4<0>;
v0x55d9c3711f10_0 .net "A", 0 0, L_0x55d9c37f8d10;  1 drivers
v0x55d9c3711ff0_0 .net "B", 0 0, L_0x55d9c37f8f00;  1 drivers
v0x55d9c37120b0_0 .net "Cin", 0 0, L_0x55d9c37f8420;  1 drivers
v0x55d9c3712180_0 .net "Cout", 0 0, L_0x55d9c37f8a00;  1 drivers
v0x55d9c3712240_0 .net "S", 0 0, L_0x55d9c37f8bc0;  1 drivers
v0x55d9c36e76d0_0 .net *"_ivl_0", 0 0, L_0x55d9c37f8740;  1 drivers
v0x55d9c36e77b0_0 .net *"_ivl_10", 0 0, L_0x55d9c37f8b10;  1 drivers
v0x55d9c36e7890_0 .net *"_ivl_2", 0 0, L_0x55d9c37f87b0;  1 drivers
v0x55d9c36e7970_0 .net *"_ivl_4", 0 0, L_0x55d9c37f8850;  1 drivers
v0x55d9c36d30f0_0 .net *"_ivl_6", 0 0, L_0x55d9c37f88c0;  1 drivers
S_0x55d9c36d3270 .scope module, "fa8" "t04_fa" 6 19, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37f9140 .functor AND 1, L_0x55d9c37f9900, L_0x55d9c37f99a0, C4<1>, C4<1>;
L_0x55d9c37f91b0 .functor AND 1, L_0x55d9c37f9680, L_0x55d9c37f9900, C4<1>, C4<1>;
L_0x55d9c37f9250 .functor OR 1, L_0x55d9c37f9140, L_0x55d9c37f91b0, C4<0>, C4<0>;
L_0x55d9c37f92c0 .functor AND 1, L_0x55d9c37f9680, L_0x55d9c37f99a0, C4<1>, C4<1>;
L_0x55d9c37f9400 .functor OR 1, L_0x55d9c37f9250, L_0x55d9c37f92c0, C4<0>, C4<0>;
L_0x55d9c37f9510 .functor XOR 1, L_0x55d9c37f9900, L_0x55d9c37f99a0, C4<0>, C4<0>;
L_0x55d9c37f95c0 .functor XOR 1, L_0x55d9c37f9510, L_0x55d9c37f9680, C4<0>, C4<0>;
v0x55d9c36d3400_0 .net "A", 0 0, L_0x55d9c37f9900;  1 drivers
v0x55d9c3705dc0_0 .net "B", 0 0, L_0x55d9c37f99a0;  1 drivers
v0x55d9c3705e80_0 .net "Cin", 0 0, L_0x55d9c37f9680;  1 drivers
v0x55d9c3705f50_0 .net "Cout", 0 0, L_0x55d9c37f9400;  1 drivers
v0x55d9c3706010_0 .net "S", 0 0, L_0x55d9c37f95c0;  1 drivers
v0x55d9c3706120_0 .net *"_ivl_0", 0 0, L_0x55d9c37f9140;  1 drivers
v0x55d9c370acd0_0 .net *"_ivl_10", 0 0, L_0x55d9c37f9510;  1 drivers
v0x55d9c370adb0_0 .net *"_ivl_2", 0 0, L_0x55d9c37f91b0;  1 drivers
v0x55d9c370ae90_0 .net *"_ivl_4", 0 0, L_0x55d9c37f9250;  1 drivers
v0x55d9c370af70_0 .net *"_ivl_6", 0 0, L_0x55d9c37f92c0;  1 drivers
S_0x55d9c36a62d0 .scope module, "fa9" "t04_fa" 6 20, 7 2 0, S_0x55d9c376f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55d9c37f9bb0 .functor AND 1, L_0x55d9c37fa1f0, L_0x55d9c37fa410, C4<1>, C4<1>;
L_0x55d9c37f9c20 .functor AND 1, L_0x55d9c37fa0c0, L_0x55d9c37fa1f0, C4<1>, C4<1>;
L_0x55d9c37f9c90 .functor OR 1, L_0x55d9c37f9bb0, L_0x55d9c37f9c20, C4<0>, C4<0>;
L_0x55d9c37f9d00 .functor AND 1, L_0x55d9c37fa0c0, L_0x55d9c37fa410, C4<1>, C4<1>;
L_0x55d9c37f9e40 .functor OR 1, L_0x55d9c37f9c90, L_0x55d9c37f9d00, C4<0>, C4<0>;
L_0x55d9c37f9f50 .functor XOR 1, L_0x55d9c37fa1f0, L_0x55d9c37fa410, C4<0>, C4<0>;
L_0x55d9c37fa000 .functor XOR 1, L_0x55d9c37f9f50, L_0x55d9c37fa0c0, C4<0>, C4<0>;
v0x55d9c36a6460_0 .net "A", 0 0, L_0x55d9c37fa1f0;  1 drivers
v0x55d9c36a6540_0 .net "B", 0 0, L_0x55d9c37fa410;  1 drivers
v0x55d9c36a6600_0 .net "Cin", 0 0, L_0x55d9c37fa0c0;  1 drivers
v0x55d9c36893a0_0 .net "Cout", 0 0, L_0x55d9c37f9e40;  1 drivers
v0x55d9c3689460_0 .net "S", 0 0, L_0x55d9c37fa000;  1 drivers
v0x55d9c3689570_0 .net *"_ivl_0", 0 0, L_0x55d9c37f9bb0;  1 drivers
v0x55d9c3689650_0 .net *"_ivl_10", 0 0, L_0x55d9c37f9f50;  1 drivers
v0x55d9c3689730_0 .net *"_ivl_2", 0 0, L_0x55d9c37f9c20;  1 drivers
v0x55d9c369c770_0 .net *"_ivl_4", 0 0, L_0x55d9c37f9c90;  1 drivers
v0x55d9c369c8e0_0 .net *"_ivl_6", 0 0, L_0x55d9c37f9d00;  1 drivers
S_0x55d9c359afc0 .scope module, "cu" "t04_control_unit" 4 51, 8 1 0, S_0x55d9c3772710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "BranchConditionFlag";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "ALU_result";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "MemToReg";
    .port_info 9 /OUTPUT 1 "Jal";
    .port_info 10 /OUTPUT 1 "Jalr";
    .port_info 11 /OUTPUT 32 "Imm";
    .port_info 12 /OUTPUT 1 "ALU_control";
    .port_info 13 /OUTPUT 5 "RegD";
    .port_info 14 /OUTPUT 5 "Reg2";
    .port_info 15 /OUTPUT 5 "Reg1";
v0x55d9c3602ea0_0 .var "ALUSrc", 0 0;
v0x55d9c3602f80_0 .var "ALU_control", 0 0;
v0x55d9c3603040_0 .net "ALU_result", 31 0, v0x55d9c36b4230_0;  alias, 1 drivers
v0x55d9c3603140_0 .var "Branch", 0 0;
v0x55d9c36031e0_0 .net "BranchConditionFlag", 0 0, v0x55d9c36b4310_0;  alias, 1 drivers
v0x55d9c3615550_0 .var "Imm", 31 0;
v0x55d9c36155f0_0 .var "Jal", 0 0;
v0x55d9c3615690_0 .var "Jalr", 0 0;
v0x55d9c3615750_0 .var "MemRead", 0 0;
v0x55d9c36158a0_0 .var "MemToReg", 0 0;
v0x55d9c3630b60_0 .var "MemWrite", 0 0;
v0x55d9c3630c20_0 .net "Reg1", 4 0, L_0x55d9c37f4250;  alias, 1 drivers
v0x55d9c3630d00_0 .net "Reg2", 4 0, L_0x55d9c37f4380;  alias, 1 drivers
v0x55d9c3630de0_0 .net "RegD", 4 0, L_0x55d9c37f41b0;  alias, 1 drivers
v0x55d9c3630ec0_0 .var "RegWrite", 0 0;
L_0x7f4df32ae0f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55d9c36003c0_0 .net "b", 6 0, L_0x7f4df32ae0f0;  1 drivers
L_0x7f4df32ae180 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55d9c36004a0_0 .net "i", 6 0, L_0x7f4df32ae180;  1 drivers
v0x55d9c3600580_0 .net "instruction", 31 0, v0x55d9c37e0a40_0;  alias, 1 drivers
L_0x7f4df32ae2a0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55d9c3600670_0 .net "jal", 6 0, L_0x7f4df32ae2a0;  1 drivers
L_0x7f4df32ae258 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55d9c3600730_0 .net "jalr", 6 0, L_0x7f4df32ae258;  1 drivers
L_0x7f4df32ae1c8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55d9c37de2a0_0 .net "l", 6 0, L_0x7f4df32ae1c8;  1 drivers
v0x55d9c37de340_0 .net "opcode", 6 0, L_0x55d9c37f4050;  1 drivers
L_0x7f4df32ae138 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55d9c37de3e0_0 .net "r", 6 0, L_0x7f4df32ae138;  1 drivers
L_0x7f4df32ae210 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55d9c37de480_0 .net "s", 6 0, L_0x7f4df32ae210;  1 drivers
E_0x55d9c35bf3c0/0 .event anyedge, v0x55d9c37de340_0, v0x55d9c3600670_0, v0x55d9c3600730_0, v0x55d9c36003c0_0;
E_0x55d9c35bf3c0/1 .event anyedge, v0x55d9c36b4310_0, v0x55d9c36004a0_0, v0x55d9c37de2a0_0, v0x55d9c37de480_0;
E_0x55d9c35bf3c0/2 .event anyedge, v0x55d9c37de3e0_0, v0x55d9c36bd130_0, v0x55d9c36bd130_0, v0x55d9c36bd130_0;
E_0x55d9c35bf3c0/3 .event anyedge, v0x55d9c36bd130_0, v0x55d9c36bd130_0, v0x55d9c36bd130_0, v0x55d9c36bd130_0;
E_0x55d9c35bf3c0/4 .event anyedge, v0x55d9c36bd130_0, v0x55d9c36bd130_0, v0x55d9c36bd130_0;
E_0x55d9c35bf3c0 .event/or E_0x55d9c35bf3c0/0, E_0x55d9c35bf3c0/1, E_0x55d9c35bf3c0/2, E_0x55d9c35bf3c0/3, E_0x55d9c35bf3c0/4;
L_0x55d9c37f4050 .part v0x55d9c37e0a40_0, 0, 7;
L_0x55d9c37f41b0 .part v0x55d9c37e0a40_0, 7, 5;
L_0x55d9c37f4250 .part v0x55d9c37e0a40_0, 15, 5;
L_0x55d9c37f4380 .part v0x55d9c37e0a40_0, 20, 5;
S_0x55d9c37de520 .scope module, "pc_module" "t04_PC" 4 89, 9 1 0, S_0x55d9c3772710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PC_Jalr";
    .port_info 3 /INPUT 1 "Jalr";
    .port_info 4 /INPUT 1 "Jal";
    .port_info 5 /INPUT 1 "Branch";
    .port_info 6 /INPUT 1 "Freeze";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /OUTPUT 32 "PC";
v0x55d9c37de6b0_0 .net "Branch", 0 0, v0x55d9c3603140_0;  alias, 1 drivers
v0x55d9c37de750_0 .net "Freeze", 0 0, v0x55d9c37e0790_0;  alias, 1 drivers
v0x55d9c37de7f0_0 .net "Jal", 0 0, v0x55d9c36155f0_0;  alias, 1 drivers
v0x55d9c37de890_0 .net "Jalr", 0 0, v0x55d9c3615690_0;  alias, 1 drivers
v0x55d9c37de930_0 .var "PC", 31 0;
v0x55d9c37de9d0_0 .net "PC_Jalr", 31 0, L_0x55d9c380c7f0;  alias, 1 drivers
v0x55d9c37dea70_0 .net "clk", 0 0, v0x55d9c37e31f0_0;  alias, 1 drivers
v0x55d9c37deb10_0 .net "imm", 31 0, v0x55d9c3615550_0;  alias, 1 drivers
v0x55d9c37debb0_0 .var "n_PC", 31 0;
v0x55d9c37dec50_0 .net "rst", 0 0, v0x55d9c37e3860_0;  alias, 1 drivers
E_0x55d9c37dd490/0 .event anyedge, v0x55d9c37de930_0, v0x55d9c37de750_0, v0x55d9c3615690_0, v0x55d9c37de9d0_0;
E_0x55d9c37dd490/1 .event anyedge, v0x55d9c3603140_0, v0x55d9c36155f0_0, v0x55d9c3615550_0;
E_0x55d9c37dd490 .event/or E_0x55d9c37dd490/0, E_0x55d9c37dd490/1;
E_0x55d9c37dd450 .event posedge, v0x55d9c37dec50_0, v0x55d9c37dea70_0;
S_0x55d9c37decf0 .scope module, "rf" "t04_register_file" 4 39, 10 1 0, S_0x55d9c3772710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "reg1";
    .port_info 4 /INPUT 5 "reg2";
    .port_info 5 /INPUT 5 "regd";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_0x55d9c37bc620 .functor BUFZ 32, L_0x55d9c37f3a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d9c374fe80 .functor BUFZ 32, L_0x55d9c37f3cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d9c37df190_0 .net *"_ivl_0", 31 0, L_0x55d9c37f3a40;  1 drivers
v0x55d9c37df230_0 .net *"_ivl_10", 6 0, L_0x55d9c37f3d50;  1 drivers
L_0x7f4df32ae0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d9c37df2d0_0 .net *"_ivl_13", 1 0, L_0x7f4df32ae0a8;  1 drivers
v0x55d9c37df370_0 .net *"_ivl_2", 6 0, L_0x55d9c37f3ae0;  1 drivers
L_0x7f4df32ae060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d9c37df410_0 .net *"_ivl_5", 1 0, L_0x7f4df32ae060;  1 drivers
v0x55d9c37df4b0_0 .net *"_ivl_8", 31 0, L_0x55d9c37f3cb0;  1 drivers
v0x55d9c37df570_0 .net "clk", 0 0, v0x55d9c37e31f0_0;  alias, 1 drivers
v0x55d9c37df610_0 .net "read_data1", 31 0, L_0x55d9c37bc620;  alias, 1 drivers
v0x55d9c37df700_0 .net "read_data2", 31 0, L_0x55d9c374fe80;  alias, 1 drivers
v0x55d9c37df870_0 .net "reg1", 4 0, L_0x55d9c37f4250;  alias, 1 drivers
v0x55d9c37df930_0 .net "reg2", 4 0, L_0x55d9c37f4380;  alias, 1 drivers
v0x55d9c37dfa00_0 .net "reg_write", 0 0, v0x55d9c3630ec0_0;  alias, 1 drivers
v0x55d9c37dfad0_0 .net "regd", 4 0, L_0x55d9c37f41b0;  alias, 1 drivers
v0x55d9c37dfba0 .array "registers", 0 31, 31 0;
v0x55d9c37dfc40_0 .net "rst", 0 0, v0x55d9c37e3860_0;  alias, 1 drivers
v0x55d9c37dfd10_0 .net "write_data", 31 0, L_0x55d9c380cae0;  alias, 1 drivers
L_0x55d9c37f3a40 .array/port v0x55d9c37dfba0, L_0x55d9c37f3ae0;
L_0x55d9c37f3ae0 .concat [ 5 2 0 0], L_0x55d9c37f4250, L_0x7f4df32ae060;
L_0x55d9c37f3cb0 .array/port v0x55d9c37dfba0, L_0x55d9c37f3d50;
L_0x55d9c37f3d50 .concat [ 5 2 0 0], L_0x55d9c37f4380, L_0x7f4df32ae0a8;
S_0x55d9c37def60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 11, 10 11 0, S_0x55d9c37decf0;
 .timescale -9 -12;
v0x55d9c37df0f0_0 .var/2s "i", 31 0;
S_0x55d9c37dfed0 .scope module, "ru" "t04_request_unit" 4 101, 11 1 0, S_0x55d9c3772710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_ack";
    .port_info 3 /INPUT 1 "d_ack";
    .port_info 4 /INPUT 32 "instruction_in";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 32 "mem_address";
    .port_info 7 /INPUT 32 "stored_data";
    .port_info 8 /INPUT 1 "MemRead";
    .port_info 9 /INPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 32 "final_address";
    .port_info 11 /OUTPUT 32 "instruction_out";
    .port_info 12 /OUTPUT 32 "mem_store";
    .port_info 13 /OUTPUT 1 "freeze";
v0x55d9c37e0280_0 .net "MemRead", 0 0, v0x55d9c3615750_0;  alias, 1 drivers
v0x55d9c37e0340_0 .net "MemWrite", 0 0, v0x55d9c3630b60_0;  alias, 1 drivers
v0x55d9c37e0410_0 .net "PC", 31 0, v0x55d9c37de930_0;  alias, 1 drivers
v0x55d9c37e0510_0 .net "clk", 0 0, v0x55d9c37e31f0_0;  alias, 1 drivers
v0x55d9c37e0600_0 .net "d_ack", 0 0, v0x55d9c37e32b0_0;  alias, 1 drivers
v0x55d9c37e06f0_0 .var "final_address", 31 0;
v0x55d9c37e0790_0 .var "freeze", 0 0;
v0x55d9c37e0830_0 .net "i_ack", 0 0, v0x55d9c37e3460_0;  alias, 1 drivers
v0x55d9c37e08d0_0 .net "instruction_in", 31 0, v0x55d9c37e3550_0;  alias, 1 drivers
v0x55d9c37e0a40_0 .var "instruction_out", 31 0;
v0x55d9c37e0b00_0 .var "latched_instruction", 31 0;
v0x55d9c37e0be0_0 .net "mem_address", 31 0, v0x55d9c36b4230_0;  alias, 1 drivers
v0x55d9c37e0cf0_0 .var "mem_store", 31 0;
v0x55d9c37e0dd0_0 .net "rst", 0 0, v0x55d9c37e3860_0;  alias, 1 drivers
v0x55d9c37e0ec0_0 .net "stored_data", 31 0, L_0x55d9c374fe80;  alias, 1 drivers
E_0x55d9c37dd4d0/0 .event anyedge, v0x55d9c3615750_0, v0x55d9c3630b60_0, v0x55d9c37e0b00_0, v0x55d9c37e08d0_0;
E_0x55d9c37dd4d0/1 .event anyedge, v0x55d9c36b4230_0, v0x55d9c37de930_0, v0x55d9c37df700_0, v0x55d9c37e0830_0;
E_0x55d9c37dd4d0/2 .event anyedge, v0x55d9c37e0600_0;
E_0x55d9c37dd4d0 .event/or E_0x55d9c37dd4d0/0, E_0x55d9c37dd4d0/1, E_0x55d9c37dd4d0/2;
    .scope S_0x55d9c37decf0;
T_2 ;
    %wait E_0x55d9c37dd450;
    %load/vec4 v0x55d9c37dfc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x55d9c37def60;
    %jmp t_0;
    .scope S_0x55d9c37def60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37df0f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55d9c37df0f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55d9c37df0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9c37dfba0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d9c37df0f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55d9c37df0f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x55d9c37decf0;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d9c37dfa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55d9c37dfd10_0;
    %load/vec4 v0x55d9c37dfad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9c37dfba0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d9c359afc0;
T_3 ;
Ewait_0 .event/or E_0x55d9c35bf3c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c3600670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d9c36155f0_0, 0, 1;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c3600730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d9c3615690_0, 0, 1;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c36003c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.0, 4;
    %load/vec4 v0x55d9c36031e0_0;
    %and;
T_3.0;
    %store/vec4 v0x55d9c3603140_0, 0, 1;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c36004a0_0;
    %cmp/e;
    %jmp/1 T_3.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c37de2a0_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.2;
    %flag_get/vec4 4;
    %jmp/1 T_3.1, 4;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c37de480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.1;
    %store/vec4 v0x55d9c3602ea0_0, 0, 1;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c37de2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d9c3615750_0, 0, 1;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c37de2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d9c36158a0_0, 0, 1;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c37de480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d9c3630b60_0, 0, 1;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c3600670_0;
    %cmp/e;
    %jmp/1 T_3.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c3600730_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.6;
    %jmp/1 T_3.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c37de2a0_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.5;
    %jmp/1 T_3.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c37de3e0_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.4;
    %flag_get/vec4 4;
    %jmp/1 T_3.3, 4;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c36004a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.3;
    %store/vec4 v0x55d9c3630ec0_0, 0, 1;
    %load/vec4 v0x55d9c37de340_0;
    %load/vec4 v0x55d9c36003c0_0;
    %cmp/e;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9c3602f80_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c3602f80_0, 0, 1;
T_3.8 ;
    %load/vec4 v0x55d9c37de340_0;
    %dup/vec4;
    %load/vec4 v0x55d9c36004a0_0;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %load/vec4 v0x55d9c37de2a0_0;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %load/vec4 v0x55d9c3600730_0;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %load/vec4 v0x55d9c37de480_0;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %load/vec4 v0x55d9c36003c0_0;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %load/vec4 v0x55d9c3600670_0;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c3615550_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d9c3615550_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d9c3615550_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d9c3615550_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d9c3615550_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55d9c3615550_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d9c3600580_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55d9c3615550_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d9c3772f40;
T_4 ;
Ewait_1 .event/or E_0x55d9c37dd0e0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c36b4310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %load/vec4 v0x55d9c36b4150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55d9c36bd470_0;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %load/vec4 v0x55d9c36b43b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c36b4310_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55d9c36bd470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d9c36b4310_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55d9c36bd470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55d9c36b4310_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55d9c36bd470_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55d9c36b4310_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55d9c36bd470_0;
    %parti/s 1, 31, 6;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x55d9c36bd470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %store/vec4 v0x55d9c36b4310_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x55d9c36b4310_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55d9c36bd3b0_0;
    %load/vec4 v0x55d9c36bd2f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x55d9c36b4310_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d9c36bd210_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v0x55d9c36b43b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55d9c36b4490_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.23, 8;
    %load/vec4 v0x55d9c36bd470_0;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %add;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %and;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %or;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %xor;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55d9c36b4490_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.25, 8;
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.28, 8;
T_4.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.28, 8;
 ; End of false expr.
    %blend;
T_4.28;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x55d9c36bd2f0_0;
    %load/vec4 v0x55d9c36bd3b0_0;
    %add;
    %store/vec4 v0x55d9c36b4230_0, 0, 32;
T_4.12 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d9c37de520;
T_5 ;
    %wait E_0x55d9c37dd450;
    %load/vec4 v0x55d9c37dec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 855638016, 0, 32;
    %assign/vec4 v0x55d9c37de930_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d9c37debb0_0;
    %assign/vec4 v0x55d9c37de930_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d9c37de520;
T_6 ;
Ewait_2 .event/or E_0x55d9c37dd490, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55d9c37de930_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55d9c37debb0_0, 0, 32;
    %load/vec4 v0x55d9c37de750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55d9c37de930_0;
    %store/vec4 v0x55d9c37debb0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d9c37de890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55d9c37de9d0_0;
    %store/vec4 v0x55d9c37debb0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55d9c37de6b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.6, 8;
    %load/vec4 v0x55d9c37de7f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.6;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55d9c37de930_0;
    %load/vec4 v0x55d9c37deb10_0;
    %add;
    %store/vec4 v0x55d9c37debb0_0, 0, 32;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d9c37dfed0;
T_7 ;
    %wait E_0x55d9c37dd450;
    %load/vec4 v0x55d9c37e0dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d9c37e0b00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d9c37e0280_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.4, 8;
    %load/vec4 v0x55d9c37e0340_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.4;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55d9c37e08d0_0;
    %assign/vec4 v0x55d9c37e0b00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d9c37e0b00_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d9c37dfed0;
T_8 ;
Ewait_3 .event/or E_0x55d9c37dd4d0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55d9c37e0790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x55d9c37e0280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_8.3, 9;
    %load/vec4 v0x55d9c37e0340_0;
    %or;
T_8.3;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x55d9c37e0b00_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x55d9c37e08d0_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x55d9c37e0a40_0, 0, 32;
    %load/vec4 v0x55d9c37e0280_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.6, 8;
    %load/vec4 v0x55d9c37e0340_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.6;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x55d9c37e0be0_0;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x55d9c37e0410_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0x55d9c37e06f0_0, 0, 32;
    %load/vec4 v0x55d9c37e0ec0_0;
    %store/vec4 v0x55d9c37e0cf0_0, 0, 32;
    %load/vec4 v0x55d9c37e0830_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.9, 8;
    %load/vec4 v0x55d9c37e0600_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.9;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e0790_0, 0, 1;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x55d9c37e0280_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_8.10, 8;
    %load/vec4 v0x55d9c37e0340_0;
    %or;
T_8.10;
    %store/vec4 v0x55d9c37e0790_0, 0, 1;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55d9c3759640;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x55d9c37e31f0_0;
    %inv;
    %store/vec4 v0x55d9c37e31f0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d9c3759640;
T_10 ;
    %vpi_call/w 3 73 "$dumpfile", "t04_datapath.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d9c3759640 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e31f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9c37e3860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e32b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37e3550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37e37a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e3860_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d9c37dfba0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d9c37dfba0, 4, 0;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 2130355, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "ADD x3 = x1 + x2";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 1074856755, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "SUB x6 = x2 - x1";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 2159539, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "AND x7 = x1 & x2";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 2155571, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "OR x8 = x1 | x2";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 5276819, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "ADDI x9 = x1 + 5";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 2139443, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "SLT x10 = (x1 < x2)";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 2143667, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "SLTU x11 = (x1 < x2 unsigned)";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 3153955, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "SW x3 \342\206\222 mem[0]";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 8707, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "LW x4 \342\206\220 mem[0]";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 4195055, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "JAL x5, 4";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 8554087, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "JALR x12, x5, 8";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %vpi_call/w 3 107 "$display", "\012--- Simulating Multi-Cycle LW (MMIO-Style) ---" {0 0 0};
    %pushi/vec4 42627, 0, 32;
    %store/vec4 v0x55d9c37e3550_0, 0, 32;
    %pushi/vec4 42627, 0, 32;
    %store/vec4 v0x55d9c37e37a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9c37e3460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e3460_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 119 "$display", "  [MMIO DEBUG] src_A        = %0d (should be x1 = 10)", v0x55d9c37e2ee0_0 {0 0 0};
    %vpi_call/w 3 120 "$display", "  [MMIO DEBUG] ALU_input_B  = %0d (should be imm = 0)", v0x55d9c37e12d0_0 {0 0 0};
    %vpi_call/w 3 121 "$display", "  [MMIO DEBUG] ALU_result   = %0d", v0x55d9c37e1370_0 {0 0 0};
    %vpi_call/w 3 122 "$display", "  [MMIO DEBUG] ALU_control   = %0d", v0x55d9c37e11e0_0 {0 0 0};
    %vpi_call/w 3 123 "$display", "  [MMIO DEBUG] branch_condition   = %0d", v0x55d9c36b4310_0 {0 0 0};
    %vpi_call/w 3 124 "$display", "  [MMIO DEBUG] funct3   = %b", v0x55d9c36b43b0_0 {0 0 0};
    %vpi_call/w 3 125 "$display", "  [MMIO DEBUG] final_address= %0d", v0x55d9c37e3370_0 {0 0 0};
    %vpi_call/w 3 126 "$display", "  [MMIO DEBUG] MemRead      = %b", v0x55d9c37e1b30_0 {0 0 0};
    %vpi_call/w 3 127 "$display", "  [MMIO DEBUG] RegD         = x%0d", v0x55d9c37e23e0_0 {0 0 0};
    %vpi_call/w 3 128 "$display", "  [MMIO DEBUG] ALUSrc         = %d", v0x55d9c37e1120_0 {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x55d9c37e3550_0, 0, 32;
    %load/vec4 v0x55d9c37e3370_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 134 "$display", "  final_address matched!!!!!!!!!: %0d", v0x55d9c37e3370_0 {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x55d9c37e37a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9c37e32b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e32b0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37e37a0_0, 0, 32;
    %vpi_call/w 3 141 "$display", "  ERROR: Unexpected address: %0d (expected 10)", v0x55d9c37e3370_0 {0 0 0};
    %vpi_call/w 3 142 "$display", "  ALU_result    = %0d", v0x55d9c37e1370_0 {0 0 0};
T_10.1 ;
    %delay 10000, 0;
    %vpi_call/w 3 148 "$display", "\012--- Simulating Multi-Cycle SW (MMIO-Style) ---" {0 0 0};
    %pushi/vec4 3186723, 0, 32;
    %store/vec4 v0x55d9c37e3550_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9c37e3460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e3460_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 160 "$display", "  [MMIO DEBUG] src_A        = %0d (should be x1 = 10)", v0x55d9c37e2ee0_0 {0 0 0};
    %vpi_call/w 3 161 "$display", "  [MMIO DEBUG] ALU_input_B  = %0d (should be imm = 0)", v0x55d9c37e12d0_0 {0 0 0};
    %vpi_call/w 3 162 "$display", "  [MMIO DEBUG] ALU_result   = %0d", v0x55d9c37e1370_0 {0 0 0};
    %vpi_call/w 3 163 "$display", "  [MMIO DEBUG] ALU_control   = %0d", v0x55d9c37e11e0_0 {0 0 0};
    %vpi_call/w 3 164 "$display", "  [MMIO DEBUG] final_address= %0d", v0x55d9c37e3370_0 {0 0 0};
    %vpi_call/w 3 165 "$display", "  [MMIO DEBUG] MemWrite     = %b", v0x55d9c37e1d80_0 {0 0 0};
    %vpi_call/w 3 166 "$display", "  [MMIO DEBUG] mem_store    = %0d (should be x3 = 30)", v0x55d9c37e3690_0 {0 0 0};
    %load/vec4 v0x55d9c37e3370_0;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.4, 4;
    %load/vec4 v0x55d9c37e3690_0;
    %pushi/vec4 30, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 170 "$display", "  SW address/data matched correctly!" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 172 "$display", "  ERROR: Unexpected SW address or value" {0 0 0};
    %vpi_call/w 3 173 "$display", "    final_address = %0d (expected 10)", v0x55d9c37e3370_0 {0 0 0};
    %vpi_call/w 3 174 "$display", "    mem_store     = %0d (expected 30)", v0x55d9c37e3690_0 {0 0 0};
T_10.3 ;
    %wait E_0x55d9c3600c30;
    %vpi_call/w 3 181 "$display", "  PC    = %0d", v0x55d9c37e1e20_0 {0 0 0};
    %vpi_call/w 3 182 "$display", "  memload    = %0d", v0x55d9c37e2ca0_0 {0 0 0};
    %vpi_call/w 3 183 "$display", "  RegD  = x%0d", v0x55d9c37e23e0_0 {0 0 0};
    %vpi_call/w 3 184 "$display", "  WB    = %0d", v0x55d9c37e3090_0 {0 0 0};
    %vpi_call/w 3 185 "$display", "  x13   = %0d (expect 42)", &A<v0x55d9c37dfba0, 13> {0 0 0};
    %wait E_0x55d9c3600c30;
    %vpi_call/w 3 191 "$display", "\012--- FINAL REGISTER FILE CHECKS ---" {0 0 0};
    %vpi_call/w 3 192 "$display", "x3  = %0d (expect 30)", &A<v0x55d9c37dfba0, 3> {0 0 0};
    %vpi_call/w 3 193 "$display", "x4  = %0d (expect 30)", &A<v0x55d9c37dfba0, 4> {0 0 0};
    %vpi_call/w 3 194 "$display", "x5  = %0d (expect PC + 4)", &A<v0x55d9c37dfba0, 5> {0 0 0};
    %vpi_call/w 3 195 "$display", "x6  = %0d (expect 10)", &A<v0x55d9c37dfba0, 6> {0 0 0};
    %vpi_call/w 3 196 "$display", "x7  = %0d (expect 0)", &A<v0x55d9c37dfba0, 7> {0 0 0};
    %vpi_call/w 3 197 "$display", "x8  = %0d (expect 30)", &A<v0x55d9c37dfba0, 8> {0 0 0};
    %vpi_call/w 3 198 "$display", "x9  = %0d (expect 15)", &A<v0x55d9c37dfba0, 9> {0 0 0};
    %vpi_call/w 3 199 "$display", "x10 = %0d (expect 1)", &A<v0x55d9c37dfba0, 10> {0 0 0};
    %vpi_call/w 3 200 "$display", "x11 = %0d (expect 1)", &A<v0x55d9c37dfba0, 11> {0 0 0};
    %vpi_call/w 3 201 "$display", "x12 = %0d (expect PC + 4 from jalr)", &A<v0x55d9c37dfba0, 12> {0 0 0};
    %vpi_call/w 3 203 "$display", "\012--- DATAPATH OUTPUTS ---" {0 0 0};
    %vpi_call/w 3 204 "$display", "final_address = %0d", v0x55d9c37e3370_0 {0 0 0};
    %vpi_call/w 3 205 "$display", "mem_store     = %0d", v0x55d9c37e3690_0 {0 0 0};
    %vpi_call/w 3 206 "$display", "Freeze        = %0b", v0x55d9c37e1640_0 {0 0 0};
    %vpi_call/w 3 207 "$display", "write_back_data = %0d", v0x55d9c37e3090_0 {0 0 0};
    %vpi_call/w 3 208 "$display", "desitination reg = %0d", v0x55d9c37e23e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9c37e3860_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37e3860_0, 0, 1;
    %vpi_call/w 3 218 "$display", "Reset PC = %0d", v0x55d9c37e1e20_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 3 220 "$display", "Reset PC inside module = %0d", v0x55d9c37de930_0 {0 0 0};
    %vpi_call/w 3 221 "$display", "n_PC inside module = %0d", v0x55d9c37debb0_0 {0 0 0};
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d9c37dfba0, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d9c37dfba0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d9c37dfba0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d9c37dfba0, 4, 0;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 6455523, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "BEQ x5 == x6 \342\206\222 PC += 8";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %delay 10000, 0;
    %alloc S_0x55d9c3775e90;
    %pushi/vec4 855638024, 0, 32;
    %store/vec4 v0x55d9c374ffa0_0, 0, 32;
    %pushi/str "BEQ Taken";
    %store/str v0x55d9c3750040_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55d9c3775e90;
    %join;
    %free S_0x55d9c3775e90;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 8622435, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "BNE x7 != x8 \342\206\222 PC += 8";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %delay 10000, 0;
    %alloc S_0x55d9c3775e90;
    %pushi/vec4 855638032, 0, 32;
    %store/vec4 v0x55d9c374ffa0_0, 0, 32;
    %pushi/str "BNE Taken";
    %store/str v0x55d9c3750040_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55d9c3775e90;
    %join;
    %free S_0x55d9c3775e90;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 7504355, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "BEQ x5 != x7 \342\206\222 PC += 4";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %delay 10000, 0;
    %alloc S_0x55d9c3775e90;
    %pushi/vec4 855638036, 0, 32;
    %store/vec4 v0x55d9c374ffa0_0, 0, 32;
    %pushi/str "BEQ Not Taken";
    %store/str v0x55d9c3750040_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55d9c3775e90;
    %join;
    %free S_0x55d9c3775e90;
    %alloc S_0x55d9c3775660;
    %pushi/vec4 6460003, 0, 32;
    %store/vec4 v0x55d9c36364f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9c37cf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d9c37bc7e0_0, 0, 32;
    %pushi/str "BNE x5 == x6 \342\206\222 PC += 4";
    %store/str v0x55d9c37bc740_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55d9c3775660;
    %join;
    %free S_0x55d9c3775660;
    %delay 10000, 0;
    %alloc S_0x55d9c3775e90;
    %pushi/vec4 855638040, 0, 32;
    %store/vec4 v0x55d9c374ffa0_0, 0, 32;
    %pushi/str "BNE Not Taken";
    %store/str v0x55d9c3750040_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55d9c3775e90;
    %join;
    %free S_0x55d9c3775e90;
    %vpi_call/w 3 251 "$display", "\012--- BRANCH INSTRUCTION TESTS COMPLETE ---" {0 0 0};
    %vpi_call/w 3 252 "$display", "Final PC = %0d", v0x55d9c37e1e20_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 255 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "t04_datapath_tb.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_fa32.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_fa.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit.sv";
