

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Mon Apr  8 12:37:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     4.935|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  231|  2093671|  231|  2093671|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  230|  2093670| 23 ~ 1935 |          -|          -| 10 ~ 1082 |    no    |
        | + loop_width  |   18|     1930|         10|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      6|       -|      -|
|Expression       |        -|      -|       0|    775|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     90|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        0|      -|     847|    160|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      6|     847|   1147|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------+-------------------------+---------+-------+---+----+
    |canny_edge_mux_32_8_1_1_U15  |canny_edge_mux_32_8_1_1  |        0|      0|  0|  15|
    |canny_edge_mux_32_8_1_1_U16  |canny_edge_mux_32_8_1_1  |        0|      0|  0|  15|
    |canny_edge_mux_32_8_1_1_U17  |canny_edge_mux_32_8_1_1  |        0|      0|  0|  15|
    |canny_edge_mux_32_8_1_1_U18  |canny_edge_mux_32_8_1_1  |        0|      0|  0|  15|
    |canny_edge_mux_32_8_1_1_U19  |canny_edge_mux_32_8_1_1  |        0|      0|  0|  15|
    |canny_edge_mux_32_8_1_1_U20  |canny_edge_mux_32_8_1_1  |        0|      0|  0|  15|
    +-----------------------------+-------------------------+---------+-------+---+----+
    |Total                        |                         |        0|      0|  0|  90|
    +-----------------------------+-------------------------+---------+-------+---+----+

    * DSP48: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |canny_edge_mac_muladd_2s_8ns_11s_11_3_1_U22   |canny_edge_mac_muladd_2s_8ns_11s_11_3_1   | i0 * i1 + i2 |
    |canny_edge_mac_muladd_2s_8ns_8ns_10_3_1_U24   |canny_edge_mac_muladd_2s_8ns_8ns_10_3_1   | i0 + i1 * i2 |
    |canny_edge_mac_muladd_2s_8ns_9s_11_3_1_U21    |canny_edge_mac_muladd_2s_8ns_9s_11_3_1    | i0 + i1 * i2 |
    |canny_edge_mac_muladd_3ns_8ns_10s_11_3_1_U26  |canny_edge_mac_muladd_3ns_8ns_10s_11_3_1  | i0 * i1 + i2 |
    |canny_edge_mac_muladd_3s_8ns_11s_12_3_1_U23   |canny_edge_mac_muladd_3s_8ns_11s_12_3_1   | i0 * i1 + i2 |
    |canny_edge_mac_muladd_4ns_8ns_12s_12_3_1_U25  |canny_edge_mac_muladd_4ns_8ns_12s_12_3_1  | i0 * i1 + i2 |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    +-----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                        |        3|  0|   0|  5760|   24|     3|        46080|
    +-----------------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_838_p2                |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_487_p2                      |     +    |      0|  0|  13|          11|           1|
    |j_V_fu_816_p2                      |     +    |      0|  0|  13|          11|           1|
    |p_Val2_s_fu_1214_p2                |     +    |      0|  0|  12|          12|          12|
    |p_assign_6_1_fu_551_p2             |     +    |      0|  0|  12|          12|           3|
    |p_assign_6_2_fu_588_p2             |     +    |      0|  0|  12|          12|           3|
    |tmp_106_fu_797_p2                  |     +    |      0|  0|   2|           2|           2|
    |tmp_53_fu_396_p2                   |     +    |      0|  0|  12|           2|          12|
    |tmp_54_fu_406_p2                   |     +    |      0|  0|  10|           2|           2|
    |tmp_56_fu_456_p2                   |     +    |      0|  0|  12|           3|          12|
    |tmp_67_fu_531_p2                   |     +    |      0|  0|  12|          12|           2|
    |tmp_72_fu_472_p2                   |     +    |      0|  0|  10|           2|           2|
    |tmp_fu_370_p2                      |     +    |      0|  0|  13|           2|          11|
    |widthloop_fu_352_p2                |     +    |      0|  0|  13|           2|          11|
    |col_assign_3_t_fu_961_p2           |     -    |      0|  0|  10|           2|           2|
    |p_assign_1_fu_877_p2               |     -    |      0|  0|  12|           1|          12|
    |p_assign_2_fu_900_p2               |     -    |      0|  0|  17|          13|          13|
    |p_assign_7_1_fu_565_p2             |     -    |      0|  0|  12|           2|          12|
    |p_assign_7_2_fu_602_p2             |     -    |      0|  0|  12|           2|          12|
    |p_assign_7_fu_545_p2               |     -    |      0|  0|  12|           1|          12|
    |p_assign_8_fu_662_p2               |     -    |      0|  0|  17|          13|          13|
    |r_V_2_fu_1150_p2                   |     -    |      0|  0|  15|           1|           9|
    |row_assign_10_1_t_fu_761_p2        |     -    |      0|  0|  10|           2|           2|
    |row_assign_10_2_t_fu_787_p2        |     -    |      0|  0|  10|           2|           2|
    |tmp_112_fu_802_p2                  |     -    |      0|  0|   2|           2|           2|
    |tmp_73_fu_740_p2                   |     -    |      0|  0|  10|           2|           2|
    |tmp_79_fu_766_p2                   |     -    |      0|  0|  10|           2|           2|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1246                  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state8_pp0_iter3_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op177_load_state6     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op179_read_state6     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op180_read_state6     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op198_load_state7     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op201_store_state7    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op205_store_state7    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op212_store_state8    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op214_store_state8    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op216_store_state8    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i484_i_1_fu_684_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond_i484_i_2_fu_707_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond_i484_i_fu_642_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_910_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_863_p2              |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_934_p2                 |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1243_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_482_p2                |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_811_p2                 |   icmp   |      0|  0|  13|          11|          11|
    |icmp4_fu_832_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_508_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |tmp_190_1_fu_520_p2                |   icmp   |      0|  0|  13|          11|           1|
    |tmp_216_1_fu_680_p2                |   icmp   |      0|  0|  13|          12|          12|
    |tmp_216_2_fu_703_p2                |   icmp   |      0|  0|  13|          12|          12|
    |tmp_225_1_fu_579_p2                |   icmp   |      0|  0|  13|          12|          12|
    |tmp_225_2_fu_616_p2                |   icmp   |      0|  0|  13|          12|          12|
    |tmp_59_fu_514_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |tmp_62_fu_526_p2                   |   icmp   |      0|  0|  13|          11|          11|
    |tmp_64_fu_858_p2                   |   icmp   |      0|  0|  13|          12|          12|
    |tmp_66_fu_895_p2                   |   icmp   |      0|  0|  13|          12|          12|
    |tmp_69_fu_638_p2                   |   icmp   |      0|  0|  13|          12|          12|
    |tmp_71_fu_657_p2                   |   icmp   |      0|  0|  13|          12|          12|
    |tmp_s_fu_493_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |brmerge3_i_i_fu_1257_p2            |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_905_p2                  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_929_p2                 |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_995_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_1013_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_1031_p3       |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_V_din            |  select  |      0|  0|  16|           1|          16|
    |p_i_i_fu_1270_p3                   |  select  |      0|  0|  17|           1|          17|
    |p_mux_i_i_fu_1262_p3               |  select  |      0|  0|  16|           1|          15|
    |p_p2_i485_i_1_fu_571_p3            |  select  |      0|  0|  12|           1|          12|
    |p_p2_i485_i_2_fu_608_p3            |  select  |      0|  0|  12|           1|          12|
    |p_p2_i485_i_fu_648_p3              |  select  |      0|  0|  12|           1|          12|
    |p_p2_i_i_fu_883_p3                 |  select  |      0|  0|  12|           1|          12|
    |sel_tmp_fu_918_p3                  |  select  |      0|  0|  13|           1|          13|
    |src_kernel_win_0_va_6_fu_1082_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_1096_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_1110_p3   |  select  |      0|  0|   8|           1|           8|
    |tmp_110_fu_724_p3                  |  select  |      0|  0|   2|           1|           2|
    |tmp_111_fu_732_p3                  |  select  |      0|  0|   2|           1|           2|
    |tmp_74_fu_744_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_76_fu_753_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_87_fu_770_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_89_fu_779_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_939_p3                        |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |brmerge2_i_i_fu_1248_p2            |    xor   |      0|  0|   2|           1|           1|
    |p_Result_not_fu_1252_p2            |    xor   |      0|  0|   2|           1|           2|
    |p_not1_i_i_fu_1238_p2              |    xor   |      0|  0|   2|           1|           2|
    |rev12_fu_674_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev13_fu_697_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev14_fu_852_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_632_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_146_0_not_fu_792_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_64_not_fu_924_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_70_fu_466_p2                   |    xor   |      0|  0|   3|           2|           3|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 775|         374|         556|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_3_reg_330              |   9|          2|   11|         22|
    |t_V_reg_319                |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 122|         25|   43|        107|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ImagLoc_x_reg_1620                             |  12|   0|   12|          0|
    |ap_CS_fsm                                      |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |   1|   0|    1|          0|
    |brmerge_reg_1655                               |   1|   0|    1|          0|
    |brmerge_reg_1655_pp0_iter1_reg                 |   1|   0|    1|          0|
    |col_assign_3_t_reg_1672                        |   2|   0|    2|          0|
    |col_buf_0_val_0_0_reg_1696                     |   8|   0|    8|          0|
    |col_buf_0_val_1_0_reg_1709                     |   8|   0|    8|          0|
    |col_buf_0_val_2_0_reg_1717                     |   8|   0|    8|          0|
    |exitcond_reg_1611                              |   1|   0|    1|          0|
    |i_V_reg_1502                                   |  11|   0|   11|          0|
    |icmp_reg_1512                                  |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1666                    |  11|   0|   11|          0|
    |k_buf_0_val_3_load_reg_1691                    |   8|   0|    8|          0|
    |k_buf_0_val_4_addr_reg_1679                    |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1679_pp0_iter2_reg      |  11|   0|   11|          0|
    |k_buf_0_val_4_load_reg_1704                    |   8|   0|    8|          0|
    |k_buf_0_val_5_addr_reg_1685                    |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1685_pp0_iter2_reg      |  11|   0|   11|          0|
    |or_cond_i_i_reg_1635                           |   1|   0|    1|          0|
    |or_cond_i_reg_1662                             |   1|   0|    1|          0|
    |p_Result_s_reg_1807                            |   1|   0|    1|          0|
    |p_Val2_s_reg_1802                              |  12|   0|   12|          0|
    |p_assign_2_reg_1650                            |  13|   0|   13|          0|
    |p_assign_6_1_reg_1550                          |  12|   0|   12|          0|
    |p_assign_6_2_reg_1568                          |  12|   0|   12|          0|
    |p_assign_7_reg_1545                            |  12|   0|   12|          0|
    |p_p2_i_i_cast_cast_reg_1640                    |  13|   0|   13|          0|
    |reg_341                                        |   8|   0|    8|          0|
    |reg_341_pp0_iter2_reg                          |   8|   0|    8|          0|
    |right_border_buf_0_1_fu_178                    |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_182                    |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_186                    |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_190                    |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_194                    |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_174                    |   8|   0|    8|          0|
    |row_assign_10_1_t_reg_1591                     |   2|   0|    2|          0|
    |row_assign_10_2_t_reg_1596                     |   2|   0|    2|          0|
    |src_kernel_win_0_va_16_reg_1747                |   8|   0|    8|          0|
    |src_kernel_win_0_va_16_reg_1747_pp0_iter4_reg  |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_154                   |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_158                   |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_162                   |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_166                   |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_170                   |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1725                 |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1731                 |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_1737                 |   8|   0|    8|          0|
    |src_kernel_win_0_va_9_reg_1757                 |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_150                     |   8|   0|    8|          0|
    |sum_V_0_1_reg_1762                             |  11|   0|   11|          0|
    |sum_V_0_2_reg_1777                             |  11|   0|   11|          0|
    |sum_V_1_1_reg_1792                             |  12|   0|   12|          0|
    |t_V_3_reg_330                                  |  11|   0|   11|          0|
    |t_V_reg_319                                    |  11|   0|   11|          0|
    |tmp27_reg_1797                                 |  10|   0|   10|          0|
    |tmp_102_reg_1562                               |   2|   0|    2|          0|
    |tmp_105_reg_1580                               |   2|   0|    2|          0|
    |tmp_111_reg_1586                               |   2|   0|    2|          0|
    |tmp_112_reg_1606                               |   2|   0|    2|          0|
    |tmp_116_reg_1625                               |   1|   0|    1|          0|
    |tmp_122_reg_1814                               |   1|   0|    1|          0|
    |tmp_146_0_not_reg_1601                         |   1|   0|    1|          0|
    |tmp_190_1_reg_1521                             |   1|   0|    1|          0|
    |tmp_225_1_reg_1557                             |   1|   0|    1|          0|
    |tmp_225_2_reg_1575                             |   1|   0|    1|          0|
    |tmp_231_0_1_cast_reg_1453                      |  10|   0|   10|          0|
    |tmp_231_0_2_cast_reg_1458                      |  10|   0|   10|          0|
    |tmp_231_1_2_cast_reg_1468                      |   4|   0|   12|          8|
    |tmp_231_1_cast_reg_1463                        |  11|   0|   11|          0|
    |tmp_231_2_1_cast_reg_1478                      |   3|   0|   11|          8|
    |tmp_231_2_cast_reg_1473                        |  10|   0|   10|          0|
    |tmp_59_reg_1517                                |   1|   0|    1|          0|
    |tmp_62_reg_1525                                |   1|   0|    1|          0|
    |tmp_64_reg_1630                                |   1|   0|    1|          0|
    |tmp_66_reg_1645                                |   1|   0|    1|          0|
    |tmp_67_reg_1532                                |  12|   0|   12|          0|
    |tmp_99_reg_1540                                |   1|   0|    1|          0|
    |tmp_s_reg_1507                                 |   1|   0|    1|          0|
    |exitcond_reg_1611                              |  64|  32|    1|          0|
    |or_cond_i_i_reg_1635                           |  64|  32|    1|          0|
    |or_cond_i_reg_1662                             |  64|  32|    1|          0|
    |src_kernel_win_0_va_6_reg_1725                 |  64|  32|    8|          0|
    |src_kernel_win_0_va_7_reg_1731                 |  64|  32|    8|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 847| 160|  562|         16|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_rows_V_read            |  in |   32|  ap_stable |    p_src_rows_V_read    |    scalar    |
|p_src_cols_V_read            |  in |   32|  ap_stable |    p_src_cols_V_read    |    scalar    |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |   16|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_1_read      |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

