// Seed: 1105913973
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2
);
  assign id_0 = -1'b0;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    input wand id_7,
    output tri1 id_8,
    input supply1 id_9
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    input wand id_3,
    input wor id_4
);
  logic id_6;
  assign module_0.id_2 = 0;
endmodule
