////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.68d
//  \   \         Application: netgen
//  /   /         Filename: s6base_translate.v
// /___/   /\     Timestamp: Sun Jan 06 03:48:58 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -insert_glbl true -w -dir netgen/translate -ofmt verilog -sim s6base.ngd s6base_translate.v 
// Device	: 6slx45csg324-3
// Input file	: s6base.ngd
// Output file	: C:\Users\Alunos.I02CP2109\Desktop\lab3\impl\netgen\translate\s6base_translate.v
// # of Modules	: 1
// Design Name	: s6base
// Xilinx        : C:\Xilinx\14.6\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module s6base (
  clockext100MHz, reset_n, btnu, btnr, btnd, btnl, btnc, sw0, sw1, sw2, sw3, sw4, sw5, sw6, sw7, rx, SDATA_IN, BIT_CLK, ld7, ld6, ld5, ld4, ld3, ld2, 
ld1, ld0, tx, SDATA_OUT, SYNC, RESET_N, PMOD1, PMOD2, PMOD3, PMOD4, PMOD7, PMOD8, PMOD9, PMOD10, VHDC1P, VHDC1N, VHDC2P, VHDC2N, VHDC3P, VHDC3N, 
VHDC4P, VHDC4N, VHDC5P, VHDC5N, VHDC6P, VHDC6N, VHDC7P, VHDC7N, VHDC8P, VHDC8N, VHDC9P, VHDC9N, VHDC10P, VHDC10N, VHDC11P, VHDC11N, VHDC12P, VHDC12N, 
VHDC13P, VHDC13N, VHDC14P, VHDC14N, VHDC15P, VHDC15N, VHDC16P, VHDC16N, VHDC17P, VHDC17N, VHDC18P, VHDC18N, VHDC19P, VHDC19N, VHDC20P, VHDC20N
);
  input clockext100MHz;
  input reset_n;
  input btnu;
  input btnr;
  input btnd;
  input btnl;
  input btnc;
  input sw0;
  input sw1;
  input sw2;
  input sw3;
  input sw4;
  input sw5;
  input sw6;
  input sw7;
  input rx;
  input SDATA_IN;
  input BIT_CLK;
  output ld7;
  output ld6;
  output ld5;
  output ld4;
  output ld3;
  output ld2;
  output ld1;
  output ld0;
  output tx;
  output SDATA_OUT;
  output SYNC;
  output RESET_N;
  output PMOD1;
  output PMOD2;
  output PMOD3;
  output PMOD4;
  output PMOD7;
  output PMOD8;
  output PMOD9;
  output PMOD10;
  output VHDC1P;
  output VHDC1N;
  output VHDC2P;
  output VHDC2N;
  output VHDC3P;
  output VHDC3N;
  output VHDC4P;
  output VHDC4N;
  output VHDC5P;
  output VHDC5N;
  output VHDC6P;
  output VHDC6N;
  output VHDC7P;
  output VHDC7N;
  output VHDC8P;
  output VHDC8N;
  output VHDC9P;
  output VHDC9N;
  output VHDC10P;
  output VHDC10N;
  output VHDC11P;
  output VHDC11N;
  output VHDC12P;
  output VHDC12N;
  output VHDC13P;
  output VHDC13N;
  output VHDC14P;
  output VHDC14N;
  output VHDC15P;
  output VHDC15N;
  output VHDC16P;
  output VHDC16N;
  output VHDC17P;
  output VHDC17N;
  output VHDC18P;
  output VHDC18N;
  output VHDC19P;
  output VHDC19N;
  output VHDC20P;
  output VHDC20N;
  wire reset_n_IBUF_0;
  wire btnu_IBUF_1;
  wire btnr_IBUF_2;
  wire btnd_IBUF_3;
  wire btnl_IBUF_4;
  wire btnc_IBUF_5;
  wire sw0_IBUF_6;
  wire sw1_IBUF_7;
  wire sw2_IBUF_8;
  wire sw3_IBUF_9;
  wire sw4_IBUF_10;
  wire sw5_IBUF_11;
  wire sw6_IBUF_12;
  wire rx_IBUF_13;
  wire SDATA_IN_IBUF_14;
  wire \FMout[23]_testmod[13]_mux_33_OUT<13> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<12> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<11> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<10> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<9> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<8> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<7> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<6> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<5> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<4> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<3> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<2> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<1> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<0> ;
  wire \uart_1/tx_56 ;
  wire \uart_1/rxready_57 ;
  wire \LM4550_controler_1/SYNC_99 ;
  wire \LM4550_controler_1/RDY_100 ;
  wire clock12288k;
  wire clock196M;
  wire VHDC7N_OBUF_103;
  wire reset_d_104;
  wire \ioports16_1/enout_177 ;
  wire clken48kHz_c;
  wire clken192kHz_c;
  wire DACclock_254;
  wire reset_255;
  wire clken48kHz_305;
  wire clken192kHz_306;
  wire clock98MHz;
  wire DACclock_INV_43_o;
  wire \test440Hz[7] ;
  wire \test440Hz[6] ;
  wire \test440Hz[4] ;
  wire \test440Hz[0] ;
  wire PMOD7_OBUF_348;
  wire PMOD1_OBUF_349;
  wire PMOD8_OBUF_350;
  wire PMOD2_OBUF_351;
  wire PMOD9_OBUF_352;
  wire PMOD3_OBUF_353;
  wire PMOD10_OBUF_354;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<18> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<17> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<16> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<15> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<14> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<13> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<12> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<11> ;
  wire ld7_OBUF_377;
  wire ld6_OBUF_378;
  wire ld5_OBUF_379;
  wire ld4_OBUF_380;
  wire ld3_OBUF_381;
  wire ld2_OBUF_382;
  wire ld1_OBUF_383;
  wire ld0_OBUF_384;
  wire \datasine[7]_INV_113_o ;
  wire RESET_N_OBUF_386;
  wire \clock_bit2x_1/clkfx ;
  wire \clock_bit2x_1/clk2x ;
  wire \clock_bit2x_1/clk0 ;
  wire \clock_bit2x_1/clkin1 ;
  wire run_genclock_inv;
  wire run_genclock_inv_inv;
  wire \clken48k192k/Mcount_clkdivcount ;
  wire \clken48k192k/Mcount_clkdivcount1 ;
  wire \clken48k192k/Mcount_clkdivcount2 ;
  wire \clken48k192k/Mcount_clkdivcount3 ;
  wire \clken48k192k/Mcount_clkdivcount4 ;
  wire \clken48k192k/Mcount_clkdivcount5 ;
  wire \clken48k192k/Mcount_clkdivcount6 ;
  wire \clken48k192k/Mcount_clkdivcount7 ;
  wire \clken48k192k/Mcount_clkdivcount8 ;
  wire \clken48k192k/Mcount_clkdivcount9 ;
  wire \clken48k192k/Mcount_clkdivcount10 ;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<2> ;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<3> ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<4> ;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<4> ;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<5> ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<6> ;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<6> ;
  wire \Mmult_n0132_P9out<1>_x_test440Hz<7>_not ;
  wire \Mmult_n0132_P9out<2>_x_test440Hz<7>_not ;
  wire \Mmult_n0132_P9out<3>_x_test440Hz<7>_not ;
  wire \Mmult_n0132_P9out<4>_x_test440Hz<7>_not ;
  wire \Mmult_n0132_P9out<5>_x_test440Hz<7>_not ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<7>_not ;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<7>_not ;
  wire Mmult_n0132_Madd_6;
  wire Mmult_n0132_Madd_7;
  wire Mmult_n0132_Madd_8;
  wire Mmult_n0132_Madd_9;
  wire Mmult_n0132_Madd_10;
  wire Mmult_n0132_Madd_11;
  wire Mmult_n0132_Madd_12;
  wire Mmult_n0132_Madd_13;
  wire Mmult_n0132_Madd_14;
  wire Mmult_n0132_Madd_15;
  wire Mmult_n0132_Madd_51;
  wire Mmult_n0132_Madd_61;
  wire Mmult_n0132_Madd_71;
  wire Mmult_n0132_Madd_81;
  wire Mmult_n0132_Madd_91;
  wire Mmult_n0132_Madd_101;
  wire Mmult_n0132_Madd_111;
  wire Mmult_n0132_Madd_121;
  wire Mmult_n0132_Madd_131;
  wire Mmult_n0132_Madd_42;
  wire Mmult_n0132_Madd_52;
  wire Mmult_n0132_Madd_62;
  wire Mmult_n0132_Madd_72;
  wire Mmult_n0132_Madd_82;
  wire Mmult_n0132_Madd_92;
  wire Mmult_n0132_Madd_102;
  wire Mmult_n0132_Madd_23;
  wire Mmult_n0132_Madd_33;
  wire Mmult_n0132_Madd_43;
  wire Mmult_n0132_Madd_53;
  wire Mmult_n0132_Madd_63;
  wire Mmult_n0132_Madd_73;
  wire Mmult_n0132_Madd_83;
  wire Mmult_n0132_Madd_93;
  wire Mmult_n0132_Madd_103;
  wire Mmult_n0132_Madd_113;
  wire Mmult_n0132_Madd_123;
  wire Mmult_n0132_Madd_34;
  wire Mmult_n0132_Madd_44;
  wire Mmult_n0132_Madd_54;
  wire Mmult_n0132_Madd_64;
  wire Mmult_n0132_Madd_74;
  wire Mmult_n0132_Madd_84;
  wire Mmult_n0132_Madd_94;
  wire Mmult_n0132_Madd_104;
  wire Mmult_n0132_Madd_114;
  wire Mmult_n0132_Madd_124;
  wire Mmult_n0132_Madd_133;
  wire Mmult_n0132_Madd_05;
  wire Mmult_n0132_Madd_115;
  wire Mmult_n0132_Madd_25;
  wire Mmult_n0132_Madd_35;
  wire Mmult_n0132_Madd_45;
  wire Mmult_n0132_Madd_55;
  wire Mmult_n0132_Madd_65;
  wire Mmult_n0132_Madd_75;
  wire Mmult_n0132_Madd_85;
  wire Mmult_n0132_Madd_95;
  wire Mmult_n0132_Madd_105;
  wire Mmult_n0132_Madd_116;
  wire Mmult_n0132_Madd_125;
  wire Mmult_n0132_Madd_134;
  wire Mmult_n0132_Madd_144;
  wire Mmult_n0132_Madd_153;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<1>_mand1_589 ;
  wire \Mmult_n0132_P9out<3>_x_test440Hz<2>_mand1_599 ;
  wire \Mmult_n0132_P9out<4>_x_test440Hz<2>_mand1_602 ;
  wire \Mmult_n0132_P9out<5>_x_test440Hz<2>_mand1_605 ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<2>_mand1_608 ;
  wire \Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ;
  wire \Mmult_n0132_P9out<1>_x_test440Hz<3>_mand1_617 ;
  wire \Mmult_n0132_P9out<2>_x_test440Hz<3>_mand1_620 ;
  wire \Mmult_n0132_P9out<3>_x_test440Hz<3>_mand1_623 ;
  wire \Mmult_n0132_P9out<4>_x_test440Hz<3>_mand1_626 ;
  wire \Mmult_n0132_P9out<5>_x_test440Hz<3>_mand1_629 ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<3>_mand1_632 ;
  wire \Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ;
  wire \Mmult_n0132_P9out<0>_x_test440Hz<2>_mand1_637 ;
  wire \Mmult_n0132_P9out<1>_x_test440Hz<2>_mand1_640 ;
  wire \Mmult_n0132_P9out<2>_x_test440Hz<2>_mand1_643 ;
  wire \Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ;
  wire \Mmult_n0132_P9out<0>_x_test440Hz<5>_mand1_647 ;
  wire \Mmult_n0132_P9out<1>_x_test440Hz<5>_mand1_650 ;
  wire \Mmult_n0132_P9out<2>_x_test440Hz<5>_mand1_653 ;
  wire \Mmult_n0132_P9out<3>_x_test440Hz<5>_mand1_656 ;
  wire \Mmult_n0132_P9out<4>_x_test440Hz<5>_mand1_659 ;
  wire \Mmult_n0132_P9out<5>_x_test440Hz<5>_mand1_662 ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<5>_mand1_665 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<0> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<0>_787 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<1> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<1>_789 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<2> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<2>_791 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<3> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_793 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<4> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<4>_795 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<5> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<5>_797 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<6> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<6>_799 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<7> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_801 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<8> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<8>_803 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<9> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<9>_805 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<10> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<10>_807 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<11> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_809 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<12> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<12>_811 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<13> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<13>_813 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<14> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<14>_815 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<15> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_817 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<16> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<16>_819 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<17> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<17>_821 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<18> ;
  wire \uart_1/startrxbit1 ;
  wire \uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11 ;
  wire \uart_1/_n0266_inv1 ;
  wire \uart_1/Reset_OR_DriverANDClockEnable13 ;
  wire \uart_1/Reset_OR_DriverANDClockEnable10 ;
  wire \uart_1/Result<3>3 ;
  wire \uart_1/Result<2>3 ;
  wire \uart_1/Result<1>3 ;
  wire \uart_1/Result<0>3 ;
  wire \uart_1/Mcount_bittxcount_val ;
  wire \uart_1/Result<13>1 ;
  wire \uart_1/Result<12>1 ;
  wire \uart_1/Result<11>1 ;
  wire \uart_1/Result<10>1 ;
  wire \uart_1/Result<9>1 ;
  wire \uart_1/Result<8>1 ;
  wire \uart_1/Result<7>1 ;
  wire \uart_1/Result<6>1 ;
  wire \uart_1/Result<5>1 ;
  wire \uart_1/Result<4>1 ;
  wire \uart_1/Result<3>2 ;
  wire \uart_1/Result<2>2 ;
  wire \uart_1/Result<1>2 ;
  wire \uart_1/Result<0>2 ;
  wire \uart_1/Result<3>1 ;
  wire \uart_1/Result<2>1 ;
  wire \uart_1/Result<1>1 ;
  wire \uart_1/Result<0>1 ;
  wire \uart_1/Mcount_bitrxcount_val ;
  wire \uart_1/_n0254_inv ;
  wire \uart_1/_n0266_inv_903 ;
  wire \uart_1/_n0242_inv ;
  wire \uart_1/_n0288_inv ;
  wire \uart_1/baudtxclock ;
  wire \uart_1/baudrxclock ;
  wire \uart_1/PWR_6_o_tx_MUX_71_o ;
  wire \uart_1/_n0228 ;
  wire \uart_1/_n0201_910 ;
  wire \uart_1/starttxbit_statetxbc_MUX_26_o ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<0> ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<1> ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<2> ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<3> ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<4> ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<5> ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<6> ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<7> ;
  wire \uart_1/statetx_920 ;
  wire \uart_1/staterx_921 ;
  wire \uart_1/starttxbit_958 ;
  wire \uart_1/statetxbc_976 ;
  wire \uart_1/staterxbc_977 ;
  wire \uart_1/rx3_978 ;
  wire \uart_1/rx2_979 ;
  wire \uart_1/rx1_980 ;
  wire \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42_981 ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o ;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>1 ;
  wire \LM4550_controler_1/_n0291_inv11 ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ;
  wire \LM4550_controler_1/_n0365_inv1_988 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<30>_989 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<29>_990 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<28>_991 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_992 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<26>_993 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<25>_994 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<24>_995 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_996 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<22>_997 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<21>_998 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<20>_999 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_1000 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<18>_1001 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<17>_1002 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<16>_1003 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_1004 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<14>_1005 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<13>_1006 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<12>_1007 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_1008 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<10>_1009 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<9>_1010 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<8>_1011 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_1012 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<6>_1013 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<5>_1014 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<4>_1015 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_1016 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<2>_1017 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<1>_1018 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<0>_1019 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_lut<0> ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<30>_1021 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<29>_1022 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<28>_1023 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_1024 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<26>_1025 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<25>_1026 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<24>_1027 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_1028 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<22>_1029 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<21>_1030 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<20>_1031 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_1032 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<18>_1033 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<17>_1034 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<16>_1035 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_1036 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<14>_1037 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<13>_1038 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<12>_1039 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_1040 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<10>_1041 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<9>_1042 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<8>_1043 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_1044 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<6>_1045 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<5>_1046 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<4>_1047 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_1048 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<2>_1049 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<1>_1050 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<0>_1051 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_lut<0> ;
  wire \LM4550_controler_1/_n0365_inv ;
  wire \LM4550_controler_1/_n0298_inv ;
  wire \LM4550_controler_1/_n0291_inv ;
  wire \LM4550_controler_1/POSEDGE_SYNC_inv ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<1> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<2> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<3> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<4> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<5> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<6> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<7> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<8> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<9> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<10> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<11> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<12> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<13> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<14> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<15> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<16> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<17> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<18> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<19> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<20> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<21> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<22> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<23> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<24> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<25> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<26> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<27> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<28> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<29> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<30> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<31> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<32> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<33> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<34> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<35> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<36> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<37> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<38> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<39> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<40> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<41> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<42> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<43> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<44> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<45> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<46> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<47> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<48> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<49> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<50> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<51> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<52> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<53> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<54> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<55> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<56> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<57> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<58> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<59> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<60> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<61> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<62> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<63> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<64> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<65> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<66> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<67> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<68> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<69> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<70> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<71> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<72> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<73> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<74> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<75> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<76> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<77> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<78> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<79> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<80> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<81> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<82> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<83> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<84> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<85> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<86> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<87> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<88> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<89> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<90> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<91> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<92> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<93> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<94> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<95> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<96> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<97> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<98> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<99> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<100> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<101> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<102> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<103> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<104> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<105> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<106> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<107> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<108> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<109> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<110> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<111> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<112> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<113> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<114> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<115> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<116> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<117> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<118> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<119> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<120> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<121> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<122> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<123> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<124> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<125> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<126> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<127> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<128> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<129> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<130> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<131> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<132> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<133> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<134> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<135> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<136> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<137> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<138> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<139> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<140> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<141> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<142> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<143> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<144> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<145> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<146> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<147> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<148> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<149> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<150> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<151> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<152> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<153> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<154> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<155> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<156> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<157> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<158> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<159> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<160> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<161> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<162> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<163> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<164> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<165> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<166> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<167> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<168> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<169> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<170> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<171> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<172> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<173> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<174> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<175> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<176> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<177> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<178> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<179> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<180> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<181> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<182> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<183> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<184> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<185> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<186> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<187> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<188> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<189> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<190> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<191> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<192> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<193> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<194> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<195> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<196> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<197> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<198> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<199> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<200> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<201> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<202> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<203> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<204> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<205> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<206> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<207> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<208> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<209> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<210> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<211> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<212> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<213> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<214> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<215> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<216> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<217> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<218> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<219> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<220> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<221> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<222> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<223> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<224> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<225> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<226> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<227> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<228> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<229> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<230> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<231> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<232> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<233> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<234> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<235> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<236> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<237> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<238> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<239> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<240> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<241> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<242> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<243> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<244> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<245> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<246> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<247> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<248> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<249> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<250> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<251> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<252> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<253> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<254> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<255> ;
  wire \LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_118_o ;
  wire \LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_107_o ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<0> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<1> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<2> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<3> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<4> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<5> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_Select_116_o ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<0> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<1> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<2> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<3> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<4> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<5> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<6> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<7> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<8> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<9> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<11> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<12> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<13> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<14> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<15> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<16> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<17> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<18> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<19> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<20> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<21> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<22> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<23> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<24> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<25> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<26> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<27> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<28> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<29> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<30> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<31> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o ;
  wire \LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<0> ;
  wire \LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<1> ;
  wire \LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<2> ;
  wire \LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<3> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<0> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<1> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<2> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<3> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<4> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<5> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<6> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<7> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<8> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<9> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<10> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<11> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<12> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<13> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<14> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<15> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<16> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<17> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<18> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<19> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<20> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<21> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<22> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<23> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<24> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<25> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<26> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<27> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<28> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<29> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<30> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<31> ;
  wire \LM4550_controler_1/STATE[1]_SYNC_Mux_17_o ;
  wire \LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<0> ;
  wire \LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<1> ;
  wire \LM4550_controler_1/NEGEDGE_SYNC_REGISTER ;
  wire \LM4550_controler_1/n0199[12] ;
  wire \LM4550_controler_1/n0199[13] ;
  wire \LM4550_controler_1/n0199[14] ;
  wire \LM4550_controler_1/n0199[15] ;
  wire \LM4550_controler_1/n0199[16] ;
  wire \LM4550_controler_1/n0199[17] ;
  wire \LM4550_controler_1/n0199[19] ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<0> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<1> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<2> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<3> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<4> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<5> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<6> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<7> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<8> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<9> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<10> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<11> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<12> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<13> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<14> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<15> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<16> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<17> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<18> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<19> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<20> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<21> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<22> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<23> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<24> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<25> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<26> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<27> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<28> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<29> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<30> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<31> ;
  wire \LM4550_controler_1/POSEDGE_SYNC_REGISTER ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<0> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<1> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<2> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<3> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<4> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<5> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<6> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<7> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<8> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<9> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<10> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<11> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<12> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<13> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<14> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<15> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<16> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<17> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<18> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<19> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<20> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<21> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<22> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<23> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<24> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<25> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<26> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<27> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<28> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<29> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<30> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31> ;
  wire \LM4550_controler_1/POSEDGE_SYNC ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<1> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<2> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<3> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<4> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<5> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<0> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<1> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<2> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<3> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<4> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<5> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<6> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<7> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<8> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<9> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<10> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<11> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<12> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<13> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<14> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<15> ;
  wire \LM4550_controler_1/SYNC_REGISTER_READY_1505 ;
  wire \LM4550_controler_1/FRAME_OUT[162] ;
  wire \LM4550_controler_1/FRAME_OUT[163] ;
  wire \LM4550_controler_1/FRAME_OUT[164] ;
  wire \LM4550_controler_1/FRAME_OUT[165] ;
  wire \LM4550_controler_1/FRAME_OUT[166] ;
  wire \LM4550_controler_1/FRAME_OUT[167] ;
  wire \LM4550_controler_1/FRAME_OUT[168] ;
  wire \LM4550_controler_1/FRAME_OUT[169] ;
  wire \LM4550_controler_1/FRAME_OUT[170] ;
  wire \LM4550_controler_1/FRAME_OUT[171] ;
  wire \LM4550_controler_1/FRAME_OUT[172] ;
  wire \LM4550_controler_1/FRAME_OUT[173] ;
  wire \LM4550_controler_1/FRAME_OUT[174] ;
  wire \LM4550_controler_1/FRAME_OUT[175] ;
  wire \LM4550_controler_1/FRAME_OUT[176] ;
  wire \LM4550_controler_1/FRAME_OUT[177] ;
  wire \LM4550_controler_1/FRAME_OUT[178] ;
  wire \LM4550_controler_1/FRAME_OUT[179] ;
  wire \LM4550_controler_1/FRAME_OUT[182] ;
  wire \LM4550_controler_1/FRAME_OUT[183] ;
  wire \LM4550_controler_1/FRAME_OUT[184] ;
  wire \LM4550_controler_1/FRAME_OUT[185] ;
  wire \LM4550_controler_1/FRAME_OUT[186] ;
  wire \LM4550_controler_1/FRAME_OUT[187] ;
  wire \LM4550_controler_1/FRAME_OUT[188] ;
  wire \LM4550_controler_1/FRAME_OUT[189] ;
  wire \LM4550_controler_1/FRAME_OUT[190] ;
  wire \LM4550_controler_1/FRAME_OUT[191] ;
  wire \LM4550_controler_1/FRAME_OUT[192] ;
  wire \LM4550_controler_1/FRAME_OUT[193] ;
  wire \LM4550_controler_1/FRAME_OUT[194] ;
  wire \LM4550_controler_1/FRAME_OUT[195] ;
  wire \LM4550_controler_1/FRAME_OUT[196] ;
  wire \LM4550_controler_1/FRAME_OUT[197] ;
  wire \LM4550_controler_1/FRAME_OUT[198] ;
  wire \LM4550_controler_1/FRAME_OUT[199] ;
  wire \LM4550_controler_1/FRAME_OUT[204] ;
  wire \LM4550_controler_1/FRAME_OUT[205] ;
  wire \LM4550_controler_1/FRAME_OUT[206] ;
  wire \LM4550_controler_1/FRAME_OUT[207] ;
  wire \LM4550_controler_1/FRAME_OUT[208] ;
  wire \LM4550_controler_1/FRAME_OUT[209] ;
  wire \LM4550_controler_1/FRAME_OUT[210] ;
  wire \LM4550_controler_1/FRAME_OUT[211] ;
  wire \LM4550_controler_1/FRAME_OUT[212] ;
  wire \LM4550_controler_1/FRAME_OUT[213] ;
  wire \LM4550_controler_1/FRAME_OUT[214] ;
  wire \LM4550_controler_1/FRAME_OUT[215] ;
  wire \LM4550_controler_1/FRAME_OUT[216] ;
  wire \LM4550_controler_1/FRAME_OUT[217] ;
  wire \LM4550_controler_1/FRAME_OUT[218] ;
  wire \LM4550_controler_1/FRAME_OUT[219] ;
  wire \LM4550_controler_1/FRAME_OUT[232] ;
  wire \LM4550_controler_1/FRAME_OUT[233] ;
  wire \LM4550_controler_1/FRAME_OUT[234] ;
  wire \LM4550_controler_1/FRAME_OUT[235] ;
  wire \LM4550_controler_1/FRAME_OUT[236] ;
  wire \LM4550_controler_1/FRAME_OUT[237] ;
  wire \LM4550_controler_1/FRAME_OUT[239] ;
  wire \LM4550_controler_1/FRAME_OUT[251] ;
  wire \LM4550_controler_1/FRAME_OUT[254] ;
  wire \LM4550_controler_1/DATA_TO_SEND[162] ;
  wire \LM4550_controler_1/DATA_TO_SEND[163] ;
  wire \LM4550_controler_1/DATA_TO_SEND[164] ;
  wire \LM4550_controler_1/DATA_TO_SEND[165] ;
  wire \LM4550_controler_1/DATA_TO_SEND[166] ;
  wire \LM4550_controler_1/DATA_TO_SEND[167] ;
  wire \LM4550_controler_1/DATA_TO_SEND[168] ;
  wire \LM4550_controler_1/DATA_TO_SEND[169] ;
  wire \LM4550_controler_1/DATA_TO_SEND[170] ;
  wire \LM4550_controler_1/DATA_TO_SEND[171] ;
  wire \LM4550_controler_1/DATA_TO_SEND[172] ;
  wire \LM4550_controler_1/DATA_TO_SEND[173] ;
  wire \LM4550_controler_1/DATA_TO_SEND[174] ;
  wire \LM4550_controler_1/DATA_TO_SEND[175] ;
  wire \LM4550_controler_1/DATA_TO_SEND[176] ;
  wire \LM4550_controler_1/DATA_TO_SEND[177] ;
  wire \LM4550_controler_1/DATA_TO_SEND[178] ;
  wire \LM4550_controler_1/DATA_TO_SEND[179] ;
  wire \LM4550_controler_1/DATA_TO_SEND[182] ;
  wire \LM4550_controler_1/DATA_TO_SEND[183] ;
  wire \LM4550_controler_1/DATA_TO_SEND[184] ;
  wire \LM4550_controler_1/DATA_TO_SEND[185] ;
  wire \LM4550_controler_1/DATA_TO_SEND[186] ;
  wire \LM4550_controler_1/DATA_TO_SEND[187] ;
  wire \LM4550_controler_1/DATA_TO_SEND[188] ;
  wire \LM4550_controler_1/DATA_TO_SEND[189] ;
  wire \LM4550_controler_1/DATA_TO_SEND[190] ;
  wire \LM4550_controler_1/DATA_TO_SEND[191] ;
  wire \LM4550_controler_1/DATA_TO_SEND[192] ;
  wire \LM4550_controler_1/DATA_TO_SEND[193] ;
  wire \LM4550_controler_1/DATA_TO_SEND[194] ;
  wire \LM4550_controler_1/DATA_TO_SEND[195] ;
  wire \LM4550_controler_1/DATA_TO_SEND[196] ;
  wire \LM4550_controler_1/DATA_TO_SEND[197] ;
  wire \LM4550_controler_1/DATA_TO_SEND[198] ;
  wire \LM4550_controler_1/DATA_TO_SEND[199] ;
  wire \LM4550_controler_1/DATA_TO_SEND[204] ;
  wire \LM4550_controler_1/DATA_TO_SEND[205] ;
  wire \LM4550_controler_1/DATA_TO_SEND[206] ;
  wire \LM4550_controler_1/DATA_TO_SEND[207] ;
  wire \LM4550_controler_1/DATA_TO_SEND[208] ;
  wire \LM4550_controler_1/DATA_TO_SEND[209] ;
  wire \LM4550_controler_1/DATA_TO_SEND[210] ;
  wire \LM4550_controler_1/DATA_TO_SEND[211] ;
  wire \LM4550_controler_1/DATA_TO_SEND[212] ;
  wire \LM4550_controler_1/DATA_TO_SEND[213] ;
  wire \LM4550_controler_1/DATA_TO_SEND[214] ;
  wire \LM4550_controler_1/DATA_TO_SEND[215] ;
  wire \LM4550_controler_1/DATA_TO_SEND[216] ;
  wire \LM4550_controler_1/DATA_TO_SEND[217] ;
  wire \LM4550_controler_1/DATA_TO_SEND[218] ;
  wire \LM4550_controler_1/DATA_TO_SEND[219] ;
  wire \LM4550_controler_1/DATA_TO_SEND[232] ;
  wire \LM4550_controler_1/DATA_TO_SEND[233] ;
  wire \LM4550_controler_1/DATA_TO_SEND[234] ;
  wire \LM4550_controler_1/DATA_TO_SEND[235] ;
  wire \LM4550_controler_1/DATA_TO_SEND[236] ;
  wire \LM4550_controler_1/DATA_TO_SEND[237] ;
  wire \LM4550_controler_1/DATA_TO_SEND[239] ;
  wire \LM4550_controler_1/DATA_TO_SEND[251] ;
  wire \LM4550_controler_1/DATA_TO_SEND[254] ;
  wire \LM4550_controler_1/FRAME_IN[251] ;
  wire \LM4550_controler_1/FRAME_IN[252] ;
  wire \LM4550_controler_1/FRAME_IN[162] ;
  wire \LM4550_controler_1/FRAME_IN[163] ;
  wire \LM4550_controler_1/FRAME_IN[164] ;
  wire \LM4550_controler_1/FRAME_IN[165] ;
  wire \LM4550_controler_1/FRAME_IN[166] ;
  wire \LM4550_controler_1/FRAME_IN[167] ;
  wire \LM4550_controler_1/FRAME_IN[168] ;
  wire \LM4550_controler_1/FRAME_IN[169] ;
  wire \LM4550_controler_1/FRAME_IN[170] ;
  wire \LM4550_controler_1/FRAME_IN[171] ;
  wire \LM4550_controler_1/FRAME_IN[172] ;
  wire \LM4550_controler_1/FRAME_IN[173] ;
  wire \LM4550_controler_1/FRAME_IN[174] ;
  wire \LM4550_controler_1/FRAME_IN[175] ;
  wire \LM4550_controler_1/FRAME_IN[176] ;
  wire \LM4550_controler_1/FRAME_IN[177] ;
  wire \LM4550_controler_1/FRAME_IN[178] ;
  wire \LM4550_controler_1/FRAME_IN[179] ;
  wire \LM4550_controler_1/FRAME_IN[182] ;
  wire \LM4550_controler_1/FRAME_IN[183] ;
  wire \LM4550_controler_1/FRAME_IN[184] ;
  wire \LM4550_controler_1/FRAME_IN[185] ;
  wire \LM4550_controler_1/FRAME_IN[186] ;
  wire \LM4550_controler_1/FRAME_IN[187] ;
  wire \LM4550_controler_1/FRAME_IN[188] ;
  wire \LM4550_controler_1/FRAME_IN[189] ;
  wire \LM4550_controler_1/FRAME_IN[190] ;
  wire \LM4550_controler_1/FRAME_IN[191] ;
  wire \LM4550_controler_1/FRAME_IN[192] ;
  wire \LM4550_controler_1/FRAME_IN[193] ;
  wire \LM4550_controler_1/FRAME_IN[194] ;
  wire \LM4550_controler_1/FRAME_IN[195] ;
  wire \LM4550_controler_1/FRAME_IN[196] ;
  wire \LM4550_controler_1/FRAME_IN[197] ;
  wire \LM4550_controler_1/FRAME_IN[198] ;
  wire \LM4550_controler_1/FRAME_IN[199] ;
  wire \LM4550_controler_1/FRAME_IN[204] ;
  wire \LM4550_controler_1/FRAME_IN[205] ;
  wire \LM4550_controler_1/FRAME_IN[206] ;
  wire \LM4550_controler_1/FRAME_IN[207] ;
  wire \LM4550_controler_1/READ_WRITE_1674 ;
  wire \LM4550_controler_1/VALID_REGISTER_DATA_1682 ;
  wire \LM4550_controler_1/SYNC_REGISTER_1741 ;
  wire \LM4550_controler_1/DELAY_SYNC_REGISTER2_1742 ;
  wire \LM4550_controler_1/DELAY_SYNC_REGISTER_1743 ;
  wire \LM4550_controler_1/DATA_RECEIVED[162] ;
  wire \LM4550_controler_1/DATA_RECEIVED[163] ;
  wire \LM4550_controler_1/DATA_RECEIVED[164] ;
  wire \LM4550_controler_1/DATA_RECEIVED[165] ;
  wire \LM4550_controler_1/DATA_RECEIVED[166] ;
  wire \LM4550_controler_1/DATA_RECEIVED[167] ;
  wire \LM4550_controler_1/DATA_RECEIVED[168] ;
  wire \LM4550_controler_1/DATA_RECEIVED[169] ;
  wire \LM4550_controler_1/DATA_RECEIVED[170] ;
  wire \LM4550_controler_1/DATA_RECEIVED[171] ;
  wire \LM4550_controler_1/DATA_RECEIVED[172] ;
  wire \LM4550_controler_1/DATA_RECEIVED[173] ;
  wire \LM4550_controler_1/DATA_RECEIVED[174] ;
  wire \LM4550_controler_1/DATA_RECEIVED[175] ;
  wire \LM4550_controler_1/DATA_RECEIVED[176] ;
  wire \LM4550_controler_1/DATA_RECEIVED[177] ;
  wire \LM4550_controler_1/DATA_RECEIVED[178] ;
  wire \LM4550_controler_1/DATA_RECEIVED[179] ;
  wire \LM4550_controler_1/DATA_RECEIVED[182] ;
  wire \LM4550_controler_1/DATA_RECEIVED[183] ;
  wire \LM4550_controler_1/DATA_RECEIVED[184] ;
  wire \LM4550_controler_1/DATA_RECEIVED[185] ;
  wire \LM4550_controler_1/DATA_RECEIVED[186] ;
  wire \LM4550_controler_1/DATA_RECEIVED[187] ;
  wire \LM4550_controler_1/DATA_RECEIVED[188] ;
  wire \LM4550_controler_1/DATA_RECEIVED[189] ;
  wire \LM4550_controler_1/DATA_RECEIVED[190] ;
  wire \LM4550_controler_1/DATA_RECEIVED[191] ;
  wire \LM4550_controler_1/DATA_RECEIVED[192] ;
  wire \LM4550_controler_1/DATA_RECEIVED[193] ;
  wire \LM4550_controler_1/DATA_RECEIVED[194] ;
  wire \LM4550_controler_1/DATA_RECEIVED[195] ;
  wire \LM4550_controler_1/DATA_RECEIVED[196] ;
  wire \LM4550_controler_1/DATA_RECEIVED[197] ;
  wire \LM4550_controler_1/DATA_RECEIVED[198] ;
  wire \LM4550_controler_1/DATA_RECEIVED[199] ;
  wire \LM4550_controler_1/DATA_RECEIVED[204] ;
  wire \LM4550_controler_1/DATA_RECEIVED[205] ;
  wire \LM4550_controler_1/DATA_RECEIVED[206] ;
  wire \LM4550_controler_1/DATA_RECEIVED[207] ;
  wire \LM4550_controler_1/DATA_RECEIVED[251] ;
  wire \LM4550_controler_1/DATA_RECEIVED[252] ;
  wire \LM4550_controler_1/DELAY_SYNC2_2074 ;
  wire \LM4550_controler_1/DELAY_SYNC1_2075 ;
  wire \ioports16_1/Mmux__n09184121 ;
  wire \ioports16_1/Mmux__n066429131 ;
  wire \ioports16_1/Mmux__n06642912 ;
  wire \ioports16_1/Mmux__n06642911 ;
  wire \ioports16_1/Mmux__n051410111 ;
  wire \ioports16_1/Mmux__n05141911 ;
  wire \ioports16_1/Mmux__n10241011 ;
  wire \ioports16_1/ready_2 ;
  wire \ioports16_1/ready_0 ;
  wire \ioports16_1/state_FSM_FFd9-In ;
  wire \ioports16_1/state_FSM_FFd10-In ;
  wire \ioports16_1/state_FSM_FFd11-In ;
  wire \ioports16_1/state_FSM_FFd12-In ;
  wire \ioports16_1/state_FSM_FFd13-In_2344 ;
  wire \ioports16_1/state_FSM_FFd14-In ;
  wire \ioports16_1/state_FSM_FFd15-In ;
  wire \ioports16_1/state_FSM_FFd2-In1 ;
  wire \ioports16_1/state_FSM_FFd3-In1 ;
  wire \ioports16_1/state_FSM_FFd4-In1 ;
  wire \ioports16_1/state_FSM_FFd5-In1 ;
  wire \ioports16_1/state_FSM_FFd6-In1 ;
  wire \ioports16_1/state_FSM_FFd7-In1 ;
  wire \ioports16_1/state_FSM_FFd8-In1 ;
  wire \ioports16_1/reset_inv ;
  wire \ioports16_1/_n1228_inv ;
  wire \ioports16_1/_n1186_inv ;
  wire \ioports16_1/_n1208_inv ;
  wire \ioports16_1/_n1212_inv ;
  wire \ioports16_1/state_FSM_FFd15_2359 ;
  wire \ioports16_1/_n0443 ;
  wire \ioports16_1/_n0402 ;
  wire \ioports16_1/_n0430 ;
  wire \ioports16_1/_n0425 ;
  wire \ioports16_1/_n0421 ;
  wire \ioports16_1/address[3]_PWR_7_o_equal_77_o ;
  wire \ioports16_1/_n0398 ;
  wire \ioports16_1/_n0394 ;
  wire \ioports16_1/state[5]_enout_Select_143_o ;
  wire \ioports16_1/state_FSM_FFd13_2441 ;
  wire \ioports16_1/state_FSM_FFd7_2442 ;
  wire \ioports16_1/state_FSM_FFd10_2443 ;
  wire \ioports16_1/state_FSM_FFd3_2444 ;
  wire \ioports16_1/state_FSM_FFd5_2445 ;
  wire \ioports16_1/state_FSM_FFd1_2446 ;
  wire \ioports16_1/datain[6]_GND_7_o_equal_12_o ;
  wire \ioports16_1/_n0471[32] ;
  wire \ioports16_1/_n0471[31] ;
  wire \ioports16_1/_n0471[30] ;
  wire \ioports16_1/_n0471[29] ;
  wire \ioports16_1/_n0471[28] ;
  wire \ioports16_1/_n0471[27] ;
  wire \ioports16_1/_n0471[26] ;
  wire \ioports16_1/_n0471[25] ;
  wire \ioports16_1/_n0471[16] ;
  wire \ioports16_1/_n0471[15] ;
  wire \ioports16_1/_n0471[14] ;
  wire \ioports16_1/_n0471[13] ;
  wire \ioports16_1/_n0471[12] ;
  wire \ioports16_1/_n1165 ;
  wire \ioports16_1/state_FSM_FFd2_2462 ;
  wire \ioports16_1/state_FSM_FFd4_2463 ;
  wire \ioports16_1/state_FSM_FFd6_2464 ;
  wire \ioports16_1/state_FSM_FFd8_2465 ;
  wire \ioports16_1/state_FSM_FFd9_2466 ;
  wire \ioports16_1/state_FSM_FFd11_2467 ;
  wire \ioports16_1/state_FSM_FFd12_2468 ;
  wire \ioports16_1/state_FSM_FFd14_2469 ;
  wire \ioports16_1/datatoout[0] ;
  wire \ioports16_1/datatoout[1] ;
  wire \ioports16_1/datatoout[2] ;
  wire \ioports16_1/datatoout[3] ;
  wire \ioports16_1/datatoout[4] ;
  wire \ioports16_1/datatoout[5] ;
  wire \ioports16_1/datatoout[6] ;
  wire \ioports16_1/datatoout[7] ;
  wire \ioports16_1/datatoout[8] ;
  wire \ioports16_1/datatoout[16] ;
  wire \ioports16_1/datatoout[17] ;
  wire \ioports16_1/datatoout[18] ;
  wire \ioports16_1/datatoout[19] ;
  wire \ioports16_1/datatoout[20] ;
  wire \DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ;
  wire \DUV/block_48kHz/_n0052 ;
  wire \DUV/block_48kHz/flag_ready_LmR_2612 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_2686 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>_2687 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_2688 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_2689 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_2690 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_2691 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2692 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_2693 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2694 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_2695 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2696 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_2697 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2698 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_2699 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2700 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_2701 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2702 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_2703 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2704 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_2705 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2706 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_2707 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2708 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_2709 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2710 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_2711 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2712 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_2713 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2714 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_2715 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2716 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_2717 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2718 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_2719 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2720 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_2721 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2722 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q7 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q6 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q5 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q4 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q3 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q2 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q1 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q ;
  wire \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1-In ;
  wire \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2-In ;
  wire \DUV/block_48kHz/seqmult_LmR/_n0111_inv ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<0> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<1> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<2> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<3> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<4> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<5> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<6> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<7> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<8> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<9> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<10> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<11> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<12> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<13> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<14> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<15> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<16> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<17> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18> ;
  wire \DUV/block_48kHz/seqmult_LmR/n0027 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ;
  wire \DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ;
  wire \DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ;
  wire \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ;
  wire \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_2887 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>_2888 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_2889 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_2890 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_2891 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_2892 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2893 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_2894 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2895 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_2896 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2897 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_2898 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2899 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_2900 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2901 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_2902 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2903 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_2904 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2905 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_2906 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2907 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_2908 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2909 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_2910 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2911 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_2912 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2913 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_2914 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2915 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_2916 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2917 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_2918 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2919 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_2920 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2921 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_2922 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2923 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<0> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<1> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<2> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<3> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<4> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<5> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<6> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<7> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<8> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<9> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<10> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<11> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<12> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<13> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<14> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<15> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<16> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<17> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<18> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[14] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[13] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[10] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[8] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[6] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[4] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[2] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[0] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[15] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[14] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[11] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[9] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[7] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[5] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[3] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[1] ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<18>_3100 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_3101 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<17>_3102 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<16>_3103 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<16>_3104 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<15>_3105 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<15>_3106 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<14>_3107 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<14>_3108 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_3109 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<13>_3110 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<12>_3111 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<12>_3112 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<11>_3113 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<11>_3114 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<10>_3115 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<10>_3116 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_3117 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<9>_3118 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<8>_3119 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<8>_3120 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<7>_3121 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<7>_3122 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<6>_3123 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<6>_3124 ;
  wire \DUV/block_192kHz/Result<17>1 ;
  wire \DUV/block_192kHz/Result<16>1 ;
  wire \DUV/block_192kHz/Result<15>1 ;
  wire \DUV/block_192kHz/Result<14>1 ;
  wire \DUV/block_192kHz/Result<13>1 ;
  wire \DUV/block_192kHz/Result<12>1 ;
  wire \DUV/block_192kHz/Result<11>1 ;
  wire \DUV/block_192kHz/Result<10>1 ;
  wire \DUV/block_192kHz/Result<9>1 ;
  wire \DUV/block_192kHz/Result<8>1 ;
  wire \DUV/block_192kHz/Result<7>1 ;
  wire \DUV/block_192kHz/Result<6>1 ;
  wire \DUV/block_192kHz/Result<5>1 ;
  wire \DUV/block_192kHz/Result<4>1 ;
  wire \DUV/block_192kHz/Result<3>1 ;
  wire \DUV/block_192kHz/Result<2>1 ;
  wire \DUV/block_192kHz/Result<1>1 ;
  wire \DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o ;
  wire \DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ;
  wire \DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ;
  wire \DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18> ;
  wire \DUV/block_192kHz/_n0116 ;
  wire \DUV/block_192kHz/_n0114 ;
  wire \DUV/block_192kHz/_n0110 ;
  wire \DUV/block_192kHz/_n0106 ;
  wire \DUV/block_192kHz/start_FMout_3202 ;
  wire \DUV/block_192kHz/flag_ready_38_3203 ;
  wire \DUV/block_192kHz/flag_sine_38_3204 ;
  wire \DUV/block_192kHz/start_LI_R_3205 ;
  wire \DUV/block_192kHz/flag_ready_19_3206 ;
  wire \DUV/block_192kHz/flag_sine_19_3207 ;
  wire \DUV/block_192kHz/start_LI_M_3208 ;
  wire \DUV/block_192kHz/flag_ready_FMout_3263 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_3371 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>_3372 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_3373 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_3374 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_3375 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_3376 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_3377 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_3378 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_3379 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_3380 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_3381 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_3382 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_3383 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_3384 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_3385 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_3386 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_3387 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_3388 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_3389 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_3390 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_3391 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_3392 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_3393 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_3394 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_3395 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_3396 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_3397 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_3398 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_3399 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_3400 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_3401 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_3402 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_3403 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_3404 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_3405 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_3406 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_3407 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q7 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q6 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q5 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q4 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q3 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q2 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q1 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q ;
  wire \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1-In ;
  wire \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2-In ;
  wire \DUV/block_192kHz/seqmult_LI_R/_n0111_inv ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<2> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<5> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<6> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<7> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<8> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<9> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<10> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<11> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<12> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<13> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<14> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<15> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<16> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<17> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<18> ;
  wire \DUV/block_192kHz/seqmult_LI_R/n0027 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<2> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<5> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<6> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<7> ;
  wire \DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ;
  wire \DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ;
  wire \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ;
  wire \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<8>_3562 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_3563 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<7>_3564 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<6>_3565 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<6>_3566 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<5>_3567 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<5>_3568 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<4>_3569 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<4>_3570 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_3571 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<3>_3572 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<2>_3573 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<2>_3574 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<1>_3575 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<1>_3576 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<0>_3577 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<0>_3578 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q7 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q6 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q5 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q4 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q3 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q2 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q1 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q ;
  wire \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1-In ;
  wire \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2-In ;
  wire \DUV/block_192kHz/seqmult_LI_M/_n0111_inv ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<2> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<5> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<6> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<7> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8> ;
  wire \DUV/block_192kHz/seqmult_LI_M/n0027 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ;
  wire \DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ;
  wire \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ;
  wire \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<20>_3703 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_3704 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<19>_3705 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<18>_3706 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<18>_3707 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<17>_3708 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<17>_3709 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<16>_3710 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<16>_3711 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_3712 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<15>_3713 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<14>_3714 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<14>_3715 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<13>_3716 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<13>_3717 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<12>_3718 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<12>_3719 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_3720 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<11>_3721 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<10>_3722 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<10>_3723 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<9>_3724 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<9>_3725 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<8>_3726 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<8>_3727 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_3728 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<7>_3729 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<6>_3730 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<6>_3731 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<5>_3732 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<5>_3733 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<4>_3734 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<4>_3735 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_3736 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<3>_3737 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<2>_3738 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<2>_3739 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<1>_3740 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<1>_3741 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<0>_3742 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<0>_3743 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q7 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q6 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q5 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q4 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q3 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q2 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q1 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1-In ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2-In ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<2> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<5> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<6> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<7> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<8> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<9> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<10> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<11> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<12> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<13> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<14> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<15> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<16> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<17> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<18> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<19> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/n0027 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<2> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<5> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<6> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<7> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<8> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<19> ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<18> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>18 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<17> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>17 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<16> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>16 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<15> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>15 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<14> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>14 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<13> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>13 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<12> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>12 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<11> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>11 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<10> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>10 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<9> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>9 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<8> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>8 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<7> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>7 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<6> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>6 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<5> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>5 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<4> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>4 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<3> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>3 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<2> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>2 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<1> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>1 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<0> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_4231 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>19_151 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT18_150 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>18_148 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT17_147 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>17_145 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT16_144 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>16_142 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT15_141 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>15_139 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT14_138 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>14_136 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT13_135 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>13_133 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT12_132 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>12_130 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT11_129 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>11_127 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT10_126 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>10_124 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT9_123 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>9_121 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT8_120 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>8_118 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT7_117 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>7_115 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT6_114 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>6_112 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT5_111 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>5_109 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT4_108 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>4_106 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT3_105 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>3_103 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT2_102 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>2_100 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT1_99 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>1_97 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_96 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>_4278 ;
  wire \dds_test_signal/Maccum_phasereg_cy<16>_rt_90 ;
  wire \dds_test_signal/Maccum_phasereg_cy<15>_rt_89 ;
  wire \dds_test_signal/Maccum_phasereg_cy<14>_rt_88 ;
  wire \dds_test_signal/Maccum_phasereg_cy<13>_rt_87 ;
  wire \dds_test_signal/Maccum_phasereg_lut[12] ;
  wire \dds_test_signal/Maccum_phasereg_cy<11>_rt_86 ;
  wire \dds_test_signal/Maccum_phasereg_lut[10] ;
  wire \dds_test_signal/Maccum_phasereg_cy<9>_rt_85 ;
  wire \dds_test_signal/Maccum_phasereg_lut[8] ;
  wire \dds_test_signal/Maccum_phasereg_cy<7>_rt_84 ;
  wire \dds_test_signal/Maccum_phasereg_lut[6] ;
  wire \dds_test_signal/Maccum_phasereg_cy<5>_rt_83 ;
  wire \dds_test_signal/Maccum_phasereg_lut[4] ;
  wire \dds_test_signal/Maccum_phasereg_cy<3>_rt_82 ;
  wire \dds_test_signal/Maccum_phasereg_lut[2] ;
  wire \dds_test_signal/Maccum_phasereg_cy<1>_rt_81 ;
  wire \dds_test_signal/Maccum_phasereg_lut[0] ;
  wire N11;
  wire N13;
  wire N15;
  wire N17;
  wire \uart_1/baudtxclock<13>1_4382 ;
  wire \uart_1/baudrxclock<13>1_4384 ;
  wire N19;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>11_4386 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>12_4387 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>13_4388 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>14_4389 ;
  wire \LM4550_controler_1/_n0291_inv1_4390 ;
  wire \LM4550_controler_1/_n0291_inv2_4391 ;
  wire \LM4550_controler_1/_n0365_inv2_4392 ;
  wire \LM4550_controler_1/_n0365_inv3_4393 ;
  wire \LM4550_controler_1/_n0365_inv4_4394 ;
  wire \LM4550_controler_1/_n0365_inv5_4395 ;
  wire \LM4550_controler_1/_n0365_inv6_4396 ;
  wire \LM4550_controler_1/_n0365_inv7_4397 ;
  wire \LM4550_controler_1/_n0365_inv8_4398 ;
  wire N21;
  wire N23;
  wire N25;
  wire N27;
  wire N29;
  wire N31;
  wire N33;
  wire N35;
  wire \ioports16_1/state_state[5]_enout_Select_143_o ;
  wire \ioports16_1/state_state[5]_enout_Select_143_o1_4408 ;
  wire \ioports16_1/state_state[5]_enout_Select_143_o2_4409 ;
  wire \ioports16_1/state_FSM_FFd15-In1_4410 ;
  wire N37;
  wire N41;
  wire N43;
  wire N45;
  wire \uart_1/baudtxcount_5_glue_set_4491 ;
  wire \uart_1/baudtxcount_2_glue_set_4492 ;
  wire \uart_1/baudtxcount_4_glue_set_4493 ;
  wire \uart_1/baudrxcount_4_glue_ce_4494 ;
  wire \uart_1/baudrxcount_4_glue_set_4495 ;
  wire \uart_1/baudrxcount_5_glue_ce_4496 ;
  wire \uart_1/baudrxcount_5_glue_set_4497 ;
  wire \uart_1/baudrxcount_2_glue_ce_4498 ;
  wire \uart_1/baudrxcount_2_glue_set_4499 ;
  wire \uart_1/tx_glue_rst_4500 ;
  wire \uart_1/starttxbit_glue_set_4501 ;
  wire \DUV/block_192kHz/start_FMout_glue_rst_4502 ;
  wire \DUV/block_192kHz/flag_sine_38_glue_set_4503 ;
  wire \DUV/block_192kHz/flag_sine_19_glue_set_4504 ;
  wire \Mmult_n0132_Madd4_cy<12>_rt_4505 ;
  wire \Mmult_n0132_Madd4_cy<13>_rt_4506 ;
  wire \uart_1/Mcount_bittxcount_cy<2>_rt_4508 ;
  wire \uart_1/Mcount_bittxcount_cy<1>_rt_4509 ;
  wire \uart_1/Mcount_baudtxcount_cy<12>_rt_4510 ;
  wire \uart_1/Mcount_baudtxcount_cy<11>_rt_4511 ;
  wire \uart_1/Mcount_baudtxcount_cy<10>_rt_4512 ;
  wire \uart_1/Mcount_baudtxcount_cy<9>_rt_4513 ;
  wire \uart_1/Mcount_baudtxcount_cy<8>_rt_4514 ;
  wire \uart_1/Mcount_baudtxcount_cy<7>_rt_4515 ;
  wire \uart_1/Mcount_baudtxcount_cy<6>_rt_4516 ;
  wire \uart_1/Mcount_baudtxcount_cy<5>_rt_4517 ;
  wire \uart_1/Mcount_baudtxcount_cy<4>_rt_4518 ;
  wire \uart_1/Mcount_baudtxcount_cy<3>_rt_4519 ;
  wire \uart_1/Mcount_baudtxcount_cy<2>_rt_4520 ;
  wire \uart_1/Mcount_baudtxcount_cy<1>_rt_4521 ;
  wire \uart_1/Mcount_bitrxcount_cy<2>_rt_4522 ;
  wire \uart_1/Mcount_bitrxcount_cy<1>_rt_4523 ;
  wire \uart_1/Mcount_baudrxcount_cy<12>_rt_4524 ;
  wire \uart_1/Mcount_baudrxcount_cy<11>_rt_4525 ;
  wire \uart_1/Mcount_baudrxcount_cy<10>_rt_4526 ;
  wire \uart_1/Mcount_baudrxcount_cy<9>_rt_4527 ;
  wire \uart_1/Mcount_baudrxcount_cy<8>_rt_4528 ;
  wire \uart_1/Mcount_baudrxcount_cy<7>_rt_4529 ;
  wire \uart_1/Mcount_baudrxcount_cy<6>_rt_4530 ;
  wire \uart_1/Mcount_baudrxcount_cy<5>_rt_4531 ;
  wire \uart_1/Mcount_baudrxcount_cy<4>_rt_4532 ;
  wire \uart_1/Mcount_baudrxcount_cy<3>_rt_4533 ;
  wire \uart_1/Mcount_baudrxcount_cy<2>_rt_4534 ;
  wire \uart_1/Mcount_baudrxcount_cy<1>_rt_4535 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<30>_rt_4536 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<29>_rt_4537 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<28>_rt_4538 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_rt_4539 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<26>_rt_4540 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<25>_rt_4541 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<24>_rt_4542 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_rt_4543 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<22>_rt_4544 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<21>_rt_4545 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<20>_rt_4546 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_rt_4547 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<18>_rt_4548 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<17>_rt_4549 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<16>_rt_4550 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_rt_4551 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<14>_rt_4552 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<13>_rt_4553 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<12>_rt_4554 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_rt_4555 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<10>_rt_4556 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<9>_rt_4557 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<8>_rt_4558 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_rt_4559 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<6>_rt_4560 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<5>_rt_4561 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<4>_rt_4562 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_rt_4563 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<2>_rt_4564 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<1>_rt_4565 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<30>_rt_4566 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<29>_rt_4567 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<28>_rt_4568 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_rt_4569 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<26>_rt_4570 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<25>_rt_4571 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<24>_rt_4572 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_rt_4573 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<22>_rt_4574 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<21>_rt_4575 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<20>_rt_4576 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_rt_4577 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<18>_rt_4578 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<17>_rt_4579 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<16>_rt_4580 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_rt_4581 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<14>_rt_4582 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<13>_rt_4583 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<12>_rt_4584 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_rt_4585 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<10>_rt_4586 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<9>_rt_4587 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<8>_rt_4588 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_rt_4589 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<6>_rt_4590 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<5>_rt_4591 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<4>_rt_4592 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_rt_4593 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<2>_rt_4594 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<1>_rt_4595 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy<16>_rt_4596 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_rt_4597 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy<12>_rt_4598 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_rt_4599 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy<9>_rt_4600 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_rt_4601 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy<5>_rt_4602 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_rt_4603 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy<1>_rt_4604 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_rt_4605 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy<13>_rt_4606 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_rt_4607 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy<10>_rt_4608 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_rt_4609 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy<6>_rt_4610 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_rt_4611 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy<2>_rt_4612 ;
  wire \uart_1/Mcount_bittxcount_xor<3>_rt_4613 ;
  wire \uart_1/Mcount_baudtxcount_xor<13>_rt_4614 ;
  wire \uart_1/Mcount_bitrxcount_xor<3>_rt_4615 ;
  wire \uart_1/Mcount_baudrxcount_xor<13>_rt_4616 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_rt_4617 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_rt_4618 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_rt_4619 ;
  wire \dds_test_signal/Maccum_phasereg_xor<17>_rt_4620 ;
  wire \uart_1/staterxbc_rstpot_4621 ;
  wire \uart_1/statetxbc_rstpot_4622 ;
  wire reset_d_rstpot_4623;
  wire reset_rstpot_4624;
  wire \uart_1/rxready_rstpot_4625 ;
  wire \DUV/block_48kHz/flag_ready_LmR_rstpot_4626 ;
  wire \DUV/block_192kHz/flag_ready_FMout_rstpot_4627 ;
  wire \DUV/block_192kHz/flag_ready_38_rstpot_4628 ;
  wire \DUV/block_192kHz/flag_ready_19_rstpot_4629 ;
  wire \DUV/block_192kHz/start_LI_R_rstpot_4630 ;
  wire \DUV/block_192kHz/start_LI_M_rstpot_4631 ;
  wire \uart_1/statetx_rstpot1_4632 ;
  wire \uart_1/staterx_rstpot1_4633 ;
  wire \uart_1/tx_1_4634 ;
  wire \LM4550_controler_1/SYNC_1_4635 ;
  wire DACclock_1_4636;
  wire clken192kHz_1_4637;
  wire clken48kHz_1_4638;
  wire clockext100MHz_IBUF_4640;
  wire VCC;
  wire GND;
  wire \NLW_clock_bit2x_1/clkout4_buf_O_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/clkout2_buf_O_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_CLK2X180_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_CLK180_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_CLK270_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_CLKFX180_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_CLKDV_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_PSDONE_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_CLK90_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[7]_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[6]_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[5]_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[4]_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[3]_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[2]_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[1]_UNCONNECTED ;
  wire \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[0]_UNCONNECTED ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_252/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_251/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_207/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_206/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_205/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_204/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_199/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_198/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_197/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_196/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_195/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_194/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_193/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_192/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_191/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_190/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_189/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_188/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_187/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_186/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_185/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_184/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_183/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_182/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_179/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_178/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_177/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_176/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_175/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_174/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_173/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_172/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_171/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_170/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_169/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_168/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_167/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_166/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_165/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_164/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_163/C ;
  wire \NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_162/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_251/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_250/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_249/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_248/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_247/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_246/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_245/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_244/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_243/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_242/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_241/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_240/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_239/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_238/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_237/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_236/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_235/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_234/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_233/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_232/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_231/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_230/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_229/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_228/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_227/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_226/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_225/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_224/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_223/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_222/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_221/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_220/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_219/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_218/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_217/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_216/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_215/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_214/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_213/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_212/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_211/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_210/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_209/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_208/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_207/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_206/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_205/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_204/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_203/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_202/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_201/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_200/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_199/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_198/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_197/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_196/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_195/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_194/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_193/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_192/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_191/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_190/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_189/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_188/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_187/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_186/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_185/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_184/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_183/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_182/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_181/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_180/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_179/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_178/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_177/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_176/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_175/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_174/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_173/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_172/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_171/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_170/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_169/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_168/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_167/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_166/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_165/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_164/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_163/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_162/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_161/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_160/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_159/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_158/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_157/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_156/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_155/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_154/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_153/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_152/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_151/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_150/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_149/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_148/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_147/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_146/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_145/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_144/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_143/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_142/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_141/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_140/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_139/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_138/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_137/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_136/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_135/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_134/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_133/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_132/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_131/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_130/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_129/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_128/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_127/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_126/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_125/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_124/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_123/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_122/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_121/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_120/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_119/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_118/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_117/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_116/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_115/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_114/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_113/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_112/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_111/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_110/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_109/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_108/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_107/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_106/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_105/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_104/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_103/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_102/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_101/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_100/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_99/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_98/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_97/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_96/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_95/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_94/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_93/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_92/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_91/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_90/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_89/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_88/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_87/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_86/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_85/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_84/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_83/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_82/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_81/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_80/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_79/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_78/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_77/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_76/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_75/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_74/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_73/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_72/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_71/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_70/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_69/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_68/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_67/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_66/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_65/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_64/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_63/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_62/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_61/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_60/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_59/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_58/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_57/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_56/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_55/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_54/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_53/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_52/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_51/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_50/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_49/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_48/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_47/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_46/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_45/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_44/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_43/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_42/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_41/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_40/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_39/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_38/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_37/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_36/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_35/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_34/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_33/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_32/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_31/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_30/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_29/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_28/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_27/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_26/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_25/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_24/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_23/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_22/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_21/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_20/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_19/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_18/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_17/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_16/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_15/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_14/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_13/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_12/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_11/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_10/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_9/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_8/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_7/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_6/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_5/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_4/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_3/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_2/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_1/C ;
  wire \NlwInverterSignal_LM4550_controler_1/IN_SHIFT_0/C ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT19_O_UNCONNECTED ;
  wire \NLW_dds_carrier_1/outsine_0_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[31]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[30]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[29]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[28]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[27]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[26]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[25]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[24]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[23]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[22]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[21]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[20]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[19]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[18]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[17]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[16]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[15]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[14]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[13]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[12]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[11]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[10]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[9]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[8]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[4]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[4]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[31]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[30]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[29]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[28]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[27]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[26]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[25]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[24]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[23]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[22]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[21]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[20]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[19]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[18]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[17]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[16]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[15]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[14]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[13]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[12]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[11]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[10]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[9]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[8]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[7]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[6]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[5]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[4]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[31]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[30]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[29]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[28]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[27]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[26]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[25]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[24]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[23]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[22]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[21]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[20]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[19]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[18]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[17]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[16]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[15]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[14]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[13]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[12]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[11]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[10]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[9]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[8]_UNCONNECTED ;
  wire [17 : 0] LEFT_inf;
  wire [7 : 0] \uart_1/dout ;
  wire [3 : 0] \LM4550_controler_1/STATUS_REG ;
  wire [17 : 0] RIGHT_in;
  wire [17 : 0] LEFT_in;
  wire [255 : 0] \LM4550_controler_1/OUT_SHIFT ;
  wire [7 : 0] \ioports16_1/dataout ;
  wire [15 : 0] \ioports16_1/out2 ;
  wire [5 : 0] \ioports16_1/out3 ;
  wire [19 : 0] \ioports16_1/out8 ;
  wire [7 : 0] \ioports16_1/out9 ;
  wire [3 : 0] \ioports16_1/outa ;
  wire [3 : 0] \ioports16_1/outb ;
  wire [3 : 0] \ioports16_1/outc ;
  wire [1 : 0] \ioports16_1/outf ;
  wire [23 : 0] \DUV/block_192kHz/FMout ;
  wire [13 : 0] datamod;
  wire [17 : 0] rightins;
  wire [17 : 0] leftins;
  wire [23 : 0] FMout_r;
  wire [18 : 1] n0162;
  wire [7 : 1] datasine;
  wire [15 : 2] testmodlong;
  wire [13 : 0] testmod;
  wire [6 : 0] dataDAC;
  wire [15 : 2] n0132;
  wire [19 : 0] \DUV/interpol4x_LmR/accum ;
  wire [19 : 0] \DUV/interpol4x_LpR/accum ;
  wire [17 : 0] \DUV/block_48kHz/LI_in_LmR ;
  wire [17 : 0] \DUV/block_48kHz/LI_in_LpR ;
  wire [10 : 0] \clken48k192k/clkdivcount ;
  wire [10 : 0] \clken48k192k/Mcount_clkdivcount_lut ;
  wire [9 : 0] \clken48k192k/Mcount_clkdivcount_cy ;
  wire [3 : 2] Mmult_n0132_Madd_lut;
  wire [10 : 2] Mmult_n0132_Madd_cy;
  wire [8 : 5] Mmult_n0132_Madd1_lut;
  wire [13 : 5] Mmult_n0132_Madd1_cy;
  wire [8 : 3] Mmult_n0132_Madd2_lut;
  wire [9 : 3] Mmult_n0132_Madd2_cy;
  wire [11 : 2] Mmult_n0132_Madd3_lut;
  wire [12 : 2] Mmult_n0132_Madd3_cy;
  wire [11 : 3] Mmult_n0132_Madd4_lut;
  wire [13 : 3] Mmult_n0132_Madd4_cy;
  wire [14 : 0] Mmult_n0132_Madd5_lut;
  wire [14 : 0] Mmult_n0132_Madd5_cy;
  wire [18 : 0] Madd_n0162_lut;
  wire [18 : 0] Madd_n0162_cy;
  wire [14 : 0] Mmult_n0132_Madd6_lut;
  wire [14 : 0] Mmult_n0132_Madd6_cy;
  wire [2 : 0] \uart_1/Mcount_bittxcount_cy ;
  wire [0 : 0] \uart_1/Mcount_bittxcount_lut ;
  wire [12 : 0] \uart_1/Mcount_baudtxcount_cy ;
  wire [0 : 0] \uart_1/Mcount_baudtxcount_lut ;
  wire [2 : 0] \uart_1/Mcount_bitrxcount_cy ;
  wire [0 : 0] \uart_1/Mcount_bitrxcount_lut ;
  wire [12 : 0] \uart_1/Mcount_baudrxcount_cy ;
  wire [0 : 0] \uart_1/Mcount_baudrxcount_lut ;
  wire [13 : 0] \uart_1/Result ;
  wire [3 : 0] \uart_1/bittxcount ;
  wire [13 : 0] \uart_1/baudtxcount ;
  wire [3 : 0] \uart_1/bitrxcount ;
  wire [13 : 0] \uart_1/baudrxcount ;
  wire [8 : 0] \uart_1/txdata ;
  wire [8 : 1] \uart_1/rxdata ;
  wire [19 : 4] \LM4550_controler_1/n0200 ;
  wire [3 : 0] \LM4550_controler_1/NEXTSTATE_REG ;
  wire [6 : 0] \LM4550_controler_1/SEND_VALID_REG ;
  wire [15 : 0] \LM4550_controler_1/DIN_REG ;
  wire [5 : 0] \LM4550_controler_1/REGID_REG ;
  wire [31 : 0] \LM4550_controler_1/count_reg ;
  wire [3 : 0] \LM4550_controler_1/STATE_REG ;
  wire [251 : 0] \LM4550_controler_1/IN_SHIFT ;
  wire [31 : 0] \LM4550_controler_1/count ;
  wire [1 : 0] \LM4550_controler_1/NEXTSTATE ;
  wire [1 : 0] \LM4550_controler_1/STATE ;
  wire [7 : 0] \ioports16_1/_n0918 ;
  wire [1 : 0] \ioports16_1/_n1024 ;
  wire [3 : 0] \ioports16_1/_n1094 ;
  wire [3 : 0] \ioports16_1/_n0846 ;
  wire [3 : 0] \ioports16_1/_n0664 ;
  wire [7 : 0] \ioports16_1/_n0776 ;
  wire [19 : 0] \ioports16_1/_n0514 ;
  wire [5 : 0] \ioports16_1/_n1059 ;
  wire [15 : 0] \ioports16_1/_n0700 ;
  wire [3 : 0] \ioports16_1/address ;
  wire [7 : 0] \ioports16_1/byte1 ;
  wire [3 : 0] \ioports16_1/byte2 ;
  wire [18 : 0] \DUV/block_48kHz/Madd_temp_LpR_lut ;
  wire [17 : 0] \DUV/block_48kHz/Madd_temp_LpR_cy ;
  wire [18 : 0] \DUV/block_48kHz/Msub_temp_LmR_lut ;
  wire [17 : 0] \DUV/block_48kHz/Msub_temp_LmR_cy ;
  wire [18 : 1] \DUV/block_48kHz/temp_LpR ;
  wire [18 : 1] \DUV/block_48kHz/temp_LmR ;
  wire [4 : 0] \DUV/block_48kHz/seqmult_LmR/reg_B ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LmR/reg_H ;
  wire [4 : 0] \DUV/block_48kHz/seqmult_LpR/reg_B ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LpR/reg_H ;
  wire [18 : 0] \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy ;
  wire [7 : 0] \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut ;
  wire [6 : 0] \DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy ;
  wire [18 : 0] \DUV/block_48kHz/seqmult_LmR/fa_sum ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LmR/reg_A ;
  wire [7 : 0] \DUV/block_48kHz/seqmult_LmR/Q ;
  wire [3 : 0] \DUV/block_48kHz/seqmult_LmR/reg_Bi ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LmR/reg_Ai ;
  wire [18 : 0] \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy ;
  wire [18 : 0] \DUV/block_48kHz/seqmult_LpR/fa_sum ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LpR/reg_A ;
  wire [3 : 0] \DUV/block_48kHz/seqmult_LpR/reg_Bi ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LpR/reg_Ai ;
  wire [19 : 0] \DUV/block_192kHz/Madd_out_sum_lut ;
  wire [18 : 0] \DUV/block_192kHz/Madd_out_sum_cy ;
  wire [16 : 0] \DUV/block_192kHz/dds_19/Maccum_phase_cy ;
  wire [16 : 1] \DUV/block_192kHz/dds_38/Maccum_phase_cy ;
  wire [17 : 1] \DUV/block_192kHz/dds_38/phase ;
  wire [17 : 17] \DUV/block_192kHz/Result ;
  wire [17 : 17] \DUV/block_192kHz/dds_19/phase ;
  wire [19 : 0] \DUV/block_192kHz/out_sum ;
  wire [23 : 0] \DUV/block_192kHz/out_mult_FMout_scaled ;
  wire [17 : 0] \DUV/block_192kHz/out_mult_LI_R_scaled ;
  wire [17 : 6] \DUV/block_192kHz/out_mult_LI_M_scaled ;
  wire [7 : 0] \DUV/block_192kHz/outsine_19 ;
  wire [7 : 0] \DUV/block_192kHz/outsine_38 ;
  wire [8 : 0] \DUV/block_192kHz/seqmult_LI_FMout/reg_B ;
  wire [19 : 0] \DUV/block_192kHz/seqmult_LI_FMout/reg_H ;
  wire [4 : 0] \DUV/block_192kHz/seqmult_LI_M/reg_B ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/reg_H ;
  wire [17 : 0] \DUV/block_192kHz/seqmult_LI_R/reg_H ;
  wire [18 : 0] \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut ;
  wire [17 : 0] \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut ;
  wire [6 : 0] \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy ;
  wire [18 : 0] \DUV/block_192kHz/seqmult_LI_R/fa_sum ;
  wire [17 : 0] \DUV/block_192kHz/seqmult_LI_R/reg_A ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_R/reg_B ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_R/Q ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_R/reg_Bi ;
  wire [17 : 0] \DUV/block_192kHz/seqmult_LI_R/reg_Ai ;
  wire [8 : 0] \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut ;
  wire [6 : 0] \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy ;
  wire [8 : 0] \DUV/block_192kHz/seqmult_LI_M/fa_sum ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/reg_A ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/Q ;
  wire [3 : 0] \DUV/block_192kHz/seqmult_LI_M/reg_Bi ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/reg_Ai ;
  wire [20 : 0] \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut ;
  wire [19 : 0] \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut ;
  wire [6 : 0] \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy ;
  wire [20 : 0] \DUV/block_192kHz/seqmult_LI_FMout/fa_sum ;
  wire [19 : 0] \DUV/block_192kHz/seqmult_LI_FMout/reg_A ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_FMout/Q ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi ;
  wire [19 : 0] \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai ;
  wire [19 : 0] \DUV/interpol4x_LmR/Maccum_accum_lut ;
  wire [18 : 0] \DUV/interpol4x_LmR/Maccum_accum_cy ;
  wire [18 : 0] \DUV/interpol4x_LmR/Msub_diff_lut ;
  wire [17 : 0] \DUV/interpol4x_LmR/Msub_diff_cy ;
  wire [19 : 0] \DUV/interpol4x_LmR/Result ;
  wire [18 : 0] \DUV/interpol4x_LmR/diff ;
  wire [17 : 0] \DUV/interpol4x_LmR/r2 ;
  wire [17 : 0] \DUV/interpol4x_LmR/r1 ;
  wire [19 : 0] \DUV/interpol4x_LpR/Maccum_accum_lut ;
  wire [18 : 0] \DUV/interpol4x_LpR/Maccum_accum_cy ;
  wire [18 : 0] \DUV/interpol4x_LpR/Msub_diff_lut ;
  wire [17 : 0] \DUV/interpol4x_LpR/Msub_diff_cy ;
  wire [19 : 0] \DUV/interpol4x_LpR/Result ;
  wire [18 : 0] \DUV/interpol4x_LpR/diff ;
  wire [17 : 0] \DUV/interpol4x_LpR/r2 ;
  wire [17 : 0] \DUV/interpol4x_LpR/r1 ;
  wire [7 : 0] \dds_carrier_1/_n0029 ;
  wire [19 : 0] \dds_carrier_1/phasereg ;
  wire [17 : 0] \dds_test_signal/Result ;
  wire [16 : 0] \dds_test_signal/Maccum_phasereg_cy ;
  wire [7 : 0] \dds_test_signal/_n0020 ;
  wire [17 : 0] \dds_test_signal/phasereg ;
  wire [13 : 13] \uart_1/baudtxclock_0 ;
  wire [13 : 13] \uart_1/baudrxclock_1 ;
  X_ONE   XST_VCC (
    .O(RESET_N_OBUF_386)
  );
  X_ZERO   XST_GND (
    .O(\LM4550_controler_1/SEND_VALID_REG [6])
  );
  X_FF #(
    .INIT ( 1'b0 ))
  DACclock (
    .CLK(clock196M),
    .I(DACclock_INV_43_o),
    .O(DACclock_254),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  clken192kHz (
    .CLK(clock98MHz),
    .I(clken192kHz_c),
    .SRST(reset_255),
    .O(clken192kHz_306),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  clken48kHz (
    .CLK(clock98MHz),
    .I(clken48kHz_c),
    .SRST(reset_255),
    .O(clken48kHz_305),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_0 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[0]),
    .SRST(reset_255),
    .O(rightins[0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_1 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[1]),
    .SRST(reset_255),
    .O(rightins[1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_2 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[2]),
    .SRST(reset_255),
    .O(rightins[2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_3 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[3]),
    .SRST(reset_255),
    .O(rightins[3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_4 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[4]),
    .SRST(reset_255),
    .O(rightins[4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_5 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[5]),
    .SRST(reset_255),
    .O(rightins[5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_6 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[6]),
    .SRST(reset_255),
    .O(rightins[6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_7 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[7]),
    .SRST(reset_255),
    .O(rightins[7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_8 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[8]),
    .SRST(reset_255),
    .O(rightins[8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_9 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[9]),
    .SRST(reset_255),
    .O(rightins[9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_10 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[10]),
    .SRST(reset_255),
    .O(rightins[10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_11 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[11]),
    .SRST(reset_255),
    .O(rightins[11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_12 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[12]),
    .SRST(reset_255),
    .O(rightins[12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_13 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[13]),
    .SRST(reset_255),
    .O(rightins[13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_14 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[14]),
    .SRST(reset_255),
    .O(rightins[14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_15 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[15]),
    .SRST(reset_255),
    .O(rightins[15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_16 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[16]),
    .SRST(reset_255),
    .O(rightins[16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  rightins_17 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(RIGHT_in[17]),
    .SRST(reset_255),
    .O(rightins[17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_0 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[0]),
    .SRST(reset_255),
    .O(leftins[0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_1 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[1]),
    .SRST(reset_255),
    .O(leftins[1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_2 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[2]),
    .SRST(reset_255),
    .O(leftins[2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_3 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[3]),
    .SRST(reset_255),
    .O(leftins[3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_4 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[4]),
    .SRST(reset_255),
    .O(leftins[4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_5 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[5]),
    .SRST(reset_255),
    .O(leftins[5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_6 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[6]),
    .SRST(reset_255),
    .O(leftins[6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_7 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[7]),
    .SRST(reset_255),
    .O(leftins[7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_8 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[8]),
    .SRST(reset_255),
    .O(leftins[8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_9 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[9]),
    .SRST(reset_255),
    .O(leftins[9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_10 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[10]),
    .SRST(reset_255),
    .O(leftins[10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_11 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[11]),
    .SRST(reset_255),
    .O(leftins[11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_12 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[12]),
    .SRST(reset_255),
    .O(leftins[12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_13 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[13]),
    .SRST(reset_255),
    .O(leftins[13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_14 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[14]),
    .SRST(reset_255),
    .O(leftins[14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_15 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[15]),
    .SRST(reset_255),
    .O(leftins[15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_16 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[16]),
    .SRST(reset_255),
    .O(leftins[16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  leftins_17 (
    .CLK(clock98MHz),
    .CE(clken48kHz_c),
    .I(LEFT_in[17]),
    .SRST(reset_255),
    .O(leftins[17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_2 (
    .CLK(clock98MHz),
    .I(n0132[2]),
    .SRST(reset_255),
    .O(testmodlong[2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_3 (
    .CLK(clock98MHz),
    .I(n0132[3]),
    .SRST(reset_255),
    .O(testmodlong[3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_4 (
    .CLK(clock98MHz),
    .I(n0132[4]),
    .SRST(reset_255),
    .O(testmodlong[4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_5 (
    .CLK(clock98MHz),
    .I(n0132[5]),
    .SRST(reset_255),
    .O(testmodlong[5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_6 (
    .CLK(clock98MHz),
    .I(n0132[6]),
    .SRST(reset_255),
    .O(testmodlong[6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_7 (
    .CLK(clock98MHz),
    .I(n0132[7]),
    .SRST(reset_255),
    .O(testmodlong[7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_8 (
    .CLK(clock98MHz),
    .I(n0132[8]),
    .SRST(reset_255),
    .O(testmodlong[8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_9 (
    .CLK(clock98MHz),
    .I(n0132[9]),
    .SRST(reset_255),
    .O(testmodlong[9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_10 (
    .CLK(clock98MHz),
    .I(n0132[10]),
    .SRST(reset_255),
    .O(testmodlong[10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_11 (
    .CLK(clock98MHz),
    .I(n0132[11]),
    .SRST(reset_255),
    .O(testmodlong[11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_12 (
    .CLK(clock98MHz),
    .I(n0132[12]),
    .SRST(reset_255),
    .O(testmodlong[12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_13 (
    .CLK(clock98MHz),
    .I(n0132[13]),
    .SRST(reset_255),
    .O(testmodlong[13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_14 (
    .CLK(clock98MHz),
    .I(n0132[14]),
    .SRST(reset_255),
    .O(testmodlong[14]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmodlong_15 (
    .CLK(clock98MHz),
    .I(n0132[15]),
    .SRST(reset_255),
    .O(testmodlong[15]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_0 (
    .CLK(clock98MHz),
    .I(testmodlong[2]),
    .SRST(reset_255),
    .O(testmod[0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_1 (
    .CLK(clock98MHz),
    .I(testmodlong[3]),
    .SRST(reset_255),
    .O(testmod[1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_2 (
    .CLK(clock98MHz),
    .I(testmodlong[4]),
    .SRST(reset_255),
    .O(testmod[2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_3 (
    .CLK(clock98MHz),
    .I(testmodlong[5]),
    .SRST(reset_255),
    .O(testmod[3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_4 (
    .CLK(clock98MHz),
    .I(testmodlong[6]),
    .SRST(reset_255),
    .O(testmod[4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_5 (
    .CLK(clock98MHz),
    .I(testmodlong[7]),
    .SRST(reset_255),
    .O(testmod[5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_6 (
    .CLK(clock98MHz),
    .I(testmodlong[8]),
    .SRST(reset_255),
    .O(testmod[6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_7 (
    .CLK(clock98MHz),
    .I(testmodlong[9]),
    .SRST(reset_255),
    .O(testmod[7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_8 (
    .CLK(clock98MHz),
    .I(testmodlong[10]),
    .SRST(reset_255),
    .O(testmod[8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_9 (
    .CLK(clock98MHz),
    .I(testmodlong[11]),
    .SRST(reset_255),
    .O(testmod[9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_10 (
    .CLK(clock98MHz),
    .I(testmodlong[12]),
    .SRST(reset_255),
    .O(testmod[10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_11 (
    .CLK(clock98MHz),
    .I(testmodlong[13]),
    .SRST(reset_255),
    .O(testmod[11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_12 (
    .CLK(clock98MHz),
    .I(testmodlong[14]),
    .SRST(reset_255),
    .O(testmod[12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  testmod_13 (
    .CLK(clock98MHz),
    .I(testmodlong[15]),
    .SRST(reset_255),
    .O(testmod[13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_0 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [0]),
    .SRST(reset_255),
    .O(FMout_r[0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_1 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [1]),
    .SRST(reset_255),
    .O(FMout_r[1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_2 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [2]),
    .SRST(reset_255),
    .O(FMout_r[2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_3 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [3]),
    .SRST(reset_255),
    .O(FMout_r[3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_4 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [4]),
    .SRST(reset_255),
    .O(FMout_r[4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_5 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [5]),
    .SRST(reset_255),
    .O(FMout_r[5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_6 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [6]),
    .SRST(reset_255),
    .O(FMout_r[6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_7 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [7]),
    .SRST(reset_255),
    .O(FMout_r[7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_8 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [8]),
    .SRST(reset_255),
    .O(FMout_r[8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_9 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [9]),
    .SRST(reset_255),
    .O(FMout_r[9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_10 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [10]),
    .SRST(reset_255),
    .O(FMout_r[10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_11 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [11]),
    .SRST(reset_255),
    .O(FMout_r[11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_12 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [12]),
    .SRST(reset_255),
    .O(FMout_r[12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_13 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [13]),
    .SRST(reset_255),
    .O(FMout_r[13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_14 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [14]),
    .SRST(reset_255),
    .O(FMout_r[14]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_15 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [15]),
    .SRST(reset_255),
    .O(FMout_r[15]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_16 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [16]),
    .SRST(reset_255),
    .O(FMout_r[16]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_17 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [17]),
    .SRST(reset_255),
    .O(FMout_r[17]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_18 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [18]),
    .SRST(reset_255),
    .O(FMout_r[18]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_19 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [19]),
    .SRST(reset_255),
    .O(FMout_r[19]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_20 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [20]),
    .SRST(reset_255),
    .O(FMout_r[20]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_21 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [21]),
    .SRST(reset_255),
    .O(FMout_r[21]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_22 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [22]),
    .SRST(reset_255),
    .O(FMout_r[22]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  FMout_r_23 (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/FMout [23]),
    .SRST(reset_255),
    .O(FMout_r[23]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_0 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<0> ),
    .SRST(reset_255),
    .O(datamod[0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_1 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<1> ),
    .SRST(reset_255),
    .O(datamod[1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_2 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<2> ),
    .SRST(reset_255),
    .O(datamod[2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_3 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<3> ),
    .SRST(reset_255),
    .O(datamod[3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_4 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<4> ),
    .SRST(reset_255),
    .O(datamod[4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_5 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<5> ),
    .SRST(reset_255),
    .O(datamod[5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_6 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<6> ),
    .SRST(reset_255),
    .O(datamod[6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_7 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<7> ),
    .SRST(reset_255),
    .O(datamod[7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_8 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<8> ),
    .SRST(reset_255),
    .O(datamod[8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_9 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<9> ),
    .SRST(reset_255),
    .O(datamod[9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_10 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<10> ),
    .SRST(reset_255),
    .O(datamod[10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_11 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<11> ),
    .SRST(reset_255),
    .O(datamod[11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_12 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<12> ),
    .SRST(reset_255),
    .O(datamod[12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  datamod_13 (
    .CLK(clock98MHz),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<13> ),
    .SRST(reset_255),
    .O(datamod[13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  dataDAC_0 (
    .CLK(clock98MHz),
    .I(datasine[1]),
    .SRST(reset_255),
    .O(dataDAC[0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  dataDAC_1 (
    .CLK(clock98MHz),
    .I(datasine[2]),
    .SRST(reset_255),
    .O(dataDAC[1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  dataDAC_2 (
    .CLK(clock98MHz),
    .I(datasine[3]),
    .SRST(reset_255),
    .O(dataDAC[2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  dataDAC_3 (
    .CLK(clock98MHz),
    .I(datasine[4]),
    .SRST(reset_255),
    .O(dataDAC[3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  dataDAC_4 (
    .CLK(clock98MHz),
    .I(datasine[5]),
    .SRST(reset_255),
    .O(dataDAC[4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  dataDAC_5 (
    .CLK(clock98MHz),
    .I(datasine[6]),
    .SRST(reset_255),
    .O(dataDAC[5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  dataDAC_6 (
    .CLK(clock98MHz),
    .I(\datasine[7]_INV_113_o ),
    .SRST(reset_255),
    .O(dataDAC[6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  PMOD7_115 (
    .CLK(clock98MHz),
    .I(dataDAC[0]),
    .SRST(reset_255),
    .O(PMOD7_OBUF_348),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  PMOD2_116 (
    .CLK(clock98MHz),
    .I(dataDAC[3]),
    .SRST(reset_255),
    .O(PMOD2_OBUF_351),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  PMOD1_117 (
    .CLK(clock98MHz),
    .I(dataDAC[1]),
    .SRST(reset_255),
    .O(PMOD1_OBUF_349),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  PMOD8_118 (
    .CLK(clock98MHz),
    .I(dataDAC[2]),
    .SRST(reset_255),
    .O(PMOD8_OBUF_350),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  PMOD9_119 (
    .CLK(clock98MHz),
    .I(dataDAC[4]),
    .SRST(reset_255),
    .O(PMOD9_OBUF_352),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  PMOD3_120 (
    .CLK(clock98MHz),
    .I(dataDAC[5]),
    .SRST(reset_255),
    .O(PMOD3_OBUF_353),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  PMOD10_121 (
    .CLK(clock98MHz),
    .I(dataDAC[6]),
    .SRST(reset_255),
    .O(PMOD10_OBUF_354),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<0>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [0]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [0])
  );
  X_MUX2   \clken48k192k/Mcount_clkdivcount_cy<0>  (
    .IB(run_genclock_inv_inv),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\clken48k192k/Mcount_clkdivcount_lut [0]),
    .O(\clken48k192k/Mcount_clkdivcount_cy [0])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<0>  (
    .I0(run_genclock_inv_inv),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [0]),
    .O(\clken48k192k/Mcount_clkdivcount )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<1>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [1]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [1])
  );
  X_MUX2   \clken48k192k/Mcount_clkdivcount_cy<1>  (
    .IB(\clken48k192k/Mcount_clkdivcount_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\clken48k192k/Mcount_clkdivcount_lut [1]),
    .O(\clken48k192k/Mcount_clkdivcount_cy [1])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<1>  (
    .I0(\clken48k192k/Mcount_clkdivcount_cy [0]),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [1]),
    .O(\clken48k192k/Mcount_clkdivcount1 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<2>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [2]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [2])
  );
  X_MUX2   \clken48k192k/Mcount_clkdivcount_cy<2>  (
    .IB(\clken48k192k/Mcount_clkdivcount_cy [1]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\clken48k192k/Mcount_clkdivcount_lut [2]),
    .O(\clken48k192k/Mcount_clkdivcount_cy [2])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<2>  (
    .I0(\clken48k192k/Mcount_clkdivcount_cy [1]),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [2]),
    .O(\clken48k192k/Mcount_clkdivcount2 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<3>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [3]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [3])
  );
  X_MUX2   \clken48k192k/Mcount_clkdivcount_cy<3>  (
    .IB(\clken48k192k/Mcount_clkdivcount_cy [2]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\clken48k192k/Mcount_clkdivcount_lut [3]),
    .O(\clken48k192k/Mcount_clkdivcount_cy [3])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<3>  (
    .I0(\clken48k192k/Mcount_clkdivcount_cy [2]),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [3]),
    .O(\clken48k192k/Mcount_clkdivcount3 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<4>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [4]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [4])
  );
  X_MUX2   \clken48k192k/Mcount_clkdivcount_cy<4>  (
    .IB(\clken48k192k/Mcount_clkdivcount_cy [3]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\clken48k192k/Mcount_clkdivcount_lut [4]),
    .O(\clken48k192k/Mcount_clkdivcount_cy [4])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<4>  (
    .I0(\clken48k192k/Mcount_clkdivcount_cy [3]),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [4]),
    .O(\clken48k192k/Mcount_clkdivcount4 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<5>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [5]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [5])
  );
  X_MUX2   \clken48k192k/Mcount_clkdivcount_cy<5>  (
    .IB(\clken48k192k/Mcount_clkdivcount_cy [4]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\clken48k192k/Mcount_clkdivcount_lut [5]),
    .O(\clken48k192k/Mcount_clkdivcount_cy [5])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<5>  (
    .I0(\clken48k192k/Mcount_clkdivcount_cy [4]),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [5]),
    .O(\clken48k192k/Mcount_clkdivcount5 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<6>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [6]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [6])
  );
  X_MUX2   \clken48k192k/Mcount_clkdivcount_cy<6>  (
    .IB(\clken48k192k/Mcount_clkdivcount_cy [5]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\clken48k192k/Mcount_clkdivcount_lut [6]),
    .O(\clken48k192k/Mcount_clkdivcount_cy [6])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<6>  (
    .I0(\clken48k192k/Mcount_clkdivcount_cy [5]),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [6]),
    .O(\clken48k192k/Mcount_clkdivcount6 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<7>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [7]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [7])
  );
  X_MUX2   \clken48k192k/Mcount_clkdivcount_cy<7>  (
    .IB(\clken48k192k/Mcount_clkdivcount_cy [6]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\clken48k192k/Mcount_clkdivcount_lut [7]),
    .O(\clken48k192k/Mcount_clkdivcount_cy [7])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<7>  (
    .I0(\clken48k192k/Mcount_clkdivcount_cy [6]),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [7]),
    .O(\clken48k192k/Mcount_clkdivcount7 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<8>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [8]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [8])
  );
  X_MUX2   \clken48k192k/Mcount_clkdivcount_cy<8>  (
    .IB(\clken48k192k/Mcount_clkdivcount_cy [7]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\clken48k192k/Mcount_clkdivcount_lut [8]),
    .O(\clken48k192k/Mcount_clkdivcount_cy [8])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<8>  (
    .I0(\clken48k192k/Mcount_clkdivcount_cy [7]),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [8]),
    .O(\clken48k192k/Mcount_clkdivcount8 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<9>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [9]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [9])
  );
  X_MUX2   \clken48k192k/Mcount_clkdivcount_cy<9>  (
    .IB(\clken48k192k/Mcount_clkdivcount_cy [8]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\clken48k192k/Mcount_clkdivcount_lut [9]),
    .O(\clken48k192k/Mcount_clkdivcount_cy [9])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<9>  (
    .I0(\clken48k192k/Mcount_clkdivcount_cy [8]),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [9]),
    .O(\clken48k192k/Mcount_clkdivcount9 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \clken48k192k/Mcount_clkdivcount_lut<10>  (
    .ADR0(run_genclock_inv),
    .ADR1(\clken48k192k/clkdivcount [10]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\clken48k192k/Mcount_clkdivcount_lut [10])
  );
  X_XOR2   \clken48k192k/Mcount_clkdivcount_xor<10>  (
    .I0(\clken48k192k/Mcount_clkdivcount_cy [9]),
    .I1(\clken48k192k/Mcount_clkdivcount_lut [10]),
    .O(\clken48k192k/Mcount_clkdivcount10 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_0  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_1  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount1 ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_2  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount2 ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_3  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount3 ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_4  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount4 ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_5  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount5 ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_6  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount6 ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_7  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount7 ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_8  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount8 ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_9  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount9 ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_10  (
    .CLK(clock98MHz),
    .I(\clken48k192k/Mcount_clkdivcount10 ),
    .SRST(reset_255),
    .O(\clken48k192k/clkdivcount [10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_MUX2   \Mmult_n0132_Madd_cy<2>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(Mmult_n0132_Madd_lut[2]),
    .O(Mmult_n0132_Madd_cy[2])
  );
  X_XOR2   \Mmult_n0132_Madd_xor<2>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(Mmult_n0132_Madd_lut[2]),
    .O(Mmult_n0132_Madd_6)
  );
  X_LUT4 #(
    .INIT ( 16'h8777 ))
  \Mmult_n0132_Madd_lut<3>  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR2(\ioports16_1/out9 [0]),
    .ADR3(\test440Hz[7] ),
    .O(Mmult_n0132_Madd_lut[3])
  );
  X_MUX2   \Mmult_n0132_Madd_cy<3>  (
    .IB(Mmult_n0132_Madd_cy[2]),
    .IA(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand1_589 ),
    .SEL(Mmult_n0132_Madd_lut[3]),
    .O(Mmult_n0132_Madd_cy[3])
  );
  X_XOR2   \Mmult_n0132_Madd_xor<3>  (
    .I0(Mmult_n0132_Madd_cy[2]),
    .I1(Mmult_n0132_Madd_lut[3]),
    .O(Mmult_n0132_Madd_7)
  );
  X_MUX2   \Mmult_n0132_Madd_cy<4>  (
    .IB(Mmult_n0132_Madd_cy[3]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<1>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_cy[4])
  );
  X_XOR2   \Mmult_n0132_Madd_xor<4>  (
    .I0(Mmult_n0132_Madd_cy[3]),
    .I1(\Mmult_n0132_P9out<1>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_8)
  );
  X_MUX2   \Mmult_n0132_Madd_cy<5>  (
    .IB(Mmult_n0132_Madd_cy[4]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<2>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_cy[5])
  );
  X_XOR2   \Mmult_n0132_Madd_xor<5>  (
    .I0(Mmult_n0132_Madd_cy[4]),
    .I1(\Mmult_n0132_P9out<2>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_9)
  );
  X_MUX2   \Mmult_n0132_Madd_cy<6>  (
    .IB(Mmult_n0132_Madd_cy[5]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<3>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_cy[6])
  );
  X_XOR2   \Mmult_n0132_Madd_xor<6>  (
    .I0(Mmult_n0132_Madd_cy[5]),
    .I1(\Mmult_n0132_P9out<3>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_10)
  );
  X_MUX2   \Mmult_n0132_Madd_cy<7>  (
    .IB(Mmult_n0132_Madd_cy[6]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<4>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_cy[7])
  );
  X_XOR2   \Mmult_n0132_Madd_xor<7>  (
    .I0(Mmult_n0132_Madd_cy[6]),
    .I1(\Mmult_n0132_P9out<4>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_11)
  );
  X_MUX2   \Mmult_n0132_Madd_cy<8>  (
    .IB(Mmult_n0132_Madd_cy[7]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<5>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_cy[8])
  );
  X_XOR2   \Mmult_n0132_Madd_xor<8>  (
    .I0(Mmult_n0132_Madd_cy[7]),
    .I1(\Mmult_n0132_P9out<5>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_12)
  );
  X_MUX2   \Mmult_n0132_Madd_cy<9>  (
    .IB(Mmult_n0132_Madd_cy[8]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<6>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_cy[9])
  );
  X_XOR2   \Mmult_n0132_Madd_xor<9>  (
    .I0(Mmult_n0132_Madd_cy[8]),
    .I1(\Mmult_n0132_P9out<6>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_13)
  );
  X_MUX2   \Mmult_n0132_Madd_cy<10>  (
    .IB(Mmult_n0132_Madd_cy[9]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<7>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_cy[10])
  );
  X_XOR2   \Mmult_n0132_Madd_xor<10>  (
    .I0(Mmult_n0132_Madd_cy[9]),
    .I1(\Mmult_n0132_P9out<7>_x_test440Hz<7>_not ),
    .O(Mmult_n0132_Madd_14)
  );
  X_XOR2   \Mmult_n0132_Madd_xor<11>  (
    .I0(Mmult_n0132_Madd_cy[10]),
    .I1(RESET_N_OBUF_386),
    .O(Mmult_n0132_Madd_15)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd1_lut<5>  (
    .ADR0(\ioports16_1/out9 [3]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(\ioports16_1/out9 [5]),
    .ADR3(\test440Hz[0] ),
    .O(Mmult_n0132_Madd1_lut[5])
  );
  X_MUX2   \Mmult_n0132_Madd1_cy<5>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\Mmult_n0132_P9out<3>_x_test440Hz<2>_mand1_599 ),
    .SEL(Mmult_n0132_Madd1_lut[5]),
    .O(Mmult_n0132_Madd1_cy[5])
  );
  X_XOR2   \Mmult_n0132_Madd1_xor<5>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(Mmult_n0132_Madd1_lut[5]),
    .O(Mmult_n0132_Madd_51)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd1_lut<6>  (
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(\ioports16_1/out9 [6]),
    .ADR3(\test440Hz[0] ),
    .O(Mmult_n0132_Madd1_lut[6])
  );
  X_MUX2   \Mmult_n0132_Madd1_cy<6>  (
    .IB(Mmult_n0132_Madd1_cy[5]),
    .IA(\Mmult_n0132_P9out<4>_x_test440Hz<2>_mand1_602 ),
    .SEL(Mmult_n0132_Madd1_lut[6]),
    .O(Mmult_n0132_Madd1_cy[6])
  );
  X_XOR2   \Mmult_n0132_Madd1_xor<6>  (
    .I0(Mmult_n0132_Madd1_cy[5]),
    .I1(Mmult_n0132_Madd1_lut[6]),
    .O(Mmult_n0132_Madd_61)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd1_lut<7>  (
    .ADR0(\ioports16_1/out9 [5]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(\ioports16_1/out9 [7]),
    .ADR3(\test440Hz[0] ),
    .O(Mmult_n0132_Madd1_lut[7])
  );
  X_MUX2   \Mmult_n0132_Madd1_cy<7>  (
    .IB(Mmult_n0132_Madd1_cy[6]),
    .IA(\Mmult_n0132_P9out<5>_x_test440Hz<2>_mand1_605 ),
    .SEL(Mmult_n0132_Madd1_lut[7]),
    .O(Mmult_n0132_Madd1_cy[7])
  );
  X_XOR2   \Mmult_n0132_Madd1_xor<7>  (
    .I0(Mmult_n0132_Madd1_cy[6]),
    .I1(Mmult_n0132_Madd1_lut[7]),
    .O(Mmult_n0132_Madd_71)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd1_lut<8>  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(\ioports16_1/out9 [7]),
    .ADR3(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .O(Mmult_n0132_Madd1_lut[8])
  );
  X_MUX2   \Mmult_n0132_Madd1_cy<8>  (
    .IB(Mmult_n0132_Madd1_cy[7]),
    .IA(\Mmult_n0132_P9out<6>_x_test440Hz<2>_mand1_608 ),
    .SEL(Mmult_n0132_Madd1_lut[8]),
    .O(Mmult_n0132_Madd1_cy[8])
  );
  X_XOR2   \Mmult_n0132_Madd1_xor<8>  (
    .I0(Mmult_n0132_Madd1_cy[7]),
    .I1(Mmult_n0132_Madd1_lut[8]),
    .O(Mmult_n0132_Madd_81)
  );
  X_MUX2   \Mmult_n0132_Madd1_cy<9>  (
    .IB(Mmult_n0132_Madd1_cy[8]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<7>_x_test440Hz<2> ),
    .O(Mmult_n0132_Madd1_cy[9])
  );
  X_XOR2   \Mmult_n0132_Madd1_xor<9>  (
    .I0(Mmult_n0132_Madd1_cy[8]),
    .I1(\Mmult_n0132_P9out<7>_x_test440Hz<2> ),
    .O(Mmult_n0132_Madd_91)
  );
  X_MUX2   \Mmult_n0132_Madd1_cy<10>  (
    .IB(Mmult_n0132_Madd1_cy[9]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<7>_x_test440Hz<3> ),
    .O(Mmult_n0132_Madd1_cy[10])
  );
  X_XOR2   \Mmult_n0132_Madd1_xor<10>  (
    .I0(Mmult_n0132_Madd1_cy[9]),
    .I1(\Mmult_n0132_P9out<7>_x_test440Hz<3> ),
    .O(Mmult_n0132_Madd_101)
  );
  X_MUX2   \Mmult_n0132_Madd1_cy<11>  (
    .IB(Mmult_n0132_Madd1_cy[10]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<7>_x_test440Hz<4> ),
    .O(Mmult_n0132_Madd1_cy[11])
  );
  X_XOR2   \Mmult_n0132_Madd1_xor<11>  (
    .I0(Mmult_n0132_Madd1_cy[10]),
    .I1(\Mmult_n0132_P9out<7>_x_test440Hz<4> ),
    .O(Mmult_n0132_Madd_111)
  );
  X_MUX2   \Mmult_n0132_Madd1_cy<12>  (
    .IB(Mmult_n0132_Madd1_cy[11]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<7>_x_test440Hz<5> ),
    .O(Mmult_n0132_Madd1_cy[12])
  );
  X_XOR2   \Mmult_n0132_Madd1_xor<12>  (
    .I0(Mmult_n0132_Madd1_cy[11]),
    .I1(\Mmult_n0132_P9out<7>_x_test440Hz<5> ),
    .O(Mmult_n0132_Madd_121)
  );
  X_MUX2   \Mmult_n0132_Madd1_cy<13>  (
    .IB(Mmult_n0132_Madd1_cy[12]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<7>_x_test440Hz<6> ),
    .O(Mmult_n0132_Madd1_cy[13])
  );
  X_XOR2   \Mmult_n0132_Madd1_xor<13>  (
    .I0(Mmult_n0132_Madd1_cy[12]),
    .I1(\Mmult_n0132_P9out<7>_x_test440Hz<6> ),
    .O(Mmult_n0132_Madd_131)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd2_lut<3>  (
    .ADR0(\ioports16_1/out9 [1]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(\ioports16_1/out9 [0]),
    .ADR3(\test440Hz[4] ),
    .O(Mmult_n0132_Madd2_lut[3])
  );
  X_MUX2   \Mmult_n0132_Madd2_cy<3>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand1_617 ),
    .SEL(Mmult_n0132_Madd2_lut[3]),
    .O(Mmult_n0132_Madd2_cy[3])
  );
  X_XOR2   \Mmult_n0132_Madd2_xor<3>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(Mmult_n0132_Madd2_lut[3]),
    .O(Mmult_n0132_Madd_42)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd2_lut<4>  (
    .ADR0(\ioports16_1/out9 [2]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(\ioports16_1/out9 [1]),
    .ADR3(\test440Hz[4] ),
    .O(Mmult_n0132_Madd2_lut[4])
  );
  X_MUX2   \Mmult_n0132_Madd2_cy<4>  (
    .IB(Mmult_n0132_Madd2_cy[3]),
    .IA(\Mmult_n0132_P9out<2>_x_test440Hz<3>_mand1_620 ),
    .SEL(Mmult_n0132_Madd2_lut[4]),
    .O(Mmult_n0132_Madd2_cy[4])
  );
  X_XOR2   \Mmult_n0132_Madd2_xor<4>  (
    .I0(Mmult_n0132_Madd2_cy[3]),
    .I1(Mmult_n0132_Madd2_lut[4]),
    .O(Mmult_n0132_Madd_52)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd2_lut<5>  (
    .ADR0(\ioports16_1/out9 [3]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(\ioports16_1/out9 [2]),
    .ADR3(\test440Hz[4] ),
    .O(Mmult_n0132_Madd2_lut[5])
  );
  X_MUX2   \Mmult_n0132_Madd2_cy<5>  (
    .IB(Mmult_n0132_Madd2_cy[4]),
    .IA(\Mmult_n0132_P9out<3>_x_test440Hz<3>_mand1_623 ),
    .SEL(Mmult_n0132_Madd2_lut[5]),
    .O(Mmult_n0132_Madd2_cy[5])
  );
  X_XOR2   \Mmult_n0132_Madd2_xor<5>  (
    .I0(Mmult_n0132_Madd2_cy[4]),
    .I1(Mmult_n0132_Madd2_lut[5]),
    .O(Mmult_n0132_Madd_62)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd2_lut<6>  (
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(\ioports16_1/out9 [3]),
    .ADR3(\test440Hz[4] ),
    .O(Mmult_n0132_Madd2_lut[6])
  );
  X_MUX2   \Mmult_n0132_Madd2_cy<6>  (
    .IB(Mmult_n0132_Madd2_cy[5]),
    .IA(\Mmult_n0132_P9out<4>_x_test440Hz<3>_mand1_626 ),
    .SEL(Mmult_n0132_Madd2_lut[6]),
    .O(Mmult_n0132_Madd2_cy[6])
  );
  X_XOR2   \Mmult_n0132_Madd2_xor<6>  (
    .I0(Mmult_n0132_Madd2_cy[5]),
    .I1(Mmult_n0132_Madd2_lut[6]),
    .O(Mmult_n0132_Madd_72)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd2_lut<7>  (
    .ADR0(\ioports16_1/out9 [5]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(\ioports16_1/out9 [4]),
    .ADR3(\test440Hz[4] ),
    .O(Mmult_n0132_Madd2_lut[7])
  );
  X_MUX2   \Mmult_n0132_Madd2_cy<7>  (
    .IB(Mmult_n0132_Madd2_cy[6]),
    .IA(\Mmult_n0132_P9out<5>_x_test440Hz<3>_mand1_629 ),
    .SEL(Mmult_n0132_Madd2_lut[7]),
    .O(Mmult_n0132_Madd2_cy[7])
  );
  X_XOR2   \Mmult_n0132_Madd2_xor<7>  (
    .I0(Mmult_n0132_Madd2_cy[6]),
    .I1(Mmult_n0132_Madd2_lut[7]),
    .O(Mmult_n0132_Madd_82)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd2_lut<8>  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(\ioports16_1/out9 [5]),
    .ADR3(\test440Hz[4] ),
    .O(Mmult_n0132_Madd2_lut[8])
  );
  X_MUX2   \Mmult_n0132_Madd2_cy<8>  (
    .IB(Mmult_n0132_Madd2_cy[7]),
    .IA(\Mmult_n0132_P9out<6>_x_test440Hz<3>_mand1_632 ),
    .SEL(Mmult_n0132_Madd2_lut[8]),
    .O(Mmult_n0132_Madd2_cy[8])
  );
  X_XOR2   \Mmult_n0132_Madd2_xor<8>  (
    .I0(Mmult_n0132_Madd2_cy[7]),
    .I1(Mmult_n0132_Madd2_lut[8]),
    .O(Mmult_n0132_Madd_92)
  );
  X_MUX2   \Mmult_n0132_Madd2_cy<9>  (
    .IB(Mmult_n0132_Madd2_cy[8]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<6>_x_test440Hz<4> ),
    .O(Mmult_n0132_Madd2_cy[9])
  );
  X_XOR2   \Mmult_n0132_Madd2_xor<9>  (
    .I0(Mmult_n0132_Madd2_cy[8]),
    .I1(\Mmult_n0132_P9out<6>_x_test440Hz<4> ),
    .O(Mmult_n0132_Madd_102)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd3_lut<2>  (
    .ADR0(\ioports16_1/out9 [0]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(\ioports16_1/out9 [1]),
    .ADR3(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .O(Mmult_n0132_Madd3_lut[2])
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<2>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand1_637 ),
    .SEL(Mmult_n0132_Madd3_lut[2]),
    .O(Mmult_n0132_Madd3_cy[2])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<2>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(Mmult_n0132_Madd3_lut[2]),
    .O(Mmult_n0132_Madd_23)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd3_lut<3>  (
    .ADR0(\ioports16_1/out9 [1]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(\ioports16_1/out9 [2]),
    .ADR3(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .O(Mmult_n0132_Madd3_lut[3])
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<3>  (
    .IB(Mmult_n0132_Madd3_cy[2]),
    .IA(\Mmult_n0132_P9out<1>_x_test440Hz<2>_mand1_640 ),
    .SEL(Mmult_n0132_Madd3_lut[3]),
    .O(Mmult_n0132_Madd3_cy[3])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<3>  (
    .I0(Mmult_n0132_Madd3_cy[2]),
    .I1(Mmult_n0132_Madd3_lut[3]),
    .O(Mmult_n0132_Madd_33)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd3_lut<4>  (
    .ADR0(\ioports16_1/out9 [2]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(\ioports16_1/out9 [3]),
    .ADR3(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .O(Mmult_n0132_Madd3_lut[4])
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<4>  (
    .IB(Mmult_n0132_Madd3_cy[3]),
    .IA(\Mmult_n0132_P9out<2>_x_test440Hz<2>_mand1_643 ),
    .SEL(Mmult_n0132_Madd3_lut[4]),
    .O(Mmult_n0132_Madd3_cy[4])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<4>  (
    .I0(Mmult_n0132_Madd3_cy[3]),
    .I1(Mmult_n0132_Madd3_lut[4]),
    .O(Mmult_n0132_Madd_43)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd3_lut<5>  (
    .ADR0(\ioports16_1/out9 [0]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR2(\ioports16_1/out9 [4]),
    .ADR3(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .O(Mmult_n0132_Madd3_lut[5])
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<5>  (
    .IB(Mmult_n0132_Madd3_cy[4]),
    .IA(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand1_647 ),
    .SEL(Mmult_n0132_Madd3_lut[5]),
    .O(Mmult_n0132_Madd3_cy[5])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<5>  (
    .I0(Mmult_n0132_Madd3_cy[4]),
    .I1(Mmult_n0132_Madd3_lut[5]),
    .O(Mmult_n0132_Madd_53)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd3_lut<6>  (
    .ADR0(\ioports16_1/out9 [1]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR2(\ioports16_1/out9 [0]),
    .ADR3(\test440Hz[6] ),
    .O(Mmult_n0132_Madd3_lut[6])
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<6>  (
    .IB(Mmult_n0132_Madd3_cy[5]),
    .IA(\Mmult_n0132_P9out<1>_x_test440Hz<5>_mand1_650 ),
    .SEL(Mmult_n0132_Madd3_lut[6]),
    .O(Mmult_n0132_Madd3_cy[6])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<6>  (
    .I0(Mmult_n0132_Madd3_cy[5]),
    .I1(Mmult_n0132_Madd3_lut[6]),
    .O(Mmult_n0132_Madd_63)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd3_lut<7>  (
    .ADR0(\ioports16_1/out9 [2]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR2(\ioports16_1/out9 [1]),
    .ADR3(\test440Hz[6] ),
    .O(Mmult_n0132_Madd3_lut[7])
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<7>  (
    .IB(Mmult_n0132_Madd3_cy[6]),
    .IA(\Mmult_n0132_P9out<2>_x_test440Hz<5>_mand1_653 ),
    .SEL(Mmult_n0132_Madd3_lut[7]),
    .O(Mmult_n0132_Madd3_cy[7])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<7>  (
    .I0(Mmult_n0132_Madd3_cy[6]),
    .I1(Mmult_n0132_Madd3_lut[7]),
    .O(Mmult_n0132_Madd_73)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd3_lut<8>  (
    .ADR0(\ioports16_1/out9 [3]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR2(\ioports16_1/out9 [2]),
    .ADR3(\test440Hz[6] ),
    .O(Mmult_n0132_Madd3_lut[8])
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<8>  (
    .IB(Mmult_n0132_Madd3_cy[7]),
    .IA(\Mmult_n0132_P9out<3>_x_test440Hz<5>_mand1_656 ),
    .SEL(Mmult_n0132_Madd3_lut[8]),
    .O(Mmult_n0132_Madd3_cy[8])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<8>  (
    .I0(Mmult_n0132_Madd3_cy[7]),
    .I1(Mmult_n0132_Madd3_lut[8]),
    .O(Mmult_n0132_Madd_83)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd3_lut<9>  (
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR2(\ioports16_1/out9 [3]),
    .ADR3(\test440Hz[6] ),
    .O(Mmult_n0132_Madd3_lut[9])
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<9>  (
    .IB(Mmult_n0132_Madd3_cy[8]),
    .IA(\Mmult_n0132_P9out<4>_x_test440Hz<5>_mand1_659 ),
    .SEL(Mmult_n0132_Madd3_lut[9]),
    .O(Mmult_n0132_Madd3_cy[9])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<9>  (
    .I0(Mmult_n0132_Madd3_cy[8]),
    .I1(Mmult_n0132_Madd3_lut[9]),
    .O(Mmult_n0132_Madd_93)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd3_lut<10>  (
    .ADR0(\ioports16_1/out9 [5]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR2(\ioports16_1/out9 [4]),
    .ADR3(\test440Hz[6] ),
    .O(Mmult_n0132_Madd3_lut[10])
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<10>  (
    .IB(Mmult_n0132_Madd3_cy[9]),
    .IA(\Mmult_n0132_P9out<5>_x_test440Hz<5>_mand1_662 ),
    .SEL(Mmult_n0132_Madd3_lut[10]),
    .O(Mmult_n0132_Madd3_cy[10])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<10>  (
    .I0(Mmult_n0132_Madd3_cy[9]),
    .I1(Mmult_n0132_Madd3_lut[10]),
    .O(Mmult_n0132_Madd_103)
  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \Mmult_n0132_Madd3_lut<11>  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR2(\ioports16_1/out9 [5]),
    .ADR3(\test440Hz[6] ),
    .O(Mmult_n0132_Madd3_lut[11])
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<11>  (
    .IB(Mmult_n0132_Madd3_cy[10]),
    .IA(\Mmult_n0132_P9out<6>_x_test440Hz<5>_mand1_665 ),
    .SEL(Mmult_n0132_Madd3_lut[11]),
    .O(Mmult_n0132_Madd3_cy[11])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<11>  (
    .I0(Mmult_n0132_Madd3_cy[10]),
    .I1(Mmult_n0132_Madd3_lut[11]),
    .O(Mmult_n0132_Madd_113)
  );
  X_MUX2   \Mmult_n0132_Madd3_cy<12>  (
    .IB(Mmult_n0132_Madd3_cy[11]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_P9out<6>_x_test440Hz<6> ),
    .O(Mmult_n0132_Madd3_cy[12])
  );
  X_XOR2   \Mmult_n0132_Madd3_xor<12>  (
    .I0(Mmult_n0132_Madd3_cy[11]),
    .I1(\Mmult_n0132_P9out<6>_x_test440Hz<6> ),
    .O(Mmult_n0132_Madd_123)
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<3>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(Mmult_n0132_Madd_33),
    .SEL(Mmult_n0132_Madd4_lut[3]),
    .O(Mmult_n0132_Madd4_cy[3])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<3>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(Mmult_n0132_Madd4_lut[3]),
    .O(Mmult_n0132_Madd_34)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd4_lut<4>  (
    .ADR0(Mmult_n0132_Madd_42),
    .ADR1(Mmult_n0132_Madd_43),
    .O(Mmult_n0132_Madd4_lut[4])
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<4>  (
    .IB(Mmult_n0132_Madd4_cy[3]),
    .IA(Mmult_n0132_Madd_42),
    .SEL(Mmult_n0132_Madd4_lut[4]),
    .O(Mmult_n0132_Madd4_cy[4])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<4>  (
    .I0(Mmult_n0132_Madd4_cy[3]),
    .I1(Mmult_n0132_Madd4_lut[4]),
    .O(Mmult_n0132_Madd_44)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd4_lut<5>  (
    .ADR0(Mmult_n0132_Madd_52),
    .ADR1(Mmult_n0132_Madd_53),
    .O(Mmult_n0132_Madd4_lut[5])
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<5>  (
    .IB(Mmult_n0132_Madd4_cy[4]),
    .IA(Mmult_n0132_Madd_52),
    .SEL(Mmult_n0132_Madd4_lut[5]),
    .O(Mmult_n0132_Madd4_cy[5])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<5>  (
    .I0(Mmult_n0132_Madd4_cy[4]),
    .I1(Mmult_n0132_Madd4_lut[5]),
    .O(Mmult_n0132_Madd_54)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd4_lut<6>  (
    .ADR0(Mmult_n0132_Madd_62),
    .ADR1(Mmult_n0132_Madd_63),
    .O(Mmult_n0132_Madd4_lut[6])
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<6>  (
    .IB(Mmult_n0132_Madd4_cy[5]),
    .IA(Mmult_n0132_Madd_62),
    .SEL(Mmult_n0132_Madd4_lut[6]),
    .O(Mmult_n0132_Madd4_cy[6])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<6>  (
    .I0(Mmult_n0132_Madd4_cy[5]),
    .I1(Mmult_n0132_Madd4_lut[6]),
    .O(Mmult_n0132_Madd_64)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd4_lut<7>  (
    .ADR0(Mmult_n0132_Madd_72),
    .ADR1(Mmult_n0132_Madd_73),
    .O(Mmult_n0132_Madd4_lut[7])
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<7>  (
    .IB(Mmult_n0132_Madd4_cy[6]),
    .IA(Mmult_n0132_Madd_72),
    .SEL(Mmult_n0132_Madd4_lut[7]),
    .O(Mmult_n0132_Madd4_cy[7])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<7>  (
    .I0(Mmult_n0132_Madd4_cy[6]),
    .I1(Mmult_n0132_Madd4_lut[7]),
    .O(Mmult_n0132_Madd_74)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd4_lut<8>  (
    .ADR0(Mmult_n0132_Madd_82),
    .ADR1(Mmult_n0132_Madd_83),
    .O(Mmult_n0132_Madd4_lut[8])
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<8>  (
    .IB(Mmult_n0132_Madd4_cy[7]),
    .IA(Mmult_n0132_Madd_82),
    .SEL(Mmult_n0132_Madd4_lut[8]),
    .O(Mmult_n0132_Madd4_cy[8])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<8>  (
    .I0(Mmult_n0132_Madd4_cy[7]),
    .I1(Mmult_n0132_Madd4_lut[8]),
    .O(Mmult_n0132_Madd_84)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd4_lut<9>  (
    .ADR0(Mmult_n0132_Madd_92),
    .ADR1(Mmult_n0132_Madd_93),
    .O(Mmult_n0132_Madd4_lut[9])
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<9>  (
    .IB(Mmult_n0132_Madd4_cy[8]),
    .IA(Mmult_n0132_Madd_92),
    .SEL(Mmult_n0132_Madd4_lut[9]),
    .O(Mmult_n0132_Madd4_cy[9])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<9>  (
    .I0(Mmult_n0132_Madd4_cy[8]),
    .I1(Mmult_n0132_Madd4_lut[9]),
    .O(Mmult_n0132_Madd_94)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd4_lut<10>  (
    .ADR0(Mmult_n0132_Madd_102),
    .ADR1(Mmult_n0132_Madd_103),
    .O(Mmult_n0132_Madd4_lut[10])
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<10>  (
    .IB(Mmult_n0132_Madd4_cy[9]),
    .IA(Mmult_n0132_Madd_102),
    .SEL(Mmult_n0132_Madd4_lut[10]),
    .O(Mmult_n0132_Madd4_cy[10])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<10>  (
    .I0(Mmult_n0132_Madd4_cy[9]),
    .I1(Mmult_n0132_Madd4_lut[10]),
    .O(Mmult_n0132_Madd_104)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd4_lut<11>  (
    .ADR0(Mmult_n0132_Madd2_cy[9]),
    .ADR1(Mmult_n0132_Madd_113),
    .O(Mmult_n0132_Madd4_lut[11])
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<11>  (
    .IB(Mmult_n0132_Madd4_cy[10]),
    .IA(Mmult_n0132_Madd2_cy[9]),
    .SEL(Mmult_n0132_Madd4_lut[11]),
    .O(Mmult_n0132_Madd4_cy[11])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<11>  (
    .I0(Mmult_n0132_Madd4_cy[10]),
    .I1(Mmult_n0132_Madd4_lut[11]),
    .O(Mmult_n0132_Madd_114)
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<12>  (
    .IB(Mmult_n0132_Madd4_cy[11]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_Madd4_cy<12>_rt_4505 ),
    .O(Mmult_n0132_Madd4_cy[12])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<12>  (
    .I0(Mmult_n0132_Madd4_cy[11]),
    .I1(\Mmult_n0132_Madd4_cy<12>_rt_4505 ),
    .O(Mmult_n0132_Madd_124)
  );
  X_MUX2   \Mmult_n0132_Madd4_cy<13>  (
    .IB(Mmult_n0132_Madd4_cy[12]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Mmult_n0132_Madd4_cy<13>_rt_4506 ),
    .O(Mmult_n0132_Madd4_cy[13])
  );
  X_XOR2   \Mmult_n0132_Madd4_xor<13>  (
    .I0(Mmult_n0132_Madd4_cy[12]),
    .I1(\Mmult_n0132_Madd4_cy<13>_rt_4506 ),
    .O(Mmult_n0132_Madd_133)
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(Mmult_n0132_Madd5_lut[0]),
    .O(Mmult_n0132_Madd5_cy[0])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(Mmult_n0132_Madd5_lut[0]),
    .O(Mmult_n0132_Madd_05)
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<1>  (
    .IB(Mmult_n0132_Madd5_cy[0]),
    .IA(RESET_N_OBUF_386),
    .SEL(Mmult_n0132_Madd5_lut[1]),
    .O(Mmult_n0132_Madd5_cy[1])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<1>  (
    .I0(Mmult_n0132_Madd5_cy[0]),
    .I1(Mmult_n0132_Madd5_lut[1]),
    .O(Mmult_n0132_Madd_115)
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<2>  (
    .IB(Mmult_n0132_Madd5_cy[1]),
    .IA(RESET_N_OBUF_386),
    .SEL(Mmult_n0132_Madd5_lut[2]),
    .O(Mmult_n0132_Madd5_cy[2])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<2>  (
    .I0(Mmult_n0132_Madd5_cy[1]),
    .I1(Mmult_n0132_Madd5_lut[2]),
    .O(Mmult_n0132_Madd_25)
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<3>  (
    .IB(Mmult_n0132_Madd5_cy[2]),
    .IA(RESET_N_OBUF_386),
    .SEL(Mmult_n0132_Madd5_lut[3]),
    .O(Mmult_n0132_Madd5_cy[3])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<3>  (
    .I0(Mmult_n0132_Madd5_cy[2]),
    .I1(Mmult_n0132_Madd5_lut[3]),
    .O(Mmult_n0132_Madd_35)
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<4>  (
    .IB(Mmult_n0132_Madd5_cy[3]),
    .IA(RESET_N_OBUF_386),
    .SEL(Mmult_n0132_Madd5_lut[4]),
    .O(Mmult_n0132_Madd5_cy[4])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<4>  (
    .I0(Mmult_n0132_Madd5_cy[3]),
    .I1(Mmult_n0132_Madd5_lut[4]),
    .O(Mmult_n0132_Madd_45)
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<5>  (
    .IB(Mmult_n0132_Madd5_cy[4]),
    .IA(RESET_N_OBUF_386),
    .SEL(Mmult_n0132_Madd5_lut[5]),
    .O(Mmult_n0132_Madd5_cy[5])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<5>  (
    .I0(Mmult_n0132_Madd5_cy[4]),
    .I1(Mmult_n0132_Madd5_lut[5]),
    .O(Mmult_n0132_Madd_55)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd5_lut<6>  (
    .ADR0(Mmult_n0132_Madd_61),
    .ADR1(Mmult_n0132_Madd_6),
    .O(Mmult_n0132_Madd5_lut[6])
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<6>  (
    .IB(Mmult_n0132_Madd5_cy[5]),
    .IA(Mmult_n0132_Madd_61),
    .SEL(Mmult_n0132_Madd5_lut[6]),
    .O(Mmult_n0132_Madd5_cy[6])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<6>  (
    .I0(Mmult_n0132_Madd5_cy[5]),
    .I1(Mmult_n0132_Madd5_lut[6]),
    .O(Mmult_n0132_Madd_65)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd5_lut<7>  (
    .ADR0(Mmult_n0132_Madd_71),
    .ADR1(Mmult_n0132_Madd_7),
    .O(Mmult_n0132_Madd5_lut[7])
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<7>  (
    .IB(Mmult_n0132_Madd5_cy[6]),
    .IA(Mmult_n0132_Madd_71),
    .SEL(Mmult_n0132_Madd5_lut[7]),
    .O(Mmult_n0132_Madd5_cy[7])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<7>  (
    .I0(Mmult_n0132_Madd5_cy[6]),
    .I1(Mmult_n0132_Madd5_lut[7]),
    .O(Mmult_n0132_Madd_75)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd5_lut<8>  (
    .ADR0(Mmult_n0132_Madd_81),
    .ADR1(Mmult_n0132_Madd_8),
    .O(Mmult_n0132_Madd5_lut[8])
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<8>  (
    .IB(Mmult_n0132_Madd5_cy[7]),
    .IA(Mmult_n0132_Madd_81),
    .SEL(Mmult_n0132_Madd5_lut[8]),
    .O(Mmult_n0132_Madd5_cy[8])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<8>  (
    .I0(Mmult_n0132_Madd5_cy[7]),
    .I1(Mmult_n0132_Madd5_lut[8]),
    .O(Mmult_n0132_Madd_85)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd5_lut<9>  (
    .ADR0(Mmult_n0132_Madd_91),
    .ADR1(Mmult_n0132_Madd_9),
    .O(Mmult_n0132_Madd5_lut[9])
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<9>  (
    .IB(Mmult_n0132_Madd5_cy[8]),
    .IA(Mmult_n0132_Madd_91),
    .SEL(Mmult_n0132_Madd5_lut[9]),
    .O(Mmult_n0132_Madd5_cy[9])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<9>  (
    .I0(Mmult_n0132_Madd5_cy[8]),
    .I1(Mmult_n0132_Madd5_lut[9]),
    .O(Mmult_n0132_Madd_95)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd5_lut<10>  (
    .ADR0(Mmult_n0132_Madd_101),
    .ADR1(Mmult_n0132_Madd_10),
    .O(Mmult_n0132_Madd5_lut[10])
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<10>  (
    .IB(Mmult_n0132_Madd5_cy[9]),
    .IA(Mmult_n0132_Madd_101),
    .SEL(Mmult_n0132_Madd5_lut[10]),
    .O(Mmult_n0132_Madd5_cy[10])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<10>  (
    .I0(Mmult_n0132_Madd5_cy[9]),
    .I1(Mmult_n0132_Madd5_lut[10]),
    .O(Mmult_n0132_Madd_105)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd5_lut<11>  (
    .ADR0(Mmult_n0132_Madd_111),
    .ADR1(Mmult_n0132_Madd_11),
    .O(Mmult_n0132_Madd5_lut[11])
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<11>  (
    .IB(Mmult_n0132_Madd5_cy[10]),
    .IA(Mmult_n0132_Madd_111),
    .SEL(Mmult_n0132_Madd5_lut[11]),
    .O(Mmult_n0132_Madd5_cy[11])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<11>  (
    .I0(Mmult_n0132_Madd5_cy[10]),
    .I1(Mmult_n0132_Madd5_lut[11]),
    .O(Mmult_n0132_Madd_116)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd5_lut<12>  (
    .ADR0(Mmult_n0132_Madd_121),
    .ADR1(Mmult_n0132_Madd_12),
    .O(Mmult_n0132_Madd5_lut[12])
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<12>  (
    .IB(Mmult_n0132_Madd5_cy[11]),
    .IA(Mmult_n0132_Madd_121),
    .SEL(Mmult_n0132_Madd5_lut[12]),
    .O(Mmult_n0132_Madd5_cy[12])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<12>  (
    .I0(Mmult_n0132_Madd5_cy[11]),
    .I1(Mmult_n0132_Madd5_lut[12]),
    .O(Mmult_n0132_Madd_125)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd5_lut<13>  (
    .ADR0(Mmult_n0132_Madd_131),
    .ADR1(Mmult_n0132_Madd_13),
    .O(Mmult_n0132_Madd5_lut[13])
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<13>  (
    .IB(Mmult_n0132_Madd5_cy[12]),
    .IA(Mmult_n0132_Madd_131),
    .SEL(Mmult_n0132_Madd5_lut[13]),
    .O(Mmult_n0132_Madd5_cy[13])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<13>  (
    .I0(Mmult_n0132_Madd5_cy[12]),
    .I1(Mmult_n0132_Madd5_lut[13]),
    .O(Mmult_n0132_Madd_134)
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd5_lut<14>  (
    .ADR0(Mmult_n0132_Madd1_cy[13]),
    .ADR1(Mmult_n0132_Madd_14),
    .O(Mmult_n0132_Madd5_lut[14])
  );
  X_MUX2   \Mmult_n0132_Madd5_cy<14>  (
    .IB(Mmult_n0132_Madd5_cy[13]),
    .IA(Mmult_n0132_Madd1_cy[13]),
    .SEL(Mmult_n0132_Madd5_lut[14]),
    .O(Mmult_n0132_Madd5_cy[14])
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<14>  (
    .I0(Mmult_n0132_Madd5_cy[13]),
    .I1(Mmult_n0132_Madd5_lut[14]),
    .O(Mmult_n0132_Madd_144)
  );
  X_XOR2   \Mmult_n0132_Madd5_xor<15>  (
    .I0(Mmult_n0132_Madd5_cy[14]),
    .I1(Mmult_n0132_Madd_15),
    .O(Mmult_n0132_Madd_153)
  );
  X_MUX2   \Madd_n0162_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(LEFT_inf[0]),
    .SEL(Madd_n0162_lut[0]),
    .O(Madd_n0162_cy[0])
  );
  X_MUX2   \Madd_n0162_cy<1>  (
    .IB(Madd_n0162_cy[0]),
    .IA(LEFT_inf[1]),
    .SEL(Madd_n0162_lut[1]),
    .O(Madd_n0162_cy[1])
  );
  X_XOR2   \Madd_n0162_xor<1>  (
    .I0(Madd_n0162_cy[0]),
    .I1(Madd_n0162_lut[1]),
    .O(n0162[1])
  );
  X_MUX2   \Madd_n0162_cy<2>  (
    .IB(Madd_n0162_cy[1]),
    .IA(LEFT_inf[2]),
    .SEL(Madd_n0162_lut[2]),
    .O(Madd_n0162_cy[2])
  );
  X_XOR2   \Madd_n0162_xor<2>  (
    .I0(Madd_n0162_cy[1]),
    .I1(Madd_n0162_lut[2]),
    .O(n0162[2])
  );
  X_MUX2   \Madd_n0162_cy<3>  (
    .IB(Madd_n0162_cy[2]),
    .IA(LEFT_inf[3]),
    .SEL(Madd_n0162_lut[3]),
    .O(Madd_n0162_cy[3])
  );
  X_XOR2   \Madd_n0162_xor<3>  (
    .I0(Madd_n0162_cy[2]),
    .I1(Madd_n0162_lut[3]),
    .O(n0162[3])
  );
  X_MUX2   \Madd_n0162_cy<4>  (
    .IB(Madd_n0162_cy[3]),
    .IA(LEFT_inf[4]),
    .SEL(Madd_n0162_lut[4]),
    .O(Madd_n0162_cy[4])
  );
  X_XOR2   \Madd_n0162_xor<4>  (
    .I0(Madd_n0162_cy[3]),
    .I1(Madd_n0162_lut[4]),
    .O(n0162[4])
  );
  X_MUX2   \Madd_n0162_cy<5>  (
    .IB(Madd_n0162_cy[4]),
    .IA(LEFT_inf[5]),
    .SEL(Madd_n0162_lut[5]),
    .O(Madd_n0162_cy[5])
  );
  X_XOR2   \Madd_n0162_xor<5>  (
    .I0(Madd_n0162_cy[4]),
    .I1(Madd_n0162_lut[5]),
    .O(n0162[5])
  );
  X_MUX2   \Madd_n0162_cy<6>  (
    .IB(Madd_n0162_cy[5]),
    .IA(LEFT_inf[6]),
    .SEL(Madd_n0162_lut[6]),
    .O(Madd_n0162_cy[6])
  );
  X_XOR2   \Madd_n0162_xor<6>  (
    .I0(Madd_n0162_cy[5]),
    .I1(Madd_n0162_lut[6]),
    .O(n0162[6])
  );
  X_MUX2   \Madd_n0162_cy<7>  (
    .IB(Madd_n0162_cy[6]),
    .IA(LEFT_inf[7]),
    .SEL(Madd_n0162_lut[7]),
    .O(Madd_n0162_cy[7])
  );
  X_XOR2   \Madd_n0162_xor<7>  (
    .I0(Madd_n0162_cy[6]),
    .I1(Madd_n0162_lut[7]),
    .O(n0162[7])
  );
  X_MUX2   \Madd_n0162_cy<8>  (
    .IB(Madd_n0162_cy[7]),
    .IA(LEFT_inf[8]),
    .SEL(Madd_n0162_lut[8]),
    .O(Madd_n0162_cy[8])
  );
  X_XOR2   \Madd_n0162_xor<8>  (
    .I0(Madd_n0162_cy[7]),
    .I1(Madd_n0162_lut[8]),
    .O(n0162[8])
  );
  X_MUX2   \Madd_n0162_cy<9>  (
    .IB(Madd_n0162_cy[8]),
    .IA(LEFT_inf[9]),
    .SEL(Madd_n0162_lut[9]),
    .O(Madd_n0162_cy[9])
  );
  X_XOR2   \Madd_n0162_xor<9>  (
    .I0(Madd_n0162_cy[8]),
    .I1(Madd_n0162_lut[9]),
    .O(n0162[9])
  );
  X_MUX2   \Madd_n0162_cy<10>  (
    .IB(Madd_n0162_cy[9]),
    .IA(LEFT_inf[10]),
    .SEL(Madd_n0162_lut[10]),
    .O(Madd_n0162_cy[10])
  );
  X_XOR2   \Madd_n0162_xor<10>  (
    .I0(Madd_n0162_cy[9]),
    .I1(Madd_n0162_lut[10]),
    .O(n0162[10])
  );
  X_MUX2   \Madd_n0162_cy<11>  (
    .IB(Madd_n0162_cy[10]),
    .IA(LEFT_inf[11]),
    .SEL(Madd_n0162_lut[11]),
    .O(Madd_n0162_cy[11])
  );
  X_XOR2   \Madd_n0162_xor<11>  (
    .I0(Madd_n0162_cy[10]),
    .I1(Madd_n0162_lut[11]),
    .O(n0162[11])
  );
  X_MUX2   \Madd_n0162_cy<12>  (
    .IB(Madd_n0162_cy[11]),
    .IA(LEFT_inf[12]),
    .SEL(Madd_n0162_lut[12]),
    .O(Madd_n0162_cy[12])
  );
  X_XOR2   \Madd_n0162_xor<12>  (
    .I0(Madd_n0162_cy[11]),
    .I1(Madd_n0162_lut[12]),
    .O(n0162[12])
  );
  X_MUX2   \Madd_n0162_cy<13>  (
    .IB(Madd_n0162_cy[12]),
    .IA(LEFT_inf[13]),
    .SEL(Madd_n0162_lut[13]),
    .O(Madd_n0162_cy[13])
  );
  X_XOR2   \Madd_n0162_xor<13>  (
    .I0(Madd_n0162_cy[12]),
    .I1(Madd_n0162_lut[13]),
    .O(n0162[13])
  );
  X_MUX2   \Madd_n0162_cy<14>  (
    .IB(Madd_n0162_cy[13]),
    .IA(LEFT_inf[14]),
    .SEL(Madd_n0162_lut[14]),
    .O(Madd_n0162_cy[14])
  );
  X_XOR2   \Madd_n0162_xor<14>  (
    .I0(Madd_n0162_cy[13]),
    .I1(Madd_n0162_lut[14]),
    .O(n0162[14])
  );
  X_MUX2   \Madd_n0162_cy<15>  (
    .IB(Madd_n0162_cy[14]),
    .IA(LEFT_inf[15]),
    .SEL(Madd_n0162_lut[15]),
    .O(Madd_n0162_cy[15])
  );
  X_XOR2   \Madd_n0162_xor<15>  (
    .I0(Madd_n0162_cy[14]),
    .I1(Madd_n0162_lut[15]),
    .O(n0162[15])
  );
  X_MUX2   \Madd_n0162_cy<16>  (
    .IB(Madd_n0162_cy[15]),
    .IA(LEFT_inf[16]),
    .SEL(Madd_n0162_lut[16]),
    .O(Madd_n0162_cy[16])
  );
  X_XOR2   \Madd_n0162_xor<16>  (
    .I0(Madd_n0162_cy[15]),
    .I1(Madd_n0162_lut[16]),
    .O(n0162[16])
  );
  X_MUX2   \Madd_n0162_cy<17>  (
    .IB(Madd_n0162_cy[16]),
    .IA(LEFT_inf[17]),
    .SEL(Madd_n0162_lut[17]),
    .O(Madd_n0162_cy[17])
  );
  X_XOR2   \Madd_n0162_xor<17>  (
    .I0(Madd_n0162_cy[16]),
    .I1(Madd_n0162_lut[17]),
    .O(n0162[17])
  );
  X_MUX2   \Madd_n0162_cy<18>  (
    .IB(Madd_n0162_cy[17]),
    .IA(LEFT_inf[17]),
    .SEL(Madd_n0162_lut[18]),
    .O(Madd_n0162_cy[18])
  );
  X_XOR2   \Madd_n0162_xor<18>  (
    .I0(Madd_n0162_cy[17]),
    .I1(Madd_n0162_lut[18]),
    .O(n0162[18])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(Mmult_n0132_Madd6_lut[0]),
    .O(Mmult_n0132_Madd6_cy[0])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<1>  (
    .IB(Mmult_n0132_Madd6_cy[0]),
    .IA(Mmult_n0132_Madd_115),
    .SEL(Mmult_n0132_Madd6_lut[1]),
    .O(Mmult_n0132_Madd6_cy[1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<2>  (
    .ADR0(Mmult_n0132_Madd_23),
    .ADR1(Mmult_n0132_Madd_25),
    .O(Mmult_n0132_Madd6_lut[2])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<2>  (
    .IB(Mmult_n0132_Madd6_cy[1]),
    .IA(Mmult_n0132_Madd_23),
    .SEL(Mmult_n0132_Madd6_lut[2]),
    .O(Mmult_n0132_Madd6_cy[2])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<2>  (
    .I0(Mmult_n0132_Madd6_cy[1]),
    .I1(Mmult_n0132_Madd6_lut[2]),
    .O(n0132[2])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<3>  (
    .ADR0(Mmult_n0132_Madd_34),
    .ADR1(Mmult_n0132_Madd_35),
    .O(Mmult_n0132_Madd6_lut[3])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<3>  (
    .IB(Mmult_n0132_Madd6_cy[2]),
    .IA(Mmult_n0132_Madd_34),
    .SEL(Mmult_n0132_Madd6_lut[3]),
    .O(Mmult_n0132_Madd6_cy[3])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<3>  (
    .I0(Mmult_n0132_Madd6_cy[2]),
    .I1(Mmult_n0132_Madd6_lut[3]),
    .O(n0132[3])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<4>  (
    .ADR0(Mmult_n0132_Madd_44),
    .ADR1(Mmult_n0132_Madd_45),
    .O(Mmult_n0132_Madd6_lut[4])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<4>  (
    .IB(Mmult_n0132_Madd6_cy[3]),
    .IA(Mmult_n0132_Madd_44),
    .SEL(Mmult_n0132_Madd6_lut[4]),
    .O(Mmult_n0132_Madd6_cy[4])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<4>  (
    .I0(Mmult_n0132_Madd6_cy[3]),
    .I1(Mmult_n0132_Madd6_lut[4]),
    .O(n0132[4])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<5>  (
    .ADR0(Mmult_n0132_Madd_54),
    .ADR1(Mmult_n0132_Madd_55),
    .O(Mmult_n0132_Madd6_lut[5])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<5>  (
    .IB(Mmult_n0132_Madd6_cy[4]),
    .IA(Mmult_n0132_Madd_54),
    .SEL(Mmult_n0132_Madd6_lut[5]),
    .O(Mmult_n0132_Madd6_cy[5])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<5>  (
    .I0(Mmult_n0132_Madd6_cy[4]),
    .I1(Mmult_n0132_Madd6_lut[5]),
    .O(n0132[5])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<6>  (
    .ADR0(Mmult_n0132_Madd_64),
    .ADR1(Mmult_n0132_Madd_65),
    .O(Mmult_n0132_Madd6_lut[6])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<6>  (
    .IB(Mmult_n0132_Madd6_cy[5]),
    .IA(Mmult_n0132_Madd_64),
    .SEL(Mmult_n0132_Madd6_lut[6]),
    .O(Mmult_n0132_Madd6_cy[6])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<6>  (
    .I0(Mmult_n0132_Madd6_cy[5]),
    .I1(Mmult_n0132_Madd6_lut[6]),
    .O(n0132[6])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<7>  (
    .ADR0(Mmult_n0132_Madd_74),
    .ADR1(Mmult_n0132_Madd_75),
    .O(Mmult_n0132_Madd6_lut[7])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<7>  (
    .IB(Mmult_n0132_Madd6_cy[6]),
    .IA(Mmult_n0132_Madd_74),
    .SEL(Mmult_n0132_Madd6_lut[7]),
    .O(Mmult_n0132_Madd6_cy[7])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<7>  (
    .I0(Mmult_n0132_Madd6_cy[6]),
    .I1(Mmult_n0132_Madd6_lut[7]),
    .O(n0132[7])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<8>  (
    .ADR0(Mmult_n0132_Madd_84),
    .ADR1(Mmult_n0132_Madd_85),
    .O(Mmult_n0132_Madd6_lut[8])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<8>  (
    .IB(Mmult_n0132_Madd6_cy[7]),
    .IA(Mmult_n0132_Madd_84),
    .SEL(Mmult_n0132_Madd6_lut[8]),
    .O(Mmult_n0132_Madd6_cy[8])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<8>  (
    .I0(Mmult_n0132_Madd6_cy[7]),
    .I1(Mmult_n0132_Madd6_lut[8]),
    .O(n0132[8])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<9>  (
    .ADR0(Mmult_n0132_Madd_94),
    .ADR1(Mmult_n0132_Madd_95),
    .O(Mmult_n0132_Madd6_lut[9])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<9>  (
    .IB(Mmult_n0132_Madd6_cy[8]),
    .IA(Mmult_n0132_Madd_94),
    .SEL(Mmult_n0132_Madd6_lut[9]),
    .O(Mmult_n0132_Madd6_cy[9])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<9>  (
    .I0(Mmult_n0132_Madd6_cy[8]),
    .I1(Mmult_n0132_Madd6_lut[9]),
    .O(n0132[9])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<10>  (
    .ADR0(Mmult_n0132_Madd_104),
    .ADR1(Mmult_n0132_Madd_105),
    .O(Mmult_n0132_Madd6_lut[10])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<10>  (
    .IB(Mmult_n0132_Madd6_cy[9]),
    .IA(Mmult_n0132_Madd_104),
    .SEL(Mmult_n0132_Madd6_lut[10]),
    .O(Mmult_n0132_Madd6_cy[10])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<10>  (
    .I0(Mmult_n0132_Madd6_cy[9]),
    .I1(Mmult_n0132_Madd6_lut[10]),
    .O(n0132[10])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<11>  (
    .ADR0(Mmult_n0132_Madd_114),
    .ADR1(Mmult_n0132_Madd_116),
    .O(Mmult_n0132_Madd6_lut[11])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<11>  (
    .IB(Mmult_n0132_Madd6_cy[10]),
    .IA(Mmult_n0132_Madd_114),
    .SEL(Mmult_n0132_Madd6_lut[11]),
    .O(Mmult_n0132_Madd6_cy[11])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<11>  (
    .I0(Mmult_n0132_Madd6_cy[10]),
    .I1(Mmult_n0132_Madd6_lut[11]),
    .O(n0132[11])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<12>  (
    .ADR0(Mmult_n0132_Madd_124),
    .ADR1(Mmult_n0132_Madd_125),
    .O(Mmult_n0132_Madd6_lut[12])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<12>  (
    .IB(Mmult_n0132_Madd6_cy[11]),
    .IA(Mmult_n0132_Madd_124),
    .SEL(Mmult_n0132_Madd6_lut[12]),
    .O(Mmult_n0132_Madd6_cy[12])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<12>  (
    .I0(Mmult_n0132_Madd6_cy[11]),
    .I1(Mmult_n0132_Madd6_lut[12]),
    .O(n0132[12])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<13>  (
    .ADR0(Mmult_n0132_Madd_133),
    .ADR1(Mmult_n0132_Madd_134),
    .O(Mmult_n0132_Madd6_lut[13])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<13>  (
    .IB(Mmult_n0132_Madd6_cy[12]),
    .IA(Mmult_n0132_Madd_133),
    .SEL(Mmult_n0132_Madd6_lut[13]),
    .O(Mmult_n0132_Madd6_cy[13])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<13>  (
    .I0(Mmult_n0132_Madd6_cy[12]),
    .I1(Mmult_n0132_Madd6_lut[13]),
    .O(n0132[13])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \Mmult_n0132_Madd6_lut<14>  (
    .ADR0(Mmult_n0132_Madd4_cy[13]),
    .ADR1(Mmult_n0132_Madd_144),
    .O(Mmult_n0132_Madd6_lut[14])
  );
  X_MUX2   \Mmult_n0132_Madd6_cy<14>  (
    .IB(Mmult_n0132_Madd6_cy[13]),
    .IA(Mmult_n0132_Madd4_cy[13]),
    .SEL(Mmult_n0132_Madd6_lut[14]),
    .O(Mmult_n0132_Madd6_cy[14])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<14>  (
    .I0(Mmult_n0132_Madd6_cy[13]),
    .I1(Mmult_n0132_Madd6_lut[14]),
    .O(n0132[14])
  );
  X_XOR2   \Mmult_n0132_Madd6_xor<15>  (
    .I0(Mmult_n0132_Madd6_cy[14]),
    .I1(Mmult_n0132_Madd_153),
    .O(n0132[15])
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<0>  (
    .IB(RESET_N_OBUF_386),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<0> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<0>_787 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<1>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<0>_787 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<1> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<1>_789 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<2>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<1>_789 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<2> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<2>_791 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<2>_791 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<3> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_793 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<4>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_793 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<4> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<4>_795 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<5>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<4>_795 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<5> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<5>_797 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<6>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<5>_797 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<6> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<6>_799 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<6>_799 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<7> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_801 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<8>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_801 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<8> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<8>_803 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<9>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<8>_803 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<9> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<9>_805 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<10>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<9>_805 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<10> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<10>_807 )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<10>_807 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<11> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_809 )
  );
  X_XOR2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<11>  (
    .I0(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<10>_807 ),
    .I1(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<11> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<11> )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<12>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_809 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<12> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<12>_811 )
  );
  X_XOR2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<12>  (
    .I0(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_809 ),
    .I1(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<12> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<12> )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<13>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<12>_811 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<13> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<13>_813 )
  );
  X_XOR2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<13>  (
    .I0(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<12>_811 ),
    .I1(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<13> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<13> )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<14>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<13>_813 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<14> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<14>_815 )
  );
  X_XOR2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<14>  (
    .I0(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<13>_813 ),
    .I1(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<14> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<14> )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<14>_815 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<15> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_817 )
  );
  X_XOR2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<15>  (
    .I0(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<14>_815 ),
    .I1(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<15> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<15> )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<16>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_817 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<16> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<16>_819 )
  );
  X_XOR2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<16>  (
    .I0(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_817 ),
    .I1(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<16> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<16> )
  );
  X_MUX2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<17>  (
    .IB(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<16>_819 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<17> ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<17>_821 )
  );
  X_XOR2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<17>  (
    .I0(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<16>_819 ),
    .I1(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<17> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<17> )
  );
  X_XOR2   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>  (
    .I0(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<17>_821 ),
    .I1(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<18> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<18> )
  );
  X_CKBUF   clk98Mbuf (
    .O(clock98MHz),
    .I(DACclock_1_4636)
  );
  X_CKBUF   \clock_bit2x_1/clkout3_buf  (
    .O(clock196M),
    .I(\clock_bit2x_1/clkfx )
  );
  X_CKBUF   \clock_bit2x_1/clkout4_buf  (
    .O(\NLW_clock_bit2x_1/clkout4_buf_O_UNCONNECTED ),
    .I(\clock_bit2x_1/clk2x )
  );
  X_CKBUF   \clock_bit2x_1/clkout2_buf  (
    .O(\NLW_clock_bit2x_1/clkout2_buf_O_UNCONNECTED ),
    .I(\clock_bit2x_1/clk2x )
  );
  X_CKBUF   \clock_bit2x_1/clkout1_buf  (
    .O(clock12288k),
    .I(\clock_bit2x_1/clk0 )
  );
  X_DCM_SP #(
    .CLKIN_DIVIDE_BY_2 ( "FALSE" ),
    .CLKOUT_PHASE_SHIFT ( "NONE" ),
    .CLK_FEEDBACK ( "1X" ),
    .DESKEW_ADJUST ( "SYSTEM_SYNCHRONOUS" ),
    .DFS_FREQUENCY_MODE ( "LOW" ),
    .DLL_FREQUENCY_MODE ( "LOW" ),
    .DSS_MODE ( "NONE" ),
    .DUTY_CYCLE_CORRECTION ( "TRUE" ),
    .FACTORY_JF ( 16'h0000 ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFX_DIVIDE ( 1 ),
    .CLKFX_MULTIPLY ( 16 ),
    .PHASE_SHIFT ( 0 ),
    .CLKDV_DIVIDE ( 2.000000 ),
    .CLKIN_PERIOD ( 81.380208 ))
  \clock_bit2x_1/dcm_sp_inst  (
    .CLK2X180(\NLW_clock_bit2x_1/dcm_sp_inst_CLK2X180_UNCONNECTED ),
    .PSCLK(\LM4550_controler_1/SEND_VALID_REG [6]),
    .CLK2X(\clock_bit2x_1/clk2x ),
    .CLKFX(\clock_bit2x_1/clkfx ),
    .CLK180(\NLW_clock_bit2x_1/dcm_sp_inst_CLK180_UNCONNECTED ),
    .CLK270(\NLW_clock_bit2x_1/dcm_sp_inst_CLK270_UNCONNECTED ),
    .RST(\LM4550_controler_1/SEND_VALID_REG [6]),
    .PSINCDEC(\LM4550_controler_1/SEND_VALID_REG [6]),
    .CLKIN(\clock_bit2x_1/clkin1 ),
    .CLKFB(clock12288k),
    .PSEN(\LM4550_controler_1/SEND_VALID_REG [6]),
    .CLK0(\clock_bit2x_1/clk0 ),
    .CLKFX180(\NLW_clock_bit2x_1/dcm_sp_inst_CLKFX180_UNCONNECTED ),
    .CLKDV(\NLW_clock_bit2x_1/dcm_sp_inst_CLKDV_UNCONNECTED ),
    .PSDONE(\NLW_clock_bit2x_1/dcm_sp_inst_PSDONE_UNCONNECTED ),
    .CLK90(\NLW_clock_bit2x_1/dcm_sp_inst_CLK90_UNCONNECTED ),
    .LOCKED(VHDC7N_OBUF_103),
    .DSSEN(\LM4550_controler_1/SEND_VALID_REG [6]),
    .STATUS({\NLW_clock_bit2x_1/dcm_sp_inst_STATUS[7]_UNCONNECTED , \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[6]_UNCONNECTED , 
\NLW_clock_bit2x_1/dcm_sp_inst_STATUS[5]_UNCONNECTED , \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[4]_UNCONNECTED , 
\NLW_clock_bit2x_1/dcm_sp_inst_STATUS[3]_UNCONNECTED , \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[2]_UNCONNECTED , 
\NLW_clock_bit2x_1/dcm_sp_inst_STATUS[1]_UNCONNECTED , \NLW_clock_bit2x_1/dcm_sp_inst_STATUS[0]_UNCONNECTED })
  );
  X_CKBUF   \clock_bit2x_1/clkin1_buf  (
    .I(BIT_CLK),
    .O(\clock_bit2x_1/clkin1 )
  );
  X_XOR2   \uart_1/Mcount_bittxcount_xor<3>  (
    .I0(\uart_1/Mcount_bittxcount_cy [2]),
    .I1(\uart_1/Mcount_bittxcount_xor<3>_rt_4613 ),
    .O(\uart_1/Result<3>3 )
  );
  X_XOR2   \uart_1/Mcount_bittxcount_xor<2>  (
    .I0(\uart_1/Mcount_bittxcount_cy [1]),
    .I1(\uart_1/Mcount_bittxcount_cy<2>_rt_4508 ),
    .O(\uart_1/Result<2>3 )
  );
  X_MUX2   \uart_1/Mcount_bittxcount_cy<2>  (
    .IB(\uart_1/Mcount_bittxcount_cy [1]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_bittxcount_cy<2>_rt_4508 ),
    .O(\uart_1/Mcount_bittxcount_cy [2])
  );
  X_XOR2   \uart_1/Mcount_bittxcount_xor<1>  (
    .I0(\uart_1/Mcount_bittxcount_cy [0]),
    .I1(\uart_1/Mcount_bittxcount_cy<1>_rt_4509 ),
    .O(\uart_1/Result<1>3 )
  );
  X_MUX2   \uart_1/Mcount_bittxcount_cy<1>  (
    .IB(\uart_1/Mcount_bittxcount_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_bittxcount_cy<1>_rt_4509 ),
    .O(\uart_1/Mcount_bittxcount_cy [1])
  );
  X_XOR2   \uart_1/Mcount_bittxcount_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\uart_1/Mcount_bittxcount_lut [0]),
    .O(\uart_1/Result<0>3 )
  );
  X_MUX2   \uart_1/Mcount_bittxcount_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(\uart_1/Mcount_bittxcount_lut [0]),
    .O(\uart_1/Mcount_bittxcount_cy [0])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<13>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [12]),
    .I1(\uart_1/Mcount_baudtxcount_xor<13>_rt_4614 ),
    .O(\uart_1/Result<13>1 )
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<12>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [11]),
    .I1(\uart_1/Mcount_baudtxcount_cy<12>_rt_4510 ),
    .O(\uart_1/Result<12>1 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<12>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [11]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<12>_rt_4510 ),
    .O(\uart_1/Mcount_baudtxcount_cy [12])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<11>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [10]),
    .I1(\uart_1/Mcount_baudtxcount_cy<11>_rt_4511 ),
    .O(\uart_1/Result<11>1 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<11>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [10]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<11>_rt_4511 ),
    .O(\uart_1/Mcount_baudtxcount_cy [11])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<10>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [9]),
    .I1(\uart_1/Mcount_baudtxcount_cy<10>_rt_4512 ),
    .O(\uart_1/Result<10>1 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<10>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [9]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<10>_rt_4512 ),
    .O(\uart_1/Mcount_baudtxcount_cy [10])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<9>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [8]),
    .I1(\uart_1/Mcount_baudtxcount_cy<9>_rt_4513 ),
    .O(\uart_1/Result<9>1 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<9>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [8]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<9>_rt_4513 ),
    .O(\uart_1/Mcount_baudtxcount_cy [9])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<8>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [7]),
    .I1(\uart_1/Mcount_baudtxcount_cy<8>_rt_4514 ),
    .O(\uart_1/Result<8>1 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<8>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [7]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<8>_rt_4514 ),
    .O(\uart_1/Mcount_baudtxcount_cy [8])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<7>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [6]),
    .I1(\uart_1/Mcount_baudtxcount_cy<7>_rt_4515 ),
    .O(\uart_1/Result<7>1 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<7>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [6]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<7>_rt_4515 ),
    .O(\uart_1/Mcount_baudtxcount_cy [7])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<6>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [5]),
    .I1(\uart_1/Mcount_baudtxcount_cy<6>_rt_4516 ),
    .O(\uart_1/Result<6>1 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<6>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [5]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<6>_rt_4516 ),
    .O(\uart_1/Mcount_baudtxcount_cy [6])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<5>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [4]),
    .I1(\uart_1/Mcount_baudtxcount_cy<5>_rt_4517 ),
    .O(\uart_1/Result<5>1 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<5>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [4]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<5>_rt_4517 ),
    .O(\uart_1/Mcount_baudtxcount_cy [5])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<4>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [3]),
    .I1(\uart_1/Mcount_baudtxcount_cy<4>_rt_4518 ),
    .O(\uart_1/Result<4>1 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<4>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [3]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<4>_rt_4518 ),
    .O(\uart_1/Mcount_baudtxcount_cy [4])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<3>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [2]),
    .I1(\uart_1/Mcount_baudtxcount_cy<3>_rt_4519 ),
    .O(\uart_1/Result<3>2 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<3>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [2]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<3>_rt_4519 ),
    .O(\uart_1/Mcount_baudtxcount_cy [3])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<2>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [1]),
    .I1(\uart_1/Mcount_baudtxcount_cy<2>_rt_4520 ),
    .O(\uart_1/Result<2>2 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<2>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [1]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<2>_rt_4520 ),
    .O(\uart_1/Mcount_baudtxcount_cy [2])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<1>  (
    .I0(\uart_1/Mcount_baudtxcount_cy [0]),
    .I1(\uart_1/Mcount_baudtxcount_cy<1>_rt_4521 ),
    .O(\uart_1/Result<1>2 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<1>  (
    .IB(\uart_1/Mcount_baudtxcount_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudtxcount_cy<1>_rt_4521 ),
    .O(\uart_1/Mcount_baudtxcount_cy [1])
  );
  X_XOR2   \uart_1/Mcount_baudtxcount_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\uart_1/Mcount_baudtxcount_lut [0]),
    .O(\uart_1/Result<0>2 )
  );
  X_MUX2   \uart_1/Mcount_baudtxcount_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(\uart_1/Mcount_baudtxcount_lut [0]),
    .O(\uart_1/Mcount_baudtxcount_cy [0])
  );
  X_XOR2   \uart_1/Mcount_bitrxcount_xor<3>  (
    .I0(\uart_1/Mcount_bitrxcount_cy [2]),
    .I1(\uart_1/Mcount_bitrxcount_xor<3>_rt_4615 ),
    .O(\uart_1/Result [3])
  );
  X_XOR2   \uart_1/Mcount_bitrxcount_xor<2>  (
    .I0(\uart_1/Mcount_bitrxcount_cy [1]),
    .I1(\uart_1/Mcount_bitrxcount_cy<2>_rt_4522 ),
    .O(\uart_1/Result [2])
  );
  X_MUX2   \uart_1/Mcount_bitrxcount_cy<2>  (
    .IB(\uart_1/Mcount_bitrxcount_cy [1]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_bitrxcount_cy<2>_rt_4522 ),
    .O(\uart_1/Mcount_bitrxcount_cy [2])
  );
  X_XOR2   \uart_1/Mcount_bitrxcount_xor<1>  (
    .I0(\uart_1/Mcount_bitrxcount_cy [0]),
    .I1(\uart_1/Mcount_bitrxcount_cy<1>_rt_4523 ),
    .O(\uart_1/Result [1])
  );
  X_MUX2   \uart_1/Mcount_bitrxcount_cy<1>  (
    .IB(\uart_1/Mcount_bitrxcount_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_bitrxcount_cy<1>_rt_4523 ),
    .O(\uart_1/Mcount_bitrxcount_cy [1])
  );
  X_XOR2   \uart_1/Mcount_bitrxcount_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\uart_1/Mcount_bitrxcount_lut [0]),
    .O(\uart_1/Result [0])
  );
  X_MUX2   \uart_1/Mcount_bitrxcount_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(\uart_1/Mcount_bitrxcount_lut [0]),
    .O(\uart_1/Mcount_bitrxcount_cy [0])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<13>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [12]),
    .I1(\uart_1/Mcount_baudrxcount_xor<13>_rt_4616 ),
    .O(\uart_1/Result [13])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<12>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [11]),
    .I1(\uart_1/Mcount_baudrxcount_cy<12>_rt_4524 ),
    .O(\uart_1/Result [12])
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<12>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [11]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<12>_rt_4524 ),
    .O(\uart_1/Mcount_baudrxcount_cy [12])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<11>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [10]),
    .I1(\uart_1/Mcount_baudrxcount_cy<11>_rt_4525 ),
    .O(\uart_1/Result [11])
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<11>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [10]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<11>_rt_4525 ),
    .O(\uart_1/Mcount_baudrxcount_cy [11])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<10>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [9]),
    .I1(\uart_1/Mcount_baudrxcount_cy<10>_rt_4526 ),
    .O(\uart_1/Result [10])
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<10>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [9]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<10>_rt_4526 ),
    .O(\uart_1/Mcount_baudrxcount_cy [10])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<9>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [8]),
    .I1(\uart_1/Mcount_baudrxcount_cy<9>_rt_4527 ),
    .O(\uart_1/Result [9])
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<9>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [8]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<9>_rt_4527 ),
    .O(\uart_1/Mcount_baudrxcount_cy [9])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<8>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [7]),
    .I1(\uart_1/Mcount_baudrxcount_cy<8>_rt_4528 ),
    .O(\uart_1/Result [8])
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<8>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [7]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<8>_rt_4528 ),
    .O(\uart_1/Mcount_baudrxcount_cy [8])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<7>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [6]),
    .I1(\uart_1/Mcount_baudrxcount_cy<7>_rt_4529 ),
    .O(\uart_1/Result [7])
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<7>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [6]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<7>_rt_4529 ),
    .O(\uart_1/Mcount_baudrxcount_cy [7])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<6>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [5]),
    .I1(\uart_1/Mcount_baudrxcount_cy<6>_rt_4530 ),
    .O(\uart_1/Result [6])
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<6>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [5]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<6>_rt_4530 ),
    .O(\uart_1/Mcount_baudrxcount_cy [6])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<5>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [4]),
    .I1(\uart_1/Mcount_baudrxcount_cy<5>_rt_4531 ),
    .O(\uart_1/Result [5])
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<5>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [4]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<5>_rt_4531 ),
    .O(\uart_1/Mcount_baudrxcount_cy [5])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<4>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [3]),
    .I1(\uart_1/Mcount_baudrxcount_cy<4>_rt_4532 ),
    .O(\uart_1/Result [4])
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<4>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [3]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<4>_rt_4532 ),
    .O(\uart_1/Mcount_baudrxcount_cy [4])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<3>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [2]),
    .I1(\uart_1/Mcount_baudrxcount_cy<3>_rt_4533 ),
    .O(\uart_1/Result<3>1 )
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<3>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [2]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<3>_rt_4533 ),
    .O(\uart_1/Mcount_baudrxcount_cy [3])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<2>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [1]),
    .I1(\uart_1/Mcount_baudrxcount_cy<2>_rt_4534 ),
    .O(\uart_1/Result<2>1 )
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<2>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [1]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<2>_rt_4534 ),
    .O(\uart_1/Mcount_baudrxcount_cy [2])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<1>  (
    .I0(\uart_1/Mcount_baudrxcount_cy [0]),
    .I1(\uart_1/Mcount_baudrxcount_cy<1>_rt_4535 ),
    .O(\uart_1/Result<1>1 )
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<1>  (
    .IB(\uart_1/Mcount_baudrxcount_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\uart_1/Mcount_baudrxcount_cy<1>_rt_4535 ),
    .O(\uart_1/Mcount_baudrxcount_cy [1])
  );
  X_XOR2   \uart_1/Mcount_baudrxcount_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\uart_1/Mcount_baudrxcount_lut [0]),
    .O(\uart_1/Result<0>1 )
  );
  X_MUX2   \uart_1/Mcount_baudrxcount_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(\uart_1/Mcount_baudrxcount_lut [0]),
    .O(\uart_1/Mcount_baudrxcount_cy [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/bittxcount_3  (
    .CLK(clock98MHz),
    .CE(\uart_1/baudtxclock ),
    .I(\uart_1/Result<3>3 ),
    .SRST(\uart_1/Mcount_bittxcount_val ),
    .O(\uart_1/bittxcount [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/bittxcount_2  (
    .CLK(clock98MHz),
    .CE(\uart_1/baudtxclock ),
    .I(\uart_1/Result<2>3 ),
    .SRST(\uart_1/Mcount_bittxcount_val ),
    .O(\uart_1/bittxcount [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/bittxcount_0  (
    .CLK(clock98MHz),
    .CE(\uart_1/baudtxclock ),
    .I(\uart_1/Result<0>3 ),
    .SRST(\uart_1/Mcount_bittxcount_val ),
    .O(\uart_1/bittxcount [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/bittxcount_1  (
    .CLK(clock98MHz),
    .CE(\uart_1/baudtxclock ),
    .I(\uart_1/Result<1>3 ),
    .SRST(\uart_1/Mcount_bittxcount_val ),
    .O(\uart_1/bittxcount [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_12  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<12>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_11  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<11>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_13  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<13>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_9  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<9>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_8  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<8>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_10  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<10>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_6  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<6>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_7  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<7>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_3  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<3>2 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_0  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<0>2 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_1  (
    .CLK(clock98MHz),
    .CE(\uart_1/statetxbc_976 ),
    .I(\uart_1/Result<1>2 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/baudtxcount [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_12  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result [12]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_11  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result [11]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_13  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result [13]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_10  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result [10]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_9  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result [9]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_7  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result [7]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_6  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result [6]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_8  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result [8]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_3  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result<3>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_1  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result<1>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_0  (
    .CLK(clock98MHz),
    .CE(\uart_1/staterxbc_977 ),
    .I(\uart_1/Result<0>1 ),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .O(\uart_1/baudrxcount [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/bitrxcount_3  (
    .CLK(clock98MHz),
    .CE(\uart_1/baudrxclock ),
    .I(\uart_1/Result [3]),
    .SRST(\uart_1/Mcount_bitrxcount_val ),
    .O(\uart_1/bitrxcount [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/bitrxcount_2  (
    .CLK(clock98MHz),
    .CE(\uart_1/baudrxclock ),
    .I(\uart_1/Result [2]),
    .SRST(\uart_1/Mcount_bitrxcount_val ),
    .O(\uart_1/bitrxcount [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/bitrxcount_0  (
    .CLK(clock98MHz),
    .CE(\uart_1/baudrxclock ),
    .I(\uart_1/Result [0]),
    .SRST(\uart_1/Mcount_bitrxcount_val ),
    .O(\uart_1/bitrxcount [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/bitrxcount_1  (
    .CLK(clock98MHz),
    .CE(\uart_1/baudrxclock ),
    .I(\uart_1/Result [1]),
    .SRST(\uart_1/Mcount_bitrxcount_val ),
    .O(\uart_1/bitrxcount [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/dout_7  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0254_inv ),
    .I(\uart_1/rxdata [8]),
    .SRST(reset_255),
    .O(\uart_1/dout [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/dout_6  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0254_inv ),
    .I(\uart_1/rxdata [7]),
    .SRST(reset_255),
    .O(\uart_1/dout [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/dout_5  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0254_inv ),
    .I(\uart_1/rxdata [6]),
    .SRST(reset_255),
    .O(\uart_1/dout [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/dout_4  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0254_inv ),
    .I(\uart_1/rxdata [5]),
    .SRST(reset_255),
    .O(\uart_1/dout [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/dout_3  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0254_inv ),
    .I(\uart_1/rxdata [4]),
    .SRST(reset_255),
    .O(\uart_1/dout [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/dout_2  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0254_inv ),
    .I(\uart_1/rxdata [3]),
    .SRST(reset_255),
    .O(\uart_1/dout [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/dout_1  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0254_inv ),
    .I(\uart_1/rxdata [2]),
    .SRST(reset_255),
    .O(\uart_1/dout [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/dout_0  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0254_inv ),
    .I(\uart_1/rxdata [1]),
    .SRST(reset_255),
    .O(\uart_1/dout [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/txdata_8  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0266_inv_903 ),
    .I(RESET_N_OBUF_386),
    .SRST(reset_255),
    .O(\uart_1/txdata [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/txdata_7  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0266_inv_903 ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<7> ),
    .SRST(reset_255),
    .O(\uart_1/txdata [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/txdata_6  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0266_inv_903 ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<6> ),
    .SRST(reset_255),
    .O(\uart_1/txdata [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/txdata_5  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0266_inv_903 ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<5> ),
    .SRST(reset_255),
    .O(\uart_1/txdata [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/txdata_4  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0266_inv_903 ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<4> ),
    .SRST(reset_255),
    .O(\uart_1/txdata [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/txdata_3  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0266_inv_903 ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<3> ),
    .SRST(reset_255),
    .O(\uart_1/txdata [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/txdata_2  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0266_inv_903 ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<2> ),
    .SRST(reset_255),
    .O(\uart_1/txdata [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/txdata_1  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0266_inv_903 ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<1> ),
    .SRST(reset_255),
    .O(\uart_1/txdata [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/txdata_0  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0266_inv_903 ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<0> ),
    .SRST(reset_255),
    .O(\uart_1/txdata [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rxdata_8  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0242_inv ),
    .I(\uart_1/rx3_978 ),
    .SRST(reset_255),
    .O(\uart_1/rxdata [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rxdata_7  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0242_inv ),
    .I(\uart_1/rxdata [8]),
    .SRST(reset_255),
    .O(\uart_1/rxdata [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rxdata_6  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0242_inv ),
    .I(\uart_1/rxdata [7]),
    .SRST(reset_255),
    .O(\uart_1/rxdata [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rxdata_5  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0242_inv ),
    .I(\uart_1/rxdata [6]),
    .SRST(reset_255),
    .O(\uart_1/rxdata [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rxdata_4  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0242_inv ),
    .I(\uart_1/rxdata [5]),
    .SRST(reset_255),
    .O(\uart_1/rxdata [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rxdata_3  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0242_inv ),
    .I(\uart_1/rxdata [4]),
    .SRST(reset_255),
    .O(\uart_1/rxdata [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rxdata_2  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0242_inv ),
    .I(\uart_1/rxdata [3]),
    .SRST(reset_255),
    .O(\uart_1/rxdata [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rxdata_1  (
    .CLK(clock98MHz),
    .CE(\uart_1/_n0242_inv ),
    .I(\uart_1/rxdata [2]),
    .SRST(reset_255),
    .O(\uart_1/rxdata [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rx3  (
    .CLK(clock98MHz),
    .I(\uart_1/rx2_979 ),
    .SRST(reset_255),
    .O(\uart_1/rx3_978 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rx2  (
    .CLK(clock98MHz),
    .I(\uart_1/rx1_980 ),
    .SRST(reset_255),
    .O(\uart_1/rx2_979 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/rx1  (
    .CLK(clock98MHz),
    .I(rx_IBUF_13),
    .SRST(reset_255),
    .O(\uart_1/rx1_980 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<30>_989 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_rt_4617 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<31> )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<30>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<29>_990 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<30>_rt_4536 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<30> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<30>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<29>_990 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<30>_rt_4536 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<30>_989 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<29>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<28>_991 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<29>_rt_4537 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<29> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<29>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<28>_991 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<29>_rt_4537 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<29>_990 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<28>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_992 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<28>_rt_4538 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<28> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<28>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_992 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<28>_rt_4538 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<28>_991 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<27>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<26>_993 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_rt_4539 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<27> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<26>_993 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_rt_4539 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_992 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<26>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<25>_994 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<26>_rt_4540 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<26> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<26>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<25>_994 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<26>_rt_4540 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<26>_993 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<25>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<24>_995 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<25>_rt_4541 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<25> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<25>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<24>_995 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<25>_rt_4541 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<25>_994 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<24>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_996 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<24>_rt_4542 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<24> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<24>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_996 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<24>_rt_4542 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<24>_995 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<23>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<22>_997 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_rt_4543 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<23> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<22>_997 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_rt_4543 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_996 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<22>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<21>_998 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<22>_rt_4544 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<22> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<22>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<21>_998 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<22>_rt_4544 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<22>_997 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<21>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<20>_999 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<21>_rt_4545 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<21> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<21>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<20>_999 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<21>_rt_4545 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<21>_998 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<20>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_1000 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<20>_rt_4546 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<20> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<20>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_1000 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<20>_rt_4546 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<20>_999 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<19>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<18>_1001 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_rt_4547 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<19> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<18>_1001 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_rt_4547 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_1000 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<18>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<17>_1002 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<18>_rt_4548 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<18> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<18>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<17>_1002 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<18>_rt_4548 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<18>_1001 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<17>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<16>_1003 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<17>_rt_4549 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<17> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<17>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<16>_1003 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<17>_rt_4549 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<17>_1002 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<16>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_1004 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<16>_rt_4550 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<16> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<16>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_1004 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<16>_rt_4550 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<16>_1003 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<15>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<14>_1005 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_rt_4551 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<15> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<14>_1005 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_rt_4551 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_1004 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<14>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<13>_1006 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<14>_rt_4552 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<14> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<14>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<13>_1006 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<14>_rt_4552 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<14>_1005 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<13>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<12>_1007 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<13>_rt_4553 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<13> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<13>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<12>_1007 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<13>_rt_4553 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<13>_1006 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<12>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_1008 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<12>_rt_4554 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<12> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<12>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_1008 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<12>_rt_4554 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<12>_1007 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<11>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<10>_1009 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_rt_4555 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<11> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<10>_1009 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_rt_4555 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_1008 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<10>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<9>_1010 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<10>_rt_4556 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<10> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<10>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<9>_1010 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<10>_rt_4556 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<10>_1009 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<9>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<8>_1011 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<9>_rt_4557 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<9> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<9>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<8>_1011 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<9>_rt_4557 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<9>_1010 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<8>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_1012 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<8>_rt_4558 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<8> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<8>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_1012 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<8>_rt_4558 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<8>_1011 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<7>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<6>_1013 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_rt_4559 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<7> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<6>_1013 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_rt_4559 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_1012 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<6>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<5>_1014 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<6>_rt_4560 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<6> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<6>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<5>_1014 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<6>_rt_4560 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<6>_1013 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<5>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<4>_1015 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<5>_rt_4561 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<5> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<5>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<4>_1015 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<5>_rt_4561 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<5>_1014 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<4>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_1016 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<4>_rt_4562 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<4> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<4>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_1016 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<4>_rt_4562 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<4>_1015 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<3>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<2>_1017 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_rt_4563 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<3> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<2>_1017 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_rt_4563 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_1016 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<2>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<1>_1018 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<2>_rt_4564 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<2> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<2>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<1>_1018 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<2>_rt_4564 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<2>_1017 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<1>  (
    .I0(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<0>_1019 ),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<1>_rt_4565 ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<1> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<1>  (
    .IB(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<0>_1019 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<1>_rt_4565 ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<1>_1018 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_lut<0> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<0> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_lut<0> ),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<0>_1019 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<30>_1021 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_rt_4618 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31> )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<30>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<29>_1022 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<30>_rt_4566 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<30> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<30>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<29>_1022 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<30>_rt_4566 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<30>_1021 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<29>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<28>_1023 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<29>_rt_4567 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<29> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<29>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<28>_1023 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<29>_rt_4567 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<29>_1022 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<28>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_1024 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<28>_rt_4568 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<28> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<28>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_1024 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<28>_rt_4568 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<28>_1023 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<27>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<26>_1025 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_rt_4569 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<27> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<26>_1025 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_rt_4569 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_1024 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<26>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<25>_1026 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<26>_rt_4570 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<26> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<26>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<25>_1026 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<26>_rt_4570 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<26>_1025 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<25>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<24>_1027 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<25>_rt_4571 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<25> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<25>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<24>_1027 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<25>_rt_4571 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<25>_1026 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<24>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_1028 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<24>_rt_4572 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<24> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<24>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_1028 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<24>_rt_4572 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<24>_1027 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<23>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<22>_1029 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_rt_4573 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<23> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<22>_1029 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_rt_4573 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_1028 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<22>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<21>_1030 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<22>_rt_4574 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<22> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<22>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<21>_1030 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<22>_rt_4574 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<22>_1029 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<21>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<20>_1031 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<21>_rt_4575 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<21> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<21>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<20>_1031 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<21>_rt_4575 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<21>_1030 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<20>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_1032 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<20>_rt_4576 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<20> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<20>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_1032 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<20>_rt_4576 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<20>_1031 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<19>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<18>_1033 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_rt_4577 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<19> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<18>_1033 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_rt_4577 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_1032 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<18>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<17>_1034 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<18>_rt_4578 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<18> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<18>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<17>_1034 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<18>_rt_4578 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<18>_1033 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<17>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<16>_1035 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<17>_rt_4579 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<17> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<17>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<16>_1035 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<17>_rt_4579 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<17>_1034 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<16>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_1036 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<16>_rt_4580 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<16> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<16>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_1036 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<16>_rt_4580 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<16>_1035 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<15>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<14>_1037 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_rt_4581 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<15> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<14>_1037 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_rt_4581 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_1036 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<14>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<13>_1038 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<14>_rt_4582 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<14> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<14>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<13>_1038 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<14>_rt_4582 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<14>_1037 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<13>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<12>_1039 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<13>_rt_4583 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<13> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<13>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<12>_1039 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<13>_rt_4583 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<13>_1038 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<12>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_1040 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<12>_rt_4584 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<12> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<12>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_1040 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<12>_rt_4584 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<12>_1039 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<11>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<10>_1041 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_rt_4585 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<11> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<10>_1041 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_rt_4585 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_1040 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<10>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<9>_1042 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<10>_rt_4586 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<10> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<10>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<9>_1042 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<10>_rt_4586 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<10>_1041 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<9>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<8>_1043 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<9>_rt_4587 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<9> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<9>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<8>_1043 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<9>_rt_4587 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<9>_1042 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<8>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_1044 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<8>_rt_4588 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<8> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<8>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_1044 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<8>_rt_4588 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<8>_1043 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<7>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<6>_1045 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_rt_4589 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<7> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<6>_1045 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_rt_4589 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_1044 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<6>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<5>_1046 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<6>_rt_4590 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<6> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<6>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<5>_1046 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<6>_rt_4590 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<6>_1045 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<5>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<4>_1047 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<5>_rt_4591 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<5> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<5>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<4>_1047 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<5>_rt_4591 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<5>_1046 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<4>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_1048 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<4>_rt_4592 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<4> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<4>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_1048 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<4>_rt_4592 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<4>_1047 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<3>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<2>_1049 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_rt_4593 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<3> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<2>_1049 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_rt_4593 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_1048 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<2>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<1>_1050 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<2>_rt_4594 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<2> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<2>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<1>_1050 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<2>_rt_4594 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<2>_1049 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<1>  (
    .I0(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<0>_1051 ),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<1>_rt_4595 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<1> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<1>  (
    .IB(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<0>_1051 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<1>_rt_4595 ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<1>_1050 )
  );
  X_XOR2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_lut<0> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<0> )
  );
  X_MUX2   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_lut<0> ),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<0>_1051 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SYNC_REGISTER_READY  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .O(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SYNC_REGISTER  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/DELAY_SYNC_REGISTER2_1742 ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DELAY_SYNC_REGISTER2  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/DELAY_SYNC_REGISTER_1743 ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DELAY_SYNC_REGISTER2_1742 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DELAY_SYNC_REGISTER  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/DELAY_SYNC2_2074 ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DELAY_SYNC_REGISTER_1743 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_REG_3  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/NEXTSTATE_REG [3]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/STATE_REG [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_REG_2  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/NEXTSTATE_REG [2]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/STATE_REG [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_REG_1  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/NEXTSTATE_REG [1]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/STATE_REG [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_REG_0  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/NEXTSTATE_REG [0]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/STATE_REG [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DELAY_SYNC2  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DELAY_SYNC2_2074 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_REG_3  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/_n0365_inv ),
    .I(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<3> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/NEXTSTATE_REG [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_REG_2  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/_n0365_inv ),
    .I(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<2> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/NEXTSTATE_REG [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_REG_1  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/_n0365_inv ),
    .I(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<1> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/NEXTSTATE_REG [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_REG_0  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/_n0365_inv ),
    .I(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<0> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/NEXTSTATE_REG [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_31  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<31> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_30  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<30> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_29  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<29> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_28  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<28> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_27  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<27> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_26  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<26> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_25  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<25> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_24  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<24> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_23  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<23> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_22  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<22> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_21  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<21> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_20  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<20> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_19  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<19> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_18  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<18> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_17  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<17> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_16  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<16> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_15  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<15> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_14  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<14> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_13  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<13> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_12  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<12> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_11  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<11> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_10  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<10> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_9  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<9> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_8  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<8> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_7  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<7> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_6  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<6> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_5  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<5> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_4  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<4> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_3  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<3> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_2  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<2> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_1  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<1> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_0  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<0> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DELAY_SYNC1  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/SYNC_1_4635 ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SYNC  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_SYNC_Mux_17_o ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/SYNC_99 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATUS_REG_3  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o ),
    .I(\LM4550_controler_1/FRAME_IN[207] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/STATUS_REG [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATUS_REG_2  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o ),
    .I(\LM4550_controler_1/FRAME_IN[206] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/STATUS_REG [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATUS_REG_1  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o ),
    .I(\LM4550_controler_1/FRAME_IN[205] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/STATUS_REG [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATUS_REG_0  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o ),
    .I(\LM4550_controler_1/FRAME_IN[204] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/STATUS_REG [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_254  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[254] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[254] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_251  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[251] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[251] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_239  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[239] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[239] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_237  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[237] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[237] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_236  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[236] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[236] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_235  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[235] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[235] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_234  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[234] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[234] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_233  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[233] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[233] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_232  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[232] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[232] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_219  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[219] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[219] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_218  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[218] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[218] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_217  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[217] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[217] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_216  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[216] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[216] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_215  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[215] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[215] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_214  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[214] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[214] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_213  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[213] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[213] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_212  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[212] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[212] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_211  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[211] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[211] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_210  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[210] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[210] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_209  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[209] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[209] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_208  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[208] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[208] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_207  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[207] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[207] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_206  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[206] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[206] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_205  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[205] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[205] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_204  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[204] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[204] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_199  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[199] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[199] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_198  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[198] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[198] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_197  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[197] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[197] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_196  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[196] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[196] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_195  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[195] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[195] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_194  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[194] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[194] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_193  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[193] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[193] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_192  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[192] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[192] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_191  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[191] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[191] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_190  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[190] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[190] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_189  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[189] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[189] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_188  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[188] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[188] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_187  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[187] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[187] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_186  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[186] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[186] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_185  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[185] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[185] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_184  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[184] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[184] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_183  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[183] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[183] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_182  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[182] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[182] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_179  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[179] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[179] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_178  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[178] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[178] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_177  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[177] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[177] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_176  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[176] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[176] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_175  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[175] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[175] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_174  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[174] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[174] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_173  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[173] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[173] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_172  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[172] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[172] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_171  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[171] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[171] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_170  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[170] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[170] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_169  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[169] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[169] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_168  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[168] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[168] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_167  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[167] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[167] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_166  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[166] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[166] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_165  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[165] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[165] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_164  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[164] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[164] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_163  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[163] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[163] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_162  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/FRAME_OUT[162] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_TO_SEND[162] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_254  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[254] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_251  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RESET_N_OBUF_386),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[251] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_239  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0199[19] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[239] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_237  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0199[17] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[237] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_236  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0199[16] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[236] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_235  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0199[15] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[235] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_234  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0199[14] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[234] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_233  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0199[13] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[233] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_232  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0199[12] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[232] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_219  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [19]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[219] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_218  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [18]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[218] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_217  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [17]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[217] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_216  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [16]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[216] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_215  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [15]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[215] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_214  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [14]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[214] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_213  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [13]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[213] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_212  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [12]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[212] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_211  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [11]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[211] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_210  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [10]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[210] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_209  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [9]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[209] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_208  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [8]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[208] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_207  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [7]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[207] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_206  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [6]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[206] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_205  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [5]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[205] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_204  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/n0200 [4]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[204] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_199  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[17]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[199] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_198  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[16]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[198] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_197  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[15]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[197] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_196  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[14]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[196] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_195  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[13]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[195] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_194  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[12]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[194] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_193  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[11]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[193] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_192  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[10]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[192] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_191  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[9]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[191] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_190  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[8]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[190] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_189  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[7]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[189] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_188  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[6]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[188] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_187  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[5]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[187] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_186  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[4]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[186] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_185  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[3]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[185] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_184  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[2]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[184] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_183  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[1]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[183] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_182  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(LEFT_in[0]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[182] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_179  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[17]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[179] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_178  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[16]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[178] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_177  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[15]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[177] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_176  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[14]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[176] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_175  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[13]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[175] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_174  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[12]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[174] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_173  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[11]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[173] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_172  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[10]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[172] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_171  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[9]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[171] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_170  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[8]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[170] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_169  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[7]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[169] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_168  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[6]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[168] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_167  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[5]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[167] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_166  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[4]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[166] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_165  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[3]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[165] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_164  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[2]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[164] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_163  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[1]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[163] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_162  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .I(RIGHT_in[0]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_OUT[162] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_252  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[252] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[252] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_251  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[251] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[251] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_207  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[207] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[207] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_206  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[206] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[206] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_205  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[205] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[205] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_204  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[204] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[204] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_199  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[199] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[199] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_198  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[198] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[198] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_197  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[197] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[197] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_196  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[196] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[196] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_195  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[195] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[195] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_194  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[194] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[194] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_193  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[193] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[193] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_192  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[192] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[192] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_191  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[191] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[191] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_190  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[190] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[190] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_189  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[189] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[189] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_188  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[188] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[188] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_187  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[187] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[187] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_186  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[186] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[186] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_185  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[185] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[185] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_184  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[184] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[184] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_183  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[183] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[183] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_182  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[182] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[182] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_179  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[179] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[179] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_178  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[178] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[178] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_177  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[177] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[177] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_176  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[176] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[176] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_175  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[175] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[175] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_174  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[174] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[174] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_173  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[173] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[173] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_172  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[172] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[172] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_171  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[171] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[171] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_170  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[170] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[170] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_169  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[169] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[169] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_168  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[168] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[168] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_167  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[167] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[167] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_166  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[166] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[166] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_165  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[165] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[165] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_164  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[164] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[164] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_163  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[163] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[163] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_162  (
    .CLK(clock98MHz),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .I(\LM4550_controler_1/DATA_RECEIVED[162] ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/FRAME_IN[162] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_1  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/NEXTSTATE [1]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/STATE [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_0  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/NEXTSTATE [0]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/STATE [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_252  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_252/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [251]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[252] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_251  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_251/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [250]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[251] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_207  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_207/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [206]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[207] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_206  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_206/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [205]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[206] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_205  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_205/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [204]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[205] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_204  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_204/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [203]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[204] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_199  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_199/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [198]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[199] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_198  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_198/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [197]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[198] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_197  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_197/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [196]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[197] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_196  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_196/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [195]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[196] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_195  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_195/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [194]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[195] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_194  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_194/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [193]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[194] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_193  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_193/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [192]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[193] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_192  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_192/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [191]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[192] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_191  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_191/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [190]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[191] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_190  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_190/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [189]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[190] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_189  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_189/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [188]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[189] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_188  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_188/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [187]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[188] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_187  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_187/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [186]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[187] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_186  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_186/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [185]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[186] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_185  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_185/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [184]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[185] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_184  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_184/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [183]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[184] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_183  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_183/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [182]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[183] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_182  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_182/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [181]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[182] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_179  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_179/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [178]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[179] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_178  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_178/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [177]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[178] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_177  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_177/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [176]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[177] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_176  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_176/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [175]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[176] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_175  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_175/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [174]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[175] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_174  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_174/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [173]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[174] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_173  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_173/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [172]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[173] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_172  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_172/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [171]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[172] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_171  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_171/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [170]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[171] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_170  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_170/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [169]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[170] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_169  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_169/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [168]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[169] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_168  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_168/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [167]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[168] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_167  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_167/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [166]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[167] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_166  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_166/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [165]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[166] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_165  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_165/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [164]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[165] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_164  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_164/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [163]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[164] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_163  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_163/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [162]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[163] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_162  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_162/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .I(\LM4550_controler_1/IN_SHIFT [161]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DATA_RECEIVED[162] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_1  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0291_inv ),
    .I(\LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<1> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/NEXTSTATE [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_0  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0291_inv ),
    .I(\LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<0> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/NEXTSTATE [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \LM4550_controler_1/READ_WRITE  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_118_o ),
    .SSET(reset_255),
    .O(\LM4550_controler_1/READ_WRITE_1674 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_5  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<5> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/SEND_VALID_REG [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_4  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<4> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/SEND_VALID_REG [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_3  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<3> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/SEND_VALID_REG [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_2  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<2> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/SEND_VALID_REG [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_1  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<1> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/SEND_VALID_REG [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_0  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<0> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/SEND_VALID_REG [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/VALID_REGISTER_DATA  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_Select_116_o ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \LM4550_controler_1/RDY  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_107_o ),
    .SSET(reset_255),
    .O(\LM4550_controler_1/RDY_100 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_15  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<15> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [15]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_14  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<14> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [14]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_13  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<13> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_12  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<12> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_11  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<11> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_10  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<10> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_9  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<9> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_8  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<8> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_7  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<7> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_6  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<6> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_5  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<5> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_4  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<4> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_3  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<3> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_2  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<2> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_1  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<1> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_0  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<0> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/DIN_REG [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_5  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<5> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/REGID_REG [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_4  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<4> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/REGID_REG [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_3  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<3> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/REGID_REG [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_2  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<2> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/REGID_REG [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_1  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<1> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/REGID_REG [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_0  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/REGID_REG [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_31  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<31> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [31]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_30  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<30> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [30]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_29  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<29> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [29]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_28  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<28> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [28]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_27  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<27> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [27]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_26  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<26> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [26]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_25  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<25> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [25]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_24  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<24> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [24]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_23  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<23> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [23]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_22  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<22> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [22]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_21  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<21> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [21]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_20  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<20> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [20]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_19  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<19> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [19]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_18  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<18> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [18]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_17  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<17> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [17]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_16  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<16> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [16]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_15  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<15> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [15]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_14  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<14> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [14]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_13  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<13> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_12  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<12> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_11  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<11> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_10  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_9  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<9> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_8  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<8> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_7  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<7> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_6  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<6> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_5  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<5> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_4  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<4> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_3  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<3> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_2  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<2> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_1  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<1> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_0  (
    .CLK(clock98MHz),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<0> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/count_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_251  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_251/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [250]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [251]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_250  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_250/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [249]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [250]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_249  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_249/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [248]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [249]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_248  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_248/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [247]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [248]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_247  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_247/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [246]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [247]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_246  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_246/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [245]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [246]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_245  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_245/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [244]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [245]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_244  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_244/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [243]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [244]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_243  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_243/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [242]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [243]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_242  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_242/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [241]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [242]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_241  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_241/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [240]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [241]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_240  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_240/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [239]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [240]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_239  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_239/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [238]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [239]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_238  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_238/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [237]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [238]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_237  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_237/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [236]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [237]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_236  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_236/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [235]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [236]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_235  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_235/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [234]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [235]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_234  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_234/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [233]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [234]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_233  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_233/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [232]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [233]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_232  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_232/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [231]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [232]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_231  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_231/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [230]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [231]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_230  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_230/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [229]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [230]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_229  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_229/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [228]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [229]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_228  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_228/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [227]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [228]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_227  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_227/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [226]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [227]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_226  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_226/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [225]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [226]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_225  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_225/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [224]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [225]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_224  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_224/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [223]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [224]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_223  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_223/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [222]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [223]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_222  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_222/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [221]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [222]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_221  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_221/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [220]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [221]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_220  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_220/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [219]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [220]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_219  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_219/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [218]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [219]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_218  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_218/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [217]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [218]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_217  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_217/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [216]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [217]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_216  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_216/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [215]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [216]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_215  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_215/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [214]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [215]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_214  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_214/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [213]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [214]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_213  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_213/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [212]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [213]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_212  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_212/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [211]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [212]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_211  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_211/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [210]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [211]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_210  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_210/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [209]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [210]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_209  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_209/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [208]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [209]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_208  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_208/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [207]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [208]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_207  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_207/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [206]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [207]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_206  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_206/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [205]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [206]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_205  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_205/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [204]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [205]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_204  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_204/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [203]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [204]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_203  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_203/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [202]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [203]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_202  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_202/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [201]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [202]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_201  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_201/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [200]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [201]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_200  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_200/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [199]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [200]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_199  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_199/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [198]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [199]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_198  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_198/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [197]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [198]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_197  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_197/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [196]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [197]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_196  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_196/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [195]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [196]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_195  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_195/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [194]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [195]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_194  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_194/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [193]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [194]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_193  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_193/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [192]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [193]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_192  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_192/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [191]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [192]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_191  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_191/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [190]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [191]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_190  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_190/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [189]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [190]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_189  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_189/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [188]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [189]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_188  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_188/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [187]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [188]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_187  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_187/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [186]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [187]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_186  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_186/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [185]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [186]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_185  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_185/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [184]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [185]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_184  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_184/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [183]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [184]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_183  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_183/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [182]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [183]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_182  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_182/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [181]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [182]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_181  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_181/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [180]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [181]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_180  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_180/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [179]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [180]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_179  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_179/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [178]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [179]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_178  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_178/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [177]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [178]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_177  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_177/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [176]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [177]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_176  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_176/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [175]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [176]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_175  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_175/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [174]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [175]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_174  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_174/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [173]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [174]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_173  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_173/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [172]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [173]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_172  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_172/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [171]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [172]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_171  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_171/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [170]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [171]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_170  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_170/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [169]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [170]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_169  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_169/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [168]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [169]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_168  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_168/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [167]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [168]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_167  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_167/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [166]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [167]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_166  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_166/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [165]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [166]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_165  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_165/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [164]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [165]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_164  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_164/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [163]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [164]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_163  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_163/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [162]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [163]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_162  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_162/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [161]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [162]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_161  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_161/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [160]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [161]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_160  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_160/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [159]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [160]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_159  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_159/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [158]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [159]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_158  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_158/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [157]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [158]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_157  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_157/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [156]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [157]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_156  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_156/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [155]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [156]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_155  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_155/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [154]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [155]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_154  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_154/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [153]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [154]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_153  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_153/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [152]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [153]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_152  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_152/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [151]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [152]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_151  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_151/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [150]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [151]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_150  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_150/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [149]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [150]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_149  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_149/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [148]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [149]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_148  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_148/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [147]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [148]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_147  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_147/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [146]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [147]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_146  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_146/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [145]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [146]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_145  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_145/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [144]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [145]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_144  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_144/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [143]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [144]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_143  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_143/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [142]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [143]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_142  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_142/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [141]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [142]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_141  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_141/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [140]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [141]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_140  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_140/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [139]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [140]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_139  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_139/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [138]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [139]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_138  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_138/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [137]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [138]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_137  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_137/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [136]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [137]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_136  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_136/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [135]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [136]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_135  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_135/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [134]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [135]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_134  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_134/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [133]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [134]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_133  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_133/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [132]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [133]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_132  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_132/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [131]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [132]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_131  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_131/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [130]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [131]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_130  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_130/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [129]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [130]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_129  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_129/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [128]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [129]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_128  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_128/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [127]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [128]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_127  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_127/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [126]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [127]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_126  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_126/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [125]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [126]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_125  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_125/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [124]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [125]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_124  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_124/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [123]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [124]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_123  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_123/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [122]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [123]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_122  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_122/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [121]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [122]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_121  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_121/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [120]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [121]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_120  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_120/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [119]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [120]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_119  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_119/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [118]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [119]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_118  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_118/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [117]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [118]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_117  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_117/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [116]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [117]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_116  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_116/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [115]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [116]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_115  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_115/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [114]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [115]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_114  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_114/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [113]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [114]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_113  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_113/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [112]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [113]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_112  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_112/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [111]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [112]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_111  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_111/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [110]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [111]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_110  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_110/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [109]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [110]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_109  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_109/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [108]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [109]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_108  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_108/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [107]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [108]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_107  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_107/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [106]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [107]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_106  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_106/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [105]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [106]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_105  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_105/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [104]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [105]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_104  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_104/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [103]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [104]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_103  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_103/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [102]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [103]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_102  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_102/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [101]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [102]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_101  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_101/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [100]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [101]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_100  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_100/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [99]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [100]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_99  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_99/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [98]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [99]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_98  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_98/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [97]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [98]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_97  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_97/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [96]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [97]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_96  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_96/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [95]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [96]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_95  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_95/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [94]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [95]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_94  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_94/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [93]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [94]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_93  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_93/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [92]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [93]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_92  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_92/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [91]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [92]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_91  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_91/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [90]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [91]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_90  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_90/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [89]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [90]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_89  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_89/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [88]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [89]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_88  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_88/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [87]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [88]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_87  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_87/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [86]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [87]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_86  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_86/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [85]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [86]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_85  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_85/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [84]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [85]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_84  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_84/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [83]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [84]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_83  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_83/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [82]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [83]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_82  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_82/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [81]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [82]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_81  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_81/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [80]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [81]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_80  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_80/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [79]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [80]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_79  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_79/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [78]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [79]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_78  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_78/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [77]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [78]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_77  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_77/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [76]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [77]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_76  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_76/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [75]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [76]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_75  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_75/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [74]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [75]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_74  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_74/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [73]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [74]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_73  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_73/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [72]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [73]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_72  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_72/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [71]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [72]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_71  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_71/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [70]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [71]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_70  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_70/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [69]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [70]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_69  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_69/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [68]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [69]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_68  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_68/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [67]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [68]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_67  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_67/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [66]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [67]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_66  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_66/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [65]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [66]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_65  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_65/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [64]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [65]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_64  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_64/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [63]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [64]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_63  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_63/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [62]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [63]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_62  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_62/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [61]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [62]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_61  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_61/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [60]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [61]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_60  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_60/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [59]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [60]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_59  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_59/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [58]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [59]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_58  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_58/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [57]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [58]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_57  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_57/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [56]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [57]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_56  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_56/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [55]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [56]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_55  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_55/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [54]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [55]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_54  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_54/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [53]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [54]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_53  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_53/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [52]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [53]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_52  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_52/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [51]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [52]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_51  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_51/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [50]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [51]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_50  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_50/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [49]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [50]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_49  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_49/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [48]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [49]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_48  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_48/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [47]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [48]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_47  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_47/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [46]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [47]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_46  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_46/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [45]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [46]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_45  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_45/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [44]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [45]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_44  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_44/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [43]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [44]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_43  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_43/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [42]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [43]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_42  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_42/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [41]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [42]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_41  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_41/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [40]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [41]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_40  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_40/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [39]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [40]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_39  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_39/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [38]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [39]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_38  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_38/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [37]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [38]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_37  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_37/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [36]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [37]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_36  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_36/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [35]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [36]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_35  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_35/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [34]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [35]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_34  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_34/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [33]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [34]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_33  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_33/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [32]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [33]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_32  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_32/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [31]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [32]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_31  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_31/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [30]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_30  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_30/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [29]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_29  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_29/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [28]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_28  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_28/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [27]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_27  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_27/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [26]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_26  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_26/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [25]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_25  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_25/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [24]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_24  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_24/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [23]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_23  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_23/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [22]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_22  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_22/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [21]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_21  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_21/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [20]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_20  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_20/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [19]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_19  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_19/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [18]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_18  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_18/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [17]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_17  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_17/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [16]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_16  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_16/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [15]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_15  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_15/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [14]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_14  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_14/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [13]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_13  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_13/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [12]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_12  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_12/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [11]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_11  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_11/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [10]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_10  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_10/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [9]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_9  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_9/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [8]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_8  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_8/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [7]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_7  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_7/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [6]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_6  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_6/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [5]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_5  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_5/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [4]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_4  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_4/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [3]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_3  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_3/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [2]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_2  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_2/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [1]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_1  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_1/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(\LM4550_controler_1/IN_SHIFT [0]),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_0  (
    .CLK(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_0/C ),
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .I(SDATA_IN_IBUF_14),
    .SRST(reset_255),
    .O(\LM4550_controler_1/IN_SHIFT [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_255  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<255> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [255]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_254  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<254> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [254]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_253  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<253> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [253]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_252  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<252> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [252]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_251  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<251> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [251]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_250  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<250> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [250]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_249  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<249> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [249]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_248  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<248> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [248]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_247  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<247> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [247]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_246  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<246> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [246]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_245  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<245> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [245]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_244  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<244> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [244]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_243  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<243> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [243]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_242  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<242> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [242]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_241  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<241> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [241]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_240  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<240> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [240]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_239  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<239> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [239]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_238  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<238> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [238]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_237  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<237> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [237]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_236  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<236> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [236]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_235  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<235> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [235]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_234  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<234> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [234]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_233  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<233> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [233]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_232  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<232> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [232]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_231  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<231> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [231]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_230  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<230> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [230]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_229  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<229> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [229]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_228  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<228> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [228]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_227  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<227> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [227]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_226  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<226> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [226]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_225  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<225> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [225]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_224  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<224> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [224]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_223  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<223> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [223]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_222  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<222> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [222]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_221  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<221> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [221]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_220  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<220> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [220]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_219  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<219> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [219]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_218  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<218> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [218]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_217  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<217> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [217]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_216  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<216> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [216]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_215  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<215> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [215]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_214  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<214> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [214]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_213  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<213> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [213]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_212  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<212> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [212]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_211  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<211> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [211]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_210  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<210> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [210]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_209  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<209> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [209]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_208  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<208> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [208]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_207  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<207> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [207]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_206  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<206> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [206]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_205  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<205> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [205]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_204  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<204> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [204]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_203  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<203> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [203]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_202  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<202> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [202]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_201  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<201> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [201]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_200  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<200> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [200]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_199  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<199> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [199]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_198  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<198> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [198]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_197  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<197> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [197]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_196  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<196> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [196]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_195  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<195> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [195]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_194  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<194> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [194]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_193  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<193> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [193]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_192  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<192> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [192]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_191  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<191> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [191]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_190  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<190> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [190]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_189  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<189> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [189]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_188  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<188> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [188]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_187  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<187> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [187]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_186  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<186> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [186]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_185  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<185> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [185]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_184  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<184> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [184]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_183  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<183> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [183]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_182  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<182> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [182]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_181  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<181> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [181]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_180  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<180> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [180]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_179  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<179> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [179]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_178  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<178> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [178]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_177  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<177> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [177]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_176  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<176> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [176]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_175  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<175> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [175]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_174  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<174> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [174]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_173  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<173> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [173]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_172  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<172> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [172]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_171  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<171> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [171]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_170  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<170> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [170]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_169  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<169> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [169]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_168  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<168> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [168]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_167  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<167> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [167]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_166  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<166> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [166]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_165  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<165> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [165]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_164  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<164> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [164]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_163  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<163> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [163]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_162  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<162> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [162]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_161  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<161> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [161]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_160  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<160> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [160]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_159  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<159> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [159]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_158  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<158> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [158]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_157  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<157> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [157]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_156  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<156> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [156]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_155  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<155> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [155]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_154  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<154> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [154]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_153  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<153> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [153]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_152  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<152> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [152]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_151  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<151> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [151]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_150  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<150> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [150]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_149  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<149> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [149]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_148  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<148> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [148]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_147  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<147> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [147]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_146  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<146> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [146]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_145  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<145> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [145]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_144  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<144> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [144]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_143  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<143> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [143]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_142  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<142> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [142]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_141  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<141> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [141]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_140  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<140> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [140]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_139  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<139> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [139]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_138  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<138> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [138]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_137  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<137> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [137]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_136  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<136> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [136]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_135  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<135> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [135]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_134  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<134> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [134]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_133  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<133> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [133]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_132  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<132> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [132]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_131  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<131> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [131]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_130  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<130> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [130]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_129  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<129> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [129]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_128  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<128> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [128]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_127  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<127> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [127]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_126  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<126> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [126]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_125  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<125> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [125]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_124  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<124> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [124]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_123  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<123> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [123]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_122  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<122> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [122]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_121  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<121> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [121]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_120  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<120> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [120]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_119  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<119> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [119]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_118  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<118> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [118]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_117  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<117> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [117]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_116  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<116> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [116]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_115  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<115> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [115]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_114  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<114> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [114]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_113  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<113> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [113]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_112  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<112> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [112]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_111  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<111> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [111]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_110  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<110> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [110]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_109  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<109> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [109]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_108  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<108> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [108]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_107  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<107> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [107]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_106  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<106> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [106]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_105  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<105> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [105]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_104  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<104> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [104]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_103  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<103> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [103]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_102  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<102> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [102]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_101  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<101> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [101]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_100  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<100> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [100]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_99  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<99> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [99]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_98  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<98> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [98]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_97  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<97> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [97]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_96  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<96> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [96]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_95  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<95> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [95]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_94  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<94> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [94]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_93  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<93> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [93]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_92  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<92> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [92]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_91  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<91> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [91]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_90  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<90> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [90]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_89  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<89> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [89]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_88  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<88> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [88]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_87  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<87> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [87]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_86  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<86> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [86]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_85  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<85> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [85]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_84  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<84> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [84]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_83  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<83> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [83]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_82  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<82> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [82]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_81  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<81> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [81]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_80  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<80> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [80]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_79  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<79> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [79]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_78  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<78> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [78]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_77  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<77> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [77]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_76  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<76> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [76]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_75  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<75> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [75]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_74  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<74> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [74]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_73  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<73> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [73]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_72  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<72> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [72]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_71  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<71> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [71]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_70  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<70> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [70]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_69  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<69> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [69]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_68  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<68> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [68]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_67  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<67> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [67]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_66  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<66> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [66]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_65  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<65> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [65]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_64  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<64> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [64]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_63  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<63> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [63]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_62  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<62> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [62]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_61  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<61> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [61]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_60  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<60> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [60]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_59  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<59> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [59]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_58  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<58> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [58]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_57  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<57> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [57]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_56  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<56> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [56]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_55  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<55> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [55]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_54  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<54> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [54]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_53  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<53> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [53]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_52  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<52> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [52]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_51  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<51> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [51]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_50  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<50> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [50]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_49  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<49> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [49]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_48  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<48> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [48]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_47  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<47> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [47]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_46  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<46> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [46]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_45  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<45> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [45]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_44  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<44> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [44]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_43  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<43> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [43]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_42  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<42> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [42]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_41  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<41> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [41]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_40  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<40> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [40]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_39  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<39> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [39]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_38  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<38> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [38]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_37  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<37> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [37]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_36  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<36> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [36]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_35  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<35> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [35]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_34  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<34> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [34]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_33  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<33> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [33]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_32  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<32> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [32]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_31  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<31> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [31]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_30  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<30> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [30]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_29  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<29> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [29]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_28  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<28> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [28]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_27  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<27> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [27]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_26  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<26> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [26]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_25  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<25> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [25]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_24  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<24> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [24]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_23  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<23> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [23]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_22  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<22> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [22]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_21  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<21> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [21]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_20  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<20> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [20]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_19  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<19> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [19]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_18  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<18> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [18]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_17  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<17> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [17]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_16  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<16> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [16]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_15  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<15> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [15]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_14  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<14> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [14]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_13  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<13> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_12  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<12> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_11  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<11> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_10  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<10> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_9  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<9> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_8  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<8> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_7  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<7> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_6  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<6> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_5  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<5> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_4  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<4> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_3  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<3> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_2  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<2> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_1  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<1> ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/OUT_SHIFT [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_0  (
    .CLK(clock12288k),
    .I(\LM4550_controler_1/POSEDGE_SYNC ),
    .SRST(RESET_N_OBUF_386),
    .O(\LM4550_controler_1/OUT_SHIFT [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd1  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd9_2466 ),
    .SRST(reset_255),
    .O(\ioports16_1/state_FSM_FFd1_2446 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd2  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd2-In1 ),
    .SRST(\ioports16_1/ready_0 ),
    .O(\ioports16_1/state_FSM_FFd2_2462 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd4  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd4-In1 ),
    .SRST(\ioports16_1/ready_0 ),
    .O(\ioports16_1/state_FSM_FFd4_2463 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd5  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd5-In1 ),
    .SRST(\ioports16_1/ready_2 ),
    .O(\ioports16_1/state_FSM_FFd5_2445 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd3  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd3-In1 ),
    .SRST(\ioports16_1/ready_2 ),
    .O(\ioports16_1/state_FSM_FFd3_2444 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd7  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd7-In1 ),
    .SRST(\ioports16_1/ready_2 ),
    .O(\ioports16_1/state_FSM_FFd7_2442 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd8  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd8-In1 ),
    .SRST(\ioports16_1/ready_0 ),
    .O(\ioports16_1/state_FSM_FFd8_2465 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd6  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd6-In1 ),
    .SRST(\ioports16_1/ready_0 ),
    .O(\ioports16_1/state_FSM_FFd6_2464 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd10  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd10-In ),
    .SRST(reset_255),
    .O(\ioports16_1/state_FSM_FFd10_2443 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd11  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd11-In ),
    .SRST(reset_255),
    .O(\ioports16_1/state_FSM_FFd11_2467 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd9  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd9-In ),
    .SRST(reset_255),
    .O(\ioports16_1/state_FSM_FFd9_2466 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd12  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd12-In ),
    .SRST(reset_255),
    .O(\ioports16_1/state_FSM_FFd12_2468 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd13  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd13-In_2344 ),
    .SRST(reset_255),
    .O(\ioports16_1/state_FSM_FFd13_2441 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/state_FSM_FFd15  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd15-In ),
    .SSET(reset_255),
    .O(\ioports16_1/state_FSM_FFd15_2359 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd14  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state_FSM_FFd14-In ),
    .SRST(reset_255),
    .O(\ioports16_1/state_FSM_FFd14_2469 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_7  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/reset_inv ),
    .I(\ioports16_1/_n0918 [7]),
    .O(\ioports16_1/dataout [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_6  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/reset_inv ),
    .I(\ioports16_1/_n0918 [6]),
    .O(\ioports16_1/dataout [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_5  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/reset_inv ),
    .I(\ioports16_1/_n0918 [5]),
    .O(\ioports16_1/dataout [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_4  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/reset_inv ),
    .I(\ioports16_1/_n0918 [4]),
    .O(\ioports16_1/dataout [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_3  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/reset_inv ),
    .I(\ioports16_1/_n0918 [3]),
    .O(\ioports16_1/dataout [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_2  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/reset_inv ),
    .I(\ioports16_1/_n0918 [2]),
    .O(\ioports16_1/dataout [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_1  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/reset_inv ),
    .I(\ioports16_1/_n0918 [1]),
    .O(\ioports16_1/dataout [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_0  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/reset_inv ),
    .I(\ioports16_1/_n0918 [0]),
    .O(\ioports16_1/dataout [0]),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outc_3  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1094 [3]),
    .SRST(reset_255),
    .O(\ioports16_1/outc [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/outc_2  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1094 [2]),
    .SSET(reset_255),
    .O(\ioports16_1/outc [2]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outc_1  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1094 [1]),
    .SRST(reset_255),
    .O(\ioports16_1/outc [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outc_0  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1094 [0]),
    .SRST(reset_255),
    .O(\ioports16_1/outc [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/outb_3  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0846 [3]),
    .SSET(reset_255),
    .O(\ioports16_1/outb [3]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outb_2  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0846 [2]),
    .SRST(reset_255),
    .O(\ioports16_1/outb [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outb_1  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0846 [1]),
    .SRST(reset_255),
    .O(\ioports16_1/outb [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outb_0  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0846 [0]),
    .SRST(reset_255),
    .O(\ioports16_1/outb [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/outa_3  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0664 [3]),
    .SSET(reset_255),
    .O(\ioports16_1/outa [3]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outa_2  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0664 [2]),
    .SRST(reset_255),
    .O(\ioports16_1/outa [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outa_1  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0664 [1]),
    .SRST(reset_255),
    .O(\ioports16_1/outa [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outa_0  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0664 [0]),
    .SRST(reset_255),
    .O(\ioports16_1/outa [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out9_7  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0776 [7]),
    .SRST(reset_255),
    .O(\ioports16_1/out9 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/out9_6  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0776 [6]),
    .SSET(reset_255),
    .O(\ioports16_1/out9 [6]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out9_5  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0776 [5]),
    .SRST(reset_255),
    .O(\ioports16_1/out9 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out9_4  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0776 [4]),
    .SRST(reset_255),
    .O(\ioports16_1/out9 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out9_3  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0776 [3]),
    .SRST(reset_255),
    .O(\ioports16_1/out9 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out9_2  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0776 [2]),
    .SRST(reset_255),
    .O(\ioports16_1/out9 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out9_1  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0776 [1]),
    .SRST(reset_255),
    .O(\ioports16_1/out9 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out9_0  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0776 [0]),
    .SRST(reset_255),
    .O(\ioports16_1/out9 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outf_1  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1024 [1]),
    .SRST(reset_255),
    .O(\ioports16_1/outf [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/outf_0  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1024 [0]),
    .SRST(reset_255),
    .O(\ioports16_1/outf [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_19  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [19]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_18  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [18]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_17  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [17]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_16  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [16]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_15  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [15]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_14  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [14]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/out8_13  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [13]),
    .SSET(reset_255),
    .O(\ioports16_1/out8 [13]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_12  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [12]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_11  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [11]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_10  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [10]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/out8_9  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [9]),
    .SSET(reset_255),
    .O(\ioports16_1/out8 [9]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_8  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [8]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_7  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [7]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/out8_6  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [6]),
    .SSET(reset_255),
    .O(\ioports16_1/out8 [6]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_5  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [5]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/out8_4  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [4]),
    .SSET(reset_255),
    .O(\ioports16_1/out8 [4]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_3  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [3]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/out8_2  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [2]),
    .SSET(reset_255),
    .O(\ioports16_1/out8 [2]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_1  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [1]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out8_0  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0514 [0]),
    .SRST(reset_255),
    .O(\ioports16_1/out8 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out3_5  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1059 [5]),
    .SRST(reset_255),
    .O(\ioports16_1/out3 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out3_4  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1059 [4]),
    .SRST(reset_255),
    .O(\ioports16_1/out3 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out3_3  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1059 [3]),
    .SRST(reset_255),
    .O(\ioports16_1/out3 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out3_2  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1059 [2]),
    .SRST(reset_255),
    .O(\ioports16_1/out3 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out3_1  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1059 [1]),
    .SRST(reset_255),
    .O(\ioports16_1/out3 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out3_0  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n1059 [0]),
    .SRST(reset_255),
    .O(\ioports16_1/out3 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_15  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [15]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_14  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [14]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_13  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [13]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_12  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [12]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_11  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [11]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_10  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [10]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_9  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [9]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_8  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [8]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_7  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [7]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_6  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [6]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_5  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [5]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_4  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [4]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_3  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [3]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_2  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [2]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_1  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [1]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/out2_0  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\ioports16_1/_n0700 [0]),
    .SRST(reset_255),
    .O(\ioports16_1/out2 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/datatoout_20  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[12] ),
    .SSET(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[20] ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_19  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[13] ),
    .SRST(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[19] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/datatoout_18  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[14] ),
    .SSET(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[18] ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/datatoout_17  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[15] ),
    .SSET(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[17] ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_16  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[16] ),
    .SRST(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[16] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/datatoout_8  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SSET(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[8] ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_7  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[25] ),
    .SRST(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[7] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_6  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[26] ),
    .SRST(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[6] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_5  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[27] ),
    .SRST(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[5] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_4  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[28] ),
    .SRST(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[4] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_3  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[29] ),
    .SRST(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[3] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_2  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[30] ),
    .SRST(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[2] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_1  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[31] ),
    .SRST(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[1] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ioports16_1/datatoout_0  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1228_inv ),
    .I(\ioports16_1/_n0471[32] ),
    .SSET(\ioports16_1/_n1165 ),
    .O(\ioports16_1/datatoout[0] ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/address_3  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1186_inv ),
    .I(\uart_1/dout [3]),
    .O(\ioports16_1/address [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/address_2  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1186_inv ),
    .I(\uart_1/dout [2]),
    .O(\ioports16_1/address [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/address_1  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1186_inv ),
    .I(\uart_1/dout [1]),
    .O(\ioports16_1/address [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ioports16_1/address_0  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1186_inv ),
    .I(\uart_1/dout [0]),
    .O(\ioports16_1/address [0]),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/enout  (
    .CLK(clock98MHz),
    .I(\ioports16_1/state[5]_enout_Select_143_o ),
    .SRST(reset_255),
    .O(\ioports16_1/enout_177 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte2_3  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1208_inv ),
    .I(\uart_1/dout [3]),
    .SRST(reset_255),
    .O(\ioports16_1/byte2 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte2_2  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1208_inv ),
    .I(\uart_1/dout [2]),
    .SRST(reset_255),
    .O(\ioports16_1/byte2 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte2_1  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1208_inv ),
    .I(\uart_1/dout [1]),
    .SRST(reset_255),
    .O(\ioports16_1/byte2 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte2_0  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1208_inv ),
    .I(\uart_1/dout [0]),
    .SRST(reset_255),
    .O(\ioports16_1/byte2 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_7  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1212_inv ),
    .I(\uart_1/dout [7]),
    .SRST(reset_255),
    .O(\ioports16_1/byte1 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_6  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1212_inv ),
    .I(\uart_1/dout [6]),
    .SRST(reset_255),
    .O(\ioports16_1/byte1 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_5  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1212_inv ),
    .I(\uart_1/dout [5]),
    .SRST(reset_255),
    .O(\ioports16_1/byte1 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_4  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1212_inv ),
    .I(\uart_1/dout [4]),
    .SRST(reset_255),
    .O(\ioports16_1/byte1 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_3  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1212_inv ),
    .I(\uart_1/dout [3]),
    .SRST(reset_255),
    .O(\ioports16_1/byte1 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_2  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1212_inv ),
    .I(\uart_1/dout [2]),
    .SRST(reset_255),
    .O(\ioports16_1/byte1 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_1  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1212_inv ),
    .I(\uart_1/dout [1]),
    .SRST(reset_255),
    .O(\ioports16_1/byte1 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_0  (
    .CLK(clock98MHz),
    .CE(\ioports16_1/_n1212_inv ),
    .I(\uart_1/dout [0]),
    .SRST(reset_255),
    .O(\ioports16_1/byte1 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<18>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [17]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [18]),
    .O(\DUV/block_48kHz/temp_LpR [18])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<17>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [16]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [17]),
    .O(\DUV/block_48kHz/temp_LpR [17])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<17>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [16]),
    .IA(LEFT_inf[17]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [17]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [17])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<16>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [15]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [16]),
    .O(\DUV/block_48kHz/temp_LpR [16])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<16>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [15]),
    .IA(LEFT_inf[16]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [16]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [16])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<15>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [14]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [15]),
    .O(\DUV/block_48kHz/temp_LpR [15])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<15>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [14]),
    .IA(LEFT_inf[15]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [15]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [15])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<14>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [13]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [14]),
    .O(\DUV/block_48kHz/temp_LpR [14])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<14>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [13]),
    .IA(LEFT_inf[14]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [14]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [14])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<13>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [12]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [13]),
    .O(\DUV/block_48kHz/temp_LpR [13])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<13>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [12]),
    .IA(LEFT_inf[13]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [13]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [13])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<12>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [11]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [12]),
    .O(\DUV/block_48kHz/temp_LpR [12])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<12>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [11]),
    .IA(LEFT_inf[12]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [12]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [12])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<11>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [10]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [11]),
    .O(\DUV/block_48kHz/temp_LpR [11])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<11>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [10]),
    .IA(LEFT_inf[11]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [11]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [11])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<10>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [9]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [10]),
    .O(\DUV/block_48kHz/temp_LpR [10])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<10>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [9]),
    .IA(LEFT_inf[10]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [10]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [10])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<9>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [8]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [9]),
    .O(\DUV/block_48kHz/temp_LpR [9])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<9>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [8]),
    .IA(LEFT_inf[9]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [9]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [9])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<8>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [7]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [8]),
    .O(\DUV/block_48kHz/temp_LpR [8])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<8>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [7]),
    .IA(LEFT_inf[8]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [8]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [8])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<7>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [6]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [7]),
    .O(\DUV/block_48kHz/temp_LpR [7])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<7>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [6]),
    .IA(LEFT_inf[7]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [7]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [7])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<6>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [5]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [6]),
    .O(\DUV/block_48kHz/temp_LpR [6])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<6>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [5]),
    .IA(LEFT_inf[6]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [6]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [6])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<5>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [4]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [5]),
    .O(\DUV/block_48kHz/temp_LpR [5])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<5>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [4]),
    .IA(LEFT_inf[5]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [5]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [5])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<4>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [3]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [4]),
    .O(\DUV/block_48kHz/temp_LpR [4])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<4>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [3]),
    .IA(LEFT_inf[4]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [4]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [4])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<3>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [2]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [3]),
    .O(\DUV/block_48kHz/temp_LpR [3])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<3>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [2]),
    .IA(LEFT_inf[3]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [3]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [3])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<2>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [1]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [2]),
    .O(\DUV/block_48kHz/temp_LpR [2])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<2>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [1]),
    .IA(LEFT_inf[2]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [2]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [2])
  );
  X_XOR2   \DUV/block_48kHz/Madd_temp_LpR_xor<1>  (
    .I0(\DUV/block_48kHz/Madd_temp_LpR_cy [0]),
    .I1(\DUV/block_48kHz/Madd_temp_LpR_lut [1]),
    .O(\DUV/block_48kHz/temp_LpR [1])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<1>  (
    .IB(\DUV/block_48kHz/Madd_temp_LpR_cy [0]),
    .IA(LEFT_inf[1]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [1]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [1])
  );
  X_MUX2   \DUV/block_48kHz/Madd_temp_LpR_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(LEFT_inf[0]),
    .SEL(\DUV/block_48kHz/Madd_temp_LpR_lut [0]),
    .O(\DUV/block_48kHz/Madd_temp_LpR_cy [0])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<18>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [17]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [18]),
    .O(\DUV/block_48kHz/temp_LmR [18])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<17>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [16]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [17]),
    .O(\DUV/block_48kHz/temp_LmR [17])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<17>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [16]),
    .IA(LEFT_inf[17]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [17]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [17])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<16>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [15]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [16]),
    .O(\DUV/block_48kHz/temp_LmR [16])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<16>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [15]),
    .IA(LEFT_inf[16]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [16]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [16])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<15>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [14]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [15]),
    .O(\DUV/block_48kHz/temp_LmR [15])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<15>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [14]),
    .IA(LEFT_inf[15]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [15]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [15])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<14>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [13]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [14]),
    .O(\DUV/block_48kHz/temp_LmR [14])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<14>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [13]),
    .IA(LEFT_inf[14]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [14]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [14])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<13>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [12]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [13]),
    .O(\DUV/block_48kHz/temp_LmR [13])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<13>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [12]),
    .IA(LEFT_inf[13]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [13]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [13])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<12>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [11]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [12]),
    .O(\DUV/block_48kHz/temp_LmR [12])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<12>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [11]),
    .IA(LEFT_inf[12]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [12]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [12])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<11>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [10]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [11]),
    .O(\DUV/block_48kHz/temp_LmR [11])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<11>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [10]),
    .IA(LEFT_inf[11]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [11]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [11])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<10>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [9]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [10]),
    .O(\DUV/block_48kHz/temp_LmR [10])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<10>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [9]),
    .IA(LEFT_inf[10]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [10]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [10])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<9>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [8]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [9]),
    .O(\DUV/block_48kHz/temp_LmR [9])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<9>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [8]),
    .IA(LEFT_inf[9]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [9]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [9])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<8>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [7]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [8]),
    .O(\DUV/block_48kHz/temp_LmR [8])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<8>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [7]),
    .IA(LEFT_inf[8]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [8]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [8])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<7>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [6]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [7]),
    .O(\DUV/block_48kHz/temp_LmR [7])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<7>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [6]),
    .IA(LEFT_inf[7]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [7]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [7])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<6>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [5]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [6]),
    .O(\DUV/block_48kHz/temp_LmR [6])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<6>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [5]),
    .IA(LEFT_inf[6]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [6]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [6])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<5>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [4]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [5]),
    .O(\DUV/block_48kHz/temp_LmR [5])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<5>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [4]),
    .IA(LEFT_inf[5]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [5]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [5])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<4>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [3]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [4]),
    .O(\DUV/block_48kHz/temp_LmR [4])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<4>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [3]),
    .IA(LEFT_inf[4]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [4]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [4])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<3>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [2]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [3]),
    .O(\DUV/block_48kHz/temp_LmR [3])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<3>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [2]),
    .IA(LEFT_inf[3]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [3]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [3])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<2>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [1]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [2]),
    .O(\DUV/block_48kHz/temp_LmR [2])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<2>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [1]),
    .IA(LEFT_inf[2]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [2]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [2])
  );
  X_XOR2   \DUV/block_48kHz/Msub_temp_LmR_xor<1>  (
    .I0(\DUV/block_48kHz/Msub_temp_LmR_cy [0]),
    .I1(\DUV/block_48kHz/Msub_temp_LmR_lut [1]),
    .O(\DUV/block_48kHz/temp_LmR [1])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<1>  (
    .IB(\DUV/block_48kHz/Msub_temp_LmR_cy [0]),
    .IA(LEFT_inf[1]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [1]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [1])
  );
  X_MUX2   \DUV/block_48kHz/Msub_temp_LmR_cy<0>  (
    .IB(RESET_N_OBUF_386),
    .IA(LEFT_inf[0]),
    .SEL(\DUV/block_48kHz/Msub_temp_LmR_lut [0]),
    .O(\DUV/block_48kHz/Msub_temp_LmR_cy [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [15]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [14]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [13]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [12]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [11]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [10]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [9]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [8]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [7]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [6]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [5]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [4]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [3]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [2]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [1]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [0]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B [4]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B [3]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LpR [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [15]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [14]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [13]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [12]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [11]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [10]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [9]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [8]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [7]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [6]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [5]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [4]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [3]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [2]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [1]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [0]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B [4]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B [3]),
    .SRST(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/LI_in_LmR [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [17]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [18]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [18])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<17>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [16]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [17]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [17])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<17>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [16]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [17]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [17]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [17])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<16>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [15]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [16]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [16])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<16>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [15]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [16]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [16]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [16])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<15>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [14]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [15]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [15])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [14]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [15]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [15]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [15])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<14>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [13]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [14]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [14])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<14>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [13]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [14]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [14]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [14])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<13>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [12]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [13]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [13])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<13>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [12]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [13]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [13]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [13])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<12>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [11]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [12]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [12])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<12>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [11]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [12]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [12]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [12])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<11>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [10]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [11]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [11])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [10]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [11]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [11]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [11])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<10>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [9]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [10]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [10])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<10>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [9]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [10]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [10]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [10])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<9>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [8]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [9]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [9])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<9>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [8]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [9]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [9]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [9])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<8>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [7]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [8]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [8])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<8>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [7]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [8]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [8]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [8])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<7>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [6]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [7]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [7])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [6]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [7]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [7]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [7])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<6>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [5]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [6]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [6])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<6>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [5]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [6]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [6])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<5>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [4]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [5]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [5])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<5>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [4]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [5]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [5]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [5])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<4>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [3]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [4]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [4])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<4>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [3]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [4]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [4]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [4])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<3>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [2]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [3]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [3])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [2]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [3]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [3]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [3])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<2>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [1]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [2]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [2])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<2>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [1]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [2]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [2]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [2])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<1>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [0]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [1]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [1])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<1>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [0]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [1]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [1]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [1])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum [0])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\DUV/block_48kHz/seqmult_LmR/reg_H [0]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy [0])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>_2687 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_2686 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18> )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<17>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_2689 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_2688 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<17> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_2689 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_2688 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>_2687 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<16>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_2691 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_2690 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<16> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_2691 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_2690 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_2689 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<15>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_2693 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2692 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<15> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_2693 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2692 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_2691 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<14>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_2695 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2694 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<14> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_2695 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2694 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_2693 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<13>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_2697 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2696 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<13> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_2697 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2696 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_2695 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<12>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_2699 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2698 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<12> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_2699 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2698 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_2697 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<11>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_2701 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2700 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<11> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_2701 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2700 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_2699 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<10>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_2703 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2702 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<10> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_2703 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2702 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_2701 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<9>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_2705 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2704 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<9> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_2705 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2704 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_2703 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<8>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_2707 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2706 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<8> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_2707 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2706 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_2705 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<7>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_2709 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2708 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<7> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_2709 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2708 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_2707 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<6>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_2711 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2710 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<6> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_2711 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2710 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_2709 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<5>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_2713 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2712 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<5> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_2713 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2712 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_2711 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<4>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_2715 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2714 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<4> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_2715 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2714 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_2713 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<3>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_2717 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2716 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<3> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_2717 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2716 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_2715 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<2>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_2719 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2718 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<2> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_2719 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2718 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_2717 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<1>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_2721 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2720 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<1> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_2721 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2720 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_2719 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<0>  (
    .I0(RESET_N_OBUF_386),
    .I1(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2722 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<0> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>  (
    .IB(RESET_N_OBUF_386),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2722 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_2721 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q7 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q6 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q5 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q4 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q3 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q2 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q1 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [0]),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1  (
    .CLK(clock98MHz),
    .I(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1-In ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2  (
    .CLK(clock98MHz),
    .I(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2-In ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [6]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [7]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q7 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<6>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [5]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [6]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q6 )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<6>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [5]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [6]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [6])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<5>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [4]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [5]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q5 )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<5>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [4]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [5]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [5])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<4>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [3]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [4]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q4 )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<4>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [3]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [4]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [4])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<3>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [2]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [3]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q3 )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<3>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [2]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [3]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [3])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<2>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [1]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [2]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q2 )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<2>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [1]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [2]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [2])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<1>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [0]),
    .I1(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [1]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q1 )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<1>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [1]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [1])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<0>  (
    .I0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I1(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<0>  (
    .IB(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_B_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_B_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_B_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_B_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_B_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [18]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [17]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [16]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [15]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [14]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [13]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [12]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [11]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [10]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [9]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [8]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [7]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [6]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [5]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [4]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [3]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [2]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [1]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [17]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [16]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [15]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [14]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [13]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [12]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [11]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [10]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [9]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [8]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [7]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [6]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [5]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [4]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [3]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [2]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [1]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [0]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Bi_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\ioports16_1/outb [3]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Bi [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Bi_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\ioports16_1/outb [2]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Bi [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Bi_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\ioports16_1/outb [1]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Bi [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Bi_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\ioports16_1/outb [0]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Bi [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [18]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [17]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [16]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [15]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [14]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [13]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [12]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [11]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [10]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [9]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [8]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [7]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [6]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [5]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [4]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [3]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [2]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LmR [1]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [17]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [18]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [18])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<17>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [16]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [17]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [17])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<17>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [16]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [17]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [17]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [17])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<16>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [15]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [16]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [16])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<16>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [15]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [16]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [16]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [16])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<15>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [14]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [15]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [15])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [14]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [15]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [15]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [15])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<14>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [13]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [14]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [14])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<14>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [13]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [14]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [14]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [14])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<13>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [12]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [13]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [13])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<13>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [12]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [13]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [13]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [13])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<12>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [11]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [12]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [12])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<12>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [11]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [12]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [12]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [12])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<11>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [10]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [11]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [11])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [10]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [11]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [11]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [11])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<10>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [9]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [10]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [10])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<10>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [9]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [10]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [10]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [10])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<9>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [8]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [9]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [9])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<9>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [8]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [9]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [9]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [9])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<8>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [7]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [8]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [8])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<8>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [7]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [8]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [8]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [8])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<7>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [6]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [7]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [7])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [6]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [7]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [7]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [7])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<6>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [5]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [6]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [6])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<6>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [5]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [6]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [6])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<5>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [4]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [5]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [5])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<5>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [4]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [5]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [5]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [5])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<4>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [3]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [4]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [4])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<4>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [3]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [4]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [4]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [4])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<3>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [2]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [3]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [3])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [2]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [3]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [3]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [3])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<2>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [1]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [2]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [2])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<2>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [1]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [2]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [2]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [2])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<1>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [0]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [1]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [1])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<1>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [0]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [1]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [1]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [1])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum [0])
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\DUV/block_48kHz/seqmult_LpR/reg_H [0]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy [0])
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>_2888 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_2887 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<18> )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<17>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_2890 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_2889 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<17> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_2890 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_2889 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>_2888 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<16>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_2892 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_2891 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<16> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_2892 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_2891 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_2890 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<15>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_2894 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2893 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<15> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_2894 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2893 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_2892 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<14>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_2896 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2895 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<14> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_2896 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2895 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_2894 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<13>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_2898 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2897 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<13> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_2898 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2897 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_2896 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<12>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_2900 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2899 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<12> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_2900 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2899 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_2898 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<11>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_2902 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2901 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<11> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_2902 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2901 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_2900 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<10>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_2904 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2903 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<10> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_2904 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2903 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_2902 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<9>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_2906 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2905 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<9> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_2906 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2905 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_2904 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<8>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_2908 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2907 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<8> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_2908 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2907 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_2906 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<7>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_2910 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2909 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<7> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_2910 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2909 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_2908 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<6>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_2912 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2911 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<6> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_2912 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2911 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_2910 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<5>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_2914 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2913 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<5> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_2914 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2913 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_2912 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<4>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_2916 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2915 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<4> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_2916 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2915 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_2914 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<3>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_2918 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2917 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<3> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_2918 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2917 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_2916 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<2>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_2920 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2919 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<2> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_2920 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2919 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_2918 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<1>  (
    .I0(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_2922 ),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2921 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<1> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>  (
    .IB(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_2922 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2921 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_2920 )
  );
  X_XOR2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<0>  (
    .I0(RESET_N_OBUF_386),
    .I1(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2923 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<0> )
  );
  X_MUX2   \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>  (
    .IB(RESET_N_OBUF_386),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2923 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_2922 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_B_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_B_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_B_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_B_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_B_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [18]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [17]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [16]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [15]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [14]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [13]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [12]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [11]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [10]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [9]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [8]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [7]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [6]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [5]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [4]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [3]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [2]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [1]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [17]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [16]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [15]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [14]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [13]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [12]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [11]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [10]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [9]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [8]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [7]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [6]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [5]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [4]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [3]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [2]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [1]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [0]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Bi_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\ioports16_1/outa [3]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Bi [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Bi_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\ioports16_1/outa [2]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Bi [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Bi_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\ioports16_1/outa [1]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Bi [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Bi_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\ioports16_1/outa [0]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Bi [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [18]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [17]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [16]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [15]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [14]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [13]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [12]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [11]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [10]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [9]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [8]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [7]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [6]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [5]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [4]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [3]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [2]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .I(\DUV/block_48kHz/temp_LpR [1]),
    .SRST(reset_255),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<19>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [18]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [19]),
    .O(\DUV/block_192kHz/out_sum [19])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<19>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [17]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [19])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<18>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [17]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [18]),
    .O(\DUV/block_192kHz/out_sum [18])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<18>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [17]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [18]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [18])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<18>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [17]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [18])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<17>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [16]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [17]),
    .O(\DUV/block_192kHz/out_sum [17])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<17>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [16]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [17]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [17])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<17>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [17]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [17])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<16>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [15]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [16]),
    .O(\DUV/block_192kHz/out_sum [16])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<16>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [15]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [16]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [16])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<16>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [16]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [16])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<15>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [14]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [15]),
    .O(\DUV/block_192kHz/out_sum [15])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<15>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [14]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [15]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [15])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<15>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [15]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [15])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<14>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [13]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [14]),
    .O(\DUV/block_192kHz/out_sum [14])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<14>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [13]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [14]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [14])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<14>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [14]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [14])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<13>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [12]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [13]),
    .O(\DUV/block_192kHz/out_sum [13])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<13>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [12]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [13]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [13])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<13>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [13]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [13])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<12>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [11]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [12]),
    .O(\DUV/block_192kHz/out_sum [12])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<12>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [11]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [12]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [12])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<12>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [12]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [12])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<11>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [10]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [11]),
    .O(\DUV/block_192kHz/out_sum [11])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<11>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [10]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [11]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [11])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<11>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [11]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [11])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<10>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [9]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [10]),
    .O(\DUV/block_192kHz/out_sum [10])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<10>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [9]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [10]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [10])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<10>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [10]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [10])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<9>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [8]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [9]),
    .O(\DUV/block_192kHz/out_sum [9])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<9>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [8]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [9]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [9])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<9>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [9]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [9])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<8>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [7]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [8]),
    .O(\DUV/block_192kHz/out_sum [8])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<8>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [7]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [8]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [8])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<8>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [8]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [8])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<7>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [6]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [7]),
    .O(\DUV/block_192kHz/out_sum [7])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<7>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [6]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [7]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [7])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<7>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [7]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [7])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<6>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [5]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [6]),
    .O(\DUV/block_192kHz/out_sum [6])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<6>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [5]),
    .IA(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6> ),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [6]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [6])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<6>  (
    .ADR0(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6> ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [6]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [6])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<5>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [4]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [5]),
    .O(\DUV/block_192kHz/out_sum [5])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<5>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [4]),
    .IA(\DUV/interpol4x_LpR/accum [7]),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [5]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [5])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<5>  (
    .ADR0(\DUV/interpol4x_LpR/accum [7]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [5]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [5])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<4>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [3]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [4]),
    .O(\DUV/block_192kHz/out_sum [4])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<4>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [3]),
    .IA(\DUV/interpol4x_LpR/accum [6]),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [4]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [4])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<4>  (
    .ADR0(\DUV/interpol4x_LpR/accum [6]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [4]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [4])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<3>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [2]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [3]),
    .O(\DUV/block_192kHz/out_sum [3])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<3>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [2]),
    .IA(\DUV/interpol4x_LpR/accum [5]),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [3]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [3])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<3>  (
    .ADR0(\DUV/interpol4x_LpR/accum [5]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [3]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [3])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<2>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [1]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [2]),
    .O(\DUV/block_192kHz/out_sum [2])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<2>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [1]),
    .IA(\DUV/interpol4x_LpR/accum [4]),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [2]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [2])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<2>  (
    .ADR0(\DUV/interpol4x_LpR/accum [4]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [2]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [2])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<1>  (
    .I0(\DUV/block_192kHz/Madd_out_sum_cy [0]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [1]),
    .O(\DUV/block_192kHz/out_sum [1])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<1>  (
    .IB(\DUV/block_192kHz/Madd_out_sum_cy [0]),
    .IA(\DUV/interpol4x_LpR/accum [3]),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [1]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<1>  (
    .ADR0(\DUV/interpol4x_LpR/accum [3]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [1]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [1])
  );
  X_XOR2   \DUV/block_192kHz/Madd_out_sum_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\DUV/block_192kHz/Madd_out_sum_lut [0]),
    .O(\DUV/block_192kHz/out_sum [0])
  );
  X_MUX2   \DUV/block_192kHz/Madd_out_sum_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\DUV/interpol4x_LpR/accum [2]),
    .SEL(\DUV/block_192kHz/Madd_out_sum_lut [0]),
    .O(\DUV/block_192kHz/Madd_out_sum_cy [0])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_out_sum_lut<0>  (
    .ADR0(\DUV/interpol4x_LpR/accum [2]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [0]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [0])
  );
  X_XOR2   \DUV/block_192kHz/dds_19/Maccum_phase_xor<17>  (
    .I0(\DUV/block_192kHz/dds_19/Maccum_phase_cy [16]),
    .I1(\DUV/block_192kHz/dds_19/phase [17]),
    .O(\DUV/block_192kHz/Result [17])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<16>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [15]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_cy<16>_rt_4596 ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [16])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<15>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [14]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_rt_4597 ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [15])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<14>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [13]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_lut[14] ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [14])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<13>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [12]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_lut[13] ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [13])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<12>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [11]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_cy<12>_rt_4598 ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [12])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<11>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [10]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_rt_4599 ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [11])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<10>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [9]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_lut[10] ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [10])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<9>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [8]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_cy<9>_rt_4600 ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [9])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<8>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [7]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_lut[8] ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [8])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<7>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [6]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_rt_4601 ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [7])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<6>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [5]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_lut[6] ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [6])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<5>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [4]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_cy<5>_rt_4602 ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [5])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<4>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [3]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_lut[4] ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [4])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<3>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [2]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_rt_4603 ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [3])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<2>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [1]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_lut[2] ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [2])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<1>  (
    .IB(\DUV/block_192kHz/dds_19/Maccum_phase_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_cy<1>_rt_4604 ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [1])
  );
  X_MUX2   \DUV/block_192kHz/dds_19/Maccum_phase_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_19/Maccum_phase_lut[0] ),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy [0])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<17>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [16]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_rt_4619 ),
    .O(\DUV/block_192kHz/Result<17>1 )
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<16>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [15]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_rt_4605 ),
    .O(\DUV/block_192kHz/Result<16>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<16>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [15]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_rt_4605 ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [16])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<15>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [14]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_lut[15] ),
    .O(\DUV/block_192kHz/Result<15>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<15>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [14]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_lut[15] ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [15])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<14>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [13]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_lut[14] ),
    .O(\DUV/block_192kHz/Result<14>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<14>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [13]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_lut[14] ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [14])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<13>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [12]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_cy<13>_rt_4606 ),
    .O(\DUV/block_192kHz/Result<13>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<13>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [12]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_cy<13>_rt_4606 ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [13])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<12>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [11]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_rt_4607 ),
    .O(\DUV/block_192kHz/Result<12>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<12>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [11]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_rt_4607 ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [12])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<11>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [10]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_lut[11] ),
    .O(\DUV/block_192kHz/Result<11>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<11>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [10]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_lut[11] ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [11])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<10>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [9]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_cy<10>_rt_4608 ),
    .O(\DUV/block_192kHz/Result<10>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<10>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [9]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_cy<10>_rt_4608 ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [10])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<9>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [8]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_lut[9] ),
    .O(\DUV/block_192kHz/Result<9>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<9>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [8]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_lut[9] ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [9])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<8>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [7]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_rt_4609 ),
    .O(\DUV/block_192kHz/Result<8>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<8>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [7]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_rt_4609 ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [8])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<7>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [6]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_lut[7] ),
    .O(\DUV/block_192kHz/Result<7>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<7>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_lut[7] ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [7])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<6>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [5]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_cy<6>_rt_4610 ),
    .O(\DUV/block_192kHz/Result<6>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<6>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [5]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_cy<6>_rt_4610 ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [6])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<5>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [4]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_lut[5] ),
    .O(\DUV/block_192kHz/Result<5>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<5>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [4]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_lut[5] ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [5])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<4>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [3]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_rt_4611 ),
    .O(\DUV/block_192kHz/Result<4>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<4>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [3]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_rt_4611 ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [4])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<3>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [2]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_lut[3] ),
    .O(\DUV/block_192kHz/Result<3>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<3>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [2]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_lut[3] ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [3])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<2>  (
    .I0(\DUV/block_192kHz/dds_38/Maccum_phase_cy [1]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_cy<2>_rt_4612 ),
    .O(\DUV/block_192kHz/Result<2>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<2>  (
    .IB(\DUV/block_192kHz/dds_38/Maccum_phase_cy [1]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_cy<2>_rt_4612 ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [2])
  );
  X_XOR2   \DUV/block_192kHz/dds_38/Maccum_phase_xor<1>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\DUV/block_192kHz/dds_38/Maccum_phase_lut[1] ),
    .O(\DUV/block_192kHz/Result<1>1 )
  );
  X_MUX2   \DUV/block_192kHz/dds_38/Maccum_phase_cy<1>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(\DUV/block_192kHz/dds_38/Maccum_phase_lut[1] ),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy [1])
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_3101 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<18>_3100 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18> )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<18>  (
    .ADR0(\DUV/interpol4x_LpR/accum [19]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [17]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<18>_3100 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<17>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<16>_3103 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<17>_3102 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<16>_3103 ),
    .IA(\DUV/interpol4x_LpR/accum [19]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<17>_3102 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_3101 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<17>  (
    .ADR0(\DUV/interpol4x_LpR/accum [19]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [17]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<17>_3102 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<16>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<15>_3105 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<16>_3104 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<16>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<15>_3105 ),
    .IA(\DUV/interpol4x_LpR/accum [18]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<16>_3104 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<16>_3103 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<16>  (
    .ADR0(\DUV/interpol4x_LpR/accum [18]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [16]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<16>_3104 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<15>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<14>_3107 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<15>_3106 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<15>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<14>_3107 ),
    .IA(\DUV/interpol4x_LpR/accum [17]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<15>_3106 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<15>_3105 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<15>  (
    .ADR0(\DUV/interpol4x_LpR/accum [17]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [15]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<15>_3106 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<14>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_3109 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<14>_3108 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<14>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_3109 ),
    .IA(\DUV/interpol4x_LpR/accum [16]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<14>_3108 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<14>_3107 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<14>  (
    .ADR0(\DUV/interpol4x_LpR/accum [16]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [14]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<14>_3108 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<13>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<12>_3111 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<13>_3110 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<12>_3111 ),
    .IA(\DUV/interpol4x_LpR/accum [15]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<13>_3110 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_3109 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<13>  (
    .ADR0(\DUV/interpol4x_LpR/accum [15]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [13]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<13>_3110 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<12>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<11>_3113 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<12>_3112 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<12>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<11>_3113 ),
    .IA(\DUV/interpol4x_LpR/accum [14]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<12>_3112 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<12>_3111 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<12>  (
    .ADR0(\DUV/interpol4x_LpR/accum [14]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [12]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<12>_3112 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<11>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<10>_3115 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<11>_3114 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<11>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<10>_3115 ),
    .IA(\DUV/interpol4x_LpR/accum [13]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<11>_3114 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<11>_3113 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<11>  (
    .ADR0(\DUV/interpol4x_LpR/accum [13]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [11]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<11>_3114 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<10>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_3117 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<10>_3116 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<10>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_3117 ),
    .IA(\DUV/interpol4x_LpR/accum [12]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<10>_3116 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<10>_3115 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<10>  (
    .ADR0(\DUV/interpol4x_LpR/accum [12]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [10]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<10>_3116 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<9>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<8>_3119 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<9>_3118 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<8>_3119 ),
    .IA(\DUV/interpol4x_LpR/accum [11]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<9>_3118 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_3117 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<9>  (
    .ADR0(\DUV/interpol4x_LpR/accum [11]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [9]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<9>_3118 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<8>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<7>_3121 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<8>_3120 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<8>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<7>_3121 ),
    .IA(\DUV/interpol4x_LpR/accum [10]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<8>_3120 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<8>_3119 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<8>  (
    .ADR0(\DUV/interpol4x_LpR/accum [10]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [8]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<8>_3120 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<7>  (
    .I0(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<6>_3123 ),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<7>_3122 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<7>  (
    .IB(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<6>_3123 ),
    .IA(\DUV/interpol4x_LpR/accum [9]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<7>_3122 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<7>_3121 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<7>  (
    .ADR0(\DUV/interpol4x_LpR/accum [9]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [7]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<7>_3122 )
  );
  X_XOR2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<6>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<6>_3124 ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6> )
  );
  X_MUX2   \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<6>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\DUV/interpol4x_LpR/accum [8]),
    .SEL(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<6>_3124 ),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<6>_3123 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<6>  (
    .ADR0(\DUV/interpol4x_LpR/accum [8]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [6]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<6>_3124 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_17  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<17>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_16  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<16>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_15  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<15>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_14  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<14>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_13  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<13>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_12  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<12>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_11  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<11>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_10  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<10>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_9  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<9>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_8  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<8>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_7  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<7>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_6  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<6>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_5  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<5>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_4  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<4>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_3  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<3>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_2  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<2>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_1  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result<1>1 ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_38/phase [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_19/phase_17  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/Result [17]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/dds_19/phase [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_23  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [23]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_22  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [22]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_21  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [21]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_20  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [20]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_19  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [19]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_18  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [18]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_17  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [17]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_16  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [16]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_15  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [15]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_14  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [14]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_13  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [13]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_12  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [12]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_11  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [11]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_10  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [10]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_9  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [9]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_8  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [8]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_7  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [7]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_6  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [6]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_5  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [5]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_4  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [4]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_3  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [3]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_2  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [2]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_1  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [1]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_0  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [0]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .O(\DUV/block_192kHz/FMout [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_23  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [18]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_22  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [17]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_21  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [16]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_20  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [15]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_19  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [14]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_18  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [13]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [12]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [11]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [10]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [9]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [8]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [7]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [6]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [5]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [4]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [3]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [2]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [1]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [0]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [8]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [7]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [6]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [5]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [4]),
    .SRST(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [6]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [5]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [4]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [3]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [2]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [1]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [0]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B [4]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B [3]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B [2]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B [1]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [17]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [16]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [15]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [14]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [13]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [12]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [11]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [10]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [9]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [8]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [7]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [6]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [5]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [4]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [3]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [2]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [1]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [0]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [17]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [18]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [18])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<17>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [16]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [17]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [17])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<17>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [16]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [17]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [17]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [17])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<16>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [15]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [16]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [16])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<16>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [15]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [16]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [16]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [16])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<15>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [14]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [15]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [15])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [14]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [15]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [15]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [15])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<14>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [13]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [14]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [14])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<14>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [13]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [14]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [14]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [14])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<13>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [12]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [13]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [13])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<13>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [12]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [13]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [13]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [13])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<12>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [11]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [12]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [12])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<12>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [11]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [12]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [12]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [12])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<11>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [10]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [11]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [11])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [10]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [11]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [11]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [11])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<10>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [9]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [10]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [10])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<10>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [9]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [10]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [10]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [10])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<9>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [8]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [9]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [9])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<9>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [8]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [9]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [9]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [9])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<8>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [7]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [8]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [8])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<8>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [7]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [8]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [8]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [8])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<7>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [6]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [7]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [7])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [6]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [7]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [7]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [7])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<6>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [5]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [6])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<6>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [5]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [6])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<5>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [4]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [5])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<5>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [4]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [5]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [5])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<4>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [3]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [4])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<4>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [3]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [4]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [4])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<3>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [2]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [3])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [2]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [3]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [3])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<2>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [1]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [2])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<2>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [1]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [2]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [2])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<1>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [0]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [1])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<1>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [0]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [1]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [1])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum [0])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\DUV/block_192kHz/seqmult_LI_R/reg_H [0]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy [0])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>_3372 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_3371 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<18> )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<17>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_3374 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_3373 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<17> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_3374 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_3373 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<17>_3372 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<16>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_3376 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_3375 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<16> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_3376 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_3375 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<16>_3374 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<15>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_3378 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_3377 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<15> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_3378 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_3377 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_3376 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<14>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_3380 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_3379 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<14> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_3380 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_3379 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<14>_3378 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<13>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_3382 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_3381 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<13> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_3382 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_3381 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<13>_3380 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<12>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_3384 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_3383 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<12> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_3384 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_3383 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<12>_3382 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<11>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_3386 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_3385 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<11> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_3386 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_3385 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_3384 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<10>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_3388 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_3387 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<10> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_3388 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_3387 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<10>_3386 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<9>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_3390 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_3389 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<9> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_3390 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_3389 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<9>_3388 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<8>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_3392 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_3391 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<8> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_3392 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_3391 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<8>_3390 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<7>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_3394 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_3393 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<7> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_3394 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_3393 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_3392 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<6>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_3396 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_3395 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<6> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_3396 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_3395 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<6>_3394 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<5>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_3398 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_3397 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<5> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_3398 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_3397 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<5>_3396 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<4>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_3400 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_3399 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<4> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_3400 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_3399 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<4>_3398 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<3>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_3402 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_3401 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<3> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_3402 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_3401 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_3400 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<2>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_3404 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_3403 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<2> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_3404 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_3403 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<2>_3402 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<1>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_3406 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_3405 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<1> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_3406 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_3405 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<1>_3404 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<0>  (
    .I0(RESET_N_OBUF_386),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_3407 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<0> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>  (
    .IB(RESET_N_OBUF_386),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_3407 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<0>_3406 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1-In ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2-In ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q7 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q6 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q5 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q4 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q3 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q2 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q1 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [0]),
    .SET(GND),
    .RST(GND)
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [6]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [7]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q7 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<6>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [5]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q6 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<6>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [5]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [6])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<5>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [4]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q5 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<5>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [4]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [5])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<4>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [3]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q4 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<4>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [3]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [4])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<3>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [2]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q3 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<3>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [2]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [3])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<2>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [1]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q2 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<2>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [1]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [2])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<1>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [0]),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q1 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<1>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [1])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<0>  (
    .I0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I1(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<0>  (
    .IB(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<7> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<6> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<5> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<4> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<3> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<2> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<1> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<0> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [18]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [17]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [16]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [15]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [14]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [13]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [12]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [11]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [10]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [9]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [8]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [7]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [6]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [5]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [4]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [3]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [2]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [1]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [17]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [16]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [15]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [14]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [13]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [12]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [11]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [10]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [9]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [8]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [7]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [6]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [5]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [4]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [3]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [2]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [1]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [0]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/block_192kHz/outsine_38 [7]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/block_192kHz/outsine_38 [6]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/block_192kHz/outsine_38 [5]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/block_192kHz/outsine_38 [4]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/block_192kHz/outsine_38 [3]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/block_192kHz/outsine_38 [2]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/block_192kHz/outsine_38 [1]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/block_192kHz/outsine_38 [0]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [19]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [18]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [17]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [16]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [15]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [14]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [13]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [12]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [11]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [10]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [9]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [8]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [7]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [6]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [5]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [4]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [3]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .I(\DUV/interpol4x_LmR/accum [2]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [7]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [8]),
    .O(\DUV/block_192kHz/seqmult_LI_M/fa_sum [8])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<7>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [6]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [7]),
    .O(\DUV/block_192kHz/seqmult_LI_M/fa_sum [7])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [6]),
    .IA(\DUV/block_192kHz/seqmult_LI_M/reg_H [7]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [7]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [7])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<6>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [5]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_M/fa_sum [6])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<6>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [5]),
    .IA(\DUV/block_192kHz/seqmult_LI_M/reg_H [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [6])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<5>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [4]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_M/fa_sum [5])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<5>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [4]),
    .IA(\DUV/block_192kHz/seqmult_LI_M/reg_H [5]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [5])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<4>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [3]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_M/fa_sum [4])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<4>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [3]),
    .IA(\DUV/block_192kHz/seqmult_LI_M/reg_H [4]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [4])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<3>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [2]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_M/fa_sum [3])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [2]),
    .IA(\DUV/block_192kHz/seqmult_LI_M/reg_H [3]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [3])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<2>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [1]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_M/fa_sum [2])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<2>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [1]),
    .IA(\DUV/block_192kHz/seqmult_LI_M/reg_H [2]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [2])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<1>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [0]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_M/fa_sum [1])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<1>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [0]),
    .IA(\DUV/block_192kHz/seqmult_LI_M/reg_H [1]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [1])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/fa_sum [0])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\DUV/block_192kHz/seqmult_LI_M/reg_H [0]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy [0])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_3563 ),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<8>_3562 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8> )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<7>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<6>_3565 ),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<7>_3564 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<7> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<6>_3565 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<7>_3564 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_3563 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<6>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<5>_3567 ),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<6>_3566 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<6> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<6>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<5>_3567 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<6>_3566 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<6>_3565 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<5>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<4>_3569 ),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<5>_3568 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<5> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<5>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<4>_3569 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<5>_3568 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<5>_3567 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<4>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_3571 ),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<4>_3570 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<4> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<4>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_3571 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<4>_3570 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<4>_3569 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<3>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<2>_3573 ),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<3>_3572 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<3> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<2>_3573 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<3>_3572 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_3571 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<2>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<1>_3575 ),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<2>_3574 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<2> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<2>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<1>_3575 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<2>_3574 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<2>_3573 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<1>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<0>_3577 ),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<1>_3576 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<1> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<1>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<0>_3577 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<1>_3576 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<1>_3575 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<0>  (
    .I0(RESET_N_OBUF_386),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<0>_3578 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<0> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<0>  (
    .IB(RESET_N_OBUF_386),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<0>_3578 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<0>_3577 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q7 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q6 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q5 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q4 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q3 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q2 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q1 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [0]),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1-In ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2-In ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [6]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [7]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q7 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<6>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [5]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q6 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<6>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [5]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [6])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<5>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [4]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q5 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<5>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [4]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [5])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<4>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [3]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q4 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<4>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [3]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [4])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<3>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [2]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q3 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<3>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [2]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [3])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<2>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [1]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q2 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<2>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [1]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [2])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<1>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [0]),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q1 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<1>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [1])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<0>  (
    .I0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .I1(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<0>  (
    .IB(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_B_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_B_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_B_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_B_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_B_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [8]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [7]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [6]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [5]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [4]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [3]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [2]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [1]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [7]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [6]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [5]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [4]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [3]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [2]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [1]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [0]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Bi_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\ioports16_1/outc [3]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Bi_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\ioports16_1/outc [2]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Bi_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\ioports16_1/outc [1]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Bi_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\ioports16_1/outc [0]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\DUV/block_192kHz/outsine_19 [7]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\DUV/block_192kHz/outsine_19 [6]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\DUV/block_192kHz/outsine_19 [5]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\DUV/block_192kHz/outsine_19 [4]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\DUV/block_192kHz/outsine_19 [3]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\DUV/block_192kHz/outsine_19 [2]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\DUV/block_192kHz/outsine_19 [1]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .I(\DUV/block_192kHz/outsine_19 [0]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [19]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [20]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [20])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<19>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [18]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [19]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [19])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [18]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [19]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [19]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [19])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<18>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [17]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [18]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [18])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<18>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [17]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [18]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [18]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [18])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<17>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [16]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [17]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [17])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<17>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [16]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [17]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [17]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [17])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<16>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [15]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [16]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [16])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<16>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [15]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [16]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [16]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [16])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<15>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [14]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [15]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [15])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [14]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [15]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [15]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [15])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<14>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [13]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [14]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [14])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<14>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [13]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [14]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [14]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [14])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<13>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [12]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [13]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [13])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<13>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [12]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [13]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [13]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [13])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<12>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [11]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [12]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [12])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<12>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [11]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [12]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [12]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [12])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<11>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [10]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [11]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [11])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [10]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [11]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [11]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [11])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<10>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [9]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [10]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [10])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<10>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [9]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [10]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [10]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [10])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<9>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [8]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [9]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [9])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<9>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [8]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [9]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [9]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [9])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<8>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [7]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [8]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [8])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<8>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [7]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [8]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [8]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [8])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<7>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [6]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [7]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [7])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [6]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [7]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [7]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [7])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<6>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [5]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [6])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<6>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [5]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [6])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<5>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [4]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [5])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<5>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [4]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [5]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [5])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<4>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [3]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [4])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<4>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [3]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [4]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [4])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<3>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [2]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [3])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [2]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [3]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [3])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<2>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [1]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [2])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<2>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [1]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [2]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [2])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<1>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [0]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [1])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<1>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [0]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [1]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [1])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [0])
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [0]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy [0])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_3704 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<20>_3703 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20> )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<19>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<18>_3706 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<19>_3705 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<19> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<18>_3706 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<19>_3705 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_3704 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<18>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<17>_3708 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<18>_3707 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<18> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<18>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<17>_3708 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<18>_3707 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<18>_3706 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<17>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<16>_3710 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<17>_3709 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<17> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<17>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<16>_3710 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<17>_3709 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<17>_3708 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<16>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_3712 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<16>_3711 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<16> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<16>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_3712 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<16>_3711 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<16>_3710 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<15>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<14>_3714 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<15>_3713 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<15> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<14>_3714 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<15>_3713 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_3712 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<14>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<13>_3716 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<14>_3715 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<14> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<14>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<13>_3716 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<14>_3715 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<14>_3714 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<13>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<12>_3718 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<13>_3717 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<13> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<13>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<12>_3718 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<13>_3717 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<13>_3716 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<12>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_3720 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<12>_3719 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<12> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<12>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_3720 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<12>_3719 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<12>_3718 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<11>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<10>_3722 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<11>_3721 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<11> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<10>_3722 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<11>_3721 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_3720 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<10>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<9>_3724 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<10>_3723 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<10> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<10>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<9>_3724 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<10>_3723 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<10>_3722 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<9>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<8>_3726 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<9>_3725 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<9> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<9>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<8>_3726 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<9>_3725 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<9>_3724 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<8>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_3728 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<8>_3727 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<8> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<8>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_3728 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<8>_3727 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<8>_3726 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<7>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<6>_3730 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<7>_3729 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<7> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<6>_3730 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<7>_3729 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_3728 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<6>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<5>_3732 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<6>_3731 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<6> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<6>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<5>_3732 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<6>_3731 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<6>_3730 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<5>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<4>_3734 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<5>_3733 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<5> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<5>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<4>_3734 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<5>_3733 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<5>_3732 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<4>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_3736 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<4>_3735 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<4> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<4>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_3736 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<4>_3735 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<4>_3734 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<3>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<2>_3738 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<3>_3737 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<3> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<2>_3738 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<3>_3737 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_3736 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<2>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<1>_3740 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<2>_3739 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<2> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<2>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<1>_3740 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<2>_3739 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<2>_3738 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<1>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<0>_3742 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<1>_3741 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<1> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<1>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<0>_3742 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<1>_3741 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<1>_3740 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<0>  (
    .I0(RESET_N_OBUF_386),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<0>_3743 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<0> )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<0>  (
    .IB(RESET_N_OBUF_386),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<0>_3743 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<0>_3742 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1-In ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2-In ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q7 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q6 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q5 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q4 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q3 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q2 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q1 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [0]),
    .SET(GND),
    .RST(GND)
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [6]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [7]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q7 )
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<6>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [5]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q6 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<6>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [5]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [6])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<5>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [4]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q5 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<5>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [4]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [5])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<4>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [3]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q4 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<4>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [3]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [4])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<3>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [2]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q3 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<3>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [2]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [3])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<2>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [1]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q2 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<2>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [1]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [2]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [2])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<1>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [0]),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q1 )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<1>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [1]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [1])
  );
  X_XOR2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<0>  (
    .I0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I1(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q )
  );
  X_MUX2   \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<0>  (
    .IB(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<8> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<7> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<6> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<5> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<4> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<3> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<2> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<1> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<0> ),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_19  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [20]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_18  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [19]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [18]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [17]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [16]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [15]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [14]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [13]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [12]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [11]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [10]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [9]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [8]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [7]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [6]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [5]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [4]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [3]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [2]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [1]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_19  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [19]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_18  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [18]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [17]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [16]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [15]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [14]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [13]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [12]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [11]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [10]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [9]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [8]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [7]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [6]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [5]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [4]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [3]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [2]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [1]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [0]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\ioports16_1/out9 [7]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\ioports16_1/out9 [6]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\ioports16_1/out9 [5]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\ioports16_1/out9 [4]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\ioports16_1/out9 [3]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\ioports16_1/out9 [2]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\ioports16_1/out9 [1]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\ioports16_1/out9 [0]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_19  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [19]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_18  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [18]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_17  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [17]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_16  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [16]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_15  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [15]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_14  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [14]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_13  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [13]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_12  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [12]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_11  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [11]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_10  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [10]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_9  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [9]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_8  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [8]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_7  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [7]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_6  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [6]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_5  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [5]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_4  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [4]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_3  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [3]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_2  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [2]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_1  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [1]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_0  (
    .CLK(clock98MHz),
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .I(\DUV/block_192kHz/out_sum [0]),
    .SRST(reset_255),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<19>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [18]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [19]),
    .O(\DUV/interpol4x_LmR/Result [19])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<19>  (
    .ADR0(\DUV/interpol4x_LmR/accum [19]),
    .ADR1(\DUV/interpol4x_LmR/diff [18]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [19])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<18>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [17]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [18]),
    .O(\DUV/interpol4x_LmR/Result [18])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<18>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [17]),
    .IA(\DUV/interpol4x_LmR/accum [18]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [18]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [18])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<18>  (
    .ADR0(\DUV/interpol4x_LmR/accum [18]),
    .ADR1(\DUV/interpol4x_LmR/diff [18]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [18])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<17>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [16]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [17]),
    .O(\DUV/interpol4x_LmR/Result [17])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<17>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [16]),
    .IA(\DUV/interpol4x_LmR/accum [17]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [17]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [17])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<17>  (
    .ADR0(\DUV/interpol4x_LmR/accum [17]),
    .ADR1(\DUV/interpol4x_LmR/diff [17]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [17])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<16>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [15]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [16]),
    .O(\DUV/interpol4x_LmR/Result [16])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<16>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [15]),
    .IA(\DUV/interpol4x_LmR/accum [16]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [16]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [16])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<16>  (
    .ADR0(\DUV/interpol4x_LmR/accum [16]),
    .ADR1(\DUV/interpol4x_LmR/diff [16]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [16])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<15>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [14]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [15]),
    .O(\DUV/interpol4x_LmR/Result [15])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<15>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [14]),
    .IA(\DUV/interpol4x_LmR/accum [15]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [15]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [15])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<15>  (
    .ADR0(\DUV/interpol4x_LmR/accum [15]),
    .ADR1(\DUV/interpol4x_LmR/diff [15]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [15])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<14>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [13]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [14]),
    .O(\DUV/interpol4x_LmR/Result [14])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<14>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [13]),
    .IA(\DUV/interpol4x_LmR/accum [14]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [14]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [14])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<14>  (
    .ADR0(\DUV/interpol4x_LmR/accum [14]),
    .ADR1(\DUV/interpol4x_LmR/diff [14]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [14])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<13>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [12]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [13]),
    .O(\DUV/interpol4x_LmR/Result [13])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<13>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [12]),
    .IA(\DUV/interpol4x_LmR/accum [13]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [13]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [13])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<13>  (
    .ADR0(\DUV/interpol4x_LmR/accum [13]),
    .ADR1(\DUV/interpol4x_LmR/diff [13]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [13])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<12>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [11]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [12]),
    .O(\DUV/interpol4x_LmR/Result [12])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<12>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [11]),
    .IA(\DUV/interpol4x_LmR/accum [12]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [12]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [12])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<12>  (
    .ADR0(\DUV/interpol4x_LmR/accum [12]),
    .ADR1(\DUV/interpol4x_LmR/diff [12]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [12])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<11>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [10]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [11]),
    .O(\DUV/interpol4x_LmR/Result [11])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<11>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [10]),
    .IA(\DUV/interpol4x_LmR/accum [11]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [11]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [11])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<11>  (
    .ADR0(\DUV/interpol4x_LmR/accum [11]),
    .ADR1(\DUV/interpol4x_LmR/diff [11]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [11])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<10>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [9]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [10]),
    .O(\DUV/interpol4x_LmR/Result [10])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<10>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [9]),
    .IA(\DUV/interpol4x_LmR/accum [10]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [10]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [10])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<10>  (
    .ADR0(\DUV/interpol4x_LmR/accum [10]),
    .ADR1(\DUV/interpol4x_LmR/diff [10]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [10])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<9>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [8]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [9]),
    .O(\DUV/interpol4x_LmR/Result [9])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<9>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [8]),
    .IA(\DUV/interpol4x_LmR/accum [9]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [9]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [9])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<9>  (
    .ADR0(\DUV/interpol4x_LmR/accum [9]),
    .ADR1(\DUV/interpol4x_LmR/diff [9]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [9])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<8>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [7]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [8]),
    .O(\DUV/interpol4x_LmR/Result [8])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<8>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [7]),
    .IA(\DUV/interpol4x_LmR/accum [8]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [8]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [8])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<8>  (
    .ADR0(\DUV/interpol4x_LmR/accum [8]),
    .ADR1(\DUV/interpol4x_LmR/diff [8]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [8])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<7>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [6]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [7]),
    .O(\DUV/interpol4x_LmR/Result [7])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<7>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [6]),
    .IA(\DUV/interpol4x_LmR/accum [7]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [7]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [7])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<7>  (
    .ADR0(\DUV/interpol4x_LmR/accum [7]),
    .ADR1(\DUV/interpol4x_LmR/diff [7]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [7])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<6>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [5]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [6]),
    .O(\DUV/interpol4x_LmR/Result [6])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<6>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [5]),
    .IA(\DUV/interpol4x_LmR/accum [6]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [6]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [6])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<6>  (
    .ADR0(\DUV/interpol4x_LmR/accum [6]),
    .ADR1(\DUV/interpol4x_LmR/diff [6]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [6])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<5>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [4]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [5]),
    .O(\DUV/interpol4x_LmR/Result [5])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<5>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [4]),
    .IA(\DUV/interpol4x_LmR/accum [5]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [5]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [5])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<5>  (
    .ADR0(\DUV/interpol4x_LmR/accum [5]),
    .ADR1(\DUV/interpol4x_LmR/diff [5]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [5])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<4>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [3]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [4]),
    .O(\DUV/interpol4x_LmR/Result [4])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<4>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [3]),
    .IA(\DUV/interpol4x_LmR/accum [4]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [4]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [4])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<4>  (
    .ADR0(\DUV/interpol4x_LmR/accum [4]),
    .ADR1(\DUV/interpol4x_LmR/diff [4]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [4])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<3>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [2]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [3]),
    .O(\DUV/interpol4x_LmR/Result [3])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<3>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [2]),
    .IA(\DUV/interpol4x_LmR/accum [3]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [3]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [3])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<3>  (
    .ADR0(\DUV/interpol4x_LmR/accum [3]),
    .ADR1(\DUV/interpol4x_LmR/diff [3]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [3])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<2>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [1]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [2]),
    .O(\DUV/interpol4x_LmR/Result [2])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<2>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [1]),
    .IA(\DUV/interpol4x_LmR/accum [2]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [2]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [2])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<2>  (
    .ADR0(\DUV/interpol4x_LmR/accum [2]),
    .ADR1(\DUV/interpol4x_LmR/diff [2]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [2])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<1>  (
    .I0(\DUV/interpol4x_LmR/Maccum_accum_cy [0]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [1]),
    .O(\DUV/interpol4x_LmR/Result [1])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<1>  (
    .IB(\DUV/interpol4x_LmR/Maccum_accum_cy [0]),
    .IA(\DUV/interpol4x_LmR/accum [1]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [1]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<1>  (
    .ADR0(\DUV/interpol4x_LmR/accum [1]),
    .ADR1(\DUV/interpol4x_LmR/diff [1]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [1])
  );
  X_XOR2   \DUV/interpol4x_LmR/Maccum_accum_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\DUV/interpol4x_LmR/Maccum_accum_lut [0]),
    .O(\DUV/interpol4x_LmR/Result [0])
  );
  X_MUX2   \DUV/interpol4x_LmR/Maccum_accum_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\DUV/interpol4x_LmR/accum [0]),
    .SEL(\DUV/interpol4x_LmR/Maccum_accum_lut [0]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_cy [0])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<0>  (
    .ADR0(\DUV/interpol4x_LmR/accum [0]),
    .ADR1(\DUV/interpol4x_LmR/diff [0]),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [0])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<18>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [17]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [18]),
    .O(\DUV/interpol4x_LmR/diff [18])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<18>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [17]),
    .ADR1(\DUV/interpol4x_LmR/r2 [17]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [18])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<17>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [16]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [17]),
    .O(\DUV/interpol4x_LmR/diff [17])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<17>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [16]),
    .IA(\DUV/interpol4x_LmR/r1 [17]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [17]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [17])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<17>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [17]),
    .ADR1(\DUV/interpol4x_LmR/r2 [17]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [17])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<16>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [15]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [16]),
    .O(\DUV/interpol4x_LmR/diff [16])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<16>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [15]),
    .IA(\DUV/interpol4x_LmR/r1 [16]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [16]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [16])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<16>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [16]),
    .ADR1(\DUV/interpol4x_LmR/r2 [16]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [16])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<15>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [14]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [15]),
    .O(\DUV/interpol4x_LmR/diff [15])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<15>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [14]),
    .IA(\DUV/interpol4x_LmR/r1 [15]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [15]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [15])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<15>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [15]),
    .ADR1(\DUV/interpol4x_LmR/r2 [15]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [15])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<14>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [13]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [14]),
    .O(\DUV/interpol4x_LmR/diff [14])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<14>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [13]),
    .IA(\DUV/interpol4x_LmR/r1 [14]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [14]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [14])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<14>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [14]),
    .ADR1(\DUV/interpol4x_LmR/r2 [14]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [14])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<13>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [12]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [13]),
    .O(\DUV/interpol4x_LmR/diff [13])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<13>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [12]),
    .IA(\DUV/interpol4x_LmR/r1 [13]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [13]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [13])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<13>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [13]),
    .ADR1(\DUV/interpol4x_LmR/r2 [13]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [13])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<12>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [11]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [12]),
    .O(\DUV/interpol4x_LmR/diff [12])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<12>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [11]),
    .IA(\DUV/interpol4x_LmR/r1 [12]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [12]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [12])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<12>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [12]),
    .ADR1(\DUV/interpol4x_LmR/r2 [12]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [12])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<11>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [10]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [11]),
    .O(\DUV/interpol4x_LmR/diff [11])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<11>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [10]),
    .IA(\DUV/interpol4x_LmR/r1 [11]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [11]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [11])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<11>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [11]),
    .ADR1(\DUV/interpol4x_LmR/r2 [11]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [11])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<10>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [9]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [10]),
    .O(\DUV/interpol4x_LmR/diff [10])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<10>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [9]),
    .IA(\DUV/interpol4x_LmR/r1 [10]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [10]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [10])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<10>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [10]),
    .ADR1(\DUV/interpol4x_LmR/r2 [10]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [10])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<9>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [8]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [9]),
    .O(\DUV/interpol4x_LmR/diff [9])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<9>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [8]),
    .IA(\DUV/interpol4x_LmR/r1 [9]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [9]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [9])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<9>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [9]),
    .ADR1(\DUV/interpol4x_LmR/r2 [9]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [9])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<8>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [7]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [8]),
    .O(\DUV/interpol4x_LmR/diff [8])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<8>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [7]),
    .IA(\DUV/interpol4x_LmR/r1 [8]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [8]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [8])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<8>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [8]),
    .ADR1(\DUV/interpol4x_LmR/r2 [8]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [8])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<7>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [6]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [7]),
    .O(\DUV/interpol4x_LmR/diff [7])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<7>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [6]),
    .IA(\DUV/interpol4x_LmR/r1 [7]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [7]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [7])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<7>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [7]),
    .ADR1(\DUV/interpol4x_LmR/r2 [7]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [7])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<6>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [5]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [6]),
    .O(\DUV/interpol4x_LmR/diff [6])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<6>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [5]),
    .IA(\DUV/interpol4x_LmR/r1 [6]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [6]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [6])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<6>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [6]),
    .ADR1(\DUV/interpol4x_LmR/r2 [6]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [6])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<5>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [4]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [5]),
    .O(\DUV/interpol4x_LmR/diff [5])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<5>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [4]),
    .IA(\DUV/interpol4x_LmR/r1 [5]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [5]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [5])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<5>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [5]),
    .ADR1(\DUV/interpol4x_LmR/r2 [5]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [5])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<4>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [3]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [4]),
    .O(\DUV/interpol4x_LmR/diff [4])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<4>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [3]),
    .IA(\DUV/interpol4x_LmR/r1 [4]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [4]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [4])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<4>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [4]),
    .ADR1(\DUV/interpol4x_LmR/r2 [4]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [4])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<3>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [2]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [3]),
    .O(\DUV/interpol4x_LmR/diff [3])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<3>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [2]),
    .IA(\DUV/interpol4x_LmR/r1 [3]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [3]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [3])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<3>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [3]),
    .ADR1(\DUV/interpol4x_LmR/r2 [3]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [3])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<2>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [1]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [2]),
    .O(\DUV/interpol4x_LmR/diff [2])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<2>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [1]),
    .IA(\DUV/interpol4x_LmR/r1 [2]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [2]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [2])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<2>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [2]),
    .ADR1(\DUV/interpol4x_LmR/r2 [2]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [2])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<1>  (
    .I0(\DUV/interpol4x_LmR/Msub_diff_cy [0]),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [1]),
    .O(\DUV/interpol4x_LmR/diff [1])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<1>  (
    .IB(\DUV/interpol4x_LmR/Msub_diff_cy [0]),
    .IA(\DUV/interpol4x_LmR/r1 [1]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [1]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [1])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<1>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [1]),
    .ADR1(\DUV/interpol4x_LmR/r2 [1]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [1])
  );
  X_XOR2   \DUV/interpol4x_LmR/Msub_diff_xor<0>  (
    .I0(RESET_N_OBUF_386),
    .I1(\DUV/interpol4x_LmR/Msub_diff_lut [0]),
    .O(\DUV/interpol4x_LmR/diff [0])
  );
  X_MUX2   \DUV/interpol4x_LmR/Msub_diff_cy<0>  (
    .IB(RESET_N_OBUF_386),
    .IA(\DUV/interpol4x_LmR/r1 [0]),
    .SEL(\DUV/interpol4x_LmR/Msub_diff_lut [0]),
    .O(\DUV/interpol4x_LmR/Msub_diff_cy [0])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<0>  (
    .ADR0(\DUV/interpol4x_LmR/r1 [0]),
    .ADR1(\DUV/interpol4x_LmR/r2 [0]),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_19  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [19]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_18  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [18]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_17  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [17]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_16  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [16]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_15  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [15]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_14  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [14]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_13  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [13]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_12  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [12]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_11  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [11]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_10  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [10]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_9  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [9]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_8  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [8]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_7  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [7]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_6  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [6]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_5  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [5]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_4  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [4]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_3  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [3]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_2  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [2]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_1  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [1]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_0  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LmR/Result [0]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LmR/accum [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_17  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [17]),
    .O(\DUV/interpol4x_LmR/r2 [17]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_16  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [16]),
    .O(\DUV/interpol4x_LmR/r2 [16]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_15  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [15]),
    .O(\DUV/interpol4x_LmR/r2 [15]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_14  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [14]),
    .O(\DUV/interpol4x_LmR/r2 [14]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_13  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [13]),
    .O(\DUV/interpol4x_LmR/r2 [13]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_12  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [12]),
    .O(\DUV/interpol4x_LmR/r2 [12]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_11  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [11]),
    .O(\DUV/interpol4x_LmR/r2 [11]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_10  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [10]),
    .O(\DUV/interpol4x_LmR/r2 [10]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_9  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [9]),
    .O(\DUV/interpol4x_LmR/r2 [9]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_8  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [8]),
    .O(\DUV/interpol4x_LmR/r2 [8]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_7  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [7]),
    .O(\DUV/interpol4x_LmR/r2 [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_6  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [6]),
    .O(\DUV/interpol4x_LmR/r2 [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_5  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [5]),
    .O(\DUV/interpol4x_LmR/r2 [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_4  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [4]),
    .O(\DUV/interpol4x_LmR/r2 [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_3  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [3]),
    .O(\DUV/interpol4x_LmR/r2 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_2  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [2]),
    .O(\DUV/interpol4x_LmR/r2 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_1  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [1]),
    .O(\DUV/interpol4x_LmR/r2 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_0  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LmR/r1 [0]),
    .O(\DUV/interpol4x_LmR/r2 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_17  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [17]),
    .O(\DUV/interpol4x_LmR/r1 [17]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_16  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [16]),
    .O(\DUV/interpol4x_LmR/r1 [16]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_15  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [15]),
    .O(\DUV/interpol4x_LmR/r1 [15]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_14  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [14]),
    .O(\DUV/interpol4x_LmR/r1 [14]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_13  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [13]),
    .O(\DUV/interpol4x_LmR/r1 [13]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_12  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [12]),
    .O(\DUV/interpol4x_LmR/r1 [12]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_11  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [11]),
    .O(\DUV/interpol4x_LmR/r1 [11]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_10  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [10]),
    .O(\DUV/interpol4x_LmR/r1 [10]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_9  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [9]),
    .O(\DUV/interpol4x_LmR/r1 [9]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_8  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [8]),
    .O(\DUV/interpol4x_LmR/r1 [8]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_7  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [7]),
    .O(\DUV/interpol4x_LmR/r1 [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_6  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [6]),
    .O(\DUV/interpol4x_LmR/r1 [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_5  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [5]),
    .O(\DUV/interpol4x_LmR/r1 [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_4  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [4]),
    .O(\DUV/interpol4x_LmR/r1 [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_3  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [3]),
    .O(\DUV/interpol4x_LmR/r1 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_2  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [2]),
    .O(\DUV/interpol4x_LmR/r1 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_1  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [1]),
    .O(\DUV/interpol4x_LmR/r1 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_0  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LmR [0]),
    .O(\DUV/interpol4x_LmR/r1 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<19>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [18]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [19]),
    .O(\DUV/interpol4x_LpR/Result [19])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<19>  (
    .ADR0(\DUV/interpol4x_LpR/accum [19]),
    .ADR1(\DUV/interpol4x_LpR/diff [18]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [19])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<18>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [17]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [18]),
    .O(\DUV/interpol4x_LpR/Result [18])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<18>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [17]),
    .IA(\DUV/interpol4x_LpR/accum [18]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [18]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [18])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<18>  (
    .ADR0(\DUV/interpol4x_LpR/accum [18]),
    .ADR1(\DUV/interpol4x_LpR/diff [18]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [18])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<17>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [16]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [17]),
    .O(\DUV/interpol4x_LpR/Result [17])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<17>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [16]),
    .IA(\DUV/interpol4x_LpR/accum [17]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [17]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [17])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<17>  (
    .ADR0(\DUV/interpol4x_LpR/accum [17]),
    .ADR1(\DUV/interpol4x_LpR/diff [17]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [17])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<16>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [15]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [16]),
    .O(\DUV/interpol4x_LpR/Result [16])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<16>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [15]),
    .IA(\DUV/interpol4x_LpR/accum [16]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [16]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [16])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<16>  (
    .ADR0(\DUV/interpol4x_LpR/accum [16]),
    .ADR1(\DUV/interpol4x_LpR/diff [16]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [16])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<15>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [14]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [15]),
    .O(\DUV/interpol4x_LpR/Result [15])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<15>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [14]),
    .IA(\DUV/interpol4x_LpR/accum [15]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [15]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [15])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<15>  (
    .ADR0(\DUV/interpol4x_LpR/accum [15]),
    .ADR1(\DUV/interpol4x_LpR/diff [15]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [15])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<14>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [13]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [14]),
    .O(\DUV/interpol4x_LpR/Result [14])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<14>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [13]),
    .IA(\DUV/interpol4x_LpR/accum [14]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [14]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [14])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<14>  (
    .ADR0(\DUV/interpol4x_LpR/accum [14]),
    .ADR1(\DUV/interpol4x_LpR/diff [14]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [14])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<13>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [12]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [13]),
    .O(\DUV/interpol4x_LpR/Result [13])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<13>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [12]),
    .IA(\DUV/interpol4x_LpR/accum [13]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [13]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [13])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<13>  (
    .ADR0(\DUV/interpol4x_LpR/accum [13]),
    .ADR1(\DUV/interpol4x_LpR/diff [13]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [13])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<12>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [11]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [12]),
    .O(\DUV/interpol4x_LpR/Result [12])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<12>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [11]),
    .IA(\DUV/interpol4x_LpR/accum [12]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [12]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [12])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<12>  (
    .ADR0(\DUV/interpol4x_LpR/accum [12]),
    .ADR1(\DUV/interpol4x_LpR/diff [12]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [12])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<11>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [10]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [11]),
    .O(\DUV/interpol4x_LpR/Result [11])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<11>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [10]),
    .IA(\DUV/interpol4x_LpR/accum [11]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [11]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [11])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<11>  (
    .ADR0(\DUV/interpol4x_LpR/accum [11]),
    .ADR1(\DUV/interpol4x_LpR/diff [11]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [11])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<10>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [9]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [10]),
    .O(\DUV/interpol4x_LpR/Result [10])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<10>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [9]),
    .IA(\DUV/interpol4x_LpR/accum [10]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [10]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [10])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<10>  (
    .ADR0(\DUV/interpol4x_LpR/accum [10]),
    .ADR1(\DUV/interpol4x_LpR/diff [10]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [10])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<9>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [8]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [9]),
    .O(\DUV/interpol4x_LpR/Result [9])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<9>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [8]),
    .IA(\DUV/interpol4x_LpR/accum [9]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [9]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [9])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<9>  (
    .ADR0(\DUV/interpol4x_LpR/accum [9]),
    .ADR1(\DUV/interpol4x_LpR/diff [9]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [9])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<8>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [7]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [8]),
    .O(\DUV/interpol4x_LpR/Result [8])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<8>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [7]),
    .IA(\DUV/interpol4x_LpR/accum [8]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [8]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [8])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<8>  (
    .ADR0(\DUV/interpol4x_LpR/accum [8]),
    .ADR1(\DUV/interpol4x_LpR/diff [8]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [8])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<7>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [6]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [7]),
    .O(\DUV/interpol4x_LpR/Result [7])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<7>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [6]),
    .IA(\DUV/interpol4x_LpR/accum [7]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [7]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [7])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<7>  (
    .ADR0(\DUV/interpol4x_LpR/accum [7]),
    .ADR1(\DUV/interpol4x_LpR/diff [7]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [7])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<6>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [5]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [6]),
    .O(\DUV/interpol4x_LpR/Result [6])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<6>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [5]),
    .IA(\DUV/interpol4x_LpR/accum [6]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [6]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [6])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<6>  (
    .ADR0(\DUV/interpol4x_LpR/accum [6]),
    .ADR1(\DUV/interpol4x_LpR/diff [6]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [6])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<5>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [4]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [5]),
    .O(\DUV/interpol4x_LpR/Result [5])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<5>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [4]),
    .IA(\DUV/interpol4x_LpR/accum [5]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [5]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [5])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<5>  (
    .ADR0(\DUV/interpol4x_LpR/accum [5]),
    .ADR1(\DUV/interpol4x_LpR/diff [5]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [5])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<4>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [3]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [4]),
    .O(\DUV/interpol4x_LpR/Result [4])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<4>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [3]),
    .IA(\DUV/interpol4x_LpR/accum [4]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [4]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [4])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<4>  (
    .ADR0(\DUV/interpol4x_LpR/accum [4]),
    .ADR1(\DUV/interpol4x_LpR/diff [4]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [4])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<3>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [2]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [3]),
    .O(\DUV/interpol4x_LpR/Result [3])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<3>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [2]),
    .IA(\DUV/interpol4x_LpR/accum [3]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [3]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [3])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<3>  (
    .ADR0(\DUV/interpol4x_LpR/accum [3]),
    .ADR1(\DUV/interpol4x_LpR/diff [3]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [3])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<2>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [1]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [2]),
    .O(\DUV/interpol4x_LpR/Result [2])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<2>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [1]),
    .IA(\DUV/interpol4x_LpR/accum [2]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [2]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [2])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<2>  (
    .ADR0(\DUV/interpol4x_LpR/accum [2]),
    .ADR1(\DUV/interpol4x_LpR/diff [2]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [2])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<1>  (
    .I0(\DUV/interpol4x_LpR/Maccum_accum_cy [0]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [1]),
    .O(\DUV/interpol4x_LpR/Result [1])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<1>  (
    .IB(\DUV/interpol4x_LpR/Maccum_accum_cy [0]),
    .IA(\DUV/interpol4x_LpR/accum [1]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [1]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<1>  (
    .ADR0(\DUV/interpol4x_LpR/accum [1]),
    .ADR1(\DUV/interpol4x_LpR/diff [1]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [1])
  );
  X_XOR2   \DUV/interpol4x_LpR/Maccum_accum_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\DUV/interpol4x_LpR/Maccum_accum_lut [0]),
    .O(\DUV/interpol4x_LpR/Result [0])
  );
  X_MUX2   \DUV/interpol4x_LpR/Maccum_accum_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\DUV/interpol4x_LpR/accum [0]),
    .SEL(\DUV/interpol4x_LpR/Maccum_accum_lut [0]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_cy [0])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<0>  (
    .ADR0(\DUV/interpol4x_LpR/accum [0]),
    .ADR1(\DUV/interpol4x_LpR/diff [0]),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [0])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<18>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [17]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [18]),
    .O(\DUV/interpol4x_LpR/diff [18])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<18>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [17]),
    .ADR1(\DUV/interpol4x_LpR/r2 [17]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [18])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<17>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [16]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [17]),
    .O(\DUV/interpol4x_LpR/diff [17])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<17>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [16]),
    .IA(\DUV/interpol4x_LpR/r1 [17]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [17]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [17])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<17>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [17]),
    .ADR1(\DUV/interpol4x_LpR/r2 [17]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [17])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<16>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [15]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [16]),
    .O(\DUV/interpol4x_LpR/diff [16])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<16>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [15]),
    .IA(\DUV/interpol4x_LpR/r1 [16]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [16]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [16])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<16>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [16]),
    .ADR1(\DUV/interpol4x_LpR/r2 [16]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [16])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<15>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [14]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [15]),
    .O(\DUV/interpol4x_LpR/diff [15])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<15>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [14]),
    .IA(\DUV/interpol4x_LpR/r1 [15]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [15]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [15])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<15>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [15]),
    .ADR1(\DUV/interpol4x_LpR/r2 [15]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [15])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<14>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [13]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [14]),
    .O(\DUV/interpol4x_LpR/diff [14])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<14>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [13]),
    .IA(\DUV/interpol4x_LpR/r1 [14]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [14]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [14])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<14>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [14]),
    .ADR1(\DUV/interpol4x_LpR/r2 [14]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [14])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<13>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [12]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [13]),
    .O(\DUV/interpol4x_LpR/diff [13])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<13>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [12]),
    .IA(\DUV/interpol4x_LpR/r1 [13]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [13]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [13])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<13>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [13]),
    .ADR1(\DUV/interpol4x_LpR/r2 [13]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [13])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<12>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [11]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [12]),
    .O(\DUV/interpol4x_LpR/diff [12])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<12>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [11]),
    .IA(\DUV/interpol4x_LpR/r1 [12]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [12]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [12])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<12>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [12]),
    .ADR1(\DUV/interpol4x_LpR/r2 [12]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [12])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<11>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [10]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [11]),
    .O(\DUV/interpol4x_LpR/diff [11])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<11>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [10]),
    .IA(\DUV/interpol4x_LpR/r1 [11]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [11]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [11])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<11>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [11]),
    .ADR1(\DUV/interpol4x_LpR/r2 [11]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [11])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<10>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [9]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [10]),
    .O(\DUV/interpol4x_LpR/diff [10])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<10>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [9]),
    .IA(\DUV/interpol4x_LpR/r1 [10]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [10]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [10])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<10>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [10]),
    .ADR1(\DUV/interpol4x_LpR/r2 [10]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [10])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<9>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [8]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [9]),
    .O(\DUV/interpol4x_LpR/diff [9])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<9>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [8]),
    .IA(\DUV/interpol4x_LpR/r1 [9]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [9]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [9])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<9>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [9]),
    .ADR1(\DUV/interpol4x_LpR/r2 [9]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [9])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<8>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [7]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [8]),
    .O(\DUV/interpol4x_LpR/diff [8])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<8>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [7]),
    .IA(\DUV/interpol4x_LpR/r1 [8]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [8]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [8])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<8>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [8]),
    .ADR1(\DUV/interpol4x_LpR/r2 [8]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [8])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<7>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [6]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [7]),
    .O(\DUV/interpol4x_LpR/diff [7])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<7>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [6]),
    .IA(\DUV/interpol4x_LpR/r1 [7]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [7]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [7])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<7>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [7]),
    .ADR1(\DUV/interpol4x_LpR/r2 [7]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [7])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<6>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [5]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [6]),
    .O(\DUV/interpol4x_LpR/diff [6])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<6>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [5]),
    .IA(\DUV/interpol4x_LpR/r1 [6]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [6]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [6])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<6>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [6]),
    .ADR1(\DUV/interpol4x_LpR/r2 [6]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [6])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<5>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [4]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [5]),
    .O(\DUV/interpol4x_LpR/diff [5])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<5>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [4]),
    .IA(\DUV/interpol4x_LpR/r1 [5]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [5]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [5])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<5>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [5]),
    .ADR1(\DUV/interpol4x_LpR/r2 [5]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [5])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<4>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [3]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [4]),
    .O(\DUV/interpol4x_LpR/diff [4])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<4>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [3]),
    .IA(\DUV/interpol4x_LpR/r1 [4]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [4]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [4])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<4>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [4]),
    .ADR1(\DUV/interpol4x_LpR/r2 [4]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [4])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<3>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [2]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [3]),
    .O(\DUV/interpol4x_LpR/diff [3])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<3>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [2]),
    .IA(\DUV/interpol4x_LpR/r1 [3]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [3]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [3])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<3>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [3]),
    .ADR1(\DUV/interpol4x_LpR/r2 [3]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [3])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<2>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [1]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [2]),
    .O(\DUV/interpol4x_LpR/diff [2])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<2>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [1]),
    .IA(\DUV/interpol4x_LpR/r1 [2]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [2]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [2])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<2>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [2]),
    .ADR1(\DUV/interpol4x_LpR/r2 [2]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [2])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<1>  (
    .I0(\DUV/interpol4x_LpR/Msub_diff_cy [0]),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [1]),
    .O(\DUV/interpol4x_LpR/diff [1])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<1>  (
    .IB(\DUV/interpol4x_LpR/Msub_diff_cy [0]),
    .IA(\DUV/interpol4x_LpR/r1 [1]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [1]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [1])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<1>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [1]),
    .ADR1(\DUV/interpol4x_LpR/r2 [1]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [1])
  );
  X_XOR2   \DUV/interpol4x_LpR/Msub_diff_xor<0>  (
    .I0(RESET_N_OBUF_386),
    .I1(\DUV/interpol4x_LpR/Msub_diff_lut [0]),
    .O(\DUV/interpol4x_LpR/diff [0])
  );
  X_MUX2   \DUV/interpol4x_LpR/Msub_diff_cy<0>  (
    .IB(RESET_N_OBUF_386),
    .IA(\DUV/interpol4x_LpR/r1 [0]),
    .SEL(\DUV/interpol4x_LpR/Msub_diff_lut [0]),
    .O(\DUV/interpol4x_LpR/Msub_diff_cy [0])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<0>  (
    .ADR0(\DUV/interpol4x_LpR/r1 [0]),
    .ADR1(\DUV/interpol4x_LpR/r2 [0]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_19  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [19]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_18  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [18]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_17  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [17]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_16  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [16]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_15  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [15]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_14  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [14]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_13  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [13]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_12  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [12]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_11  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [11]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_10  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [10]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_9  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [9]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_8  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [8]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_7  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [7]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_6  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [6]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_5  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [5]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_4  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [4]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_3  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [3]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_2  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [2]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_1  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [1]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_0  (
    .CLK(clock98MHz),
    .CE(clken192kHz_1_4637),
    .I(\DUV/interpol4x_LpR/Result [0]),
    .SRST(reset_255),
    .O(\DUV/interpol4x_LpR/accum [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_17  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [17]),
    .O(\DUV/interpol4x_LpR/r2 [17]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_16  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [16]),
    .O(\DUV/interpol4x_LpR/r2 [16]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_15  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [15]),
    .O(\DUV/interpol4x_LpR/r2 [15]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_14  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [14]),
    .O(\DUV/interpol4x_LpR/r2 [14]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_13  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [13]),
    .O(\DUV/interpol4x_LpR/r2 [13]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_12  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [12]),
    .O(\DUV/interpol4x_LpR/r2 [12]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_11  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [11]),
    .O(\DUV/interpol4x_LpR/r2 [11]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_10  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [10]),
    .O(\DUV/interpol4x_LpR/r2 [10]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_9  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [9]),
    .O(\DUV/interpol4x_LpR/r2 [9]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_8  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [8]),
    .O(\DUV/interpol4x_LpR/r2 [8]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_7  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [7]),
    .O(\DUV/interpol4x_LpR/r2 [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_6  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [6]),
    .O(\DUV/interpol4x_LpR/r2 [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_5  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [5]),
    .O(\DUV/interpol4x_LpR/r2 [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_4  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [4]),
    .O(\DUV/interpol4x_LpR/r2 [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_3  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [3]),
    .O(\DUV/interpol4x_LpR/r2 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_2  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [2]),
    .O(\DUV/interpol4x_LpR/r2 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_1  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [1]),
    .O(\DUV/interpol4x_LpR/r2 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_0  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/interpol4x_LpR/r1 [0]),
    .O(\DUV/interpol4x_LpR/r2 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_17  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [17]),
    .O(\DUV/interpol4x_LpR/r1 [17]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_16  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [16]),
    .O(\DUV/interpol4x_LpR/r1 [16]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_15  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [15]),
    .O(\DUV/interpol4x_LpR/r1 [15]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_14  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [14]),
    .O(\DUV/interpol4x_LpR/r1 [14]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_13  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [13]),
    .O(\DUV/interpol4x_LpR/r1 [13]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_12  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [12]),
    .O(\DUV/interpol4x_LpR/r1 [12]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_11  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [11]),
    .O(\DUV/interpol4x_LpR/r1 [11]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_10  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [10]),
    .O(\DUV/interpol4x_LpR/r1 [10]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_9  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [9]),
    .O(\DUV/interpol4x_LpR/r1 [9]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_8  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [8]),
    .O(\DUV/interpol4x_LpR/r1 [8]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_7  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [7]),
    .O(\DUV/interpol4x_LpR/r1 [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_6  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [6]),
    .O(\DUV/interpol4x_LpR/r1 [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_5  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [5]),
    .O(\DUV/interpol4x_LpR/r1 [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_4  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [4]),
    .O(\DUV/interpol4x_LpR/r1 [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_3  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [3]),
    .O(\DUV/interpol4x_LpR/r1 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_2  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [2]),
    .O(\DUV/interpol4x_LpR/r1 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_1  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [1]),
    .O(\DUV/interpol4x_LpR/r1 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_0  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\DUV/block_48kHz/LI_in_LpR [0]),
    .O(\DUV/interpol4x_LpR/r1 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>18 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>19_151 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<19> )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_17  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>17 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>18_148 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<18> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_17  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>17 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT17_147 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>18_148 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>18 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_16  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>16 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>17_145 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<17> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_16  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>16 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT16_144 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>17_145 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>17 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_15  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>15 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>16_142 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<16> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_15  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>15 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT15_141 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>16_142 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>16 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_14  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>14 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>15_139 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<15> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>14 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT14_138 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>15_139 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>15 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_13  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>13 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>14_136 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<14> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_13  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>13 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT13_135 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>14_136 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>14 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_12  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>12 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>13_133 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<13> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_12  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>12 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT12_132 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>13_133 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>13 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_11  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>11 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>12_130 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<12> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_11  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>11 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT11_129 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>12_130 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>12 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_10  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>10 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>11_127 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<11> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>10 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT10_126 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>11_127 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>11 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_9  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>9 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>10_124 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<10> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_9  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>9 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT9_123 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>10_124 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>10 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_8  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>8 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>9_121 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<9> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_8  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>8 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT8_120 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>9_121 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>9 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_7  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>7 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>8_118 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<8> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_7  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>7 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT7_117 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>8_118 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>8 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_6  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>6 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>7_115 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<7> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>6 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT6_114 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>7_115 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>7 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_5  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>5 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>6_112 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<6> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_5  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>5 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT5_111 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>6_112 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>6 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_4  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>4 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>5_109 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<5> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_4  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>4 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT4_108 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>5_109 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>5 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_3  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>3 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>4_106 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<4> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_3  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>3 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT3_105 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>4_106 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>4 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_2  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>2 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>3_103 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<3> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>2 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT2_102 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>3_103 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>3 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_1  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>1 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>2_100 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<2> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_1  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>1 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT1_99 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>2_100 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>2 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_0  (
    .I0(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_4231 ),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>1_97 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<1> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_0  (
    .IB(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_4231 ),
    .IA(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_96 ),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>1_97 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>1 )
  );
  X_XOR2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>_4278 ),
    .O(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<0> )
  );
  X_MUX2   \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>_4278 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_4231 )
  );
  X_LUT5 #(
    .INIT ( 32'h3527B382 ))
  \dds_carrier_1/Mram_sineLUT12  (
    .ADR0(\dds_carrier_1/phasereg [18]),
    .ADR1(\dds_carrier_1/phasereg [14]),
    .ADR2(\dds_carrier_1/phasereg [17]),
    .ADR3(\dds_carrier_1/phasereg [16]),
    .ADR4(\dds_carrier_1/phasereg [15]),
    .O(\dds_carrier_1/_n0029 [0])
  );
  X_LUT6 #(
    .INIT ( 64'h67E6F6BE45A24B4A ))
  \dds_carrier_1/Mram_sineLUT111  (
    .ADR0(\dds_carrier_1/phasereg [17]),
    .ADR1(\dds_carrier_1/phasereg [15]),
    .ADR2(\dds_carrier_1/phasereg [16]),
    .ADR3(\dds_carrier_1/phasereg [18]),
    .ADR4(\dds_carrier_1/phasereg [14]),
    .ADR5(\dds_carrier_1/phasereg [19]),
    .O(\dds_carrier_1/_n0029 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hAEE196967857B44A ))
  \dds_carrier_1/Mram_sineLUT21  (
    .ADR0(\dds_carrier_1/phasereg [18]),
    .ADR1(\dds_carrier_1/phasereg [16]),
    .ADR2(\dds_carrier_1/phasereg [19]),
    .ADR3(\dds_carrier_1/phasereg [17]),
    .ADR4(\dds_carrier_1/phasereg [14]),
    .ADR5(\dds_carrier_1/phasereg [15]),
    .O(\dds_carrier_1/_n0029 [2])
  );
  X_LUT6 #(
    .INIT ( 64'h5645A96995A91958 ))
  \dds_carrier_1/Mram_sineLUT31  (
    .ADR0(\dds_carrier_1/phasereg [19]),
    .ADR1(\dds_carrier_1/phasereg [16]),
    .ADR2(\dds_carrier_1/phasereg [14]),
    .ADR3(\dds_carrier_1/phasereg [18]),
    .ADR4(\dds_carrier_1/phasereg [15]),
    .ADR5(\dds_carrier_1/phasereg [17]),
    .O(\dds_carrier_1/_n0029 [3])
  );
  X_LUT6 #(
    .INIT ( 64'h956E9559A659D558 ))
  \dds_carrier_1/Mram_sineLUT41  (
    .ADR0(\dds_carrier_1/phasereg [19]),
    .ADR1(\dds_carrier_1/phasereg [14]),
    .ADR2(\dds_carrier_1/phasereg [18]),
    .ADR3(\dds_carrier_1/phasereg [16]),
    .ADR4(\dds_carrier_1/phasereg [15]),
    .ADR5(\dds_carrier_1/phasereg [17]),
    .O(\dds_carrier_1/_n0029 [4])
  );
  X_LUT6 #(
    .INIT ( 64'h9655559696965598 ))
  \dds_carrier_1/Mram_sineLUT51  (
    .ADR0(\dds_carrier_1/phasereg [19]),
    .ADR1(\dds_carrier_1/phasereg [17]),
    .ADR2(\dds_carrier_1/phasereg [18]),
    .ADR3(\dds_carrier_1/phasereg [16]),
    .ADR4(\dds_carrier_1/phasereg [15]),
    .ADR5(\dds_carrier_1/phasereg [14]),
    .O(\dds_carrier_1/_n0029 [5])
  );
  X_LUT6 #(
    .INIT ( 64'h9993939336663662 ))
  \dds_carrier_1/Mram_sineLUT61  (
    .ADR0(\dds_carrier_1/phasereg [17]),
    .ADR1(\dds_carrier_1/phasereg [19]),
    .ADR2(\dds_carrier_1/phasereg [16]),
    .ADR3(\dds_carrier_1/phasereg [15]),
    .ADR4(\dds_carrier_1/phasereg [14]),
    .ADR5(\dds_carrier_1/phasereg [18]),
    .O(\dds_carrier_1/_n0029 [6])
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \dds_carrier_1/Mram_sineLUT71  (
    .ADR0(\dds_carrier_1/phasereg [19]),
    .ADR1(\dds_carrier_1/phasereg [14]),
    .ADR2(\dds_carrier_1/phasereg [15]),
    .ADR3(\dds_carrier_1/phasereg [16]),
    .ADR4(\dds_carrier_1/phasereg [17]),
    .ADR5(\dds_carrier_1/phasereg [18]),
    .O(\dds_carrier_1/_n0029 [7])
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT19  (
    .ADR0(\dds_carrier_1/phasereg [19]),
    .ADR1(\ioports16_1/out8 [19]),
    .ADR2(datamod[13]),
    .O(\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT19_O_UNCONNECTED )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>19  (
    .ADR0(\dds_carrier_1/phasereg [19]),
    .ADR1(\ioports16_1/out8 [19]),
    .ADR2(datamod[13]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT18_150 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>19_151 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT18  (
    .ADR0(\dds_carrier_1/phasereg [18]),
    .ADR1(\ioports16_1/out8 [18]),
    .ADR2(datamod[13]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT18_150 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>18  (
    .ADR0(\dds_carrier_1/phasereg [18]),
    .ADR1(\ioports16_1/out8 [18]),
    .ADR2(datamod[13]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT17_147 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>18_148 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT17  (
    .ADR0(\dds_carrier_1/phasereg [17]),
    .ADR1(\ioports16_1/out8 [17]),
    .ADR2(datamod[13]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT17_147 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>17  (
    .ADR0(\dds_carrier_1/phasereg [17]),
    .ADR1(\ioports16_1/out8 [17]),
    .ADR2(datamod[13]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT16_144 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>17_145 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT16  (
    .ADR0(\dds_carrier_1/phasereg [16]),
    .ADR1(\ioports16_1/out8 [16]),
    .ADR2(datamod[13]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT16_144 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>16  (
    .ADR0(\dds_carrier_1/phasereg [16]),
    .ADR1(\ioports16_1/out8 [16]),
    .ADR2(datamod[13]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT15_141 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>16_142 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT15  (
    .ADR0(\dds_carrier_1/phasereg [15]),
    .ADR1(\ioports16_1/out8 [15]),
    .ADR2(datamod[13]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT15_141 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>15  (
    .ADR0(\dds_carrier_1/phasereg [15]),
    .ADR1(\ioports16_1/out8 [15]),
    .ADR2(datamod[13]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT14_138 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>15_139 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT14  (
    .ADR0(\dds_carrier_1/phasereg [14]),
    .ADR1(\ioports16_1/out8 [14]),
    .ADR2(datamod[13]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT14_138 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>14  (
    .ADR0(\dds_carrier_1/phasereg [14]),
    .ADR1(\ioports16_1/out8 [14]),
    .ADR2(datamod[13]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT13_135 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>14_136 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT13  (
    .ADR0(\dds_carrier_1/phasereg [13]),
    .ADR1(\ioports16_1/out8 [13]),
    .ADR2(datamod[13]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT13_135 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>13  (
    .ADR0(\dds_carrier_1/phasereg [13]),
    .ADR1(\ioports16_1/out8 [13]),
    .ADR2(datamod[13]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT12_132 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>13_133 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT12  (
    .ADR0(\dds_carrier_1/phasereg [12]),
    .ADR1(\ioports16_1/out8 [12]),
    .ADR2(datamod[12]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT12_132 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>12  (
    .ADR0(\dds_carrier_1/phasereg [12]),
    .ADR1(\ioports16_1/out8 [12]),
    .ADR2(datamod[12]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT11_129 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>12_130 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT11  (
    .ADR0(\dds_carrier_1/phasereg [11]),
    .ADR1(\ioports16_1/out8 [11]),
    .ADR2(datamod[11]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT11_129 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>11  (
    .ADR0(\dds_carrier_1/phasereg [11]),
    .ADR1(\ioports16_1/out8 [11]),
    .ADR2(datamod[11]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT10_126 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>11_127 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT10  (
    .ADR0(\dds_carrier_1/phasereg [10]),
    .ADR1(\ioports16_1/out8 [10]),
    .ADR2(datamod[10]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT10_126 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>10  (
    .ADR0(\dds_carrier_1/phasereg [10]),
    .ADR1(\ioports16_1/out8 [10]),
    .ADR2(datamod[10]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT9_123 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>10_124 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT9  (
    .ADR0(\dds_carrier_1/phasereg [9]),
    .ADR1(\ioports16_1/out8 [9]),
    .ADR2(datamod[9]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT9_123 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>9  (
    .ADR0(\dds_carrier_1/phasereg [9]),
    .ADR1(\ioports16_1/out8 [9]),
    .ADR2(datamod[9]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT8_120 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>9_121 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT8  (
    .ADR0(\dds_carrier_1/phasereg [8]),
    .ADR1(\ioports16_1/out8 [8]),
    .ADR2(datamod[8]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT8_120 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>8  (
    .ADR0(\dds_carrier_1/phasereg [8]),
    .ADR1(\ioports16_1/out8 [8]),
    .ADR2(datamod[8]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT7_117 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>8_118 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT7  (
    .ADR0(\dds_carrier_1/phasereg [7]),
    .ADR1(\ioports16_1/out8 [7]),
    .ADR2(datamod[7]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT7_117 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>7  (
    .ADR0(\dds_carrier_1/phasereg [7]),
    .ADR1(\ioports16_1/out8 [7]),
    .ADR2(datamod[7]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT6_114 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>7_115 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT6  (
    .ADR0(\dds_carrier_1/phasereg [6]),
    .ADR1(\ioports16_1/out8 [6]),
    .ADR2(datamod[6]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT6_114 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>6  (
    .ADR0(\dds_carrier_1/phasereg [6]),
    .ADR1(\ioports16_1/out8 [6]),
    .ADR2(datamod[6]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT5_111 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>6_112 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT5  (
    .ADR0(\dds_carrier_1/phasereg [5]),
    .ADR1(\ioports16_1/out8 [5]),
    .ADR2(datamod[5]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT5_111 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>5  (
    .ADR0(\dds_carrier_1/phasereg [5]),
    .ADR1(\ioports16_1/out8 [5]),
    .ADR2(datamod[5]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT4_108 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>5_109 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT4  (
    .ADR0(\dds_carrier_1/phasereg [4]),
    .ADR1(\ioports16_1/out8 [4]),
    .ADR2(datamod[4]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT4_108 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>4  (
    .ADR0(\dds_carrier_1/phasereg [4]),
    .ADR1(\ioports16_1/out8 [4]),
    .ADR2(datamod[4]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT3_105 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>4_106 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT3  (
    .ADR0(\dds_carrier_1/phasereg [3]),
    .ADR1(\ioports16_1/out8 [3]),
    .ADR2(datamod[3]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT3_105 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>3  (
    .ADR0(\dds_carrier_1/phasereg [3]),
    .ADR1(\ioports16_1/out8 [3]),
    .ADR2(datamod[3]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT2_102 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>3_103 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT2  (
    .ADR0(\dds_carrier_1/phasereg [2]),
    .ADR1(\ioports16_1/out8 [2]),
    .ADR2(datamod[2]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT2_102 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>2  (
    .ADR0(\dds_carrier_1/phasereg [2]),
    .ADR1(\ioports16_1/out8 [2]),
    .ADR2(datamod[2]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT1_99 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>2_100 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT1  (
    .ADR0(\dds_carrier_1/phasereg [1]),
    .ADR1(\ioports16_1/out8 [1]),
    .ADR2(datamod[1]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT1_99 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>1  (
    .ADR0(\dds_carrier_1/phasereg [1]),
    .ADR1(\ioports16_1/out8 [1]),
    .ADR2(datamod[1]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_96 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>1_97 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT  (
    .ADR0(datamod[0]),
    .ADR1(\ioports16_1/out8 [0]),
    .ADR2(\dds_carrier_1/phasereg [0]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_96 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>  (
    .ADR0(\dds_carrier_1/phasereg [0]),
    .ADR1(\ioports16_1/out8 [0]),
    .ADR2(datamod[0]),
    .ADR3(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>_4278 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_7  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/_n0029 [7]),
    .SRST(reset_255),
    .O(datasine[7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_6  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/_n0029 [6]),
    .SRST(reset_255),
    .O(datasine[6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_5  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/_n0029 [5]),
    .SRST(reset_255),
    .O(datasine[5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_4  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/_n0029 [4]),
    .SRST(reset_255),
    .O(datasine[4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_3  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/_n0029 [3]),
    .SRST(reset_255),
    .O(datasine[3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_2  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/_n0029 [2]),
    .SRST(reset_255),
    .O(datasine[2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_1  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/_n0029 [1]),
    .SRST(reset_255),
    .O(datasine[1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_0  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/_n0029 [0]),
    .SRST(reset_255),
    .O(\NLW_dds_carrier_1/outsine_0_O_UNCONNECTED ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_19  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<19> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_18  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<18> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_17  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<17> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_16  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<16> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_15  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<15> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_14  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<14> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_13  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<13> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_12  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<12> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_11  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<11> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_10  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<10> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_9  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<9> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_8  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<8> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_7  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<7> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_6  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<6> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_5  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<5> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_4  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<4> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_3  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<3> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_2  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<2> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_1  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<1> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_0  (
    .CLK(clock98MHz),
    .CE(RESET_N_OBUF_386),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<0> ),
    .SRST(reset_255),
    .O(\dds_carrier_1/phasereg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<16>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [15]),
    .I1(\dds_test_signal/Maccum_phasereg_cy<16>_rt_90 ),
    .O(\dds_test_signal/Result [16])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<16>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [15]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_test_signal/Maccum_phasereg_cy<16>_rt_90 ),
    .O(\dds_test_signal/Maccum_phasereg_cy [16])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<15>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [14]),
    .I1(\dds_test_signal/Maccum_phasereg_cy<15>_rt_89 ),
    .O(\dds_test_signal/Result [15])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<15>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [14]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_test_signal/Maccum_phasereg_cy<15>_rt_89 ),
    .O(\dds_test_signal/Maccum_phasereg_cy [15])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<14>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [13]),
    .I1(\dds_test_signal/Maccum_phasereg_cy<14>_rt_88 ),
    .O(\dds_test_signal/Result [14])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<14>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [13]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_test_signal/Maccum_phasereg_cy<14>_rt_88 ),
    .O(\dds_test_signal/Maccum_phasereg_cy [14])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<13>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [12]),
    .I1(\dds_test_signal/Maccum_phasereg_cy<13>_rt_87 ),
    .O(\dds_test_signal/Result [13])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<13>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [12]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_test_signal/Maccum_phasereg_cy<13>_rt_87 ),
    .O(\dds_test_signal/Maccum_phasereg_cy [13])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<12>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [11]),
    .I1(\dds_test_signal/Maccum_phasereg_lut[12] ),
    .O(\dds_test_signal/Result [12])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<12>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [11]),
    .IA(RESET_N_OBUF_386),
    .SEL(\dds_test_signal/Maccum_phasereg_lut[12] ),
    .O(\dds_test_signal/Maccum_phasereg_cy [12])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<11>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [10]),
    .I1(\dds_test_signal/Maccum_phasereg_cy<11>_rt_86 ),
    .O(\dds_test_signal/Result [11])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<11>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [10]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_test_signal/Maccum_phasereg_cy<11>_rt_86 ),
    .O(\dds_test_signal/Maccum_phasereg_cy [11])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<10>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [9]),
    .I1(\dds_test_signal/Maccum_phasereg_lut[10] ),
    .O(\dds_test_signal/Result [10])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<10>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [9]),
    .IA(RESET_N_OBUF_386),
    .SEL(\dds_test_signal/Maccum_phasereg_lut[10] ),
    .O(\dds_test_signal/Maccum_phasereg_cy [10])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<9>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [8]),
    .I1(\dds_test_signal/Maccum_phasereg_cy<9>_rt_85 ),
    .O(\dds_test_signal/Result [9])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<9>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [8]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_test_signal/Maccum_phasereg_cy<9>_rt_85 ),
    .O(\dds_test_signal/Maccum_phasereg_cy [9])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<8>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [7]),
    .I1(\dds_test_signal/Maccum_phasereg_lut[8] ),
    .O(\dds_test_signal/Result [8])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<8>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [7]),
    .IA(RESET_N_OBUF_386),
    .SEL(\dds_test_signal/Maccum_phasereg_lut[8] ),
    .O(\dds_test_signal/Maccum_phasereg_cy [8])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<7>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [6]),
    .I1(\dds_test_signal/Maccum_phasereg_cy<7>_rt_84 ),
    .O(\dds_test_signal/Result [7])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<7>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [6]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_test_signal/Maccum_phasereg_cy<7>_rt_84 ),
    .O(\dds_test_signal/Maccum_phasereg_cy [7])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<6>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [5]),
    .I1(\dds_test_signal/Maccum_phasereg_lut[6] ),
    .O(\dds_test_signal/Result [6])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<6>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [5]),
    .IA(RESET_N_OBUF_386),
    .SEL(\dds_test_signal/Maccum_phasereg_lut[6] ),
    .O(\dds_test_signal/Maccum_phasereg_cy [6])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<5>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [4]),
    .I1(\dds_test_signal/Maccum_phasereg_cy<5>_rt_83 ),
    .O(\dds_test_signal/Result [5])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<5>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [4]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_test_signal/Maccum_phasereg_cy<5>_rt_83 ),
    .O(\dds_test_signal/Maccum_phasereg_cy [5])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<4>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [3]),
    .I1(\dds_test_signal/Maccum_phasereg_lut[4] ),
    .O(\dds_test_signal/Result [4])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<4>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [3]),
    .IA(RESET_N_OBUF_386),
    .SEL(\dds_test_signal/Maccum_phasereg_lut[4] ),
    .O(\dds_test_signal/Maccum_phasereg_cy [4])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<3>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [2]),
    .I1(\dds_test_signal/Maccum_phasereg_cy<3>_rt_82 ),
    .O(\dds_test_signal/Result [3])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<3>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [2]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_test_signal/Maccum_phasereg_cy<3>_rt_82 ),
    .O(\dds_test_signal/Maccum_phasereg_cy [3])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<2>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [1]),
    .I1(\dds_test_signal/Maccum_phasereg_lut[2] ),
    .O(\dds_test_signal/Result [2])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<2>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [1]),
    .IA(RESET_N_OBUF_386),
    .SEL(\dds_test_signal/Maccum_phasereg_lut[2] ),
    .O(\dds_test_signal/Maccum_phasereg_cy [2])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<1>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [0]),
    .I1(\dds_test_signal/Maccum_phasereg_cy<1>_rt_81 ),
    .O(\dds_test_signal/Result [1])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<1>  (
    .IB(\dds_test_signal/Maccum_phasereg_cy [0]),
    .IA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .SEL(\dds_test_signal/Maccum_phasereg_cy<1>_rt_81 ),
    .O(\dds_test_signal/Maccum_phasereg_cy [1])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<0>  (
    .I0(\LM4550_controler_1/SEND_VALID_REG [6]),
    .I1(\dds_test_signal/Maccum_phasereg_lut[0] ),
    .O(\dds_test_signal/Result [0])
  );
  X_MUX2   \dds_test_signal/Maccum_phasereg_cy<0>  (
    .IB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .IA(RESET_N_OBUF_386),
    .SEL(\dds_test_signal/Maccum_phasereg_lut[0] ),
    .O(\dds_test_signal/Maccum_phasereg_cy [0])
  );
  X_XOR2   \dds_test_signal/Maccum_phasereg_xor<17>  (
    .I0(\dds_test_signal/Maccum_phasereg_cy [16]),
    .I1(\dds_test_signal/Maccum_phasereg_xor<17>_rt_4620 ),
    .O(\dds_test_signal/Result [17])
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_cy<16>_rt  (
    .ADR0(\dds_test_signal/phasereg [16]),
    .O(\dds_test_signal/Maccum_phasereg_cy<16>_rt_90 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_cy<15>_rt  (
    .ADR0(\dds_test_signal/phasereg [15]),
    .O(\dds_test_signal/Maccum_phasereg_cy<15>_rt_89 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_cy<14>_rt  (
    .ADR0(\dds_test_signal/phasereg [14]),
    .O(\dds_test_signal/Maccum_phasereg_cy<14>_rt_88 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_cy<13>_rt  (
    .ADR0(\dds_test_signal/phasereg [13]),
    .O(\dds_test_signal/Maccum_phasereg_cy<13>_rt_87 ),
    .ADR1(GND)
  );
  X_LUT5 #(
    .INIT ( 32'h3527B382 ))
  \dds_test_signal/Mram_sineLUT12  (
    .ADR0(\dds_test_signal/phasereg [16]),
    .ADR1(\dds_test_signal/phasereg [12]),
    .ADR2(\dds_test_signal/phasereg [15]),
    .ADR3(\dds_test_signal/phasereg [14]),
    .ADR4(\dds_test_signal/phasereg [13]),
    .O(\dds_test_signal/_n0020 [0])
  );
  X_LUT6 #(
    .INIT ( 64'h2E13AEBFF9EA22D0 ))
  \dds_test_signal/Mram_sineLUT111  (
    .ADR0(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [12]),
    .ADR2(\dds_test_signal/phasereg [16]),
    .ADR3(\dds_test_signal/phasereg [14]),
    .ADR4(\dds_test_signal/phasereg [13]),
    .ADR5(\dds_test_signal/phasereg [15]),
    .O(\dds_test_signal/_n0020 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hDA89E69565B62A78 ))
  \dds_test_signal/Mram_sineLUT21  (
    .ADR0(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [13]),
    .ADR2(\dds_test_signal/phasereg [12]),
    .ADR3(\dds_test_signal/phasereg [15]),
    .ADR4(\dds_test_signal/phasereg [14]),
    .ADR5(\dds_test_signal/phasereg [16]),
    .O(\dds_test_signal/_n0020 [2])
  );
  X_LUT6 #(
    .INIT ( 64'h5645A96995A91958 ))
  \dds_test_signal/Mram_sineLUT31  (
    .ADR0(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [14]),
    .ADR2(\dds_test_signal/phasereg [12]),
    .ADR3(\dds_test_signal/phasereg [16]),
    .ADR4(\dds_test_signal/phasereg [13]),
    .ADR5(\dds_test_signal/phasereg [15]),
    .O(\dds_test_signal/_n0020 [3])
  );
  X_LUT6 #(
    .INIT ( 64'h956E9559A659D558 ))
  \dds_test_signal/Mram_sineLUT41  (
    .ADR0(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [12]),
    .ADR2(\dds_test_signal/phasereg [16]),
    .ADR3(\dds_test_signal/phasereg [14]),
    .ADR4(\dds_test_signal/phasereg [13]),
    .ADR5(\dds_test_signal/phasereg [15]),
    .O(\dds_test_signal/_n0020 [4])
  );
  X_LUT6 #(
    .INIT ( 64'h9655559696965598 ))
  \dds_test_signal/Mram_sineLUT51  (
    .ADR0(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [15]),
    .ADR2(\dds_test_signal/phasereg [16]),
    .ADR3(\dds_test_signal/phasereg [14]),
    .ADR4(\dds_test_signal/phasereg [13]),
    .ADR5(\dds_test_signal/phasereg [12]),
    .O(\dds_test_signal/_n0020 [5])
  );
  X_LUT6 #(
    .INIT ( 64'h9999955555666664 ))
  \dds_test_signal/Mram_sineLUT61  (
    .ADR0(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [16]),
    .ADR2(\dds_test_signal/phasereg [12]),
    .ADR3(\dds_test_signal/phasereg [13]),
    .ADR4(\dds_test_signal/phasereg [14]),
    .ADR5(\dds_test_signal/phasereg [15]),
    .O(\dds_test_signal/_n0020 [6])
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \dds_test_signal/Mram_sineLUT71  (
    .ADR0(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [12]),
    .ADR2(\dds_test_signal/phasereg [13]),
    .ADR3(\dds_test_signal/phasereg [14]),
    .ADR4(\dds_test_signal/phasereg [15]),
    .ADR5(\dds_test_signal/phasereg [16]),
    .O(\dds_test_signal/_n0020 [7])
  );
  X_INV   \dds_test_signal/Maccum_phasereg_lut<12>_INV_0  (
    .I(\dds_test_signal/phasereg [12]),
    .O(\dds_test_signal/Maccum_phasereg_lut[12] )
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_cy<11>_rt  (
    .ADR0(\dds_test_signal/phasereg [11]),
    .O(\dds_test_signal/Maccum_phasereg_cy<11>_rt_86 ),
    .ADR1(GND)
  );
  X_INV   \dds_test_signal/Maccum_phasereg_lut<10>_INV_0  (
    .I(\dds_test_signal/phasereg [10]),
    .O(\dds_test_signal/Maccum_phasereg_lut[10] )
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_cy<9>_rt  (
    .ADR0(\dds_test_signal/phasereg [9]),
    .O(\dds_test_signal/Maccum_phasereg_cy<9>_rt_85 ),
    .ADR1(GND)
  );
  X_INV   \dds_test_signal/Maccum_phasereg_lut<8>_INV_0  (
    .I(\dds_test_signal/phasereg [8]),
    .O(\dds_test_signal/Maccum_phasereg_lut[8] )
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_cy<7>_rt  (
    .ADR0(\dds_test_signal/phasereg [7]),
    .O(\dds_test_signal/Maccum_phasereg_cy<7>_rt_84 ),
    .ADR1(GND)
  );
  X_INV   \dds_test_signal/Maccum_phasereg_lut<6>_INV_0  (
    .I(\dds_test_signal/phasereg [6]),
    .O(\dds_test_signal/Maccum_phasereg_lut[6] )
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_cy<5>_rt  (
    .ADR0(\dds_test_signal/phasereg [5]),
    .O(\dds_test_signal/Maccum_phasereg_cy<5>_rt_83 ),
    .ADR1(GND)
  );
  X_INV   \dds_test_signal/Maccum_phasereg_lut<4>_INV_0  (
    .I(\dds_test_signal/phasereg [4]),
    .O(\dds_test_signal/Maccum_phasereg_lut[4] )
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_cy<3>_rt  (
    .ADR0(\dds_test_signal/phasereg [3]),
    .O(\dds_test_signal/Maccum_phasereg_cy<3>_rt_82 ),
    .ADR1(GND)
  );
  X_INV   \dds_test_signal/Maccum_phasereg_lut<2>_INV_0  (
    .I(\dds_test_signal/phasereg [2]),
    .O(\dds_test_signal/Maccum_phasereg_lut[2] )
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_cy<1>_rt  (
    .ADR0(\dds_test_signal/phasereg [1]),
    .O(\dds_test_signal/Maccum_phasereg_cy<1>_rt_81 ),
    .ADR1(GND)
  );
  X_INV   \dds_test_signal/Maccum_phasereg_lut<0>_INV_0  (
    .I(\dds_test_signal/phasereg [0]),
    .O(\dds_test_signal/Maccum_phasereg_lut[0] )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_17  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [17]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_16  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [16]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_15  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [15]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_14  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [14]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_13  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [13]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_12  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [12]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_11  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [11]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_10  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [10]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_9  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [9]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_8  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [8]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_7  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [7]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_6  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [6]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_5  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [5]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_4  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [4]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_3  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [3]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_2  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [2]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_1  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [1]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_0  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/Result [0]),
    .SRST(reset_255),
    .O(\dds_test_signal/phasereg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_7  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/_n0020 [7]),
    .SRST(reset_255),
    .O(\test440Hz[7] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_6  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/_n0020 [6]),
    .SRST(reset_255),
    .O(\test440Hz[6] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_5  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/_n0020 [5]),
    .SRST(reset_255),
    .O(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_4  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/_n0020 [4]),
    .SRST(reset_255),
    .O(\test440Hz[4] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_3  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/_n0020 [3]),
    .SRST(reset_255),
    .O(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_2  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/_n0020 [2]),
    .SRST(reset_255),
    .O(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_1  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/_n0020 [1]),
    .SRST(reset_255),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_0  (
    .CLK(clock98MHz),
    .CE(clken48kHz_1_4638),
    .I(\dds_test_signal/_n0020 [0]),
    .SRST(reset_255),
    .O(\test440Hz[0] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<2>1  (
    .ADR0(\ioports16_1/out9 [7]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<2> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<3>1  (
    .ADR0(\ioports16_1/out9 [7]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<3> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<4>1  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\test440Hz[4] ),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<4> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<4>1  (
    .ADR0(\ioports16_1/out9 [7]),
    .ADR1(\test440Hz[4] ),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<4> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<5>1  (
    .ADR0(\ioports16_1/out9 [7]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<5> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<6>1  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\test440Hz[6] ),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<6> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<6>1  (
    .ADR0(\ioports16_1/out9 [7]),
    .ADR1(\test440Hz[6] ),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<6> )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_P9out<1>_x_test440Hz<7>_not1  (
    .ADR0(\ioports16_1/out9 [1]),
    .ADR1(\test440Hz[7] ),
    .O(\Mmult_n0132_P9out<1>_x_test440Hz<7>_not )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_P9out<2>_x_test440Hz<7>_not1  (
    .ADR0(\ioports16_1/out9 [2]),
    .ADR1(\test440Hz[7] ),
    .O(\Mmult_n0132_P9out<2>_x_test440Hz<7>_not )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_P9out<3>_x_test440Hz<7>_not1  (
    .ADR0(\ioports16_1/out9 [3]),
    .ADR1(\test440Hz[7] ),
    .O(\Mmult_n0132_P9out<3>_x_test440Hz<7>_not )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_P9out<4>_x_test440Hz<7>_not1  (
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\test440Hz[7] ),
    .O(\Mmult_n0132_P9out<4>_x_test440Hz<7>_not )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_P9out<5>_x_test440Hz<7>_not1  (
    .ADR0(\ioports16_1/out9 [5]),
    .ADR1(\test440Hz[7] ),
    .O(\Mmult_n0132_P9out<5>_x_test440Hz<7>_not )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<7>_not1  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\test440Hz[7] ),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<7>_not )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<7>_not1  (
    .ADR0(\ioports16_1/out9 [7]),
    .ADR1(\test440Hz[7] ),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<7>_not )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<1>_mand1  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand1_589 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<3>_x_test440Hz<2>_mand1  (
    .ADR0(\ioports16_1/out9 [3]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .O(\Mmult_n0132_P9out<3>_x_test440Hz<2>_mand1_599 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<4>_x_test440Hz<2>_mand1  (
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .O(\Mmult_n0132_P9out<4>_x_test440Hz<2>_mand1_602 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<5>_x_test440Hz<2>_mand1  (
    .ADR0(\ioports16_1/out9 [5]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .O(\Mmult_n0132_P9out<5>_x_test440Hz<2>_mand1_605 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<2>_mand1  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<2>_mand1_608 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<1>_x_test440Hz<3>_mand1  (
    .ADR0(\ioports16_1/out9 [1]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .O(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand1_617 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<2>_x_test440Hz<3>_mand1  (
    .ADR0(\ioports16_1/out9 [2]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .O(\Mmult_n0132_P9out<2>_x_test440Hz<3>_mand1_620 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<3>_x_test440Hz<3>_mand1  (
    .ADR0(\ioports16_1/out9 [3]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .O(\Mmult_n0132_P9out<3>_x_test440Hz<3>_mand1_623 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<4>_x_test440Hz<3>_mand1  (
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .O(\Mmult_n0132_P9out<4>_x_test440Hz<3>_mand1_626 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<5>_x_test440Hz<3>_mand1  (
    .ADR0(\ioports16_1/out9 [5]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .O(\Mmult_n0132_P9out<5>_x_test440Hz<3>_mand1_629 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<3>_mand1  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<3>_mand1_632 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<0>_x_test440Hz<2>_mand1  (
    .ADR0(\ioports16_1/out9 [0]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .O(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand1_637 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<1>_x_test440Hz<2>_mand1  (
    .ADR0(\ioports16_1/out9 [1]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .O(\Mmult_n0132_P9out<1>_x_test440Hz<2>_mand1_640 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<2>_x_test440Hz<2>_mand1  (
    .ADR0(\ioports16_1/out9 [2]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .O(\Mmult_n0132_P9out<2>_x_test440Hz<2>_mand1_643 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<0>_x_test440Hz<5>_mand1  (
    .ADR0(\ioports16_1/out9 [0]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .O(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand1_647 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<1>_x_test440Hz<5>_mand1  (
    .ADR0(\ioports16_1/out9 [1]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .O(\Mmult_n0132_P9out<1>_x_test440Hz<5>_mand1_650 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<2>_x_test440Hz<5>_mand1  (
    .ADR0(\ioports16_1/out9 [2]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .O(\Mmult_n0132_P9out<2>_x_test440Hz<5>_mand1_653 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<3>_x_test440Hz<5>_mand1  (
    .ADR0(\ioports16_1/out9 [3]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .O(\Mmult_n0132_P9out<3>_x_test440Hz<5>_mand1_656 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<4>_x_test440Hz<5>_mand1  (
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .O(\Mmult_n0132_P9out<4>_x_test440Hz<5>_mand1_659 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<5>_x_test440Hz<5>_mand1  (
    .ADR0(\ioports16_1/out9 [5]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .O(\Mmult_n0132_P9out<5>_x_test440Hz<5>_mand1_662 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<5>_mand1  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<5>_mand1_665 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_mono_digital_mix_rectified81 (
    .ADR0(n0162[18]),
    .ADR1(Madd_n0162_cy[18]),
    .ADR2(\mono_digital_mix[18]_unary_minus_24_OUT<18> ),
    .O(ld7_OBUF_377)
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_mono_digital_mix_rectified71 (
    .ADR0(n0162[18]),
    .ADR1(\mono_digital_mix[18]_unary_minus_24_OUT<17> ),
    .O(ld6_OBUF_378)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_mono_digital_mix_rectified61 (
    .ADR0(n0162[18]),
    .ADR1(n0162[17]),
    .ADR2(\mono_digital_mix[18]_unary_minus_24_OUT<16> ),
    .O(ld5_OBUF_379)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_mono_digital_mix_rectified51 (
    .ADR0(n0162[18]),
    .ADR1(n0162[16]),
    .ADR2(\mono_digital_mix[18]_unary_minus_24_OUT<15> ),
    .O(ld4_OBUF_380)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_mono_digital_mix_rectified41 (
    .ADR0(n0162[18]),
    .ADR1(n0162[15]),
    .ADR2(\mono_digital_mix[18]_unary_minus_24_OUT<14> ),
    .O(ld3_OBUF_381)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_mono_digital_mix_rectified31 (
    .ADR0(n0162[18]),
    .ADR1(n0162[14]),
    .ADR2(\mono_digital_mix[18]_unary_minus_24_OUT<13> ),
    .O(ld2_OBUF_382)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_mono_digital_mix_rectified21 (
    .ADR0(n0162[18]),
    .ADR1(n0162[13]),
    .ADR2(\mono_digital_mix[18]_unary_minus_24_OUT<12> ),
    .O(ld1_OBUF_383)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_mono_digital_mix_rectified11 (
    .ADR0(n0162[18]),
    .ADR1(n0162[12]),
    .ADR2(\mono_digital_mix[18]_unary_minus_24_OUT<11> ),
    .O(ld0_OBUF_384)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT141  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [19]),
    .ADR2(testmod[9]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<9> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT131  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [18]),
    .ADR2(testmod[8]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<8> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT121  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [17]),
    .ADR2(testmod[7]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<7> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT111  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [16]),
    .ADR2(testmod[6]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<6> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT101  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [15]),
    .ADR2(testmod[5]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<5> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT91  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [14]),
    .ADR2(testmod[4]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT81  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [13]),
    .ADR2(testmod[3]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT71  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [12]),
    .ADR2(testmod[2]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT61  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [11]),
    .ADR2(testmod[1]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT51  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [23]),
    .ADR2(testmod[13]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<13> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT41  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [22]),
    .ADR2(testmod[12]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<12> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT31  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [21]),
    .ADR2(testmod[11]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<11> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT21  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [20]),
    .ADR2(testmod[10]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<10> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT11  (
    .ADR0(sw6_IBUF_12),
    .ADR1(\DUV/block_192kHz/FMout [10]),
    .ADR2(testmod[0]),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf181 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[9]),
    .ADR3(leftins[9]),
    .O(LEFT_inf[9])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf171 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[8]),
    .ADR3(leftins[8]),
    .O(LEFT_inf[8])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf161 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[7]),
    .ADR3(leftins[7]),
    .O(LEFT_inf[7])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf151 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[6]),
    .ADR3(leftins[6]),
    .O(LEFT_inf[6])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf141 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[5]),
    .ADR3(leftins[5]),
    .O(LEFT_inf[5])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf131 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[4]),
    .ADR3(leftins[4]),
    .O(LEFT_inf[4])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf121 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[3]),
    .ADR3(leftins[3]),
    .O(LEFT_inf[3])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf111 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[2]),
    .ADR3(leftins[2]),
    .O(LEFT_inf[2])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf101 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[1]),
    .ADR3(leftins[1]),
    .O(LEFT_inf[1])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf91 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[17]),
    .ADR3(leftins[17]),
    .O(LEFT_inf[17])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf81 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[16]),
    .ADR3(leftins[16]),
    .O(LEFT_inf[16])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf71 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[15]),
    .ADR3(leftins[15]),
    .O(LEFT_inf[15])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf61 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[14]),
    .ADR3(leftins[14]),
    .O(LEFT_inf[14])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf51 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[13]),
    .ADR3(leftins[13]),
    .O(LEFT_inf[13])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf41 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[12]),
    .ADR3(leftins[12]),
    .O(LEFT_inf[12])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf31 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[11]),
    .ADR3(leftins[11]),
    .O(LEFT_inf[11])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf21 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[10]),
    .ADR3(leftins[10]),
    .O(LEFT_inf[10])
  );
  X_LUT4 #(
    .INIT ( 16'h5140 ))
  Mmux_LEFT_inf11 (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[0]),
    .ADR3(leftins[0]),
    .O(LEFT_inf[0])
  );
  X_LUT5 #(
    .INIT ( 32'hEFEEABAA ))
  \uart_1/Reset_OR_DriverANDClockEnable101  (
    .ADR0(reset_255),
    .ADR1(\uart_1/staterxbc_977 ),
    .ADR2(\uart_1/rx2_979 ),
    .ADR3(\uart_1/startrxbit1 ),
    .ADR4(\uart_1/baudrxclock ),
    .O(\uart_1/Reset_OR_DriverANDClockEnable10 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF55555D55 ))
  \uart_1/Mmux_PWR_6_o_tx_MUX_71_o11  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\uart_1/bittxcount [3]),
    .ADR2(\uart_1/bittxcount [2]),
    .ADR3(\uart_1/bittxcount [1]),
    .ADR4(\uart_1/bittxcount [0]),
    .ADR5(\uart_1/txdata [0]),
    .O(\uart_1/PWR_6_o_tx_MUX_71_o )
  );
  X_LUT6 #(
    .INIT ( 64'hFDFFFFFFA8AAAAAA ))
  \uart_1/Mmux_starttxbit_statetxbc_MUX_26_o11  (
    .ADR0(\uart_1/statetxbc_976 ),
    .ADR1(\uart_1/bittxcount [0]),
    .ADR2(\uart_1/bittxcount [2]),
    .ADR3(\uart_1/bittxcount [1]),
    .ADR4(\uart_1/bittxcount [3]),
    .ADR5(\uart_1/starttxbit_958 ),
    .O(\uart_1/starttxbit_statetxbc_MUX_26_o )
  );
  X_LUT4 #(
    .INIT ( 16'h0080 ))
  \uart_1/_n0254_inv1  (
    .ADR0(\uart_1/staterx_921 ),
    .ADR1(\uart_1/baudrxclock ),
    .ADR2(\uart_1/rx3_978 ),
    .ADR3(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11 ),
    .O(\uart_1/_n0254_inv )
  );
  X_LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  \uart_1/_n0266_inv11  (
    .ADR0(\uart_1/baudtxclock ),
    .ADR1(\uart_1/statetx_920 ),
    .ADR2(\uart_1/bittxcount [0]),
    .ADR3(\uart_1/bittxcount [1]),
    .ADR4(\uart_1/bittxcount [2]),
    .ADR5(\uart_1/bittxcount [3]),
    .O(\uart_1/_n0266_inv1 )
  );
  X_LUT5 #(
    .INIT ( 32'h00010000 ))
  \uart_1/startrxbit11  (
    .ADR0(\uart_1/bitrxcount [2]),
    .ADR1(\uart_1/bitrxcount [1]),
    .ADR2(\uart_1/bitrxcount [3]),
    .ADR3(\uart_1/bitrxcount [0]),
    .ADR4(\uart_1/rx3_978 ),
    .O(\uart_1/startrxbit1 )
  );
  X_LUT4 #(
    .INIT ( 16'hFFBF ))
  \uart_1/Mmux_startrxbit_staterxbc_MUX_22_o111  (
    .ADR0(\uart_1/bitrxcount [1]),
    .ADR1(\uart_1/bitrxcount [0]),
    .ADR2(\uart_1/bitrxcount [3]),
    .ADR3(\uart_1/bitrxcount [2]),
    .O(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11 )
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \uart_1/Mcount_bittxcount_val1  (
    .ADR0(reset_255),
    .ADR1(\uart_1/statetxbc_976 ),
    .O(\uart_1/Mcount_bittxcount_val )
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \uart_1/Mcount_bitrxcount_val1  (
    .ADR0(reset_255),
    .ADR1(\uart_1/staterxbc_977 ),
    .O(\uart_1/Mcount_bitrxcount_val )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT11  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\ioports16_1/dataout [0]),
    .ADR2(\uart_1/txdata [1]),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<0> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT21  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\ioports16_1/dataout [1]),
    .ADR2(\uart_1/txdata [2]),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT31  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\ioports16_1/dataout [2]),
    .ADR2(\uart_1/txdata [3]),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT41  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\ioports16_1/dataout [3]),
    .ADR2(\uart_1/txdata [4]),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT51  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\ioports16_1/dataout [4]),
    .ADR2(\uart_1/txdata [5]),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT61  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\ioports16_1/dataout [5]),
    .ADR2(\uart_1/txdata [6]),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<5> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT71  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\ioports16_1/dataout [6]),
    .ADR2(\uart_1/txdata [7]),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<6> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT81  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\ioports16_1/dataout [7]),
    .ADR2(\uart_1/txdata [8]),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'hFDF8 ))
  \uart_1/Reset_OR_DriverANDClockEnable131  (
    .ADR0(\uart_1/statetxbc_976 ),
    .ADR1(\uart_1/baudtxclock ),
    .ADR2(reset_255),
    .ADR3(\uart_1/starttxbit_958 ),
    .O(\uart_1/Reset_OR_DriverANDClockEnable13 )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAE8AAAAAA28A ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<0>11  (
    .ADR0(\LM4550_controler_1/SEND_VALID_REG [0]),
    .ADR1(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(\LM4550_controler_1/STATE_REG [0]),
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR5(\LM4550_controler_1/REGID_REG [0]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAABAAEAAAA8AAE ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<1>41  (
    .ADR0(\LM4550_controler_1/SEND_VALID_REG [1]),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [2]),
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR5(\LM4550_controler_1/REGID_REG [1]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAABAAEAAAA8AAE ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<2>11  (
    .ADR0(\LM4550_controler_1/SEND_VALID_REG [2]),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [2]),
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR5(\LM4550_controler_1/REGID_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAE8AAAAAA28A ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<3>11  (
    .ADR0(\LM4550_controler_1/SEND_VALID_REG [3]),
    .ADR1(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(\LM4550_controler_1/STATE_REG [0]),
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR5(\LM4550_controler_1/REGID_REG [3]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAE8AAAAAA28A ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<4>11  (
    .ADR0(\LM4550_controler_1/SEND_VALID_REG [4]),
    .ADR1(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(\LM4550_controler_1/STATE_REG [0]),
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR5(\LM4550_controler_1/REGID_REG [4]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAABAAEAAAA8AAE ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<5>11  (
    .ADR0(\LM4550_controler_1/SEND_VALID_REG [5]),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [2]),
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR5(\LM4550_controler_1/REGID_REG [5]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF0220 ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT41  (
    .ADR0(\LM4550_controler_1/STATE_REG [1]),
    .ADR1(\LM4550_controler_1/STATE_REG [3]),
    .ADR2(\LM4550_controler_1/STATE_REG [2]),
    .ADR3(\LM4550_controler_1/STATE_REG [0]),
    .ADR4(\LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42_981 ),
    .O(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF1014 ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT31  (
    .ADR0(\LM4550_controler_1/STATE_REG [3]),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [1]),
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .ADR4(\LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42_981 ),
    .O(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'hFFF6 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>11  (
    .ADR0(\LM4550_controler_1/STATE_REG [0]),
    .ADR1(\LM4550_controler_1/STATE_REG [3]),
    .ADR2(\LM4550_controler_1/STATE_REG [1]),
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1  (
    .ADR0(\LM4550_controler_1/REGID_REG [0]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out3 [0]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>21  (
    .ADR0(\LM4550_controler_1/STATE_REG [2]),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [3]),
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<1>1  (
    .ADR0(\LM4550_controler_1/REGID_REG [1]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out3 [1]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<2>1  (
    .ADR0(\LM4550_controler_1/REGID_REG [2]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out3 [2]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<2> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<3>1  (
    .ADR0(\LM4550_controler_1/REGID_REG [3]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out3 [3]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<3> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<4>1  (
    .ADR0(\LM4550_controler_1/REGID_REG [4]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out3 [4]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<4> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<5>1  (
    .ADR0(\LM4550_controler_1/REGID_REG [5]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out3 [5]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<5> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<0>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [0]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [0]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<10>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [10]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [10]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<10> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<11>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [11]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [11]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<11> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<12>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [12]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [12]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<12> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<13>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [13]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [13]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<13> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<14>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [14]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [14]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<14> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<15>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [15]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [15]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<15> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<1>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [1]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [1]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<2>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [2]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [2]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<2> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<3>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [3]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [3]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<3> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<4>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [4]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [4]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<4> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<5>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [5]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [5]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<5> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<6>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [6]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [6]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<6> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<7>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [7]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [7]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<8>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [8]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [8]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<8> )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<9>1  (
    .ADR0(\LM4550_controler_1/DIN_REG [9]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_982 ),
    .ADR2(\ioports16_1/out2 [9]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<9> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \LM4550_controler_1/Mmux_STATE[1]_SYNC_Mux_17_o11  (
    .ADR0(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_SYNC_Mux_17_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000200000 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>2  (
    .ADR0(\LM4550_controler_1/count [8]),
    .ADR1(\LM4550_controler_1/count [1]),
    .ADR2(\LM4550_controler_1/_n0291_inv11 ),
    .ADR3(\LM4550_controler_1/count [2]),
    .ADR4(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>1 ),
    .ADR5(\LM4550_controler_1/count [3]),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o )
  );
  X_LUT4 #(
    .INIT ( 16'hECA8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT11  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<0> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<0> )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \LM4550_controler_1/_n0291_inv111  (
    .ADR0(\LM4550_controler_1/count [7]),
    .ADR1(\LM4550_controler_1/count [6]),
    .ADR2(\LM4550_controler_1/count [5]),
    .ADR3(\LM4550_controler_1/count [4]),
    .ADR4(\LM4550_controler_1/count [0]),
    .O(\LM4550_controler_1/_n0291_inv11 )
  );
  X_LUT2 #(
    .INIT ( 4'h4 ))
  \LM4550_controler_1/POSEDGE_SYNC_REGISTER1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .O(\LM4550_controler_1/POSEDGE_SYNC_REGISTER )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \LM4550_controler_1/_n0365_inv11  (
    .ADR0(\LM4550_controler_1/STATE_REG [3]),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [1]),
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .O(\LM4550_controler_1/_n0365_inv1_988 )
  );
  X_LUT2 #(
    .INIT ( 4'h4 ))
  \LM4550_controler_1/NEGEDGE_SYNC_REGISTER1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .O(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER )
  );
  X_LUT2 #(
    .INIT ( 4'h4 ))
  \LM4550_controler_1/POSEDGE_SYNC1  (
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .O(\LM4550_controler_1/POSEDGE_SYNC )
  );
  X_LUT5 #(
    .INIT ( 32'hAAABAEA8 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_Select_116_o1  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/STATE_REG [2]),
    .ADR2(\LM4550_controler_1/STATE_REG [3]),
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR4(\LM4550_controler_1/STATE_REG [0]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_Select_116_o )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o<3>1  (
    .ADR0(\LM4550_controler_1/STATE_REG [1]),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [3]),
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o )
  );
  X_LUT6 #(
    .INIT ( 64'h8888888888888988 ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT51  (
    .ADR0(\LM4550_controler_1/STATE_REG [0]),
    .ADR1(\LM4550_controler_1/STATE_REG [3]),
    .ADR2(\ioports16_1/outf [1]),
    .ADR3(\ioports16_1/outf [0]),
    .ADR4(\LM4550_controler_1/STATE_REG [1]),
    .ADR5(\LM4550_controler_1/STATE_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<3> )
  );
  X_LUT4 #(
    .INIT ( 16'h8AAB ))
  \LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_118_o1  (
    .ADR0(\LM4550_controler_1/READ_WRITE_1674 ),
    .ADR1(\LM4550_controler_1/STATE_REG [3]),
    .ADR2(\LM4550_controler_1/STATE_REG [1]),
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_118_o )
  );
  X_LUT5 #(
    .INIT ( 32'hAAAA2003 ))
  \LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_107_o1  (
    .ADR0(\LM4550_controler_1/RDY_100 ),
    .ADR1(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(\LM4550_controler_1/STATE_REG [0]),
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .O(\LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_107_o )
  );
  X_LUT6 #(
    .INIT ( 64'h1111111101010100 ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT21  (
    .ADR0(\LM4550_controler_1/STATE_REG [0]),
    .ADR1(\LM4550_controler_1/STATE_REG [3]),
    .ADR2(\LM4550_controler_1/STATE_REG [2]),
    .ADR3(\ioports16_1/outf [1]),
    .ADR4(\ioports16_1/outf [0]),
    .ADR5(\LM4550_controler_1/STATE_REG [1]),
    .O(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<0> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN19  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[162] ),
    .O(RIGHT_in[0])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN21  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[172] ),
    .O(RIGHT_in[10])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN31  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[173] ),
    .O(RIGHT_in[11])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN41  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[174] ),
    .O(RIGHT_in[12])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN51  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[175] ),
    .O(RIGHT_in[13])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN61  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[176] ),
    .O(RIGHT_in[14])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN71  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[177] ),
    .O(RIGHT_in[15])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN81  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[178] ),
    .O(RIGHT_in[16])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN91  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[179] ),
    .O(RIGHT_in[17])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN101  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[163] ),
    .O(RIGHT_in[1])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN111  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[164] ),
    .O(RIGHT_in[2])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN121  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[165] ),
    .O(RIGHT_in[3])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN131  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[166] ),
    .O(RIGHT_in[4])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN141  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[167] ),
    .O(RIGHT_in[5])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN151  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[168] ),
    .O(RIGHT_in[6])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN161  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[169] ),
    .O(RIGHT_in[7])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN171  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[170] ),
    .O(RIGHT_in[8])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_RIGHT_IN181  (
    .ADR0(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[171] ),
    .O(RIGHT_in[9])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN19  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[182] ),
    .O(LEFT_in[0])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN21  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[192] ),
    .O(LEFT_in[10])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN31  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[193] ),
    .O(LEFT_in[11])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN41  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[194] ),
    .O(LEFT_in[12])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN51  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[195] ),
    .O(LEFT_in[13])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN61  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[196] ),
    .O(LEFT_in[14])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN71  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[197] ),
    .O(LEFT_in[15])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN81  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[198] ),
    .O(LEFT_in[16])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN91  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[199] ),
    .O(LEFT_in[17])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN101  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[183] ),
    .O(LEFT_in[1])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN111  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[184] ),
    .O(LEFT_in[2])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN121  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[185] ),
    .O(LEFT_in[3])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN131  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[186] ),
    .O(LEFT_in[4])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN141  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[187] ),
    .O(LEFT_in[5])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN151  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[188] ),
    .O(LEFT_in[6])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN161  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[189] ),
    .O(LEFT_in[7])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN171  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[190] ),
    .O(LEFT_in[8])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_LEFT_IN181  (
    .ADR0(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[191] ),
    .O(LEFT_in[9])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n020017  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [6]),
    .O(\LM4550_controler_1/n0200 [10])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n020021  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [7]),
    .O(\LM4550_controler_1/n0200 [11])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n020031  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [8]),
    .O(\LM4550_controler_1/n0200 [12])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n020041  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [9]),
    .O(\LM4550_controler_1/n0200 [13])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n020051  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [10]),
    .O(\LM4550_controler_1/n0200 [14])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n020061  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [11]),
    .O(\LM4550_controler_1/n0200 [15])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n020071  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [12]),
    .O(\LM4550_controler_1/n0200 [16])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n020081  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [13]),
    .O(\LM4550_controler_1/n0200 [17])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n020091  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [14]),
    .O(\LM4550_controler_1/n0200 [18])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n0200101  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [15]),
    .O(\LM4550_controler_1/n0200 [19])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n0200111  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [0]),
    .O(\LM4550_controler_1/n0200 [4])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n0200121  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [1]),
    .O(\LM4550_controler_1/n0200 [5])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n0200131  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [2]),
    .O(\LM4550_controler_1/n0200 [6])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n0200141  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [3]),
    .O(\LM4550_controler_1/n0200 [7])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n0200151  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [4]),
    .O(\LM4550_controler_1/n0200 [8])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n0200161  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/DIN_REG [5]),
    .O(\LM4550_controler_1/n0200 [9])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n019911  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/SEND_VALID_REG [0]),
    .O(\LM4550_controler_1/n0199[12] )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n019921  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/SEND_VALID_REG [1]),
    .O(\LM4550_controler_1/n0199[13] )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n019931  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/SEND_VALID_REG [2]),
    .O(\LM4550_controler_1/n0199[14] )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n019941  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/SEND_VALID_REG [3]),
    .O(\LM4550_controler_1/n0199[15] )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n019951  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/SEND_VALID_REG [4]),
    .O(\LM4550_controler_1/n0199[16] )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n019961  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/SEND_VALID_REG [5]),
    .O(\LM4550_controler_1/n0199[17] )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \LM4550_controler_1/Mmux_n019981  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_1682 ),
    .ADR1(\LM4550_controler_1/READ_WRITE_1674 ),
    .O(\LM4550_controler_1/n0199[19] )
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \LM4550_controler_1/Mmux_STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT11  (
    .ADR0(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .O(\LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<0> )
  );
  X_LUT2 #(
    .INIT ( 4'h4 ))
  \LM4550_controler_1/Mmux_STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT21  (
    .ADR0(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .O(\LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<1> )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \LM4550_controler_1/_n0298_inv1  (
    .ADR0(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .O(\LM4550_controler_1/_n0298_inv )
  );
  X_LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \ioports16_1/state__n1228_inv1  (
    .ADR0(\uart_1/dout [6]),
    .ADR1(reset_255),
    .ADR2(\uart_1/dout [4]),
    .ADR3(\uart_1/dout [5]),
    .ADR4(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR5(\uart_1/rxready_57 ),
    .O(\ioports16_1/_n1228_inv )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000200000 ))
  \ioports16_1/state__n1186_inv1  (
    .ADR0(\uart_1/dout [5]),
    .ADR1(\uart_1/dout [4]),
    .ADR2(\uart_1/rxready_57 ),
    .ADR3(\uart_1/dout [6]),
    .ADR4(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR5(reset_255),
    .O(\ioports16_1/_n1186_inv )
  );
  X_LUT6 #(
    .INIT ( 64'h44444E4444444444 ))
  \ioports16_1/state_FSM_FFd14-In1  (
    .ADR0(\uart_1/rxready_57 ),
    .ADR1(\ioports16_1/state_FSM_FFd14_2469 ),
    .ADR2(\uart_1/dout [4]),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [6]),
    .ADR5(\uart_1/dout [5]),
    .O(\ioports16_1/state_FSM_FFd14-In )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \ioports16_1/_n0425<3>1  (
    .ADR0(\ioports16_1/address [0]),
    .ADR1(\ioports16_1/address [1]),
    .ADR2(\ioports16_1/address [3]),
    .ADR3(\ioports16_1/address [2]),
    .O(\ioports16_1/_n0425 )
  );
  X_LUT4 #(
    .INIT ( 16'h0080 ))
  \ioports16_1/_n0421<3>1  (
    .ADR0(\ioports16_1/address [1]),
    .ADR1(\ioports16_1/address [3]),
    .ADR2(\ioports16_1/address [0]),
    .ADR3(\ioports16_1/address [2]),
    .O(\ioports16_1/_n0421 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \ioports16_1/address[3]_PWR_7_o_equal_77_o<3>1  (
    .ADR0(\ioports16_1/address [0]),
    .ADR1(\ioports16_1/address [3]),
    .ADR2(\ioports16_1/address [2]),
    .ADR3(\ioports16_1/address [1]),
    .O(\ioports16_1/address[3]_PWR_7_o_equal_77_o )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/_n0443<3>1  (
    .ADR0(\ioports16_1/address [0]),
    .ADR1(\ioports16_1/address [3]),
    .ADR2(\ioports16_1/address [2]),
    .ADR3(\ioports16_1/address [1]),
    .O(\ioports16_1/_n0443 )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \ioports16_1/_n0402<3>1  (
    .ADR0(\ioports16_1/address [3]),
    .ADR1(\ioports16_1/address [1]),
    .ADR2(\ioports16_1/address [0]),
    .ADR3(\ioports16_1/address [2]),
    .O(\ioports16_1/_n0402 )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \ioports16_1/_n0398<3>1  (
    .ADR0(\ioports16_1/address [0]),
    .ADR1(\ioports16_1/address [3]),
    .ADR2(\ioports16_1/address [2]),
    .ADR3(\ioports16_1/address [1]),
    .O(\ioports16_1/_n0398 )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/_n0430<3>1  (
    .ADR0(\ioports16_1/address [0]),
    .ADR1(\ioports16_1/address [2]),
    .ADR2(\ioports16_1/address [1]),
    .ADR3(\ioports16_1/address [3]),
    .O(\ioports16_1/_n0430 )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \ioports16_1/_n0394<3>1  (
    .ADR0(\ioports16_1/address [2]),
    .ADR1(\ioports16_1/address [3]),
    .ADR2(\ioports16_1/address [0]),
    .ADR3(\ioports16_1/address [1]),
    .O(\ioports16_1/_n0394 )
  );
  X_LUT3 #(
    .INIT ( 8'h01 ))
  \ioports16_1/Mmux__n091841211  (
    .ADR0(\ioports16_1/state_FSM_FFd3_2444 ),
    .ADR1(\ioports16_1/state_FSM_FFd13_2441 ),
    .ADR2(\ioports16_1/state_FSM_FFd7_2442 ),
    .O(\ioports16_1/Mmux__n09184121 )
  );
  X_LUT6 #(
    .INIT ( 64'h3B2A7F2A3B7F7F7F ))
  \ioports16_1/Mmux__n102410111  (
    .ADR0(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR1(\uart_1/rxready_57 ),
    .ADR2(\ioports16_1/datain[6]_GND_7_o_equal_12_o ),
    .ADR3(\ioports16_1/state_FSM_FFd10_2443 ),
    .ADR4(\ioports16_1/address[3]_PWR_7_o_equal_77_o ),
    .ADR5(\ioports16_1/state_FSM_FFd1_2446 ),
    .O(\ioports16_1/Mmux__n10241011 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFA8A8A8A ))
  \ioports16_1/Mmux__n08462911  (
    .ADR0(\ioports16_1/outb [3]),
    .ADR1(\ioports16_1/Mmux__n066429131 ),
    .ADR2(\ioports16_1/_n0421 ),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .ADR4(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642911 ),
    .O(\ioports16_1/_n0846 [3])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFA8A8A8A ))
  \ioports16_1/Mmux__n07762611  (
    .ADR0(\ioports16_1/out9 [6]),
    .ADR1(\ioports16_1/Mmux__n066429131 ),
    .ADR2(\ioports16_1/_n0394 ),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .ADR4(\uart_1/dout [6]),
    .ADR5(\ioports16_1/Mmux__n06642911 ),
    .O(\ioports16_1/_n0776 [6])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFA8A8A8A ))
  \ioports16_1/Mmux__n06642913  (
    .ADR0(\ioports16_1/outa [3]),
    .ADR1(\ioports16_1/Mmux__n066429131 ),
    .ADR2(\ioports16_1/_n0425 ),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .ADR4(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642911 ),
    .O(\ioports16_1/_n0664 [3])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFA8A8A8A ))
  \ioports16_1/Mmux__n10943011  (
    .ADR0(\ioports16_1/outc [2]),
    .ADR1(\ioports16_1/Mmux__n066429131 ),
    .ADR2(\ioports16_1/_n0398 ),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .ADR4(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642911 ),
    .O(\ioports16_1/_n1094 [2])
  );
  X_LUT5 #(
    .INIT ( 32'h11100100 ))
  \ioports16_1/Mmux__n0471121  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(sw1_IBUF_7),
    .ADR4(\LM4550_controler_1/STATUS_REG [1]),
    .O(\ioports16_1/_n0471[31] )
  );
  X_LUT5 #(
    .INIT ( 32'h11100100 ))
  \ioports16_1/Mmux__n0471111  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(sw2_IBUF_8),
    .ADR4(\LM4550_controler_1/STATUS_REG [2]),
    .O(\ioports16_1/_n0471[30] )
  );
  X_LUT5 #(
    .INIT ( 32'h11100100 ))
  \ioports16_1/Mmux__n0471101  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(sw3_IBUF_9),
    .ADR4(\LM4550_controler_1/STATUS_REG [3]),
    .O(\ioports16_1/_n0471[29] )
  );
  X_LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  \ioports16_1/Mmux__n0471131  (
    .ADR0(\uart_1/dout [2]),
    .ADR1(\uart_1/dout [1]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(\LM4550_controler_1/STATUS_REG [0]),
    .ADR4(sw0_IBUF_6),
    .ADR5(\LM4550_controler_1/RDY_100 ),
    .O(\ioports16_1/_n0471[32] )
  );
  X_LUT3 #(
    .INIT ( 8'hBF ))
  \ioports16_1/Mmux__n0664291311  (
    .ADR0(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR1(\uart_1/rxready_57 ),
    .ADR2(\ioports16_1/state_FSM_FFd10_2443 ),
    .O(\ioports16_1/Mmux__n066429131 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFEAEAEAEAEAEAEA ))
  \ioports16_1/Mmux__n05143011  (
    .ADR0(\ioports16_1/Mmux__n06642911 ),
    .ADR1(\ioports16_1/out8 [2]),
    .ADR2(\ioports16_1/Mmux__n05141911 ),
    .ADR3(\ioports16_1/_n0430 ),
    .ADR4(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [2])
  );
  X_LUT6 #(
    .INIT ( 64'hFFEAEAEAEAEAEAEA ))
  \ioports16_1/Mmux__n05142811  (
    .ADR0(\ioports16_1/Mmux__n06642911 ),
    .ADR1(\ioports16_1/out8 [4]),
    .ADR2(\ioports16_1/Mmux__n05141911 ),
    .ADR3(\ioports16_1/_n0430 ),
    .ADR4(\uart_1/dout [4]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [4])
  );
  X_LUT6 #(
    .INIT ( 64'hFFEAEAEAEAEAEAEA ))
  \ioports16_1/Mmux__n05142611  (
    .ADR0(\ioports16_1/Mmux__n06642911 ),
    .ADR1(\ioports16_1/out8 [6]),
    .ADR2(\ioports16_1/Mmux__n05141911 ),
    .ADR3(\ioports16_1/_n0430 ),
    .ADR4(\uart_1/dout [6]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [6])
  );
  X_LUT6 #(
    .INIT ( 64'hFFEAEAEAEAEAEAEA ))
  \ioports16_1/Mmux__n05142311  (
    .ADR0(\ioports16_1/Mmux__n06642911 ),
    .ADR1(\ioports16_1/out8 [9]),
    .ADR2(\ioports16_1/Mmux__n05141911 ),
    .ADR3(\ioports16_1/_n0430 ),
    .ADR4(\ioports16_1/byte1 [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [9])
  );
  X_LUT6 #(
    .INIT ( 64'hFFEAEAEAEAEAEAEA ))
  \ioports16_1/Mmux__n05141912  (
    .ADR0(\ioports16_1/Mmux__n06642911 ),
    .ADR1(\ioports16_1/out8 [13]),
    .ADR2(\ioports16_1/Mmux__n05141911 ),
    .ADR3(\ioports16_1/_n0430 ),
    .ADR4(\ioports16_1/byte1 [5]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [13])
  );
  X_LUT5 #(
    .INIT ( 32'hF8888888 ))
  \ioports16_1/Mmux__n10243211  (
    .ADR0(\ioports16_1/Mmux__n10241011 ),
    .ADR1(\ioports16_1/outf [0]),
    .ADR2(\ioports16_1/address[3]_PWR_7_o_equal_77_o ),
    .ADR3(\uart_1/dout [0]),
    .ADR4(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1024 [0])
  );
  X_LUT5 #(
    .INIT ( 32'hF8888888 ))
  \ioports16_1/Mmux__n10243111  (
    .ADR0(\ioports16_1/Mmux__n10241011 ),
    .ADR1(\ioports16_1/outf [1]),
    .ADR2(\ioports16_1/address[3]_PWR_7_o_equal_77_o ),
    .ADR3(\uart_1/dout [1]),
    .ADR4(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1024 [1])
  );
  X_LUT3 #(
    .INIT ( 8'h08 ))
  \ioports16_1/Mmux__n066429121  (
    .ADR0(\ioports16_1/state_FSM_FFd10_2443 ),
    .ADR1(\uart_1/rxready_57 ),
    .ADR2(\ioports16_1/state_FSM_FFd15_2359 ),
    .O(\ioports16_1/Mmux__n06642912 )
  );
  X_LUT4 #(
    .INIT ( 16'hDFFF ))
  \ioports16_1/Mmux__n051419111  (
    .ADR0(\ioports16_1/state_FSM_FFd10_2443 ),
    .ADR1(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR2(\uart_1/rxready_57 ),
    .ADR3(\ioports16_1/_n0430 ),
    .O(\ioports16_1/Mmux__n05141911 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ioports16_1/state_FSM_FFd10-In1  (
    .ADR0(\uart_1/rxready_57 ),
    .ADR1(\ioports16_1/state_FSM_FFd10_2443 ),
    .ADR2(\ioports16_1/state_FSM_FFd11_2467 ),
    .O(\ioports16_1/state_FSM_FFd10-In )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ioports16_1/state_FSM_FFd11-In1  (
    .ADR0(\uart_1/rxready_57 ),
    .ADR1(\ioports16_1/state_FSM_FFd11_2467 ),
    .ADR2(\ioports16_1/state_FSM_FFd12_2468 ),
    .O(\ioports16_1/state_FSM_FFd11-In )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ioports16_1/state_FSM_FFd12-In1  (
    .ADR0(\uart_1/rxready_57 ),
    .ADR1(\ioports16_1/state_FSM_FFd12_2468 ),
    .ADR2(\ioports16_1/state_FSM_FFd14_2469 ),
    .O(\ioports16_1/state_FSM_FFd12-In )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ioports16_1/state_FSM_FFd2-In11  (
    .ADR0(\ioports16_1/state_FSM_FFd3_2444 ),
    .ADR1(\ioports16_1/state_FSM_FFd2_2462 ),
    .O(\ioports16_1/state_FSM_FFd2-In1 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ioports16_1/state_FSM_FFd3-In11  (
    .ADR0(\ioports16_1/state_FSM_FFd4_2463 ),
    .ADR1(\ioports16_1/state_FSM_FFd3_2444 ),
    .O(\ioports16_1/state_FSM_FFd3-In1 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ioports16_1/state_FSM_FFd4-In11  (
    .ADR0(\ioports16_1/state_FSM_FFd5_2445 ),
    .ADR1(\ioports16_1/state_FSM_FFd4_2463 ),
    .O(\ioports16_1/state_FSM_FFd4-In1 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ioports16_1/state_FSM_FFd5-In11  (
    .ADR0(\ioports16_1/state_FSM_FFd6_2464 ),
    .ADR1(\ioports16_1/state_FSM_FFd5_2445 ),
    .O(\ioports16_1/state_FSM_FFd5-In1 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ioports16_1/state_FSM_FFd6-In11  (
    .ADR0(\ioports16_1/state_FSM_FFd7_2442 ),
    .ADR1(\ioports16_1/state_FSM_FFd6_2464 ),
    .O(\ioports16_1/state_FSM_FFd6-In1 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ioports16_1/state_FSM_FFd7-In11  (
    .ADR0(\ioports16_1/state_FSM_FFd8_2465 ),
    .ADR1(\ioports16_1/state_FSM_FFd7_2442 ),
    .O(\ioports16_1/state_FSM_FFd7-In1 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ioports16_1/state_FSM_FFd8-In11  (
    .ADR0(\ioports16_1/state_FSM_FFd13_2441 ),
    .ADR1(\ioports16_1/state_FSM_FFd8_2465 ),
    .O(\ioports16_1/state_FSM_FFd8-In1 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ioports16_1/state__n1208_inv1  (
    .ADR0(\ioports16_1/state_FSM_FFd12_2468 ),
    .ADR1(\uart_1/rxready_57 ),
    .O(\ioports16_1/_n1208_inv )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ioports16_1/state__n1212_inv1  (
    .ADR0(\ioports16_1/state_FSM_FFd11_2467 ),
    .ADR1(\uart_1/rxready_57 ),
    .O(\ioports16_1/_n1212_inv )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \ioports16_1/datain[6]_GND_7_o_equal_12_o<6>1  (
    .ADR0(\uart_1/dout [6]),
    .ADR1(\uart_1/dout [4]),
    .ADR2(\uart_1/dout [5]),
    .O(\ioports16_1/datain[6]_GND_7_o_equal_12_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_48kHz/seqmult_LmR/mux411  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/fa_sum [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_48kHz/seqmult_LmR/mux311  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_Bi [3]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [4]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_48kHz/seqmult_LmR/mux211  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_Bi [2]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [3]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_48kHz/seqmult_LmR/mux1111  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_Bi [1]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [2]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_48kHz/seqmult_LmR/mux111  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_Bi [0]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [1]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> )
  );
  X_LUT3 #(
    .INIT ( 8'hBA ))
  \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1-In1  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .O(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1-In )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2-In1  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .ADR1(clken48kHz_1_4638),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .O(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2-In )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_48kHz/seqmult_LmR/_n0111_inv1  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .O(\DUV/block_48kHz/seqmult_LmR/_n0111_inv )
  );
  X_LUT2 #(
    .INIT ( 4'h4 ))
  \DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o1  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .ADR1(clken48kHz_1_4638),
    .O(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o1  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_48kHz/seqmult_LpR/mux411  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/fa_sum [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_48kHz/seqmult_LpR/mux311  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_Bi [3]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [4]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_48kHz/seqmult_LpR/mux211  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_Bi [2]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [3]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_48kHz/seqmult_LpR/mux1111  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_Bi [1]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [2]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_48kHz/seqmult_LpR/mux111  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_Bi [0]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [1]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o1  (
    .ADR0(\DUV/block_192kHz/flag_sine_38_3204 ),
    .ADR1(\DUV/block_192kHz/flag_sine_19_3207 ),
    .O(\DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o )
  );
  X_LUT2 #(
    .INIT ( 4'h4 ))
  \DUV/block_192kHz/_n01161  (
    .ADR0(clken192kHz_1_4637),
    .ADR1(reset_255),
    .O(\DUV/block_192kHz/_n0116 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_R/mux711  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [7]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/fa_sum [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<7> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_R/mux611  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [6]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [7]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<6> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_R/mux411  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [4]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [5]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_R/mux311  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [3]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [4]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_R/mux511  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [5]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [6]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<5> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_R/mux1111  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [1]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [2]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_R/mux111  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [1]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<0> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_R/mux211  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [2]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [3]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hBA ))
  \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1-In1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1-In )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2-In1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .ADR1(\DUV/block_192kHz/start_LI_R_3205 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2-In )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/seqmult_LI_R/_n0111_inv1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv )
  );
  X_LUT2 #(
    .INIT ( 4'h4 ))
  \DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .ADR1(\DUV/block_192kHz/start_LI_R_3205 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o1  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_M/mux411  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/fa_sum [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_M/mux311  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [3]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [4]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_M/mux211  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [2]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [3]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_M/mux1111  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [1]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [2]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_M/mux111  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [1]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> )
  );
  X_LUT3 #(
    .INIT ( 8'hBA ))
  \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1-In1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1-In )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2-In1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .ADR1(\DUV/block_192kHz/start_LI_M_3208 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2-In )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/seqmult_LI_M/_n0111_inv1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv )
  );
  X_LUT2 #(
    .INIT ( 4'h4 ))
  \DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .ADR1(\DUV/block_192kHz/start_LI_M_3208 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o1  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux811  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<8> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux711  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [7]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [8]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<7> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux611  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [6]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [7]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<6> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux411  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [4]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux311  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [3]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux511  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [5]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<5> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux1111  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [1]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [2]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux111  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [1]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<0> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux211  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [2]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hBA ))
  \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1-In1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1-In )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2-In1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .ADR1(\DUV/block_192kHz/start_FMout_3202 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2-In )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv )
  );
  X_LUT2 #(
    .INIT ( 4'h4 ))
  \DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .ADR1(\DUV/block_192kHz/start_FMout_3202 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o1  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \clken48k192k/clken48kHz<10>_SW0  (
    .ADR0(\clken48k192k/clkdivcount [0]),
    .ADR1(\clken48k192k/clkdivcount [9]),
    .ADR2(\clken48k192k/clkdivcount [4]),
    .ADR3(\clken48k192k/clkdivcount [2]),
    .ADR4(\clken48k192k/clkdivcount [3]),
    .ADR5(\clken48k192k/clkdivcount [10]),
    .O(N11)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \clken48k192k/clken48kHz<10>  (
    .ADR0(\clken48k192k/clkdivcount [5]),
    .ADR1(\clken48k192k/clkdivcount [7]),
    .ADR2(\clken48k192k/clkdivcount [8]),
    .ADR3(\clken48k192k/clkdivcount [6]),
    .ADR4(\clken48k192k/clkdivcount [1]),
    .ADR5(N11),
    .O(clken48kHz_c)
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \clken48k192k/clken192kHz<8>_SW0  (
    .ADR0(\clken48k192k/clkdivcount [0]),
    .ADR1(\clken48k192k/clkdivcount [4]),
    .ADR2(\clken48k192k/clkdivcount [2]),
    .ADR3(\clken48k192k/clkdivcount [3]),
    .O(N13)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \clken48k192k/clken192kHz<8>  (
    .ADR0(\clken48k192k/clkdivcount [8]),
    .ADR1(\clken48k192k/clkdivcount [5]),
    .ADR2(\clken48k192k/clkdivcount [7]),
    .ADR3(\clken48k192k/clkdivcount [6]),
    .ADR4(\clken48k192k/clkdivcount [1]),
    .ADR5(N13),
    .O(clken192kHz_c)
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \uart_1/_n0266_inv_SW0  (
    .ADR0(\uart_1/bittxcount [2]),
    .ADR1(\uart_1/bittxcount [3]),
    .O(N15)
  );
  X_LUT6 #(
    .INIT ( 64'hAAA2FFFFAAA2AAA2 ))
  \uart_1/_n0266_inv  (
    .ADR0(\uart_1/_n0266_inv1 ),
    .ADR1(\uart_1/bittxcount [1]),
    .ADR2(N15),
    .ADR3(\uart_1/bittxcount [0]),
    .ADR4(\uart_1/statetx_920 ),
    .ADR5(\ioports16_1/enout_177 ),
    .O(\uart_1/_n0266_inv_903 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \uart_1/_n0201_SW0  (
    .ADR0(\uart_1/bittxcount [3]),
    .ADR1(reset_255),
    .O(N17)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \uart_1/_n0201  (
    .ADR0(\uart_1/baudtxclock ),
    .ADR1(\uart_1/statetx_920 ),
    .ADR2(\uart_1/bittxcount [0]),
    .ADR3(\uart_1/bittxcount [1]),
    .ADR4(\uart_1/bittxcount [2]),
    .ADR5(N17),
    .O(\uart_1/_n0201_910 )
  );
  X_LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \uart_1/baudtxclock<13>1  (
    .ADR0(\uart_1/baudtxcount [1]),
    .ADR1(\uart_1/baudtxcount [2]),
    .ADR2(\uart_1/baudtxcount [6]),
    .ADR3(\uart_1/baudtxcount [5]),
    .ADR4(\uart_1/baudtxcount [3]),
    .ADR5(\uart_1/baudtxcount [0]),
    .O(\uart_1/baudtxclock_0 [13])
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \uart_1/baudtxclock<13>2  (
    .ADR0(\uart_1/baudtxcount [7]),
    .ADR1(\uart_1/baudtxcount [4]),
    .ADR2(\uart_1/baudtxcount [8]),
    .ADR3(\uart_1/baudtxcount [9]),
    .ADR4(\uart_1/baudtxcount [10]),
    .ADR5(\uart_1/baudtxcount [11]),
    .O(\uart_1/baudtxclock<13>1_4382 )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \uart_1/baudtxclock<13>3  (
    .ADR0(\uart_1/baudtxcount [13]),
    .ADR1(\uart_1/baudtxclock<13>1_4382 ),
    .ADR2(\uart_1/baudtxclock_0 [13]),
    .ADR3(\uart_1/baudtxcount [12]),
    .O(\uart_1/baudtxclock )
  );
  X_LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \uart_1/baudrxclock<13>1  (
    .ADR0(\uart_1/baudrxcount [1]),
    .ADR1(\uart_1/baudrxcount [2]),
    .ADR2(\uart_1/baudrxcount [6]),
    .ADR3(\uart_1/baudrxcount [5]),
    .ADR4(\uart_1/baudrxcount [3]),
    .ADR5(\uart_1/baudrxcount [0]),
    .O(\uart_1/baudrxclock_1 [13])
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \uart_1/baudrxclock<13>2  (
    .ADR0(\uart_1/baudrxcount [7]),
    .ADR1(\uart_1/baudrxcount [4]),
    .ADR2(\uart_1/baudrxcount [8]),
    .ADR3(\uart_1/baudrxcount [9]),
    .ADR4(\uart_1/baudrxcount [10]),
    .ADR5(\uart_1/baudrxcount [11]),
    .O(\uart_1/baudrxclock<13>1_4384 )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \uart_1/baudrxclock<13>3  (
    .ADR0(\uart_1/baudrxcount [13]),
    .ADR1(\uart_1/baudrxclock<13>1_4384 ),
    .ADR2(\uart_1/baudrxclock_1 [13]),
    .ADR3(\uart_1/baudrxcount [12]),
    .O(\uart_1/baudrxclock )
  );
  X_LUT3 #(
    .INIT ( 8'hFD ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42_SW0  (
    .ADR0(\LM4550_controler_1/STATE_REG [3]),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/REGID_REG [0]),
    .O(N19)
  );
  X_LUT6 #(
    .INIT ( 64'h0114101115555545 ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42  (
    .ADR0(N19),
    .ADR1(\LM4550_controler_1/REGID_REG [4]),
    .ADR2(\LM4550_controler_1/REGID_REG [3]),
    .ADR3(\LM4550_controler_1/REGID_REG [2]),
    .ADR4(\LM4550_controler_1/REGID_REG [1]),
    .ADR5(\LM4550_controler_1/REGID_REG [5]),
    .O(\LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42_981 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>11  (
    .ADR0(\LM4550_controler_1/count [9]),
    .ADR1(\LM4550_controler_1/count [31]),
    .ADR2(\LM4550_controler_1/count [11]),
    .ADR3(\LM4550_controler_1/count [10]),
    .ADR4(\LM4550_controler_1/count [12]),
    .ADR5(\LM4550_controler_1/count [13]),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>11_4386 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>12  (
    .ADR0(\LM4550_controler_1/count [15]),
    .ADR1(\LM4550_controler_1/count [14]),
    .ADR2(\LM4550_controler_1/count [16]),
    .ADR3(\LM4550_controler_1/count [17]),
    .ADR4(\LM4550_controler_1/count [18]),
    .ADR5(\LM4550_controler_1/count [20]),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>12_4387 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>13  (
    .ADR0(\LM4550_controler_1/count [21]),
    .ADR1(\LM4550_controler_1/count [19]),
    .ADR2(\LM4550_controler_1/count [22]),
    .ADR3(\LM4550_controler_1/count [23]),
    .ADR4(\LM4550_controler_1/count [24]),
    .ADR5(\LM4550_controler_1/count [25]),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>13_4388 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>14  (
    .ADR0(\LM4550_controler_1/count [27]),
    .ADR1(\LM4550_controler_1/count [26]),
    .ADR2(\LM4550_controler_1/count [29]),
    .ADR3(\LM4550_controler_1/count [28]),
    .ADR4(\LM4550_controler_1/count [30]),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>14_4389 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>15  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>11_4386 ),
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>12_4387 ),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>13_4388 ),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>14_4389 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>1 )
  );
  X_LUT4 #(
    .INIT ( 16'h0080 ))
  \LM4550_controler_1/_n0291_inv1  (
    .ADR0(\LM4550_controler_1/count [1]),
    .ADR1(\LM4550_controler_1/count [2]),
    .ADR2(\LM4550_controler_1/count [3]),
    .ADR3(\LM4550_controler_1/count [8]),
    .O(\LM4550_controler_1/_n0291_inv1_4390 )
  );
  X_LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \LM4550_controler_1/_n0291_inv2  (
    .ADR0(\LM4550_controler_1/STATE [0]),
    .ADR1(\LM4550_controler_1/count [7]),
    .ADR2(\LM4550_controler_1/count [0]),
    .ADR3(\LM4550_controler_1/count [4]),
    .ADR4(\LM4550_controler_1/count [5]),
    .ADR5(\LM4550_controler_1/count [6]),
    .O(\LM4550_controler_1/_n0291_inv2_4391 )
  );
  X_LUT6 #(
    .INIT ( 64'h808088808080FFFF ))
  \LM4550_controler_1/_n0291_inv3  (
    .ADR0(\LM4550_controler_1/_n0291_inv1_4390 ),
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>1 ),
    .ADR2(\LM4550_controler_1/_n0291_inv2_4391 ),
    .ADR3(\LM4550_controler_1/_n0291_inv11 ),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR5(\LM4550_controler_1/STATE [0]),
    .O(\LM4550_controler_1/_n0291_inv )
  );
  X_LUT6 #(
    .INIT ( 64'h119811F5111011B1 ))
  \LM4550_controler_1/_n0365_inv1  (
    .ADR0(\LM4550_controler_1/STATE_REG [2]),
    .ADR1(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .ADR3(\LM4550_controler_1/STATE_REG [3]),
    .ADR4(\LM4550_controler_1/STATE_REG [0]),
    .ADR5(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .O(\LM4550_controler_1/_n0365_inv2_4392 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/_n0365_inv2  (
    .ADR0(\LM4550_controler_1/count_reg [20]),
    .ADR1(\LM4550_controler_1/count_reg [21]),
    .ADR2(\LM4550_controler_1/count_reg [1]),
    .ADR3(\LM4550_controler_1/count_reg [19]),
    .ADR4(\LM4550_controler_1/count_reg [18]),
    .ADR5(\LM4550_controler_1/count_reg [17]),
    .O(\LM4550_controler_1/_n0365_inv3_4393 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/_n0365_inv3  (
    .ADR0(\LM4550_controler_1/count_reg [15]),
    .ADR1(\LM4550_controler_1/count_reg [16]),
    .ADR2(\LM4550_controler_1/count_reg [14]),
    .ADR3(\LM4550_controler_1/count_reg [13]),
    .ADR4(\LM4550_controler_1/count_reg [12]),
    .ADR5(\LM4550_controler_1/count_reg [11]),
    .O(\LM4550_controler_1/_n0365_inv4_4394 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000800 ))
  \LM4550_controler_1/_n0365_inv4  (
    .ADR0(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR1(\LM4550_controler_1/_n0365_inv4_4394 ),
    .ADR2(\LM4550_controler_1/count_reg [0]),
    .ADR3(\LM4550_controler_1/_n0365_inv3_4393 ),
    .ADR4(\LM4550_controler_1/count_reg [10]),
    .O(\LM4550_controler_1/_n0365_inv5_4395 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \LM4550_controler_1/_n0365_inv5  (
    .ADR0(\LM4550_controler_1/count_reg [2]),
    .ADR1(\LM4550_controler_1/count_reg [9]),
    .ADR2(\LM4550_controler_1/count_reg [8]),
    .ADR3(\LM4550_controler_1/count_reg [7]),
    .ADR4(\LM4550_controler_1/count_reg [6]),
    .ADR5(\LM4550_controler_1/count_reg [5]),
    .O(\LM4550_controler_1/_n0365_inv6_4396 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/_n0365_inv6  (
    .ADR0(\LM4550_controler_1/count_reg [3]),
    .ADR1(\LM4550_controler_1/count_reg [4]),
    .ADR2(\LM4550_controler_1/count_reg [31]),
    .ADR3(\LM4550_controler_1/count_reg [30]),
    .ADR4(\LM4550_controler_1/count_reg [29]),
    .ADR5(\LM4550_controler_1/count_reg [28]),
    .O(\LM4550_controler_1/_n0365_inv7_4397 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/_n0365_inv7  (
    .ADR0(\LM4550_controler_1/count_reg [26]),
    .ADR1(\LM4550_controler_1/count_reg [27]),
    .ADR2(\LM4550_controler_1/count_reg [25]),
    .ADR3(\LM4550_controler_1/count_reg [24]),
    .ADR4(\LM4550_controler_1/count_reg [23]),
    .ADR5(\LM4550_controler_1/count_reg [22]),
    .O(\LM4550_controler_1/_n0365_inv8_4398 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \LM4550_controler_1/_n0365_inv8  (
    .ADR0(\LM4550_controler_1/_n0365_inv5_4395 ),
    .ADR1(\LM4550_controler_1/_n0365_inv6_4396 ),
    .ADR2(\LM4550_controler_1/_n0365_inv7_4397 ),
    .ADR3(\LM4550_controler_1/_n0365_inv8_4398 ),
    .ADR4(\LM4550_controler_1/_n0365_inv2_4392 ),
    .O(\LM4550_controler_1/_n0365_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hF0F80008 ))
  \ioports16_1/Mmux__n091881_SW0  (
    .ADR0(\ioports16_1/datatoout[16] ),
    .ADR1(\ioports16_1/state_FSM_FFd7_2442 ),
    .ADR2(\ioports16_1/state_FSM_FFd3_2444 ),
    .ADR3(\ioports16_1/state_FSM_FFd13_2441 ),
    .ADR4(\ioports16_1/datatoout[0] ),
    .O(N21)
  );
  X_LUT5 #(
    .INIT ( 32'hF0F80008 ))
  \ioports16_1/Mmux__n091871_SW0  (
    .ADR0(\ioports16_1/datatoout[17] ),
    .ADR1(\ioports16_1/state_FSM_FFd7_2442 ),
    .ADR2(\ioports16_1/state_FSM_FFd3_2444 ),
    .ADR3(\ioports16_1/state_FSM_FFd13_2441 ),
    .ADR4(\ioports16_1/datatoout[1] ),
    .O(N23)
  );
  X_LUT5 #(
    .INIT ( 32'hF0F80008 ))
  \ioports16_1/Mmux__n091861_SW0  (
    .ADR0(\ioports16_1/datatoout[18] ),
    .ADR1(\ioports16_1/state_FSM_FFd7_2442 ),
    .ADR2(\ioports16_1/state_FSM_FFd3_2444 ),
    .ADR3(\ioports16_1/state_FSM_FFd13_2441 ),
    .ADR4(\ioports16_1/datatoout[2] ),
    .O(N25)
  );
  X_LUT5 #(
    .INIT ( 32'hF0F80008 ))
  \ioports16_1/Mmux__n091841_SW0  (
    .ADR0(\ioports16_1/datatoout[20] ),
    .ADR1(\ioports16_1/state_FSM_FFd7_2442 ),
    .ADR2(\ioports16_1/state_FSM_FFd3_2444 ),
    .ADR3(\ioports16_1/state_FSM_FFd13_2441 ),
    .ADR4(\ioports16_1/datatoout[4] ),
    .O(N27)
  );
  X_LUT5 #(
    .INIT ( 32'hF0F80008 ))
  \ioports16_1/Mmux__n091851_SW0  (
    .ADR0(\ioports16_1/state_FSM_FFd7_2442 ),
    .ADR1(\ioports16_1/datatoout[19] ),
    .ADR2(\ioports16_1/state_FSM_FFd3_2444 ),
    .ADR3(\ioports16_1/state_FSM_FFd13_2441 ),
    .ADR4(\ioports16_1/datatoout[3] ),
    .O(N29)
  );
  X_LUT4 #(
    .INIT ( 16'hEA40 ))
  \ioports16_1/Mmux__n091831_SW0  (
    .ADR0(\ioports16_1/state_FSM_FFd3_2444 ),
    .ADR1(\ioports16_1/state_FSM_FFd13_2441 ),
    .ADR2(\ioports16_1/datatoout[8] ),
    .ADR3(\ioports16_1/datatoout[5] ),
    .O(N31)
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \ioports16_1/state__n1165_SW0  (
    .ADR0(reset_255),
    .ADR1(\uart_1/dout [3]),
    .O(N33)
  );
  X_LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \ioports16_1/state__n1165  (
    .ADR0(\uart_1/dout [6]),
    .ADR1(N33),
    .ADR2(\uart_1/dout [4]),
    .ADR3(\uart_1/rxready_57 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR5(\uart_1/dout [5]),
    .O(\ioports16_1/_n1165 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ioports16_1/state_FSM_FFd13-In_SW0  (
    .ADR0(\uart_1/rxready_57 ),
    .ADR1(\ioports16_1/state_FSM_FFd15_2359 ),
    .O(N35)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \ioports16_1/state_state[5]_enout_Select_143_o1  (
    .ADR0(\ioports16_1/state_FSM_FFd11_2467 ),
    .ADR1(\ioports16_1/state_FSM_FFd9_2466 ),
    .ADR2(\ioports16_1/state_FSM_FFd14_2469 ),
    .ADR3(\ioports16_1/state_FSM_FFd12_2468 ),
    .ADR4(\ioports16_1/state_FSM_FFd10_2443 ),
    .ADR5(\ioports16_1/state_FSM_FFd1_2446 ),
    .O(\ioports16_1/state_state[5]_enout_Select_143_o )
  );
  X_LUT5 #(
    .INIT ( 32'hAAAA0888 ))
  \ioports16_1/state_state[5]_enout_Select_143_o2  (
    .ADR0(\ioports16_1/enout_177 ),
    .ADR1(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR2(\ioports16_1/datain[6]_GND_7_o_equal_12_o ),
    .ADR3(\uart_1/rxready_57 ),
    .ADR4(\ioports16_1/state_state[5]_enout_Select_143_o ),
    .O(\ioports16_1/state_state[5]_enout_Select_143_o1_4408 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \ioports16_1/state_state[5]_enout_Select_143_o3  (
    .ADR0(\ioports16_1/state_FSM_FFd8_2465 ),
    .ADR1(\ioports16_1/state_FSM_FFd6_2464 ),
    .ADR2(\ioports16_1/state_FSM_FFd13_2441 ),
    .ADR3(\ioports16_1/state_FSM_FFd3_2444 ),
    .ADR4(\ioports16_1/state_FSM_FFd5_2445 ),
    .ADR5(\ioports16_1/state_FSM_FFd7_2442 ),
    .O(\ioports16_1/state_state[5]_enout_Select_143_o2_4409 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFA2AA ))
  \ioports16_1/state_FSM_FFd15-In1  (
    .ADR0(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR1(\uart_1/rxready_57 ),
    .ADR2(\uart_1/dout [6]),
    .ADR3(\uart_1/dout [5]),
    .ADR4(\ioports16_1/state_FSM_FFd1_2446 ),
    .O(\ioports16_1/state_FSM_FFd15-In1_4410 )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \DUV/block_48kHz/seqmult_LmR/n0027<7>_SW0  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/Q [7]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [6]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/Q [5]),
    .O(N37)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \DUV/block_48kHz/seqmult_LmR/n0027<7>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/Q [2]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [0]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/Q [1]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/Q [3]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/Q [4]),
    .ADR5(N37),
    .O(\DUV/block_48kHz/seqmult_LmR/n0027 )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \DUV/block_192kHz/seqmult_LI_R/n0027<7>_SW0  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/Q [7]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [6]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/Q [5]),
    .O(N41)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \DUV/block_192kHz/seqmult_LI_R/n0027<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/Q [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/Q [1]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/Q [2]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/Q [4]),
    .ADR5(N41),
    .O(\DUV/block_192kHz/seqmult_LI_R/n0027 )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \DUV/block_192kHz/seqmult_LI_M/n0027<7>_SW0  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/Q [7]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [6]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/Q [5]),
    .O(N43)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \DUV/block_192kHz/seqmult_LI_M/n0027<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/Q [2]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/Q [1]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/Q [3]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/Q [4]),
    .ADR5(N43),
    .O(\DUV/block_192kHz/seqmult_LI_M/n0027 )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \DUV/block_192kHz/seqmult_LI_FMout/n0027<7>_SW0  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/Q [7]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [6]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/Q [5]),
    .O(N45)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \DUV/block_192kHz/seqmult_LI_FMout/n0027<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/Q [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/Q [1]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/Q [2]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/Q [4]),
    .ADR5(N45),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/n0027 )
  );
  X_BUF   reset_n_IBUF (
    .I(reset_n),
    .O(reset_n_IBUF_0)
  );
  X_BUF   btnu_IBUF (
    .I(btnu),
    .O(btnu_IBUF_1)
  );
  X_BUF   btnr_IBUF (
    .I(btnr),
    .O(btnr_IBUF_2)
  );
  X_BUF   btnd_IBUF (
    .I(btnd),
    .O(btnd_IBUF_3)
  );
  X_BUF   btnl_IBUF (
    .I(btnl),
    .O(btnl_IBUF_4)
  );
  X_BUF   btnc_IBUF (
    .I(btnc),
    .O(btnc_IBUF_5)
  );
  X_BUF   sw0_IBUF (
    .I(sw0),
    .O(sw0_IBUF_6)
  );
  X_BUF   sw1_IBUF (
    .I(sw1),
    .O(sw1_IBUF_7)
  );
  X_BUF   sw2_IBUF (
    .I(sw2),
    .O(sw2_IBUF_8)
  );
  X_BUF   sw3_IBUF (
    .I(sw3),
    .O(sw3_IBUF_9)
  );
  X_BUF   sw4_IBUF (
    .I(sw4),
    .O(sw4_IBUF_10)
  );
  X_BUF   sw5_IBUF (
    .I(sw5),
    .O(sw5_IBUF_11)
  );
  X_BUF   sw6_IBUF (
    .I(sw6),
    .O(sw6_IBUF_12)
  );
  X_BUF   sw7_IBUF (
    .I(sw7),
    .O(run_genclock_inv)
  );
  X_BUF   rx_IBUF (
    .I(rx),
    .O(rx_IBUF_13)
  );
  X_BUF   SDATA_IN_IBUF (
    .I(SDATA_IN),
    .O(SDATA_IN_IBUF_14)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_5  (
    .CLK(clock98MHz),
    .I(\uart_1/baudtxcount_5_glue_set_4491 ),
    .SRST(reset_255),
    .O(\uart_1/baudtxcount [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_2  (
    .CLK(clock98MHz),
    .I(\uart_1/baudtxcount_2_glue_set_4492 ),
    .SRST(reset_255),
    .O(\uart_1/baudtxcount [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_4  (
    .CLK(clock98MHz),
    .I(\uart_1/baudtxcount_4_glue_set_4493 ),
    .SRST(reset_255),
    .O(\uart_1/baudtxcount [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_4  (
    .CLK(clock98MHz),
    .I(\uart_1/baudrxcount_4_glue_set_4495 ),
    .SRST(reset_255),
    .O(\uart_1/baudrxcount [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_5  (
    .CLK(clock98MHz),
    .I(\uart_1/baudrxcount_5_glue_set_4497 ),
    .SRST(reset_255),
    .O(\uart_1/baudrxcount [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_2  (
    .CLK(clock98MHz),
    .I(\uart_1/baudrxcount_2_glue_set_4499 ),
    .SRST(reset_255),
    .O(\uart_1/baudrxcount [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  \uart_1/tx  (
    .CLK(clock98MHz),
    .I(\uart_1/tx_glue_rst_4500 ),
    .O(\uart_1/tx_56 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/starttxbit  (
    .CLK(clock98MHz),
    .I(\uart_1/starttxbit_glue_set_4501 ),
    .SRST(reset_255),
    .O(\uart_1/starttxbit_958 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \DUV/block_192kHz/start_FMout  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/start_FMout_glue_rst_4502 ),
    .SSET(\DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o ),
    .O(\DUV/block_192kHz/start_FMout_3202 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/flag_sine_38  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/flag_sine_38_glue_set_4503 ),
    .SRST(\DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o ),
    .O(\DUV/block_192kHz/flag_sine_38_3204 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/flag_sine_19  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/flag_sine_19_glue_set_4504 ),
    .SRST(\DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o ),
    .O(\DUV/block_192kHz/flag_sine_19_3207 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \Mmult_n0132_Madd4_cy<12>_rt  (
    .ADR0(Mmult_n0132_Madd_123),
    .O(\Mmult_n0132_Madd4_cy<12>_rt_4505 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \Mmult_n0132_Madd4_cy<13>_rt  (
    .ADR0(Mmult_n0132_Madd3_cy[12]),
    .O(\Mmult_n0132_Madd4_cy<13>_rt_4506 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_bittxcount_cy<2>_rt  (
    .ADR0(\uart_1/bittxcount [2]),
    .O(\uart_1/Mcount_bittxcount_cy<2>_rt_4508 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_bittxcount_cy<1>_rt  (
    .ADR0(\uart_1/bittxcount [1]),
    .O(\uart_1/Mcount_bittxcount_cy<1>_rt_4509 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<12>_rt  (
    .ADR0(\uart_1/baudtxcount [12]),
    .O(\uart_1/Mcount_baudtxcount_cy<12>_rt_4510 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<11>_rt  (
    .ADR0(\uart_1/baudtxcount [11]),
    .O(\uart_1/Mcount_baudtxcount_cy<11>_rt_4511 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<10>_rt  (
    .ADR0(\uart_1/baudtxcount [10]),
    .O(\uart_1/Mcount_baudtxcount_cy<10>_rt_4512 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<9>_rt  (
    .ADR0(\uart_1/baudtxcount [9]),
    .O(\uart_1/Mcount_baudtxcount_cy<9>_rt_4513 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<8>_rt  (
    .ADR0(\uart_1/baudtxcount [8]),
    .O(\uart_1/Mcount_baudtxcount_cy<8>_rt_4514 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<7>_rt  (
    .ADR0(\uart_1/baudtxcount [7]),
    .O(\uart_1/Mcount_baudtxcount_cy<7>_rt_4515 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<6>_rt  (
    .ADR0(\uart_1/baudtxcount [6]),
    .O(\uart_1/Mcount_baudtxcount_cy<6>_rt_4516 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<5>_rt  (
    .ADR0(\uart_1/baudtxcount [5]),
    .O(\uart_1/Mcount_baudtxcount_cy<5>_rt_4517 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<4>_rt  (
    .ADR0(\uart_1/baudtxcount [4]),
    .O(\uart_1/Mcount_baudtxcount_cy<4>_rt_4518 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<3>_rt  (
    .ADR0(\uart_1/baudtxcount [3]),
    .O(\uart_1/Mcount_baudtxcount_cy<3>_rt_4519 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<2>_rt  (
    .ADR0(\uart_1/baudtxcount [2]),
    .O(\uart_1/Mcount_baudtxcount_cy<2>_rt_4520 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_cy<1>_rt  (
    .ADR0(\uart_1/baudtxcount [1]),
    .O(\uart_1/Mcount_baudtxcount_cy<1>_rt_4521 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_bitrxcount_cy<2>_rt  (
    .ADR0(\uart_1/bitrxcount [2]),
    .O(\uart_1/Mcount_bitrxcount_cy<2>_rt_4522 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_bitrxcount_cy<1>_rt  (
    .ADR0(\uart_1/bitrxcount [1]),
    .O(\uart_1/Mcount_bitrxcount_cy<1>_rt_4523 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<12>_rt  (
    .ADR0(\uart_1/baudrxcount [12]),
    .O(\uart_1/Mcount_baudrxcount_cy<12>_rt_4524 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<11>_rt  (
    .ADR0(\uart_1/baudrxcount [11]),
    .O(\uart_1/Mcount_baudrxcount_cy<11>_rt_4525 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<10>_rt  (
    .ADR0(\uart_1/baudrxcount [10]),
    .O(\uart_1/Mcount_baudrxcount_cy<10>_rt_4526 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<9>_rt  (
    .ADR0(\uart_1/baudrxcount [9]),
    .O(\uart_1/Mcount_baudrxcount_cy<9>_rt_4527 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<8>_rt  (
    .ADR0(\uart_1/baudrxcount [8]),
    .O(\uart_1/Mcount_baudrxcount_cy<8>_rt_4528 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<7>_rt  (
    .ADR0(\uart_1/baudrxcount [7]),
    .O(\uart_1/Mcount_baudrxcount_cy<7>_rt_4529 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<6>_rt  (
    .ADR0(\uart_1/baudrxcount [6]),
    .O(\uart_1/Mcount_baudrxcount_cy<6>_rt_4530 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<5>_rt  (
    .ADR0(\uart_1/baudrxcount [5]),
    .O(\uart_1/Mcount_baudrxcount_cy<5>_rt_4531 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<4>_rt  (
    .ADR0(\uart_1/baudrxcount [4]),
    .O(\uart_1/Mcount_baudrxcount_cy<4>_rt_4532 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<3>_rt  (
    .ADR0(\uart_1/baudrxcount [3]),
    .O(\uart_1/Mcount_baudrxcount_cy<3>_rt_4533 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<2>_rt  (
    .ADR0(\uart_1/baudrxcount [2]),
    .O(\uart_1/Mcount_baudrxcount_cy<2>_rt_4534 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_cy<1>_rt  (
    .ADR0(\uart_1/baudrxcount [1]),
    .O(\uart_1/Mcount_baudrxcount_cy<1>_rt_4535 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<30>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [30]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<30>_rt_4536 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<29>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [29]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<29>_rt_4537 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<28>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [28]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<28>_rt_4538 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [27]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_rt_4539 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<26>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [26]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<26>_rt_4540 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<25>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [25]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<25>_rt_4541 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<24>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [24]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<24>_rt_4542 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [23]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_rt_4543 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<22>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [22]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<22>_rt_4544 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<21>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [21]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<21>_rt_4545 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<20>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [20]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<20>_rt_4546 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [19]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_rt_4547 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<18>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [18]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<18>_rt_4548 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<17>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [17]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<17>_rt_4549 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<16>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [16]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<16>_rt_4550 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [15]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_rt_4551 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<14>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [14]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<14>_rt_4552 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<13>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [13]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<13>_rt_4553 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<12>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [12]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<12>_rt_4554 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [11]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_rt_4555 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<10>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [10]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<10>_rt_4556 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<9>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [9]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<9>_rt_4557 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<8>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [8]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<8>_rt_4558 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [7]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_rt_4559 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<6>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [6]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<6>_rt_4560 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<5>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [5]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<5>_rt_4561 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<4>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [4]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<4>_rt_4562 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [3]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_rt_4563 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<2>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [2]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<2>_rt_4564 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<1>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [1]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<1>_rt_4565 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<30>_rt  (
    .ADR0(\LM4550_controler_1/count [30]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<30>_rt_4566 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<29>_rt  (
    .ADR0(\LM4550_controler_1/count [29]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<29>_rt_4567 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<28>_rt  (
    .ADR0(\LM4550_controler_1/count [28]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<28>_rt_4568 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_rt  (
    .ADR0(\LM4550_controler_1/count [27]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_rt_4569 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<26>_rt  (
    .ADR0(\LM4550_controler_1/count [26]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<26>_rt_4570 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<25>_rt  (
    .ADR0(\LM4550_controler_1/count [25]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<25>_rt_4571 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<24>_rt  (
    .ADR0(\LM4550_controler_1/count [24]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<24>_rt_4572 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_rt  (
    .ADR0(\LM4550_controler_1/count [23]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_rt_4573 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<22>_rt  (
    .ADR0(\LM4550_controler_1/count [22]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<22>_rt_4574 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<21>_rt  (
    .ADR0(\LM4550_controler_1/count [21]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<21>_rt_4575 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<20>_rt  (
    .ADR0(\LM4550_controler_1/count [20]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<20>_rt_4576 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_rt  (
    .ADR0(\LM4550_controler_1/count [19]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_rt_4577 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<18>_rt  (
    .ADR0(\LM4550_controler_1/count [18]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<18>_rt_4578 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<17>_rt  (
    .ADR0(\LM4550_controler_1/count [17]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<17>_rt_4579 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<16>_rt  (
    .ADR0(\LM4550_controler_1/count [16]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<16>_rt_4580 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_rt  (
    .ADR0(\LM4550_controler_1/count [15]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_rt_4581 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<14>_rt  (
    .ADR0(\LM4550_controler_1/count [14]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<14>_rt_4582 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<13>_rt  (
    .ADR0(\LM4550_controler_1/count [13]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<13>_rt_4583 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<12>_rt  (
    .ADR0(\LM4550_controler_1/count [12]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<12>_rt_4584 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_rt  (
    .ADR0(\LM4550_controler_1/count [11]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_rt_4585 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<10>_rt  (
    .ADR0(\LM4550_controler_1/count [10]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<10>_rt_4586 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<9>_rt  (
    .ADR0(\LM4550_controler_1/count [9]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<9>_rt_4587 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<8>_rt  (
    .ADR0(\LM4550_controler_1/count [8]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<8>_rt_4588 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_rt  (
    .ADR0(\LM4550_controler_1/count [7]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_rt_4589 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<6>_rt  (
    .ADR0(\LM4550_controler_1/count [6]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<6>_rt_4590 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<5>_rt  (
    .ADR0(\LM4550_controler_1/count [5]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<5>_rt_4591 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<4>_rt  (
    .ADR0(\LM4550_controler_1/count [4]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<4>_rt_4592 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_rt  (
    .ADR0(\LM4550_controler_1/count [3]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_rt_4593 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<2>_rt  (
    .ADR0(\LM4550_controler_1/count [2]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<2>_rt_4594 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<1>_rt  (
    .ADR0(\LM4550_controler_1/count [1]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<1>_rt_4595 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<16>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [17]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy<16>_rt_4596 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [16]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_rt_4597 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<12>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [13]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy<12>_rt_4598 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [12]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_rt_4599 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<9>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [10]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy<9>_rt_4600 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [8]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_rt_4601 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<5>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [6]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy<5>_rt_4602 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [4]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_rt_4603 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<1>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [2]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_cy<1>_rt_4604 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [16]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_rt_4605 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<13>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [13]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy<13>_rt_4606 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [12]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_rt_4607 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<10>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [10]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy<10>_rt_4608 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [8]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_rt_4609 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<6>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [6]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy<6>_rt_4610 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [4]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_rt_4611 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<2>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [2]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_cy<2>_rt_4612 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_bittxcount_xor<3>_rt  (
    .ADR0(\uart_1/bittxcount [3]),
    .O(\uart_1/Mcount_bittxcount_xor<3>_rt_4613 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudtxcount_xor<13>_rt  (
    .ADR0(\uart_1/baudtxcount [13]),
    .O(\uart_1/Mcount_baudtxcount_xor<13>_rt_4614 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_bitrxcount_xor<3>_rt  (
    .ADR0(\uart_1/bitrxcount [3]),
    .O(\uart_1/Mcount_bitrxcount_xor<3>_rt_4615 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \uart_1/Mcount_baudrxcount_xor<13>_rt  (
    .ADR0(\uart_1/baudrxcount [13]),
    .O(\uart_1/Mcount_baudrxcount_xor<13>_rt_4616 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_rt  (
    .ADR0(\LM4550_controler_1/count_reg [31]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_rt_4617 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_rt  (
    .ADR0(\LM4550_controler_1/count [31]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_rt_4618 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_rt  (
    .ADR0(\DUV/block_192kHz/dds_38/phase [17]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_rt_4619 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \dds_test_signal/Maccum_phasereg_xor<17>_rt  (
    .ADR0(\dds_test_signal/phasereg [17]),
    .O(\dds_test_signal/Maccum_phasereg_xor<17>_rt_4620 ),
    .ADR1(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/staterxbc  (
    .CLK(clock98MHz),
    .I(\uart_1/staterxbc_rstpot_4621 ),
    .SRST(reset_255),
    .O(\uart_1/staterxbc_977 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \uart_1/statetxbc  (
    .CLK(clock98MHz),
    .I(\uart_1/statetxbc_rstpot_4622 ),
    .SRST(reset_255),
    .O(\uart_1/statetxbc_976 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  reset_d (
    .CLK(clock98MHz),
    .I(reset_d_rstpot_4623),
    .O(reset_d_104),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  reset (
    .CLK(clock98MHz),
    .I(reset_rstpot_4624),
    .O(reset_255),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \uart_1/rxready  (
    .CLK(clock98MHz),
    .I(\uart_1/rxready_rstpot_4625 ),
    .O(\uart_1/rxready_57 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/flag_ready_LmR  (
    .CLK(clock98MHz),
    .I(\DUV/block_48kHz/flag_ready_LmR_rstpot_4626 ),
    .O(\DUV/block_48kHz/flag_ready_LmR_2612 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/flag_ready_FMout  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/flag_ready_FMout_rstpot_4627 ),
    .O(\DUV/block_192kHz/flag_ready_FMout_3263 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/flag_ready_38  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/flag_ready_38_rstpot_4628 ),
    .O(\DUV/block_192kHz/flag_ready_38_3203 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/flag_ready_19  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/flag_ready_19_rstpot_4629 ),
    .O(\DUV/block_192kHz/flag_ready_19_3206 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/start_LI_R  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/start_LI_R_rstpot_4630 ),
    .O(\DUV/block_192kHz/start_LI_R_3205 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/start_LI_M  (
    .CLK(clock98MHz),
    .I(\DUV/block_192kHz/start_LI_M_rstpot_4631 ),
    .O(\DUV/block_192kHz/start_LI_M_3208 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \uart_1/statetx  (
    .CLK(clock98MHz),
    .I(\uart_1/statetx_rstpot1_4632 ),
    .O(\uart_1/statetx_920 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \uart_1/staterx  (
    .CLK(clock98MHz),
    .I(\uart_1/staterx_rstpot1_4633 ),
    .O(\uart_1/staterx_921 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT3 #(
    .INIT ( 8'h54 ))
  \uart_1/starttxbit_glue_set  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\ioports16_1/enout_177 ),
    .ADR2(\uart_1/starttxbit_958 ),
    .O(\uart_1/starttxbit_glue_set_4501 )
  );
  X_LUT5 #(
    .INIT ( 32'h8ADF8A8A ))
  \uart_1/staterxbc_rstpot  (
    .ADR0(\uart_1/staterxbc_977 ),
    .ADR1(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11 ),
    .ADR2(\uart_1/baudrxclock ),
    .ADR3(\uart_1/rx2_979 ),
    .ADR4(\uart_1/startrxbit1 ),
    .O(\uart_1/staterxbc_rstpot_4621 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_Madd_lut<2>  (
    .ADR0(\ioports16_1/out9 [5]),
    .ADR1(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .O(Mmult_n0132_Madd_lut[2])
  );
  X_LUT3 #(
    .INIT ( 8'h78 ))
  \Mmult_n0132_Madd4_lut<3>  (
    .ADR0(\ioports16_1/out9 [0]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(Mmult_n0132_Madd_33),
    .O(Mmult_n0132_Madd4_lut[3])
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_Madd5_lut<0>  (
    .ADR0(\ioports16_1/out9 [0]),
    .ADR1(\test440Hz[0] ),
    .O(Mmult_n0132_Madd5_lut[0])
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_Madd5_lut<1>  (
    .ADR0(\ioports16_1/out9 [1]),
    .ADR1(\test440Hz[0] ),
    .O(Mmult_n0132_Madd5_lut[1])
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_Madd5_lut<2>  (
    .ADR0(\ioports16_1/out9 [2]),
    .ADR1(\test440Hz[0] ),
    .O(Mmult_n0132_Madd5_lut[2])
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_Madd5_lut<3>  (
    .ADR0(\ioports16_1/out9 [3]),
    .ADR1(\test440Hz[0] ),
    .O(Mmult_n0132_Madd5_lut[3])
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \Mmult_n0132_Madd5_lut<4>  (
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\test440Hz[0] ),
    .O(Mmult_n0132_Madd5_lut[4])
  );
  X_LUT3 #(
    .INIT ( 8'h78 ))
  \Mmult_n0132_Madd6_lut<1>  (
    .ADR0(\ioports16_1/out9 [0]),
    .ADR1(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR2(Mmult_n0132_Madd_115),
    .O(Mmult_n0132_Madd6_lut[1])
  );
  X_LUT4 #(
    .INIT ( 16'h7520 ))
  \uart_1/baudrxcount_4_glue_ce  (
    .ADR0(\uart_1/staterxbc_977 ),
    .ADR1(\uart_1/baudrxclock ),
    .ADR2(\uart_1/Result [4]),
    .ADR3(\uart_1/baudrxcount [4]),
    .O(\uart_1/baudrxcount_4_glue_ce_4494 )
  );
  X_LUT4 #(
    .INIT ( 16'h7520 ))
  \uart_1/baudrxcount_5_glue_ce  (
    .ADR0(\uart_1/staterxbc_977 ),
    .ADR1(\uart_1/baudrxclock ),
    .ADR2(\uart_1/Result [5]),
    .ADR3(\uart_1/baudrxcount [5]),
    .O(\uart_1/baudrxcount_5_glue_ce_4496 )
  );
  X_LUT4 #(
    .INIT ( 16'h7520 ))
  \uart_1/baudrxcount_2_glue_ce  (
    .ADR0(\uart_1/staterxbc_977 ),
    .ADR1(\uart_1/baudrxclock ),
    .ADR2(\uart_1/Result<2>1 ),
    .ADR3(\uart_1/baudrxcount [2]),
    .O(\uart_1/baudrxcount_2_glue_ce_4498 )
  );
  X_LUT3 #(
    .INIT ( 8'h72 ))
  reset_d_rstpot (
    .ADR0(VHDC7N_OBUF_103),
    .ADR1(reset_n_IBUF_0),
    .ADR2(reset_d_104),
    .O(reset_d_rstpot_4623)
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  reset_rstpot (
    .ADR0(reset_d_104),
    .ADR1(VHDC7N_OBUF_103),
    .O(reset_rstpot_4624)
  );
  X_LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \uart_1/_n02281  (
    .ADR0(\uart_1/bittxcount [0]),
    .ADR1(\uart_1/bittxcount [2]),
    .ADR2(\uart_1/baudtxclock ),
    .ADR3(\uart_1/bittxcount [1]),
    .ADR4(\uart_1/statetx_920 ),
    .ADR5(\uart_1/bittxcount [3]),
    .O(\uart_1/_n0228 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<7>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [7]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [7])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<6>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [6]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [6])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<5>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [5]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [5])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<4>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [4]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [4])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<3>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [3]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [3])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<2>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [2]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [2])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<1>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [1]),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [1])
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<0>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/Q [0]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [0])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [7]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [7])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<6>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [6]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [6])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<5>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [5]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [5])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<4>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [4]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [4])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<3>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [3]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [3])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<2>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [2]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [2])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<1>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [1]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [1])
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<0>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/Q [0]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [0])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [7]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [7])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<6>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [6]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [6])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<5>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [5]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [5])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<4>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [4]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [4])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<3>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [3]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [3])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<2>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [2]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [2])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<1>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [1]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [1])
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<0>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/Q [0]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [0])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [7]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [7])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<6>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [6])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<5>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [5])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<4>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [4])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<3>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [3])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<2>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [2]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [2])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<1>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [1]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [1])
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<0>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/Q [0]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05143211  (
    .ADR0(\ioports16_1/out8 [0]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [0])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05143111  (
    .ADR0(\ioports16_1/out8 [1]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05142911  (
    .ADR0(\ioports16_1/out8 [3]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [3])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05142711  (
    .ADR0(\ioports16_1/out8 [5]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [5]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [5])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05142511  (
    .ADR0(\ioports16_1/out8 [7]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [7]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [7])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05142411  (
    .ADR0(\ioports16_1/out8 [8]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [8])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05142211  (
    .ADR0(\ioports16_1/out8 [10]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [10])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05142111  (
    .ADR0(\ioports16_1/out8 [11]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [11])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05142011  (
    .ADR0(\ioports16_1/out8 [12]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [4]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [12])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05141811  (
    .ADR0(\ioports16_1/out8 [14]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [6]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [14])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05141711  (
    .ADR0(\ioports16_1/out8 [15]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [7]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [15])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05141611  (
    .ADR0(\ioports16_1/out8 [16]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte2 [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [16])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05141511  (
    .ADR0(\ioports16_1/out8 [17]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte2 [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [17])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05141411  (
    .ADR0(\ioports16_1/out8 [18]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte2 [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [18])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n05141311  (
    .ADR0(\ioports16_1/out8 [19]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte2 [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [19])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n08463211  (
    .ADR0(\ioports16_1/outb [0]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0421 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0846 [0])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n08463111  (
    .ADR0(\ioports16_1/outb [1]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0421 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0846 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n08463011  (
    .ADR0(\ioports16_1/outb [2]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0421 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0846 [2])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07763211  (
    .ADR0(\ioports16_1/out9 [0]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0394 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [0])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07763111  (
    .ADR0(\ioports16_1/out9 [1]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0394 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07763011  (
    .ADR0(\ioports16_1/out9 [2]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0394 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [2])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07762911  (
    .ADR0(\ioports16_1/out9 [3]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0394 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [3])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07762811  (
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0394 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [4]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [4])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07762711  (
    .ADR0(\ioports16_1/out9 [5]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0394 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [5]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [5])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07762511  (
    .ADR0(\ioports16_1/out9 [7]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0394 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [7]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [7])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n06643211  (
    .ADR0(\ioports16_1/outa [0]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0425 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0664 [0])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n06643111  (
    .ADR0(\ioports16_1/outa [1]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0425 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0664 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n06643011  (
    .ADR0(\ioports16_1/outa [2]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0425 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0664 [2])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n10943211  (
    .ADR0(\ioports16_1/outc [0]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0398 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1094 [0])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n10943111  (
    .ADR0(\ioports16_1/outc [1]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0398 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1094 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n10942911  (
    .ADR0(\ioports16_1/outc [3]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0398 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1094 [3])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07003211  (
    .ADR0(\ioports16_1/out2 [0]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [0])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07003111  (
    .ADR0(\ioports16_1/out2 [1]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07003011  (
    .ADR0(\ioports16_1/out2 [2]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [2])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07002911  (
    .ADR0(\ioports16_1/out2 [3]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [3])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07002811  (
    .ADR0(\ioports16_1/out2 [4]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [4]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [4])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07002711  (
    .ADR0(\ioports16_1/out2 [5]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [5]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [5])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07002611  (
    .ADR0(\ioports16_1/out2 [6]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [6]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [6])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07002511  (
    .ADR0(\ioports16_1/out2 [7]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [7]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [7])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07002411  (
    .ADR0(\ioports16_1/out2 [8]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [8])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07002311  (
    .ADR0(\ioports16_1/out2 [9]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [9])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07002211  (
    .ADR0(\ioports16_1/out2 [10]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [10])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07002111  (
    .ADR0(\ioports16_1/out2 [11]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [11])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07002011  (
    .ADR0(\ioports16_1/out2 [12]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [4]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [12])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07001911  (
    .ADR0(\ioports16_1/out2 [13]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [5]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [13])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07001811  (
    .ADR0(\ioports16_1/out2 [14]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [6]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [14])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n07001711  (
    .ADR0(\ioports16_1/out2 [15]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\ioports16_1/byte1 [7]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [15])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n10593211  (
    .ADR0(\ioports16_1/out3 [0]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0402 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [0])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n10593111  (
    .ADR0(\ioports16_1/out3 [1]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0402 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n10593011  (
    .ADR0(\ioports16_1/out3 [2]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0402 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [2])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n10592911  (
    .ADR0(\ioports16_1/out3 [3]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0402 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [3])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n10592811  (
    .ADR0(\ioports16_1/out3 [4]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0402 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [4]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [4])
  );
  X_LUT6 #(
    .INIT ( 64'hF8FA888A888A888A ))
  \ioports16_1/Mmux__n10592711  (
    .ADR0(\ioports16_1/out3 [5]),
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0402 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [5]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [5])
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [17]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_2686 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [17]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_2688 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [16]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_2690 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [15]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2692 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [14]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2694 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [13]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2696 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [12]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2698 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [11]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2700 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [10]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2702 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [9]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2704 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [8]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2706 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [7]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2708 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [6]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2710 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [5]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2712 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [4]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2714 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [3]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2716 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [2]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2718 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [1]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2720 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [0]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2722 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [17]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_2887 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [17]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_2889 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [16]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_2891 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [15]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2893 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [14]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2895 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [13]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2897 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [12]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2899 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [11]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2901 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [10]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2903 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [9]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2905 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [8]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2907 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [7]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2909 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [6]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2911 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [5]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2913 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [4]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2915 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [3]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2917 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [2]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2919 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [1]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2921 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [0]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2923 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [17]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_3371 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [17]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_3373 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [16]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_3375 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [15]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_3377 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [14]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_3379 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [13]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_3381 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [12]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_3383 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [11]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_3385 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [10]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_3387 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [9]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_3389 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [8]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_3391 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [7]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_3393 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [6]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_3395 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [5]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_3397 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [4]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_3399 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_3401 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [2]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_3403 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [1]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_3405 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [0]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_3407 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<8>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [7]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<8>_3562 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [7]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<7>_3564 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<6>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [6]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<6>_3566 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<5>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [5]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<5>_3568 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<4>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [4]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<4>_3570 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<3>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<3>_3572 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<2>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [2]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<2>_3574 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<1>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [1]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<1>_3576 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<0>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [0]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<0>_3578 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<20>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [19]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<20>_3703 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<19>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [19]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<19>_3705 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<18>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [18]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<18>_3707 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<17>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [17]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<17>_3709 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<16>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [16]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<16>_3711 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<15>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [15]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<15>_3713 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<14>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [14]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<14>_3715 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<13>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [13]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<13>_3717 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<12>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [12]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<12>_3719 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<11>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [11]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<11>_3721 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<10>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [10]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<10>_3723 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<9>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [9]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<9>_3725 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<8>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [8]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<8>_3727 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [7]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<7>_3729 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<6>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [6]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<6>_3731 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<5>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [5]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<5>_3733 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<4>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [4]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<4>_3735 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<3>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<3>_3737 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<2>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [2]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<2>_3739 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<1>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [1]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<1>_3741 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<0>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [0]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<0>_3743 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000200000 ))
  \uart_1/_n0242_inv1  (
    .ADR0(\uart_1/baudrxclock_1 [13]),
    .ADR1(\uart_1/baudrxcount [13]),
    .ADR2(\uart_1/baudrxclock<13>1_4384 ),
    .ADR3(\uart_1/baudrxcount [12]),
    .ADR4(\uart_1/staterx_921 ),
    .ADR5(\uart_1/startrxbit1 ),
    .O(\uart_1/_n0242_inv )
  );
  X_LUT5 #(
    .INIT ( 32'h55557555 ))
  \uart_1/_n0288_inv1  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\uart_1/baudtxcount [12]),
    .ADR2(\uart_1/baudtxclock_0 [13]),
    .ADR3(\uart_1/baudtxclock<13>1_4382 ),
    .ADR4(\uart_1/baudtxcount [13]),
    .O(\uart_1/_n0288_inv )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT321  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<9> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<9> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT311  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<8> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<8> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT301  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<7> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT291  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<6> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<6> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT281  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<5> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<5> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT271  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<4> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<4> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT261  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<3> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<3> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT251  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<31> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT241  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<30> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<30> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT231  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<2> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<2> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT221  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<29> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<29> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT211  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<28> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<28> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT201  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<27> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<27> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT191  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<26> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<26> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT181  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<25> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<25> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT171  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<24> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<24> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT161  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<23> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<23> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT151  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<22> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<22> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT141  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<21> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<21> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT131  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<20> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<20> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT121  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<1> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT111  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<19> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<19> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT101  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<18> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<18> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT91  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<17> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<17> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT81  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<16> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<16> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT71  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<15> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<15> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT61  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<14> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<14> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT51  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<13> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<13> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT41  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<12> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<12> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT31  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<11> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<11> )
  );
  X_LUT4 #(
    .INIT ( 16'h20A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT21  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<10> ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<10> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<1>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<31> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [31]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<31> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFA7A ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>11  (
    .ADR0(\LM4550_controler_1/STATE_REG [0]),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR2(\LM4550_controler_1/STATE_REG [1]),
    .ADR3(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR5(\LM4550_controler_1/STATE_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<2>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<30> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [30]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<30> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<3>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<29> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [29]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<29> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<4>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<28> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [28]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<28> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<5>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<27> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [27]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<27> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<6>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<26> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [26]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<26> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<7>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<25> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [25]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<25> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<8>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<24> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [24]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<24> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<9>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<23> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [23]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<23> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<22> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [22]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<22> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<11>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<21> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [21]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<21> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<12>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<20> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [20]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<20> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<13>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<19> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [19]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<19> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<14>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<18> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [18]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<18> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<15>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<17> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [17]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<17> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<16>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<16> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [16]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<16> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<17>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<15> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [15]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<15> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<18>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<14> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [14]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<14> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<19>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<13> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [13]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<13> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<20>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<12> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [12]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<12> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<21>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<11> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [11]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<11> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<22>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<10> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [10]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<23>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<9> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [9]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<9> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<24>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<8> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [8]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<8> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<25>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<7> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [7]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<26>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<6> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [6]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<6> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<27>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<5> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [5]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<5> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<28>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<4> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [4]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<29>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<3> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [3]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<30>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<2> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<31>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<1> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [1]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<32>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_1741 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<0> ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_1505 ),
    .ADR3(\LM4550_controler_1/_n0365_inv1_988 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_987 ),
    .ADR5(\LM4550_controler_1/count_reg [0]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<255>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [254]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[251] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<255> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<254>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [253]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[254] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<254> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<253>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [252]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[254] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<253> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<252>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [251]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[251] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<252> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<251>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [250]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[251] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<251> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<250>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [249]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<250> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<249>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [248]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<249> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<248>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [247]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<248> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<247>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [246]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<247> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<246>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [245]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<246> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<245>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [244]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<245> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<244>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [243]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<244> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<243>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [242]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<243> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<242>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [241]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<242> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<241>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [240]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<241> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<240>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [239]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<240> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<239>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [238]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[239] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<239> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<238>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [237]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<238> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<237>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [236]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[237] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<237> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<236>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [235]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[236] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<236> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<235>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [234]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[235] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<235> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<234>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [233]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[234] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<234> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<233>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [232]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[233] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<233> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<232>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [231]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[232] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<232> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<231>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [230]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<231> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<230>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [229]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<230> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<229>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [228]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<229> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<228>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [227]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<228> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<227>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [226]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<227> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<226>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [225]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<226> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<225>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [224]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<225> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<224>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [223]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<224> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<223>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [222]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<223> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<222>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [221]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<222> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<221>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [220]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<221> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<220>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [219]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<220> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<219>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [218]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[219] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<219> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<218>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [217]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[218] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<218> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<217>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [216]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[217] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<217> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<216>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [215]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[216] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<216> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<215>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [214]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[215] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<215> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<214>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [213]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[214] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<214> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<213>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [212]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[213] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<213> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<212>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [211]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[212] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<212> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<211>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [210]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[211] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<211> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<210>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [209]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[210] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<210> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<209>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [208]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[209] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<209> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<208>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [207]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[208] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<208> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<207>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [206]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[207] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<207> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<206>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [205]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[206] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<206> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<205>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [204]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[205] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<205> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<204>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [203]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[204] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<204> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<203>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [202]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<203> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<202>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [201]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<202> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<201>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [200]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<201> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<200>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [199]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<200> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<199>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [198]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[199] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<199> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<198>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [197]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[198] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<198> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<197>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [196]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[197] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<197> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<196>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [195]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[196] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<196> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<195>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [194]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[195] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<195> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<194>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [193]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[194] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<194> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<193>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [192]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[193] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<193> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<192>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [191]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[192] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<192> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<191>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [190]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[191] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<191> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<190>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [189]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[190] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<190> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<189>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [188]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[189] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<189> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<188>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [187]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[188] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<188> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<187>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [186]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[187] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<187> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<186>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [185]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[186] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<186> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<185>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [184]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[185] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<185> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<184>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [183]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[184] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<184> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<183>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [182]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[183] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<183> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<182>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [181]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[182] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<182> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<181>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [180]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<181> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<180>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [179]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<180> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<179>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [178]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[179] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<179> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<178>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [177]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[178] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<178> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<177>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [176]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[177] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<177> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<176>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [175]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[176] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<176> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<175>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [174]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[175] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<175> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<174>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [173]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[174] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<174> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<173>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [172]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[173] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<173> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<172>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [171]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[172] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<172> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<171>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [170]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[171] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<171> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<170>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [169]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[170] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<170> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<169>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [168]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[169] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<169> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<168>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [167]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[168] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<168> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<167>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [166]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[167] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<167> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<166>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [165]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[166] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<166> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<165>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [164]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[165] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<165> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<164>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [163]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[164] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<164> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<163>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [162]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[163] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<163> )
  );
  X_LUT4 #(
    .INIT ( 16'hAEA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<162>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [161]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[162] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<162> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<161>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [160]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<161> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<160>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [159]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<160> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<159>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [158]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<159> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<158>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [157]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<158> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<157>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [156]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<157> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<156>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [155]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<156> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<155>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [154]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<155> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<154>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [153]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<154> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<153>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [152]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<153> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<152>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [151]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<152> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<151>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [150]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<151> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<150>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [149]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<150> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<149>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [148]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<149> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<148>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [147]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<148> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<147>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [146]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<147> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<146>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [145]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<146> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<145>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [144]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<145> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<144>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [143]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<144> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<143>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [142]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<143> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<142>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [141]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<142> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<141>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [140]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<141> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<140>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [139]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<140> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<139>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [138]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<139> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<138>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [137]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<138> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<137>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [136]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<137> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<136>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [135]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<136> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<135>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [134]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<135> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<134>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [133]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<134> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<133>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [132]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<133> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<132>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [131]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<132> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<131>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [130]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<131> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<130>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [129]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<130> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<129>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [128]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<129> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<128>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [127]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<128> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<127>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [126]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<127> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<126>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [125]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<126> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<125>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [124]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<125> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<124>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [123]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<124> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<123>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [122]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<123> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<122>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [121]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<122> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<121>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [120]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<121> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<120>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [119]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<120> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<119>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [118]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<119> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<118>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [117]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<118> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<117>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [116]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<117> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<116>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [115]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<116> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<115>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [114]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<115> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<114>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [113]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<114> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<113>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [112]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<113> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<112>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [111]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<112> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<111>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [110]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<111> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<110>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [109]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<110> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<109>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [108]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<109> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<108>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [107]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<108> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<107>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [106]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<107> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<106>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [105]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<106> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<105>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [104]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<105> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<104>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [103]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<104> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<103>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [102]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<103> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<102>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [101]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<102> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<101>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [100]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<101> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<100>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [99]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<100> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<99>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [98]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<99> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<98>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [97]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<98> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<97>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [96]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<97> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<96>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [95]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<96> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<95>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [94]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<95> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<94>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [93]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<94> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<93>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [92]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<93> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<92>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [91]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<92> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<91>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [90]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<91> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<90>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [89]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<90> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<89>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [88]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<89> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<88>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [87]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<88> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<87>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [86]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<87> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<86>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [85]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<86> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<85>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [84]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<85> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<84>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [83]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<84> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<83>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [82]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<83> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<82>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [81]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<82> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<81>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [80]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<81> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<80>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [79]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<80> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<79>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [78]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<79> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<78>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [77]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<78> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<77>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [76]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<77> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<76>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [75]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<76> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<75>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [74]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<75> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<74>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [73]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<74> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<73>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [72]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<73> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<72>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [71]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<72> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<71>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [70]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<71> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<70>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [69]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<70> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<69>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [68]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<69> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<68>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [67]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<68> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<67>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [66]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<67> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<66>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [65]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<66> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<65>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [64]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<65> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<64>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [63]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<64> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<63>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [62]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<63> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<62>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [61]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<62> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<61>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [60]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<61> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<60>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [59]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<60> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<59>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [58]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<59> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<58>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [57]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<58> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<57>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [56]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<57> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<56>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [55]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<56> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<55>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [54]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<55> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<54>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [53]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<54> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<53>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [52]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<53> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<52>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [51]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<52> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<51>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [50]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<51> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<50>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [49]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<50> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<49>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [48]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<49> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<48>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [47]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<48> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<47>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [46]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<47> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<46>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [45]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<46> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<45>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [44]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<45> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<44>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [43]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<44> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<43>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [42]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<43> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<42>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [41]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<42> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<41>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [40]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<41> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<40>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [39]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<40> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<39>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [38]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<39> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<38>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [37]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<38> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<37>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [36]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<37> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<36>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [35]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<36> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<35>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [34]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<35> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<34>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [33]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<34> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<33>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [32]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<33> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<32>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [31]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<32> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<31>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [30]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<31> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<30>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [29]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<30> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<29>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [28]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<29> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<28>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [27]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<28> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<27>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [26]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<27> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<26>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [25]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<26> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<25>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [24]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<25> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<24>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [23]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<24> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<23>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [22]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<23> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<22>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [21]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<22> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<21>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [20]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<21> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<20>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [19]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<20> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<19>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [18]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<19> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<18>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [17]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<18> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<17>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [16]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<17> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<16>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [15]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<16> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<15>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [14]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<15> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<14>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [13]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<14> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<13>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [12]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<13> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<12>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [11]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<12> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<11>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [10]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<11> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<10>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [9]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<10> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<9>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [8]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<9> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<8>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [7]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<8> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<7>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [6]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<7> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<6>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [5]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<6> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<5>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [4]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<5> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<4>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [3]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<3>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [2]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<2>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [1]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hA2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<1>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [0]),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<1> )
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \LM4550_controler_1/POSEDGE_SYNC_inv1  (
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_2075 ),
    .ADR1(\LM4550_controler_1/SYNC_1_4635 ),
    .O(\LM4550_controler_1/POSEDGE_SYNC_inv )
  );
  X_LUT6 #(
    .INIT ( 64'hAAFFAA20AA20AA20 ))
  \ioports16_1/Mmux__n0918211  (
    .ADR0(\ioports16_1/dataout [6]),
    .ADR1(\ioports16_1/state_FSM_FFd5_2445 ),
    .ADR2(\ioports16_1/Mmux__n09184121 ),
    .ADR3(\uart_1/statetx_920 ),
    .ADR4(\ioports16_1/datatoout[6] ),
    .ADR5(\ioports16_1/state_FSM_FFd3_2444 ),
    .O(\ioports16_1/_n0918 [6])
  );
  X_LUT6 #(
    .INIT ( 64'hAAFFAA20AA20AA20 ))
  \ioports16_1/Mmux__n0918111  (
    .ADR0(\ioports16_1/dataout [7]),
    .ADR1(\ioports16_1/state_FSM_FFd5_2445 ),
    .ADR2(\ioports16_1/Mmux__n09184121 ),
    .ADR3(\uart_1/statetx_920 ),
    .ADR4(\ioports16_1/datatoout[7] ),
    .ADR5(\ioports16_1/state_FSM_FFd3_2444 ),
    .O(\ioports16_1/_n0918 [7])
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/Mmux__n047191  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(sw4_IBUF_10),
    .O(\ioports16_1/_n0471[28] )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/Mmux__n047181  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(sw5_IBUF_11),
    .O(\ioports16_1/_n0471[27] )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/Mmux__n047171  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(sw6_IBUF_12),
    .O(\ioports16_1/_n0471[26] )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/Mmux__n047161  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(run_genclock_inv),
    .O(\ioports16_1/_n0471[25] )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/Mmux__n047151  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(btnc_IBUF_5),
    .O(\ioports16_1/_n0471[16] )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/Mmux__n047141  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(btnl_IBUF_4),
    .O(\ioports16_1/_n0471[15] )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/Mmux__n047131  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(btnd_IBUF_3),
    .O(\ioports16_1/_n0471[14] )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/Mmux__n047121  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(btnr_IBUF_2),
    .O(\ioports16_1/_n0471[13] )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ioports16_1/Mmux__n047115  (
    .ADR0(\uart_1/dout [1]),
    .ADR1(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(btnu_IBUF_1),
    .O(\ioports16_1/_n0471[12] )
  );
  X_LUT5 #(
    .INIT ( 32'h00000800 ))
  \ioports16_1/Mmux__n066429111  (
    .ADR0(\uart_1/dout [4]),
    .ADR1(\uart_1/rxready_57 ),
    .ADR2(\uart_1/dout [6]),
    .ADR3(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR4(\uart_1/dout [5]),
    .O(\ioports16_1/Mmux__n06642911 )
  );
  X_LUT6 #(
    .INIT ( 64'hAA8AFFDFFFFFFFFF ))
  \ioports16_1/Mmux__n0514101111  (
    .ADR0(\ioports16_1/state_FSM_FFd15_2359 ),
    .ADR1(\uart_1/dout [5]),
    .ADR2(\uart_1/dout [4]),
    .ADR3(\uart_1/dout [6]),
    .ADR4(\ioports16_1/state_FSM_FFd10_2443 ),
    .ADR5(\uart_1/rxready_57 ),
    .O(\ioports16_1/Mmux__n051410111 )
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \ioports16_1/ready_21  (
    .ADR0(reset_255),
    .ADR1(\uart_1/statetx_920 ),
    .O(\ioports16_1/ready_2 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ioports16_1/ready_01  (
    .ADR0(reset_255),
    .ADR1(\uart_1/statetx_920 ),
    .O(\ioports16_1/ready_0 )
  );
  X_LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \ioports16_1/state_FSM_FFd9-In1  (
    .ADR0(\ioports16_1/state_FSM_FFd10_2443 ),
    .ADR1(\uart_1/rxready_57 ),
    .ADR2(\ioports16_1/address [0]),
    .ADR3(\ioports16_1/address [3]),
    .ADR4(\ioports16_1/address [2]),
    .ADR5(\ioports16_1/address [1]),
    .O(\ioports16_1/state_FSM_FFd9-In )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o1  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .ADR1(\DUV/block_48kHz/flag_ready_LmR_2612 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .O(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .ADR1(\DUV/block_192kHz/flag_ready_FMout_3263 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .O(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .ADR1(\DUV/block_192kHz/flag_ready_19_3206 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .O(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o1  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .ADR1(\DUV/block_192kHz/flag_ready_38_3203 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .O(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o )
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FFFFF0F0A820 ))
  \ioports16_1/Mmux__n091881  (
    .ADR0(\ioports16_1/Mmux__n09184121 ),
    .ADR1(\ioports16_1/state_FSM_FFd5_2445 ),
    .ADR2(\ioports16_1/dataout [0]),
    .ADR3(\ioports16_1/datatoout[8] ),
    .ADR4(\uart_1/statetx_920 ),
    .ADR5(N21),
    .O(\ioports16_1/_n0918 [0])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FFFFF0F0A820 ))
  \ioports16_1/Mmux__n091871  (
    .ADR0(\ioports16_1/Mmux__n09184121 ),
    .ADR1(\ioports16_1/state_FSM_FFd5_2445 ),
    .ADR2(\ioports16_1/dataout [1]),
    .ADR3(\ioports16_1/datatoout[8] ),
    .ADR4(\uart_1/statetx_920 ),
    .ADR5(N23),
    .O(\ioports16_1/_n0918 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FFFFF0F0A820 ))
  \ioports16_1/Mmux__n091861  (
    .ADR0(\ioports16_1/Mmux__n09184121 ),
    .ADR1(\ioports16_1/state_FSM_FFd5_2445 ),
    .ADR2(\ioports16_1/dataout [2]),
    .ADR3(\ioports16_1/datatoout[8] ),
    .ADR4(\uart_1/statetx_920 ),
    .ADR5(N25),
    .O(\ioports16_1/_n0918 [2])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FFFFF0F0A820 ))
  \ioports16_1/Mmux__n091841  (
    .ADR0(\ioports16_1/Mmux__n09184121 ),
    .ADR1(\ioports16_1/state_FSM_FFd5_2445 ),
    .ADR2(\ioports16_1/dataout [4]),
    .ADR3(\ioports16_1/datatoout[8] ),
    .ADR4(\uart_1/statetx_920 ),
    .ADR5(N27),
    .O(\ioports16_1/_n0918 [4])
  );
  X_LUT5 #(
    .INIT ( 32'hBBBB88A8 ))
  \ioports16_1/Mmux__n091851  (
    .ADR0(\ioports16_1/dataout [3]),
    .ADR1(\uart_1/statetx_920 ),
    .ADR2(\ioports16_1/Mmux__n09184121 ),
    .ADR3(\ioports16_1/state_FSM_FFd5_2445 ),
    .ADR4(N29),
    .O(\ioports16_1/_n0918 [3])
  );
  X_LUT5 #(
    .INIT ( 32'hBBBB88A8 ))
  \ioports16_1/Mmux__n091831  (
    .ADR0(\ioports16_1/dataout [5]),
    .ADR1(\uart_1/statetx_920 ),
    .ADR2(\ioports16_1/Mmux__n09184121 ),
    .ADR3(\ioports16_1/state_FSM_FFd5_2445 ),
    .ADR4(N31),
    .O(\ioports16_1/_n0918 [5])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  \ioports16_1/state_FSM_FFd13-In  (
    .ADR0(\uart_1/dout [4]),
    .ADR1(\uart_1/dout [5]),
    .ADR2(\uart_1/dout [6]),
    .ADR3(N35),
    .ADR4(\uart_1/statetx_920 ),
    .ADR5(\ioports16_1/state_FSM_FFd13_2441 ),
    .O(\ioports16_1/state_FSM_FFd13-In_2344 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF5554 ))
  \ioports16_1/state_state[5]_enout_Select_143_o4  (
    .ADR0(\uart_1/statetx_920 ),
    .ADR1(\ioports16_1/state_FSM_FFd4_2463 ),
    .ADR2(\ioports16_1/state_FSM_FFd2_2462 ),
    .ADR3(\ioports16_1/state_state[5]_enout_Select_143_o2_4409 ),
    .ADR4(\ioports16_1/state_state[5]_enout_Select_143_o1_4408 ),
    .O(\ioports16_1/state[5]_enout_Select_143_o )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF8F888888 ))
  \ioports16_1/state_FSM_FFd15-In2  (
    .ADR0(\ioports16_1/state_FSM_FFd2_2462 ),
    .ADR1(\uart_1/statetx_920 ),
    .ADR2(\ioports16_1/address[3]_PWR_7_o_equal_77_o ),
    .ADR3(\uart_1/rxready_57 ),
    .ADR4(\ioports16_1/state_FSM_FFd10_2443 ),
    .ADR5(\ioports16_1/state_FSM_FFd15-In1_4410 ),
    .O(\ioports16_1/state_FSM_FFd15-In )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \uart_1/baudrxcount_4_glue_set  (
    .ADR0(reset_255),
    .ADR1(\uart_1/staterxbc_977 ),
    .ADR2(\uart_1/rx2_979 ),
    .ADR3(\uart_1/startrxbit1 ),
    .ADR4(\uart_1/baudrxcount_4_glue_ce_4494 ),
    .O(\uart_1/baudrxcount_4_glue_set_4495 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \uart_1/baudrxcount_5_glue_set  (
    .ADR0(reset_255),
    .ADR1(\uart_1/staterxbc_977 ),
    .ADR2(\uart_1/rx2_979 ),
    .ADR3(\uart_1/startrxbit1 ),
    .ADR4(\uart_1/baudrxcount_5_glue_ce_4496 ),
    .O(\uart_1/baudrxcount_5_glue_set_4497 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \uart_1/baudrxcount_2_glue_set  (
    .ADR0(reset_255),
    .ADR1(\uart_1/staterxbc_977 ),
    .ADR2(\uart_1/rx2_979 ),
    .ADR3(\uart_1/startrxbit1 ),
    .ADR4(\uart_1/baudrxcount_2_glue_ce_4498 ),
    .O(\uart_1/baudrxcount_2_glue_set_4499 )
  );
  X_LUT6 #(
    .INIT ( 64'h0444040415441504 ))
  \uart_1/staterx_rstpot1  (
    .ADR0(reset_255),
    .ADR1(\uart_1/staterx_921 ),
    .ADR2(\uart_1/baudrxclock ),
    .ADR3(\uart_1/startrxbit1 ),
    .ADR4(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11 ),
    .ADR5(\uart_1/rx2_979 ),
    .O(\uart_1/staterx_rstpot1_4633 )
  );
  X_LUT5 #(
    .INIT ( 32'h15151000 ))
  \uart_1/statetx_rstpot1  (
    .ADR0(reset_255),
    .ADR1(\uart_1/_n0228 ),
    .ADR2(\uart_1/_n0288_inv ),
    .ADR3(\ioports16_1/enout_177 ),
    .ADR4(\uart_1/statetx_920 ),
    .O(\uart_1/statetx_rstpot1_4632 )
  );
  X_LUT6 #(
    .INIT ( 64'hA8A8A8A8ACA8A8A8 ))
  \uart_1/rxready_rstpot  (
    .ADR0(\uart_1/rxready_57 ),
    .ADR1(\uart_1/staterx_921 ),
    .ADR2(reset_255),
    .ADR3(\uart_1/baudrxclock ),
    .ADR4(\uart_1/rx3_978 ),
    .ADR5(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11 ),
    .O(\uart_1/rxready_rstpot_4625 )
  );
  X_LUT6 #(
    .INIT ( 64'h4544EFEE45444544 ))
  \uart_1/baudtxcount_5_glue_set  (
    .ADR0(\uart_1/statetxbc_976 ),
    .ADR1(\uart_1/baudtxcount [5]),
    .ADR2(reset_255),
    .ADR3(\uart_1/starttxbit_958 ),
    .ADR4(\uart_1/baudtxclock ),
    .ADR5(\uart_1/Result<5>1 ),
    .O(\uart_1/baudtxcount_5_glue_set_4491 )
  );
  X_LUT6 #(
    .INIT ( 64'h4544EFEE45444544 ))
  \uart_1/baudtxcount_2_glue_set  (
    .ADR0(\uart_1/statetxbc_976 ),
    .ADR1(\uart_1/baudtxcount [2]),
    .ADR2(reset_255),
    .ADR3(\uart_1/starttxbit_958 ),
    .ADR4(\uart_1/baudtxclock ),
    .ADR5(\uart_1/Result<2>2 ),
    .O(\uart_1/baudtxcount_2_glue_set_4492 )
  );
  X_LUT6 #(
    .INIT ( 64'h4544EFEE45444544 ))
  \uart_1/baudtxcount_4_glue_set  (
    .ADR0(\uart_1/statetxbc_976 ),
    .ADR1(\uart_1/baudtxcount [4]),
    .ADR2(reset_255),
    .ADR3(\uart_1/starttxbit_958 ),
    .ADR4(\uart_1/baudtxclock ),
    .ADR5(\uart_1/Result<4>1 ),
    .O(\uart_1/baudtxcount_4_glue_set_4493 )
  );
  X_LUT5 #(
    .INIT ( 32'h55544544 ))
  \uart_1/tx_glue_rst  (
    .ADR0(\uart_1/_n0201_910 ),
    .ADR1(reset_255),
    .ADR2(\uart_1/_n0288_inv ),
    .ADR3(\uart_1/tx_1_4634 ),
    .ADR4(\uart_1/PWR_6_o_tx_MUX_71_o ),
    .O(\uart_1/tx_glue_rst_4500 )
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<16>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [16]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<16> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [16]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [16])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<15>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [15]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<15> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [15]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [15])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<14>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [14]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<14> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [14]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [14])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<13>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [13]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<13> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [13]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [13])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<12>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [12]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<12> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [12]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [12])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<11>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [11]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<11> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [11]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [11])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<10>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [10]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<10> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [10]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [10])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<9>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [9]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<9> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [9]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [9])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<8>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [8]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<8> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [8]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [8])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<7>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [7]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<7> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [7]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [7])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<6>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [6]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<6> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [6]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [6])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<5>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [5]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<5> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [5]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [5])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<4>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [4]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<4> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [4]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [4])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<3>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [3]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<3> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [3]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [3])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<2>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [2]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<2> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [2]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [2])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<1>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [1]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<1> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [1]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [1])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<0>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [0]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<0> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [0])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<16>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [16]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<16> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [16]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [16])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<15>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [15]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<15> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [15]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [15])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<14>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [14]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<14> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [14]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [14])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<13>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [13]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<13> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [13]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [13])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<12>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [12]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<12> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [12]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [12])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<11>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [11]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<11> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [11]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [11])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<10>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [10]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<10> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [10]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [10])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<9>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [9]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<9> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [9]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [9])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<8>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [8]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<8> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [8]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [8])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<7>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [7]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<7> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [7]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [7])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<6>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [6]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<6> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [6]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [6])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<5>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [5]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<5> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [5]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [5])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<4>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [4]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<4> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [4]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [4])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<3>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [3]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<3> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [3]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [3])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<2>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [2]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<2> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [2]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [2])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<1>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [1]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<1> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [1]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [1])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<0>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [0]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<0> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [0])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<16>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [16]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<16> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [16]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [16])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<15>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [15]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<15> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [15]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [15])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<14>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [14]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<14> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [14]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [14])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<13>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [13]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<13> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [13]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [13])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<12>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [12]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<12> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [12]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [12])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<11>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [11]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<11> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [11]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [11])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<10>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [10]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<10> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [10]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [10])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<9>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [9]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<9> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [9]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [9])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<8>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [8]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<8> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [8]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [8])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [7]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<7> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [7]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [7])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<6>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [6]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<6> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [6]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [6])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<5>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [5]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<5> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [5]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [5])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<4>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [4]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<4> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [4]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [4])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<3>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [3]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<3> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [3]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [3])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<2>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [2]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<2> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [2]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [2])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<1>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [1]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<1> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [1]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [1])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<0>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<0> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [0])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<6>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [6]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<6> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [6]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [6])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<5>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [5]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<5> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [5]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [5])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<4>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [4]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<4> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [4]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [4])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<3>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [3]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<3> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [3]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [3])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<2>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [2]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<2> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [2]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [2])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<1>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [1]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<1> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [1]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [1])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<0>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<0> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [0])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<18>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [18]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<18> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [18]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [18])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<17>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [17]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<17> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [17]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [17])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<16>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [16]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<16> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [16]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [16])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<15>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [15]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<15> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [15]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [15])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<14>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [14]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<14> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [14]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [14])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<13>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [13]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<13> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [13]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [13])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<12>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [12]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<12> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [12]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [12])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<11>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [11]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<11> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [11]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [11])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<10>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [10]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<10> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [10]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [10])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<9>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [9]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<9> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [9]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [9])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<8>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [8]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<8> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [8]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [8])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [7]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<7> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [7]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [7])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<6>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [6]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<6> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [6])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<5>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [5]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<5> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [5])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<4>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [4]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<4> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [4])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<3>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [3]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<3> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [3])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<2>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [2]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<2> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [2]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [2])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<1>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [1]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<1> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [1]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [1])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<0>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<0> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<0>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[0]),
    .ADR3(leftins[0]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[0])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<1>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[1]),
    .ADR3(leftins[1]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[1])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<2>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[2]),
    .ADR3(leftins[2]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[2])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<3>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[3]),
    .ADR3(leftins[3]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[3])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<4>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[4]),
    .ADR3(leftins[4]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[4])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<5>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[5]),
    .ADR3(leftins[5]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[5])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<6>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[6]),
    .ADR3(leftins[6]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[6])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<7>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[7]),
    .ADR3(leftins[7]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[7])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<8>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[8]),
    .ADR3(leftins[8]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[8])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<9>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[9]),
    .ADR3(leftins[9]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[9])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<10>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[10]),
    .ADR3(leftins[10]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[10])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<11>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[11]),
    .ADR3(leftins[11]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[11])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<12>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[12]),
    .ADR3(leftins[12]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[12])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<13>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[13]),
    .ADR3(leftins[13]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[13])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<14>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[14]),
    .ADR3(leftins[14]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[14])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<15>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[15]),
    .ADR3(leftins[15]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[15])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<16>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[16]),
    .ADR3(leftins[16]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[16])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<17>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[17]),
    .ADR3(leftins[17]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [18])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<18>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[17]),
    .ADR3(leftins[17]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[18])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<17>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[17]),
    .ADR3(leftins[17]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [17])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<16>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[16]),
    .ADR3(leftins[16]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [16])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<15>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[15]),
    .ADR3(leftins[15]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [15])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<14>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[14]),
    .ADR3(leftins[14]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [14])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<13>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[13]),
    .ADR3(leftins[13]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [13])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<12>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[12]),
    .ADR3(leftins[12]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [12])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<11>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[11]),
    .ADR3(leftins[11]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [11])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<10>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[10]),
    .ADR3(leftins[10]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [10])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<9>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[9]),
    .ADR3(leftins[9]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [9])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<8>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[8]),
    .ADR3(leftins[8]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [8])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<7>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[7]),
    .ADR3(leftins[7]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [7])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<6>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[6]),
    .ADR3(leftins[6]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [6])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<5>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[5]),
    .ADR3(leftins[5]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [5])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<4>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[4]),
    .ADR3(leftins[4]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [4])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<3>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[3]),
    .ADR3(leftins[3]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [3])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<2>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[2]),
    .ADR3(leftins[2]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [2])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<1>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[1]),
    .ADR3(leftins[1]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [1])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<0>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[0]),
    .ADR3(leftins[0]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<18>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[17]),
    .ADR3(leftins[17]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [18])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<17>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[17]),
    .ADR3(leftins[17]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [17])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<16>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[16]),
    .ADR3(leftins[16]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [16])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<15>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[15]),
    .ADR3(leftins[15]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [15])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<14>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[14]),
    .ADR3(leftins[14]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [14])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<13>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[13]),
    .ADR3(leftins[13]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [13])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<12>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[12]),
    .ADR3(leftins[12]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [12])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<11>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[11]),
    .ADR3(leftins[11]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [11])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<10>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[10]),
    .ADR3(leftins[10]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [10])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<9>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[9]),
    .ADR3(leftins[9]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [9])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<8>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[8]),
    .ADR3(leftins[8]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [8])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<7>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[7]),
    .ADR3(leftins[7]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [7])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<6>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[6]),
    .ADR3(leftins[6]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [6])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<5>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[5]),
    .ADR3(leftins[5]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [5])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<4>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[4]),
    .ADR3(leftins[4]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [4])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<3>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[3]),
    .ADR3(leftins[3]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [3])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<2>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[2]),
    .ADR3(leftins[2]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [2])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<1>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[1]),
    .ADR3(leftins[1]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [1])
  );
  X_LUT6 #(
    .INIT ( 64'hAEBF51BFAEBF5E4F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<0>  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[0]),
    .ADR3(leftins[0]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h5140AE405140A1B0 ))
  \Madd_n0162_lut<17>1  (
    .ADR0(sw0_IBUF_6),
    .ADR1(sw2_IBUF_8),
    .ADR2(rightins[17]),
    .ADR3(leftins[17]),
    .ADR4(sw1_IBUF_7),
    .ADR5(sw3_IBUF_9),
    .O(Madd_n0162_lut[17])
  );
  X_LUT4 #(
    .INIT ( 16'hAAA2 ))
  \DUV/block_48kHz/_n00521  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_48kHz/flag_ready_LmR_2612 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .O(\DUV/block_48kHz/_n0052 )
  );
  X_LUT4 #(
    .INIT ( 16'hAAA2 ))
  \DUV/block_192kHz/_n01141  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_192kHz/flag_ready_FMout_3263 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .O(\DUV/block_192kHz/_n0114 )
  );
  X_LUT4 #(
    .INIT ( 16'hAAA2 ))
  \DUV/block_192kHz/_n01101  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_192kHz/flag_ready_38_3203 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .O(\DUV/block_192kHz/_n0110 )
  );
  X_LUT4 #(
    .INIT ( 16'hAAA2 ))
  \DUV/block_192kHz/_n01061  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_192kHz/flag_ready_19_3206 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .O(\DUV/block_192kHz/_n0106 )
  );
  X_LUT5 #(
    .INIT ( 32'h44444F44 ))
  \DUV/block_192kHz/flag_sine_38_glue_set  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_192kHz/flag_sine_38_3204 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR3(\DUV/block_192kHz/flag_ready_38_3203 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .O(\DUV/block_192kHz/flag_sine_38_glue_set_4503 )
  );
  X_LUT5 #(
    .INIT ( 32'h44444F44 ))
  \DUV/block_192kHz/flag_sine_19_glue_set  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_192kHz/flag_sine_19_3207 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR3(\DUV/block_192kHz/flag_ready_19_3206 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .O(\DUV/block_192kHz/flag_sine_19_glue_set_4504 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8AAA ))
  \uart_1/statetxbc_rstpot  (
    .ADR0(\uart_1/statetxbc_976 ),
    .ADR1(\uart_1/baudtxcount [13]),
    .ADR2(\uart_1/baudtxclock<13>1_4382 ),
    .ADR3(\uart_1/baudtxclock_0 [13]),
    .ADR4(\uart_1/baudtxcount [12]),
    .ADR5(\uart_1/starttxbit_statetxbc_MUX_26_o ),
    .O(\uart_1/statetxbc_rstpot_4622 )
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<18>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [17]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [17]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [18])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<17>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [17]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<17> ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_H [17]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [17])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<18>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [17]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<18> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [17]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [18])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<17>  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [17]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<17> ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [17]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [17])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<18>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [17]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<18> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [17]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [18])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<17>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [17]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<17> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [17]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [17])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<8>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [7]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [7]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [8])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<7>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [7]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<7> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [7]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [7])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<20>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [19]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [19]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [20])
  );
  X_LUT5 #(
    .INIT ( 32'h15BFEA40 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<19>  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [19]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<19> ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [19]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [19])
  );
  X_LUT6 #(
    .INIT ( 64'h4444000400040004 ))
  \DUV/block_192kHz/start_FMout_glue_rst  (
    .ADR0(reset_255),
    .ADR1(\DUV/block_192kHz/start_FMout_3202 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .ADR4(\DUV/block_192kHz/flag_sine_38_3204 ),
    .ADR5(\DUV/block_192kHz/flag_sine_19_3207 ),
    .O(\DUV/block_192kHz/start_FMout_glue_rst_4502 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \DUV/block_192kHz/flag_ready_FMout_rstpot  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_3825 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_3824 ),
    .O(\DUV/block_192kHz/flag_ready_FMout_rstpot_4627 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \DUV/block_48kHz/flag_ready_LmR_rstpot  (
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_2796 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_2795 ),
    .O(\DUV/block_48kHz/flag_ready_LmR_rstpot_4626 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \DUV/block_192kHz/flag_ready_38_rstpot  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .O(\DUV/block_192kHz/flag_ready_38_rstpot_4628 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \DUV/block_192kHz/flag_ready_19_rstpot  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .O(\DUV/block_192kHz/flag_ready_19_rstpot_4629 )
  );
  X_LUT6 #(
    .INIT ( 64'h0004FFFF00040004 ))
  \DUV/block_192kHz/start_LI_R_rstpot  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_3483 ),
    .ADR1(\DUV/block_192kHz/start_LI_R_3205 ),
    .ADR2(reset_255),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_3484 ),
    .ADR4(\DUV/block_192kHz/flag_sine_38_3204 ),
    .ADR5(clken192kHz_1_4637),
    .O(\DUV/block_192kHz/start_LI_R_rstpot_4630 )
  );
  X_LUT6 #(
    .INIT ( 64'h0004FFFF00040004 ))
  \DUV/block_192kHz/start_LI_M_rstpot  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_3631 ),
    .ADR1(\DUV/block_192kHz/start_LI_M_3208 ),
    .ADR2(reset_255),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_3632 ),
    .ADR4(\DUV/block_192kHz/flag_sine_19_3207 ),
    .ADR5(clken192kHz_1_4637),
    .O(\DUV/block_192kHz/start_LI_M_rstpot_4631 )
  );
  X_INV   \Mmult_n0132_Madd5_lut<5>_INV_0  (
    .I(Mmult_n0132_Madd_51),
    .O(Mmult_n0132_Madd5_lut[5])
  );
  X_INV   \Mmult_n0132_Madd6_lut<0>_INV_0  (
    .I(Mmult_n0132_Madd_05),
    .O(Mmult_n0132_Madd6_lut[0])
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<0>_INV_0  (
    .I(n0162[1]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<0> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<1>_INV_0  (
    .I(n0162[2]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<1> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<2>_INV_0  (
    .I(n0162[3]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<2> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<3>_INV_0  (
    .I(n0162[4]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<3> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<4>_INV_0  (
    .I(n0162[5]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<4> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<5>_INV_0  (
    .I(n0162[6]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<5> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<6>_INV_0  (
    .I(n0162[7]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<6> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<7>_INV_0  (
    .I(n0162[8]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<7> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<8>_INV_0  (
    .I(n0162[9]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<8> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<9>_INV_0  (
    .I(n0162[10]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<9> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<10>_INV_0  (
    .I(n0162[11]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<10> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<11>_INV_0  (
    .I(n0162[12]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<11> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<12>_INV_0  (
    .I(n0162[13]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<12> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<13>_INV_0  (
    .I(n0162[14]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<13> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<14>_INV_0  (
    .I(n0162[15]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<14> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<15>_INV_0  (
    .I(n0162[16]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<15> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<16>_INV_0  (
    .I(n0162[17]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<16> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<17>_INV_0  (
    .I(n0162[18]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<17> )
  );
  X_INV   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<18>_INV_0  (
    .I(Madd_n0162_cy[18]),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<18> )
  );
  X_INV   \uart_1/Mcount_bittxcount_lut<0>_INV_0  (
    .I(\uart_1/bittxcount [0]),
    .O(\uart_1/Mcount_bittxcount_lut [0])
  );
  X_INV   \uart_1/Mcount_baudtxcount_lut<0>_INV_0  (
    .I(\uart_1/baudtxcount [0]),
    .O(\uart_1/Mcount_baudtxcount_lut [0])
  );
  X_INV   \uart_1/Mcount_bitrxcount_lut<0>_INV_0  (
    .I(\uart_1/bitrxcount [0]),
    .O(\uart_1/Mcount_bitrxcount_lut [0])
  );
  X_INV   \uart_1/Mcount_baudrxcount_lut<0>_INV_0  (
    .I(\uart_1/baudrxcount [0]),
    .O(\uart_1/Mcount_baudrxcount_lut [0])
  );
  X_INV   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_lut<0>_INV_0  (
    .I(\LM4550_controler_1/count_reg [0]),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_lut<0> )
  );
  X_INV   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_lut<0>_INV_0  (
    .I(\LM4550_controler_1/count [0]),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_lut<0> )
  );
  X_INV   \DUV/block_192kHz/dds_19/Maccum_phase_lut<14>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [15]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[14] )
  );
  X_INV   \DUV/block_192kHz/dds_19/Maccum_phase_lut<13>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [14]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[13] )
  );
  X_INV   \DUV/block_192kHz/dds_19/Maccum_phase_lut<10>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [11]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[10] )
  );
  X_INV   \DUV/block_192kHz/dds_19/Maccum_phase_lut<8>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [9]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[8] )
  );
  X_INV   \DUV/block_192kHz/dds_19/Maccum_phase_lut<6>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [7]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[6] )
  );
  X_INV   \DUV/block_192kHz/dds_19/Maccum_phase_lut<4>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [5]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[4] )
  );
  X_INV   \DUV/block_192kHz/dds_19/Maccum_phase_lut<2>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [3]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[2] )
  );
  X_INV   \DUV/block_192kHz/dds_19/Maccum_phase_lut<0>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [1]),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[0] )
  );
  X_INV   \DUV/block_192kHz/dds_38/Maccum_phase_lut<15>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [15]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[15] )
  );
  X_INV   \DUV/block_192kHz/dds_38/Maccum_phase_lut<14>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [14]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[14] )
  );
  X_INV   \DUV/block_192kHz/dds_38/Maccum_phase_lut<11>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [11]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[11] )
  );
  X_INV   \DUV/block_192kHz/dds_38/Maccum_phase_lut<9>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [9]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[9] )
  );
  X_INV   \DUV/block_192kHz/dds_38/Maccum_phase_lut<7>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [7]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[7] )
  );
  X_INV   \DUV/block_192kHz/dds_38/Maccum_phase_lut<5>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [5]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[5] )
  );
  X_INV   \DUV/block_192kHz/dds_38/Maccum_phase_lut<3>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [3]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[3] )
  );
  X_INV   \DUV/block_192kHz/dds_38/Maccum_phase_lut<1>_INV_0  (
    .I(\DUV/block_192kHz/dds_38/phase [1]),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[1] )
  );
  X_INV   DACclock_INV_43_o1_INV_0 (
    .I(DACclock_1_4636),
    .O(DACclock_INV_43_o)
  );
  X_INV   \datasine[7]_INV_113_o1_INV_0  (
    .I(datasine[7]),
    .O(\datasine[7]_INV_113_o )
  );
  X_INV   run_genclock_inv_inv1_INV_0 (
    .I(run_genclock_inv),
    .O(run_genclock_inv_inv)
  );
  X_INV   \ioports16_1/reset_inv1_INV_0  (
    .I(reset_255),
    .O(\ioports16_1/reset_inv )
  );
  X_FF #(
    .INIT ( 1'b1 ))
  \uart_1/tx_1  (
    .CLK(clock98MHz),
    .I(\uart_1/tx_glue_rst_4500 ),
    .O(\uart_1/tx_1_4634 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SYNC_1  (
    .CLK(clock12288k),
    .CE(\LM4550_controler_1/_n0298_inv ),
    .I(\LM4550_controler_1/STATE[1]_SYNC_Mux_17_o ),
    .SRST(reset_255),
    .O(\LM4550_controler_1/SYNC_1_4635 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  DACclock_1 (
    .CLK(clock196M),
    .I(DACclock_INV_43_o),
    .O(DACclock_1_4636),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  clken192kHz_1 (
    .CLK(clock98MHz),
    .I(clken192kHz_c),
    .SRST(reset_255),
    .O(clken192kHz_1_4637),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  clken48kHz_1 (
    .CLK(clock98MHz),
    .I(clken48kHz_c),
    .SRST(reset_255),
    .O(clken48kHz_1_4638),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h00000051000000470000003C0000003100000025000000190000000C00000000 ),
    .INIT_01 ( 256'h0000007E0000007D0000007A00000075000000700000006A000000620000005A ),
    .INIT_02 ( 256'h000000620000006A00000070000000750000007A0000007D0000007E0000007F ),
    .INIT_03 ( 256'h0000000C0000001900000025000000310000003C00000047000000510000005A ),
    .INIT_04 ( 256'h000000AF000000B9000000C4000000CF000000DB000000E7000000F400000000 ),
    .INIT_05 ( 256'h0000008200000083000000860000008B00000090000000960000009E000000A6 ),
    .INIT_06 ( 256'h0000009E00000096000000900000008B00000086000000830000008200000081 ),
    .INIT_07 ( 256'h000000F4000000E7000000DB000000CF000000C4000000B9000000AF000000A6 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \DUV/block_192kHz_dds_38/Mram_sineLUT1  (
    .REGCEA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .CLKA(clock98MHz),
    .ENB(RESET_N_OBUF_386),
    .RSTB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .CLKB(clock98MHz),
    .REGCEB(\LM4550_controler_1/SEND_VALID_REG [6]),
    .RSTA(\LM4550_controler_1/SEND_VALID_REG [6]),
    .ENA(RESET_N_OBUF_386),
    .DIPA({\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6]}),
    .WEA({\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6]}),
    .DOA({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[31]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[30]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[29]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[28]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[27]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[26]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[25]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[24]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[23]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[22]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[21]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[20]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[19]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[18]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[17]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[16]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[15]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[14]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[13]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[12]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[11]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[10]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[9]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[8]_UNCONNECTED , 
\DUV/block_192kHz/outsine_38 [7], \DUV/block_192kHz/outsine_38 [6], \DUV/block_192kHz/outsine_38 [5], \DUV/block_192kHz/outsine_38 [4], 
\DUV/block_192kHz/outsine_38 [3], \DUV/block_192kHz/outsine_38 [2], \DUV/block_192kHz/outsine_38 [1], \DUV/block_192kHz/outsine_38 [0]}),
    .ADDRA({\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\DUV/block_192kHz/dds_38/phase [17], \DUV/block_192kHz/dds_38/phase [16], \DUV/block_192kHz/dds_38/phase [15], \DUV/block_192kHz/dds_38/phase [14], 
\DUV/block_192kHz/dds_38/phase [13], \DUV/block_192kHz/dds_38/phase [12], \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[4]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\DUV/block_192kHz/dds_19/phase [17], \DUV/block_192kHz/dds_38/phase [17], \DUV/block_192kHz/dds_38/phase [16], \DUV/block_192kHz/dds_38/phase [15], 
\DUV/block_192kHz/dds_38/phase [14], \DUV/block_192kHz/dds_38/phase [13], \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[4]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[31]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[30]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[29]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[28]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[27]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[26]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[25]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[24]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[23]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[22]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[21]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[20]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[19]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[18]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[17]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[16]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[15]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[14]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[13]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[12]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[11]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[10]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[9]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[8]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[7]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[6]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[5]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[4]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[31]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[30]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[29]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[28]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[27]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[26]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[25]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[24]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[23]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[22]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[21]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[20]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[19]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[18]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[17]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[16]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[15]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[14]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[13]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[12]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[11]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[10]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[9]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[8]_UNCONNECTED , 
\DUV/block_192kHz/outsine_19 [7], \DUV/block_192kHz/outsine_19 [6], \DUV/block_192kHz/outsine_19 [5], \DUV/block_192kHz/outsine_19 [4], 
\DUV/block_192kHz/outsine_19 [3], \DUV/block_192kHz/outsine_19 [2], \DUV/block_192kHz/outsine_19 [1], \DUV/block_192kHz/outsine_19 [0]}),
    .WEB({\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6]}),
    .DIA({\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6], 
\LM4550_controler_1/SEND_VALID_REG [6], \LM4550_controler_1/SEND_VALID_REG [6]})
  );
  X_IPAD #(
    .LOC ( "L13" ))
  BIT_CLK_4609 (
    .PAD(BIT_CLK)
  );
  X_IPAD #(
    .LOC ( "T15" ))
  reset_n_4610 (
    .PAD(reset_n)
  );
  X_IPAD #(
    .LOC ( "N4" ))
  btnu_4611 (
    .PAD(btnu)
  );
  X_IPAD #(
    .LOC ( "F6" ))
  btnr_4612 (
    .PAD(btnr)
  );
  X_IPAD #(
    .LOC ( "P3" ))
  btnd_4613 (
    .PAD(btnd)
  );
  X_IPAD #(
    .LOC ( "P4" ))
  btnl_4614 (
    .PAD(btnl)
  );
  X_IPAD #(
    .LOC ( "F5" ))
  btnc_4615 (
    .PAD(btnc)
  );
  X_IPAD #(
    .LOC ( "A10" ))
  sw0_4616 (
    .PAD(sw0)
  );
  X_IPAD #(
    .LOC ( "D14" ))
  sw1_4617 (
    .PAD(sw1)
  );
  X_IPAD #(
    .LOC ( "C14" ))
  sw2_4618 (
    .PAD(sw2)
  );
  X_IPAD #(
    .LOC ( "P15" ))
  sw3_4619 (
    .PAD(sw3)
  );
  X_IPAD #(
    .LOC ( "P12" ))
  sw4_4620 (
    .PAD(sw4)
  );
  X_IPAD #(
    .LOC ( "R5" ))
  sw5_4621 (
    .PAD(sw5)
  );
  X_IPAD #(
    .LOC ( "T5" ))
  sw6_4622 (
    .PAD(sw6)
  );
  X_IPAD #(
    .LOC ( "E4" ))
  sw7_4623 (
    .PAD(sw7)
  );
  X_IPAD #(
    .LOC ( "A16" ))
  rx_4624 (
    .PAD(rx)
  );
  X_IPAD #(
    .LOC ( "T18" ))
  SDATA_IN_4625 (
    .PAD(SDATA_IN)
  );
  X_OPAD #(
    .LOC ( "N12" ))
  ld7_4626 (
    .PAD(ld7)
  );
  X_OPAD #(
    .LOC ( "P16" ))
  ld6_4627 (
    .PAD(ld6)
  );
  X_OPAD #(
    .LOC ( "D4" ))
  ld5_4628 (
    .PAD(ld5)
  );
  X_OPAD #(
    .LOC ( "M13" ))
  ld4_4629 (
    .PAD(ld4)
  );
  X_OPAD #(
    .LOC ( "L14" ))
  ld3_4630 (
    .PAD(ld3)
  );
  X_OPAD #(
    .LOC ( "N14" ))
  ld2_4631 (
    .PAD(ld2)
  );
  X_OPAD #(
    .LOC ( "M14" ))
  ld1_4632 (
    .PAD(ld1)
  );
  X_OPAD #(
    .LOC ( "U18" ))
  ld0_4633 (
    .PAD(ld0)
  );
  X_OPAD #(
    .LOC ( "B16" ))
  tx_4634 (
    .PAD(tx)
  );
  X_OPAD #(
    .LOC ( "N16" ))
  SDATA_OUT_4635 (
    .PAD(SDATA_OUT)
  );
  X_OPAD #(
    .LOC ( "U17" ))
  SYNC_4636 (
    .PAD(SYNC)
  );
  X_OPAD #(
    .LOC ( "T17" ))
  RESET_N_4637 (
    .PAD(RESET_N)
  );
  X_OPAD #(
    .LOC ( "T3" ))
  \PMOD1.PAD  (
    .PAD(PMOD1)
  );
  X_OPAD #(
    .LOC ( "R3" ))
  \PMOD2.PAD  (
    .PAD(PMOD2)
  );
  X_OPAD #(
    .LOC ( "P6" ))
  \PMOD3.PAD  (
    .PAD(PMOD3)
  );
  X_OPAD #(
    .LOC ( "N5" ))
  PMOD4_4641 (
    .PAD(PMOD4)
  );
  X_OPAD #(
    .LOC ( "V9" ))
  \PMOD7.PAD  (
    .PAD(PMOD7)
  );
  X_OPAD #(
    .LOC ( "T9" ))
  \PMOD8.PAD  (
    .PAD(PMOD8)
  );
  X_OPAD #(
    .LOC ( "V4" ))
  \PMOD9.PAD  (
    .PAD(PMOD9)
  );
  X_OPAD #(
    .LOC ( "T4" ))
  \PMOD10.PAD  (
    .PAD(PMOD10)
  );
  X_OPAD #(
    .LOC ( "U16" ))
  VHDC1P_4646 (
    .PAD(VHDC1P)
  );
  X_OPAD #(
    .LOC ( "V16" ))
  VHDC1N_4647 (
    .PAD(VHDC1N)
  );
  X_OPAD #(
    .LOC ( "U15" ))
  VHDC2P_4648 (
    .PAD(VHDC2P)
  );
  X_OPAD #(
    .LOC ( "V15" ))
  VHDC2N_4649 (
    .PAD(VHDC2N)
  );
  X_OPAD #(
    .LOC ( "U13" ))
  VHDC3P_4650 (
    .PAD(VHDC3P)
  );
  X_OPAD #(
    .LOC ( "V13" ))
  VHDC3N_4651 (
    .PAD(VHDC3N)
  );
  X_OPAD #(
    .LOC ( "M11" ))
  VHDC4P_4652 (
    .PAD(VHDC4P)
  );
  X_OPAD #(
    .LOC ( "N11" ))
  VHDC4N_4653 (
    .PAD(VHDC4N)
  );
  X_OPAD #(
    .LOC ( "R11" ))
  VHDC5P_4654 (
    .PAD(VHDC5P)
  );
  X_OPAD #(
    .LOC ( "T11" ))
  VHDC5N_4655 (
    .PAD(VHDC5N)
  );
  X_OPAD #(
    .LOC ( "T12" ))
  VHDC6P_4656 (
    .PAD(VHDC6P)
  );
  X_OPAD #(
    .LOC ( "V12" ))
  VHDC6N_4657 (
    .PAD(VHDC6N)
  );
  X_OPAD #(
    .LOC ( "N10" ))
  VHDC7P_4658 (
    .PAD(VHDC7P)
  );
  X_OPAD #(
    .LOC ( "P11" ))
  VHDC7N_4659 (
    .PAD(VHDC7N)
  );
  X_OPAD #(
    .LOC ( "M10" ))
  VHDC8P_4660 (
    .PAD(VHDC8P)
  );
  X_OPAD #(
    .LOC ( "N9" ))
  VHDC8N_4661 (
    .PAD(VHDC8N)
  );
  X_OPAD #(
    .LOC ( "U11" ))
  VHDC9P_4662 (
    .PAD(VHDC9P)
  );
  X_OPAD #(
    .LOC ( "V11" ))
  VHDC9N_4663 (
    .PAD(VHDC9N)
  );
  X_OPAD #(
    .LOC ( "R10" ))
  VHDC10P_4664 (
    .PAD(VHDC10P)
  );
  X_OPAD #(
    .LOC ( "T10" ))
  VHDC10N_4665 (
    .PAD(VHDC10N)
  );
  X_OPAD #(
    .LOC ( "U10" ))
  VHDC11P_4666 (
    .PAD(VHDC11P)
  );
  X_OPAD #(
    .LOC ( "V10" ))
  VHDC11N_4667 (
    .PAD(VHDC11N)
  );
  X_OPAD #(
    .LOC ( "R8" ))
  VHDC12P_4668 (
    .PAD(VHDC12P)
  );
  X_OPAD #(
    .LOC ( "T8" ))
  VHDC12N_4669 (
    .PAD(VHDC12N)
  );
  X_OPAD #(
    .LOC ( "M8" ))
  VHDC13P_4670 (
    .PAD(VHDC13P)
  );
  X_OPAD #(
    .LOC ( "N8" ))
  VHDC13N_4671 (
    .PAD(VHDC13N)
  );
  X_OPAD #(
    .LOC ( "U8" ))
  VHDC14P_4672 (
    .PAD(VHDC14P)
  );
  X_OPAD #(
    .LOC ( "V8" ))
  VHDC14N_4673 (
    .PAD(VHDC14N)
  );
  X_OPAD #(
    .LOC ( "U7" ))
  VHDC15P_4674 (
    .PAD(VHDC15P)
  );
  X_OPAD #(
    .LOC ( "V7" ))
  VHDC15N_4675 (
    .PAD(VHDC15N)
  );
  X_OPAD #(
    .LOC ( "N7" ))
  VHDC16P_4676 (
    .PAD(VHDC16P)
  );
  X_OPAD #(
    .LOC ( "P8" ))
  VHDC16N_4677 (
    .PAD(VHDC16N)
  );
  X_OPAD #(
    .LOC ( "T6" ))
  VHDC17P_4678 (
    .PAD(VHDC17P)
  );
  X_OPAD #(
    .LOC ( "V6" ))
  VHDC17N_4679 (
    .PAD(VHDC17N)
  );
  X_OPAD #(
    .LOC ( "R7" ))
  VHDC18P_4680 (
    .PAD(VHDC18P)
  );
  X_OPAD #(
    .LOC ( "T7" ))
  VHDC18N_4681 (
    .PAD(VHDC18N)
  );
  X_OPAD #(
    .LOC ( "N6" ))
  VHDC19P_4682 (
    .PAD(VHDC19P)
  );
  X_OPAD #(
    .LOC ( "P7" ))
  VHDC19N_4683 (
    .PAD(VHDC19N)
  );
  X_OPAD #(
    .LOC ( "U5" ))
  VHDC20P_4684 (
    .PAD(VHDC20P)
  );
  X_OPAD #(
    .LOC ( "V5" ))
  VHDC20N_4685 (
    .PAD(VHDC20N)
  );
  X_IPAD #(
    .LOC ( "L15" ))
  clockext100MHz_4686 (
    .PAD(clockext100MHz)
  );
  X_BUF   clockext100MHz_IBUF (
    .I(clockext100MHz),
    .O(clockext100MHz_IBUF_4640)
  );
  X_OBUF   ld7_OBUF (
    .I(ld7_OBUF_377),
    .O(ld7)
  );
  X_OBUF   ld6_OBUF (
    .I(ld6_OBUF_378),
    .O(ld6)
  );
  X_OBUF   ld5_OBUF (
    .I(ld5_OBUF_379),
    .O(ld5)
  );
  X_OBUF   ld4_OBUF (
    .I(ld4_OBUF_380),
    .O(ld4)
  );
  X_OBUF   ld3_OBUF (
    .I(ld3_OBUF_381),
    .O(ld3)
  );
  X_OBUF   ld2_OBUF (
    .I(ld2_OBUF_382),
    .O(ld2)
  );
  X_OBUF   ld1_OBUF (
    .I(ld1_OBUF_383),
    .O(ld1)
  );
  X_OBUF   ld0_OBUF (
    .I(ld0_OBUF_384),
    .O(ld0)
  );
  X_OBUF   tx_OBUF (
    .I(\uart_1/tx_56 ),
    .O(tx)
  );
  X_OBUF   SDATA_OUT_OBUF (
    .I(\LM4550_controler_1/OUT_SHIFT [255]),
    .O(SDATA_OUT)
  );
  X_OBUF   SYNC_OBUF (
    .I(\LM4550_controler_1/SYNC_99 ),
    .O(SYNC)
  );
  X_OBUF   RESET_N_OBUF (
    .I(RESET_N_OBUF_386),
    .O(RESET_N)
  );
  X_OBUF   PMOD1_OBUF (
    .I(PMOD1_OBUF_349),
    .O(PMOD1)
  );
  X_OBUF   PMOD2_OBUF (
    .I(PMOD2_OBUF_351),
    .O(PMOD2)
  );
  X_OBUF   PMOD3_OBUF (
    .I(PMOD3_OBUF_353),
    .O(PMOD3)
  );
  X_OBUF   PMOD4_OBUF (
    .I(DACclock_254),
    .O(PMOD4)
  );
  X_OBUF   PMOD7_OBUF (
    .I(PMOD7_OBUF_348),
    .O(PMOD7)
  );
  X_OBUF   PMOD8_OBUF (
    .I(PMOD8_OBUF_350),
    .O(PMOD8)
  );
  X_OBUF   PMOD9_OBUF (
    .I(PMOD9_OBUF_352),
    .O(PMOD9)
  );
  X_OBUF   PMOD10_OBUF (
    .I(PMOD10_OBUF_354),
    .O(PMOD10)
  );
  X_OBUF   VHDC1P_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC1P)
  );
  X_OBUF   VHDC1N_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC1N)
  );
  X_OBUF   VHDC2P_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC2P)
  );
  X_OBUF   VHDC2N_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC2N)
  );
  X_OBUF   VHDC3P_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC3P)
  );
  X_OBUF   VHDC3N_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC3N)
  );
  X_OBUF   VHDC4P_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC4P)
  );
  X_OBUF   VHDC4N_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC4N)
  );
  X_OBUF   VHDC5P_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC5P)
  );
  X_OBUF   VHDC5N_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC5N)
  );
  X_OBUF   VHDC6P_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC6P)
  );
  X_OBUF   VHDC6N_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC6N)
  );
  X_OBUF   VHDC7P_OBUF (
    .I(\LM4550_controler_1/SEND_VALID_REG [6]),
    .O(VHDC7P)
  );
  X_OBUF   VHDC7N_OBUF (
    .I(VHDC7N_OBUF_103),
    .O(VHDC7N)
  );
  X_OBUF   VHDC8P_OBUF (
    .I(clken192kHz_306),
    .O(VHDC8P)
  );
  X_OBUF   VHDC8N_OBUF (
    .I(clken48kHz_305),
    .O(VHDC8N)
  );
  X_OBUF   VHDC9P_OBUF (
    .I(FMout_r[23]),
    .O(VHDC9P)
  );
  X_OBUF   VHDC9N_OBUF (
    .I(FMout_r[22]),
    .O(VHDC9N)
  );
  X_OBUF   VHDC10P_OBUF (
    .I(FMout_r[21]),
    .O(VHDC10P)
  );
  X_OBUF   VHDC10N_OBUF (
    .I(FMout_r[20]),
    .O(VHDC10N)
  );
  X_OBUF   VHDC11P_OBUF (
    .I(FMout_r[19]),
    .O(VHDC11P)
  );
  X_OBUF   VHDC11N_OBUF (
    .I(FMout_r[18]),
    .O(VHDC11N)
  );
  X_OBUF   VHDC12P_OBUF (
    .I(FMout_r[17]),
    .O(VHDC12P)
  );
  X_OBUF   VHDC12N_OBUF (
    .I(FMout_r[16]),
    .O(VHDC12N)
  );
  X_OBUF   VHDC13P_OBUF (
    .I(FMout_r[15]),
    .O(VHDC13P)
  );
  X_OBUF   VHDC13N_OBUF (
    .I(FMout_r[14]),
    .O(VHDC13N)
  );
  X_OBUF   VHDC14P_OBUF (
    .I(FMout_r[13]),
    .O(VHDC14P)
  );
  X_OBUF   VHDC14N_OBUF (
    .I(FMout_r[12]),
    .O(VHDC14N)
  );
  X_OBUF   VHDC15P_OBUF (
    .I(FMout_r[11]),
    .O(VHDC15P)
  );
  X_OBUF   VHDC15N_OBUF (
    .I(FMout_r[10]),
    .O(VHDC15N)
  );
  X_OBUF   VHDC16P_OBUF (
    .I(FMout_r[9]),
    .O(VHDC16P)
  );
  X_OBUF   VHDC16N_OBUF (
    .I(FMout_r[8]),
    .O(VHDC16N)
  );
  X_OBUF   VHDC17P_OBUF (
    .I(FMout_r[7]),
    .O(VHDC17P)
  );
  X_OBUF   VHDC17N_OBUF (
    .I(FMout_r[6]),
    .O(VHDC17N)
  );
  X_OBUF   VHDC18P_OBUF (
    .I(FMout_r[5]),
    .O(VHDC18P)
  );
  X_OBUF   VHDC18N_OBUF (
    .I(FMout_r[4]),
    .O(VHDC18N)
  );
  X_OBUF   VHDC19P_OBUF (
    .I(FMout_r[3]),
    .O(VHDC19P)
  );
  X_OBUF   VHDC19N_OBUF (
    .I(FMout_r[2]),
    .O(VHDC19N)
  );
  X_OBUF   VHDC20P_OBUF (
    .I(FMout_r[1]),
    .O(VHDC20P)
  );
  X_OBUF   VHDC20N_OBUF (
    .I(FMout_r[0]),
    .O(VHDC20N)
  );
  X_ONE   NlwBlock_s6base_VCC (
    .O(VCC)
  );
  X_ZERO   NlwBlock_s6base_GND (
    .O(GND)
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_252/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_252/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_251/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_251/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_207/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_207/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_206/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_206/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_205/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_205/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_204/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_204/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_199/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_199/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_198/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_198/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_197/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_197/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_196/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_196/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_195/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_195/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_194/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_194/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_193/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_193/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_192/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_192/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_191/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_191/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_190/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_190/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_189/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_189/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_188/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_188/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_187/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_187/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_186/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_186/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_185/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_185/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_184/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_184/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_183/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_183/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_182/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_182/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_179/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_179/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_178/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_178/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_177/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_177/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_176/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_176/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_175/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_175/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_174/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_174/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_173/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_173/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_172/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_172/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_171/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_171/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_170/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_170/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_169/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_169/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_168/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_168/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_167/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_167/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_166/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_166/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_165/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_165/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_164/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_164/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_163/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_163/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/DATA_RECEIVED_162/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/DATA_RECEIVED_162/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_251/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_251/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_250/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_250/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_249/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_249/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_248/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_248/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_247/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_247/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_246/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_246/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_245/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_245/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_244/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_244/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_243/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_243/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_242/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_242/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_241/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_241/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_240/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_240/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_239/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_239/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_238/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_238/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_237/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_237/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_236/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_236/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_235/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_235/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_234/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_234/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_233/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_233/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_232/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_232/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_231/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_231/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_230/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_230/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_229/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_229/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_228/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_228/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_227/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_227/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_226/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_226/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_225/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_225/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_224/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_224/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_223/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_223/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_222/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_222/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_221/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_221/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_220/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_220/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_219/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_219/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_218/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_218/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_217/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_217/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_216/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_216/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_215/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_215/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_214/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_214/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_213/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_213/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_212/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_212/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_211/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_211/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_210/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_210/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_209/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_209/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_208/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_208/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_207/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_207/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_206/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_206/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_205/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_205/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_204/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_204/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_203/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_203/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_202/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_202/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_201/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_201/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_200/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_200/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_199/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_199/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_198/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_198/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_197/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_197/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_196/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_196/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_195/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_195/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_194/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_194/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_193/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_193/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_192/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_192/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_191/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_191/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_190/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_190/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_189/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_189/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_188/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_188/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_187/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_187/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_186/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_186/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_185/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_185/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_184/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_184/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_183/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_183/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_182/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_182/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_181/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_181/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_180/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_180/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_179/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_179/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_178/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_178/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_177/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_177/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_176/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_176/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_175/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_175/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_174/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_174/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_173/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_173/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_172/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_172/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_171/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_171/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_170/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_170/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_169/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_169/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_168/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_168/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_167/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_167/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_166/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_166/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_165/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_165/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_164/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_164/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_163/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_163/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_162/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_162/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_161/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_161/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_160/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_160/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_159/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_159/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_158/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_158/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_157/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_157/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_156/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_156/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_155/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_155/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_154/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_154/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_153/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_153/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_152/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_152/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_151/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_151/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_150/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_150/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_149/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_149/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_148/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_148/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_147/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_147/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_146/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_146/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_145/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_145/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_144/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_144/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_143/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_143/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_142/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_142/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_141/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_141/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_140/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_140/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_139/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_139/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_138/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_138/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_137/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_137/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_136/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_136/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_135/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_135/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_134/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_134/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_133/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_133/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_132/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_132/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_131/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_131/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_130/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_130/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_129/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_129/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_128/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_128/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_127/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_127/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_126/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_126/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_125/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_125/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_124/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_124/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_123/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_123/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_122/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_122/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_121/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_121/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_120/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_120/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_119/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_119/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_118/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_118/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_117/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_117/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_116/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_116/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_115/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_115/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_114/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_114/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_113/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_113/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_112/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_112/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_111/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_111/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_110/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_110/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_109/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_109/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_108/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_108/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_107/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_107/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_106/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_106/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_105/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_105/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_104/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_104/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_103/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_103/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_102/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_102/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_101/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_101/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_100/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_100/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_99/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_99/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_98/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_98/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_97/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_97/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_96/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_96/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_95/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_95/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_94/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_94/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_93/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_93/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_92/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_92/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_91/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_91/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_90/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_90/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_89/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_89/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_88/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_88/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_87/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_87/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_86/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_86/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_85/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_85/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_84/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_84/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_83/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_83/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_82/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_82/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_81/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_81/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_80/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_80/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_79/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_79/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_78/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_78/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_77/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_77/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_76/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_76/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_75/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_75/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_74/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_74/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_73/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_73/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_72/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_72/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_71/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_71/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_70/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_70/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_69/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_69/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_68/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_68/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_67/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_67/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_66/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_66/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_65/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_65/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_64/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_64/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_63/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_63/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_62/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_62/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_61/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_61/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_60/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_60/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_59/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_59/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_58/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_58/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_57/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_57/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_56/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_56/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_55/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_55/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_54/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_54/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_53/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_53/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_52/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_52/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_51/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_51/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_50/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_50/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_49/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_49/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_48/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_48/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_47/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_47/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_46/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_46/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_45/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_45/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_44/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_44/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_43/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_43/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_42/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_42/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_41/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_41/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_40/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_40/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_39/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_39/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_38/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_38/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_37/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_37/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_36/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_36/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_35/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_35/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_34/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_34/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_33/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_33/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_32/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_32/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_31/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_31/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_30/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_30/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_29/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_29/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_28/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_28/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_27/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_27/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_26/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_26/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_25/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_25/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_24/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_24/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_23/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_23/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_22/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_22/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_21/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_21/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_20/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_20/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_19/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_19/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_18/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_18/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_17/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_17/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_16/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_16/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_15/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_15/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_14/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_14/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_13/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_13/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_12/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_12/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_11/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_11/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_10/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_10/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_9/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_9/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_8/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_8/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_7/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_7/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_6/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_6/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_5/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_5/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_4/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_4/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_3/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_3/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_2/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_2/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_1/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_1/C )
  );
  X_INV   \NlwInverterBlock_LM4550_controler_1/IN_SHIFT_0/C  (
    .I(clock12288k),
    .O(\NlwInverterSignal_LM4550_controler_1/IN_SHIFT_0/C )
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

