{"vcs1":{"timestamp_begin":1735304918.982080016, "rt":1.71, "ut":0.67, "st":0.24}}
{"vcselab":{"timestamp_begin":1735304920.768064630, "rt":0.93, "ut":0.26, "st":0.16}}
{"link":{"timestamp_begin":1735304921.772292380, "rt":0.50, "ut":0.18, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735304918.285352882}
{"VCS_COMP_START_TIME": 1735304918.285352882}
{"VCS_COMP_END_TIME": 1735304924.248251769}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331628}}
{"stitch_vcselab": {"peak_mem": 223368}}
