[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle distribution across entire wafer surface, 50-150 particles per wafer with no systematic pattern. Particle sizes 0.1-0.5μm. Affects ALL tools in Bay 3, not isolated to single tool. 8 lots affected, 6.5% yield loss.\n\nProcess Context: Bay 3 HEPA filter replaced 48 hours ago. Cleanroom particle counter shows 3.2 particles/ft³ @ 0.1μm (spec: <1.0). Other bays normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HEPA filter installation error in Bay 3 - gasket seal incomplete allowing unfiltered air bypass\n\n**Evidence**:\n- Bay-wide contamination (all tools) rules out tool-specific issue = environment cause\n- Timing correlates with filter replacement 48 hours ago\n- Particle count 3.2/ft³ exceeds Class 1 specification (<1.0/ft³)\n- Other bays normal confirms localized to Bay 3 ceiling\n- Random distribution consistent with airborne particle fall-out\n\n**Distinguishing Factor**: Multi-tool pattern = environmental, not process-specific\n\n## Corrective Actions\n\n1. Stop production in Bay 3 immediately - contamination ongoing\n2. Re-inspect HEPA filter gasket seal using smoke/tracer test\n3. Verify filter frame-to-ceiling interface integrity\n4. Reseat filter with new gasket if seal compromised\n5. Perform DOP (Dioctyl Phthalate) filter integrity test: target >99.99% @ 0.3μm\n6. Verify particle count returns to <1.0/ft³ @ 0.1μm before production restart\n7. Run PWP (particle wafer program) on affected tools before production\n\n## Prevention Measures\n\n- Require DOP test within 24 hours of any filter replacement\n- Implement continuous particle monitoring with automated alarm at 1.5/ft³\n- Add post-filter-change particle verification to PM checklist\n\n**Severity**: Critical - Bay-wide contamination\n**Yield Impact**: 6.5% yield loss across 8 lots, ongoing until corrected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random metallic particles on wafer surface, 20-40 particles per wafer. EDX confirms Fe/Cr signature (stainless steel). Single tool affected: WET-DNS-02. Other wet tools processing same lots show no contamination.\n\nProcess Context: WET-DNS-02 chemical pump replaced 1 week ago. New pump is stainless steel bellows type. Chemical: HCl-based clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New stainless steel pump incompatible with HCl chemistry - pump material corrosion releasing Fe/Cr particles\n\n**Evidence**:\n- Single tool (WET-DNS-02) affected = tool-specific, not environmental\n- Fe/Cr particles match stainless steel composition\n- New pump correlates with contamination onset (1 week ago)\n- HCl chemistry attacks stainless steel, especially non-316L grades\n- Other wet tools with compatible pumps show no issue\n\n**Distinguishing Factor**: Tool-specific + metal signature = process equipment issue\n\n## Corrective Actions\n\n1. Stop WET-DNS-02 immediately - ongoing contamination source\n2. Verify pump material specification - should be Hastelloy or PTFE for HCl service\n3. Replace stainless steel pump with HCl-compatible material (Hastelloy-C276 or PTFE)\n4. Drain and flush entire chemical delivery system\n5. Clean chemical bath thoroughly to remove accumulated particles\n6. Sample chemical post-cleaning for metal content: target <10 ppb Fe\n7. Run PWP to verify contamination eliminated before production\n\n## Prevention Measures\n\n- Verify material compatibility for ALL wetted parts before installation\n- Maintain approved vendor list with material specifications per chemistry\n- Implement chemical metal content monitoring (ICP-MS) weekly\n\n**Severity**: High - metallic contamination\n**Yield Impact**: 5.8% yield loss on single tool, cross-contamination risk if not contained"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic particles on wafers, increasing trend over 2 weeks: Week 1 avg 15 particles/wafer, Week 2 avg 45 particles/wafer. FTIR confirms particles are photoresist-related. Affects multiple litho tracks.\n\nProcess Context: Resist solvent chemical lot changed 2 weeks ago. New lot from same supplier. Solvent filter lifetime: 8 weeks into 12-week recommended interval.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New solvent lot quality issue - higher particulate content in incoming chemical exceeding filter capacity\n\n**Evidence**:\n- Timing correlates with solvent lot change 2 weeks ago\n- Increasing trend indicates accumulating contamination = filter saturation\n- Resist-related particles confirm litho chemical origin\n- Multiple tracks affected suggests common chemical supply\n- Filter at 8/12 weeks normally OK, but new lot may have higher burden\n\n**Distinguishing Factor**: Gradual increase + chemical change = quality issue with filter overload\n\n## Corrective Actions\n\n1. Sample current solvent lot - submit for particle count analysis\n2. Replace solvent filters on all affected tracks immediately\n3. Compare new lot particle specification to previous lot and incoming QC data\n4. If new lot out of spec, quarantine and return to supplier\n5. Revert to previous solvent lot if available in inventory\n6. Perform incoming chemical qualification testing before use\n7. Run coat qual on each track after filter replacement\n\n## Prevention Measures\n\n- Implement incoming chemical particle count verification for each lot\n- Reduce filter replacement interval when chemical lot changes\n- Track particle trend daily to catch gradual buildup early\n- Set supplier quality agreement with particle limits\n\n**Severity**: Medium-High - multi-tool impact with increasing trend\n**Yield Impact**: Week 1: 2.5%, Week 2: 5.8% - accelerating"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random haze on wafer surface after gate oxide growth. Haze appears as light scattering under dark field inspection. All furnace tubes affected simultaneously. Haze appeared Monday morning after weekend shutdown.\n\nProcess Context: Fab DI water system was serviced over weekend. DI water resistivity Monday AM: 17.2 MΩ·cm (spec: >18.0). Furnace preclean uses DI water rinse.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water quality degradation after weekend service - low resistivity indicates ionic contamination affecting preclean quality\n\n**Evidence**:\n- All furnace tubes affected = common upstream cause (not tube-specific)\n- Weekend DI service correlates with Monday defect onset\n- DI resistivity 17.2 MΩ·cm below 18.0 spec = ionic contamination\n- Preclean rinse with contaminated DI leaves residue affecting oxide quality\n- Surface haze consistent with ionic/organic contamination under oxide\n\n**Distinguishing Factor**: All tubes + Monday = shared utility issue\n\n## Corrective Actions\n\n1. Stop furnace operations - contaminated preclean ongoing\n2. Verify DI water system status with facilities - check service completion\n3. Flush DI distribution lines until resistivity >18.0 MΩ·cm\n4. Check DI water TOC (Total Organic Carbon): target <5 ppb\n5. Sample DI water for ionic content (ICP-MS)\n6. Requalify preclean with verified DI quality\n7. Run test wafers through furnace with gate oxide inspection\n\n## Prevention Measures\n\n- Require DI qualification before production restart after any service\n- Implement DI resistivity interlock - block process if <18.0 MΩ·cm\n- Add post-maintenance DI flush procedure to facilities checklist\n- Install point-of-use DI monitor at furnace wet bench\n\n**Severity**: High - gate oxide quality issue\n**Yield Impact**: 7.2% yield loss on Monday lots, full recovery once DI corrected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random native oxide growth on wafers after queue in stocker. Ellipsometry shows 1.2nm oxide (expected 0.3nm for fresh wafers). Affects wafers stored >6 hours. Shorter queue times unaffected.\n\nProcess Context: Stocker environment: N2 purge at 95% concentration (spec: >99%). Mini-environment humidity: 48% RH. Oxygen monitor shows 4.2% O2.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stocker N2 purge failure - insufficient nitrogen concentration allowing oxidation and moisture exposure during queue\n\n**Evidence**:\n- Queue-time dependent (>6 hours affected) = environment exposure issue\n- N2 at 95% well below 99% specification\n- O2 at 4.2% (should be <1% with proper purge)\n- 48% RH indicates moisture ingress\n- Native oxide 4x expected confirms oxidation in storage\n\n**Distinguishing Factor**: Time-dependent + environment specs out = storage issue\n\n## Corrective Actions\n\n1. Check stocker N2 supply pressure and flow rate\n2. Inspect N2 purge lines for leaks or blockage\n3. Verify stocker door seal integrity - check for air infiltration\n4. Repair N2 delivery system and verify >99% concentration\n5. Confirm O2 drops to <1% with proper purge\n6. Reduce queue time limit to <4 hours until stocker repaired\n7. Requalify stocker environment with oxide growth test wafers\n\n## Prevention Measures\n\n- Add real-time N2/O2 monitoring with alarm at 98%/2%\n- Implement automatic queue time alert based on environment quality\n- Schedule N2 purge system PM quarterly\n- Install redundant N2 supply for critical stockers\n\n**Severity**: Medium - affects long queue wafers only\n**Yield Impact**: 3.5% yield loss on >6 hour queue lots, 0% on normal queue"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic contamination across wafers, appears as dark spots under UV inspection. Affects ONLY lots processed during night shift (10 PM - 6 AM). Day shift lots clean.\n\nProcess Context: Night shift uses same tools, chemicals, and procedures as day shift. No process differences documented. Night shift staffing: 60% of day shift level.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Night shift procedural deviation - likely glove contamination or handling procedure not followed due to reduced supervision\n\n**Evidence**:\n- Shift-specific occurrence rules out tool/chemical issue (same as day shift)\n- Organic contamination suggests human contact (skin oils, cosmetics, or lotions)\n- Reduced staffing may lead to procedural shortcuts\n- No process documentation differences = undocumented human factor\n\n**Distinguishing Factor**: Shift-specific with identical equipment = human/procedural issue\n\n## Corrective Actions\n\n1. Conduct detailed review of night shift wafer handling procedures\n2. Audit glove change frequency and contamination awareness\n3. Interview night shift operators about any undocumented procedural variations\n4. Verify gowning compliance (cosmetics, lotions prohibited in fab)\n5. Review FOUP handling - may be touching wafer surfaces\n6. Increase night shift supervision temporarily\n7. Re-train all night shift personnel on contamination control\n\n## Prevention Measures\n\n- Install handling audit cameras at critical process points\n- Implement cross-shift contamination control audits\n- Standardize staffing levels or supervision ratios\n- Add organic contamination monitoring to lot tracking\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss on night shift lots, 0% on day shift"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random fluorine-containing particles on wafer surface after dry etch. Approximately 30 particles per wafer. Particles are AlF3 per EDX. Affects single etch tool ETCH-LAM-03.\n\nProcess Context: ETCH-LAM-03 chamber cleaned with in-situ NF3 plasma 1 hour before affected lots. No other tools show similar contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber clean residue - NF3 plasma reacted with Al-containing chamber components, AlF3 particles redepositing on wafers\n\n**Evidence**:\n- Single tool (ETCH-LAM-03) = tool-specific contamination\n- AlF3 composition confirms F-containing plasma reaction with Al surfaces\n- Timing immediately after NF3 chamber clean\n- NF3 plasma attacks Al components (showerhead, chamber liner if Al-based)\n- First wafers after clean received loosened particle fall-out\n\n**Distinguishing Factor**: Post-chamber-clean timing + fluoride compound = clean residue\n\n## Corrective Actions\n\n1. Extend post-clean seasoning/conditioning before production wafers\n2. Run 3-5 dummy wafers after chamber clean to collect residual particles\n3. Inspect chamber for Al component degradation (showerhead, focus ring)\n4. Replace any Al-containing components with anodized or ceramic alternatives\n5. Optimize NF3 clean power and time to minimize Al attack\n6. Perform PWP after chamber clean before production\n\n## Prevention Measures\n\n- Add post-clean particle qualification to chamber clean PM\n- Consider alternative clean chemistry less aggressive to Al\n- Track particles after each clean to monitor component degradation\n- Set component replacement threshold based on clean cycle count\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss on first lots after clean"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random crystalline particles on wafers, diamond-shaped morphology under SEM. Material analysis shows SiO2. Affects wafers from FOUP storage positions 12-25 (bottom half). Top slots 1-11 clean.\n\nProcess Context: FOUPs recently cleaned with new ultrasonic cleaning procedure. Bottom of FOUP sits in cleaning bath during process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP cleaning residue in bottom section - SiO2 particles from cleaning solution or FOUP material abraded during ultrasonic cleaning\n\n**Evidence**:\n- Position-dependent (slots 12-25 bottom) = FOUP-related pattern\n- Top slots clean, bottom slots affected = bottom contamination source\n- New cleaning procedure correlates with defect onset\n- Ultrasonic cleaning can abrade FOUP material or leave cleaning residue\n- SiO2 crystalline particles may be from cleaning solution evaporation\n\n**Distinguishing Factor**: FOUP position-specific = carrier contamination, not tool\n\n## Corrective Actions\n\n1. Inspect affected FOUPs - check bottom interior for visible residue\n2. Review new cleaning procedure - verify rinse and dry steps adequate\n3. Extend post-clean rinse cycle to remove particulate residue\n4. Add DI water final rinse after ultrasonic cleaning\n5. Implement FOUP PWP (particle wafer test) after cleaning\n6. Verify ultrasonic power level not damaging FOUP surfaces\n\n## Prevention Measures\n\n- Qualify new cleaning procedures with particle testing before deployment\n- Add FOUP interior inspection to post-clean checklist\n- Limit ultrasonic power to prevent FOUP material damage\n- Implement periodic FOUP particle qualification\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on bottom-half wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random polymer particles on wafers after resist strip. FTIR confirms carbonaceous organic material. Particle count 25-60 per wafer, highly variable between wafers. Single strip tool ASH-LAM-01 affected.\n\nProcess Context: ASH-LAM-01 chamber at 28,000 RF-hours. O2 plasma strip recipe. Chamber clean scheduled at 30,000 RF-hours. Variable particle count suggests intermittent shedding.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber polymer buildup approaching end-of-life - accumulated resist residue flaking from chamber walls intermittently\n\n**Evidence**:\n- 28,000 RF-hours approaching 30,000 clean interval = chamber condition degraded\n- Carbonaceous particles match resist strip byproducts\n- Variable count (25-60) indicates random flaking, not steady-state contamination\n- Single tool = tool-specific chamber condition\n- O2 plasma can cause polymer accumulation on cooler chamber surfaces\n\n**Distinguishing Factor**: Variable particle count + high RF-hours = end-of-life flaking\n\n## Corrective Actions\n\n1. Move up scheduled chamber clean - do not wait for 30,000 RF-hours\n2. Perform wet clean of chamber interior (IPA wipe)\n3. Run O2 plasma chamber conditioning at elevated power\n4. Inspect chamber walls, especially cooler regions near exhaust\n5. Run PWP to verify particle count <10/wafer before production\n6. Consider reducing clean interval to 25,000 RF-hours\n\n## Prevention Measures\n\n- Implement particle trending to predict chamber clean timing\n- Add in-situ particle monitoring if available\n- Reduce clean interval based on particle performance, not fixed hours\n- Track particle variability as early warning indicator\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss average, variable wafer-to-wafer"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects with NH4+ signature detected on wafer surfaces. Affects all wafers in cleanroom zone during specific 4-hour window (2 PM - 6 PM). Morning and evening production clean.\n\nProcess Context: Fab adjacent to office building with cafeteria. 2-6 PM corresponds to lunch cleanup and afternoon HVAC peak demand. AMC monitoring not deployed in affected zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AMC (Airborne Molecular Contamination) ingress from adjacent cafeteria - ammonia-based cleaning products or food decomposition releasing NH3 during afternoon period\n\n**Evidence**:\n- NH4+ signature indicates ammonia-based contamination\n- Time-window specific (2-6 PM) correlates with cafeteria cleanup/peak HVAC\n- All wafers in zone affected = airborne environmental contamination\n- Morning/evening clean = NH3 source only active during afternoon\n- HVAC peak demand may cause pressure differential drawing external air\n\n**Distinguishing Factor**: Time-specific + AMC signature = external contamination source\n\n## Corrective Actions\n\n1. Install AMC monitors in affected zone immediately\n2. Verify cleanroom pressure positive vs. adjacent areas during 2-6 PM\n3. Check HVAC makeup air source - may be drawing cafeteria exhaust\n4. Install chemical filtration on makeup air handling unit\n5. Increase cleanroom pressurization during peak HVAC demand\n6. Consider relocating or isolating air handling from cafeteria proximity\n\n## Prevention Measures\n\n- Deploy real-time AMC monitoring with <1 ppb sensitivity for NH3\n- Implement pressure differential monitoring with alarm\n- Schedule sensitive processes outside 2-6 PM window until resolved\n- Work with facilities to modify HVAC routing away from contamination sources\n\n**Severity**: Medium-High - affects entire zone during window\n**Yield Impact**: 5.5% yield loss during 2-6 PM, 0% other times"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random Si particles on wafers after CMP, 10-30 particles per wafer. Particles are crystalline Si confirmed by EDX. Affects wafers polished with Slurry Batch SL-2024-087. Previous batch SL-2024-086 showed no particles.\n\nProcess Context: New slurry batch received from supplier last week. Incoming QC particle count: 85,000/ml (spec: <50,000/ml but accepted on deviation).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Out-of-spec slurry batch with excessive Si particle contamination - deviation acceptance allowed substandard material into production\n\n**Evidence**:\n- Batch-specific: SL-2024-087 affected, SL-2024-086 clean\n- Incoming QC showed 85,000/ml vs 50,000/ml spec (1.7x over limit)\n- Deviation accepted despite out-of-spec condition\n- Si particles match slurry abrasive composition (colloidal silica)\n- Previous batch at spec showed no particle issue\n\n**Distinguishing Factor**: Batch-specific + incoming QC failure = supplier quality issue\n\n## Corrective Actions\n\n1. Quarantine remaining Batch SL-2024-087 immediately\n2. Switch to previous qualified batch or new batch meeting spec\n3. Review deviation approval process - should not accept 1.7x over spec\n4. Submit rejected batch to supplier with defect evidence\n5. Request supplier root cause and corrective action\n6. Clean slurry delivery system to remove residual contaminated material\n7. Run CMP qual with new batch before production\n\n## Prevention Measures\n\n- Enforce strict incoming QC rejection for particle count exceedance\n- No deviations for critical consumable specifications\n- Implement additional filtration at point-of-use for all slurry batches\n- Require supplier to filter to <25,000/ml to provide margin\n\n**Severity**: High - known out-of-spec material in production\n**Yield Impact**: 5.2% yield loss on affected batch usage"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random Cu particles on wafers after electroplating. 15-25 particles per wafer with spherical morphology suggesting liquid droplet origin. Affects only wafers run during first hour after tool startup.\n\nProcess Context: Tool DEP-AMAT-08 idles overnight in standby. Plating bath recirculation stops during idle. First-hour wafers affected, subsequent wafers clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bath stagnation overnight causing Cu precipitation - particles form during idle and resuspend during initial circulation after startup\n\n**Evidence**:\n- First-hour specific = startup-related contamination\n- Overnight idle with stopped recirculation allows precipitation\n- Spherical morphology consistent with precipitated metal particles\n- Subsequent wafers clean = particles consumed/flushed during initial operation\n- Cu particles in Cu plating = bath chemistry issue (not external contamination)\n\n**Distinguishing Factor**: First-hour pattern + idle correlation = startup condition issue\n\n## Corrective Actions\n\n1. Implement low-flow recirculation during idle (don't completely stop)\n2. If recirculation must stop, run extended circulation before first wafer\n3. Process 3-5 dummy wafers to capture precipitated particles before production\n4. Verify bath temperature maintained during idle (precipitation worsens if cooled)\n5. Check bath chemistry - Cu concentration, additives, pH after idle\n6. Add particle filtration with finer mesh to catch precipitates\n\n## Prevention Measures\n\n- Maintain minimum recirculation rate during all idle periods\n- Implement mandatory startup dummy wafer sequence\n- Monitor bath particle count after idle with online counter\n- Set maximum idle time limit before required conditioning\n\n**Severity**: Medium\n**Yield Impact**: 4.0% yield loss on first-hour wafers, 0% on subsequent"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random fiber-like particles on wafers, 5-15 per wafer, 50-200μm length. Material analysis shows cellulose. Affects wafers across multiple tools in photolithography module.\n\nProcess Context: Cleanroom garment laundering service changed 2 weeks ago. New service uses different detergent. Some operators reporting garment lint shedding.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleanroom garment quality degradation from new laundering service - inadequate lint removal in new cleaning process\n\n**Evidence**:\n- Cellulose fibers = fabric/paper material (garment or wipe origin)\n- Multiple tools in photo module = human activity area contamination\n- Laundering service change 2 weeks ago correlates with onset\n- Operator reports of lint shedding confirm garment quality issue\n- Photo module has high human density (manual resist inspection, reticle handling)\n\n**Distinguishing Factor**: Multi-tool + cellulose + service change = garment contamination\n\n## Corrective Actions\n\n1. Audit new laundry service - verify lint testing per cleanroom standards\n2. Test sample garments from new service for particle shedding\n3. If shedding confirmed, revert to previous laundry service immediately\n4. Replace all garments currently in circulation with known-good inventory\n5. Increase garment change frequency until resolved\n6. Enhance pre-entry air shower effectiveness\n\n## Prevention Measures\n\n- Require particle shedding certification for any laundry service\n- Perform incoming garment lot testing before deployment\n- Implement periodic garment shedding testing as part of quality program\n- Audit laundry service process changes quarterly\n\n**Severity**: Medium - affects human-activity-dense areas\n**Yield Impact**: 3.8% yield loss in photo module"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random embedded particles in TEOS film after CVD. Particles are SiO2 with trace metals (Na, K). 20-40 particles per wafer. Affects tool DEP-AMAT-03 only. Other CVD tools clean.\n\nProcess Context: DEP-AMAT-03 TEOS liquid source replaced 3 days ago. New TEOS bottle from same supplier. Incoming purity certificate shows Na <1 ppb (within spec).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: TEOS source contamination during bottle connection - handling contamination introduced Na/K despite meeting incoming purity spec\n\n**Evidence**:\n- Single tool (DEP-AMAT-03) = tool-specific contamination, not supplier issue\n- Timing correlates with TEOS replacement 3 days ago\n- Na/K contamination common from human contact (skin salts)\n- Incoming purity spec OK = contamination introduced during installation\n- SiO2 with Na/K indicates contaminated precursor in deposition\n\n**Distinguishing Factor**: Single tool + installation timing = handling contamination\n\n## Corrective Actions\n\n1. Replace TEOS source bottle on DEP-AMAT-03 with fresh bottle\n2. Use proper glove protocol - no bare contact with fittings or bottle\n3. Clean all fittings and delivery lines before reconnection\n4. Verify connection procedure followed approved method\n5. Run source purge cycle before production\n6. Test deposited film for trace metals before production restart\n\n## Prevention Measures\n\n- Implement double-glove handling for all source changes\n- Use dedicated clean fittings from sealed packaging\n- Purge new source lines before connecting to process\n- Add trace metal test to post-source-change qualification\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss due to trace metal contamination"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random micro-pitting on wafer backside, visible as surface roughening. Affects wafers after wet clean WET-DNS-01. Pits are 1-5μm diameter, 10-50 per wafer randomly distributed.\n\nProcess Context: WET-DNS-01 HF bath concentration increased from 1:100 to 1:50 (dilute to concentrated) 1 week ago for throughput improvement. Other wet tools at original concentration show no pitting.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HF overetch of wafer backside - higher concentration (1:50) attacking Si surface beyond intended etch\n\n**Evidence**:\n- Single tool with concentration change (WET-DNS-01) affected\n- Other tools at 1:100 show no pitting = concentration-dependent\n- Micro-pitting morphology consistent with localized HF attack\n- Random distribution indicates non-uniform attack (surface defect sites)\n- Backside Si more susceptible without protective film\n\n**Distinguishing Factor**: Concentration change + single tool = process parameter issue\n\n## Corrective Actions\n\n1. Revert HF concentration to 1:100 dilute ratio\n2. Reduce etch time if higher concentration required for throughput\n3. Verify backside etch rate at current vs original concentration\n4. Inspect affected wafers for electrical impact of backside damage\n5. Consider backside protection if aggressive clean required\n6. Qualify any concentration changes with surface integrity test\n\n## Prevention Measures\n\n- Require surface integrity qualification for any concentration change\n- Document maximum allowable concentration for each substrate type\n- Implement concentration monitoring with automated limit enforcement\n- Test backside quality as part of wet process qualification\n\n**Severity**: Medium - backside damage may affect downstream processing\n**Yield Impact**: 3.2% yield loss from backside damage effects"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle contamination appearing after wafer measurement on KLA inspection tool. Pre-measurement: 5 particles/wafer average. Post-measurement: 35 particles/wafer. Measurement adds ~30 particles.\n\nProcess Context: KLA-INSP-02 used for in-line inspection. Particles are organic per FTIR. Stage uses vacuum hold. Mini-environment N2 purge at 92% (spec: >98%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inspection tool mini-environment contamination - inadequate N2 purge allowing organic AMC adsorption during measurement\n\n**Evidence**:\n- Post-measurement particle increase confirms tool is adding contamination\n- N2 at 92% well below 98% specification\n- Organic particles suggest AMC condensation on wafer surface\n- Vacuum hold exposes wafer to mini-environment during measurement time\n- Particle adsorption proportional to exposure time in contaminated environment\n\n**Distinguishing Factor**: Pre/post measurement delta = inspection tool adding defects\n\n## Corrective Actions\n\n1. Repair N2 purge system - restore to >98% specification\n2. Check purge flow rate and distribution uniformity\n3. Verify mini-environment seals are intact\n4. Install AMC filtration in mini-environment if not equipped\n5. Reduce measurement time to minimize exposure (if N2 cannot be restored immediately)\n6. Verify particle adder rate <5/wafer after repair\n\n## Prevention Measures\n\n- Add N2 concentration monitoring to metrology tool qualification\n- Set particle adder limit (<5/wafer) for all inspection tools\n- Include inspection tools in fab contamination control program\n- Implement mini-environment purge verification in daily qual\n\n**Severity**: Medium - metrology tool corrupting data and adding defects\n**Yield Impact**: 2.8% yield loss attributed to measurement-induced contamination"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random black spots on wafers after thermal oxidation, 0.5-2mm diameter spots visible to naked eye. Material analysis shows carbon contamination. Affects all furnace tubes on single day (Monday). Other days clean.\n\nProcess Context: Fab performs weekend maintenance including tube cleaning. Monday is first production day after maintenance. Furnace N2 purge runs during weekend.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-maintenance organic residue burnoff - cleaning solvents or handling contamination from maintenance oxidizing during first high-temp runs\n\n**Evidence**:\n- Monday-only pattern = first day after weekend maintenance\n- All tubes affected = common maintenance procedure issue\n- Carbon contamination from organic material pyrolysis\n- Visible spots indicate significant organic residue burning off\n- Weekend N2 purge insufficient to remove organic contamination\n\n**Distinguishing Factor**: Post-maintenance + all tubes + Monday = maintenance contamination\n\n## Corrective Actions\n\n1. Implement bake-out cycle Monday morning before production (ramp to 800°C in O2)\n2. Run dummy wafers through each tube to absorb residual contamination\n3. Review maintenance cleaning procedure - verify solvent evaporation complete\n4. Extend post-maintenance purge duration\n5. Use lower-residue cleaning solvents (e.g., high-purity IPA)\n6. Add pre-production qualification wafer requirement Monday AM\n\n## Prevention Measures\n\n- Standardize Monday bake-out as mandatory startup procedure\n- Qualify cleaning materials for low-residue compatibility\n- Add organic contamination test to post-maintenance qualification\n- Track Monday-specific defect rate as maintenance quality indicator\n\n**Severity**: Medium\n**Yield Impact**: 5.5% yield loss on Monday lots, 0% other days"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle spikes during processing, detected by in-situ particle monitor. Baseline: 5 counts/min. Spikes: 200+ counts/min lasting 30-60 seconds. Spikes correlate with FOUP door open events.\n\nProcess Context: Tool LITH-TEL-05 loadport area. FOUPs from different sources: internal fab FOUPs and customer-owned FOUPs. Spikes occur with customer FOUPs only.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Customer-owned FOUPs contaminated - external FOUPs not cleaned to fab standards releasing particles when opened\n\n**Evidence**:\n- Particle spikes correlate with FOUP door open events\n- Customer FOUPs only = external source contamination\n- Internal fab FOUPs clean = internal cleaning procedure effective\n- Spike timing (door open) indicates contamination release from FOUP interior\n- Customer FOUPs may have been exposed to non-cleanroom environments\n\n**Distinguishing Factor**: Customer-specific FOUPs + door-open correlation = external carrier contamination\n\n## Corrective Actions\n\n1. Implement incoming FOUP cleaning requirement for all customer FOUPs\n2. Install FOUP cleaning station at receiving\n3. Do not accept customer FOUPs directly into production area\n4. Transfer customer wafers to qualified internal FOUPs before processing\n5. Audit customer FOUP handling and storage procedures\n6. Establish FOUP cleanliness acceptance criteria for incoming carriers\n\n## Prevention Measures\n\n- Require all external FOUPs be cleaned before entering fab\n- Implement FOUP particle qualification test at receiving\n- Consider dedicated FOUPs for external lots (never leave fab)\n- Add FOUP source tracking to lot genealogy\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on customer FOUP lots"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random metal contamination (Fe, Ni, Cr) on wafers after implant. 50-100 ppb surface concentration measured by TXRF. Affects wafers processed through IMP-AMAT-01 only. Other implant tools clean.\n\nProcess Context: IMP-AMAT-01 beamline had maintenance 2 weeks ago including source chamber opening. Graphite parts handled during maintenance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beamline contamination from maintenance handling - metal contamination (tools, gloves) introduced during source chamber work\n\n**Evidence**:\n- Single tool (IMP-AMAT-01) = tool-specific contamination\n- Fe/Ni/Cr signature consistent with stainless steel tool contact\n- Maintenance 2 weeks ago correlates with contamination onset\n- Source chamber opening exposed internal surfaces to handling contamination\n- Graphite part handling may have used metal tools leaving residue\n\n**Distinguishing Factor**: Post-maintenance + single tool + metal mix = handling contamination\n\n## Corrective Actions\n\n1. Perform beamline bake-out at elevated temperature to desorb surface metals\n2. Run extended conditioning/seasoning before production\n3. Use carbon or ceramic tools for graphite part handling (no metal)\n4. Verify glove cleanliness during maintenance - use metal-free gloves\n5. Perform TXRF on test wafers to verify contamination <10 ppb before production\n6. Review and update maintenance handling procedures\n\n## Prevention Measures\n\n- Use metal-free tooling for all internal beamline maintenance\n- Require post-maintenance metal contamination qualification\n- Train maintenance technicians on metal-free handling procedures\n- Implement TXRF monitoring as part of implant tool qualification\n\n**Severity**: High - metal contamination affects device performance\n**Yield Impact**: 6.8% yield loss from metal contamination effects"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects that appear and disappear between sequential inspections. First inspection: 45 defects. Repeat inspection 1 hour later: 12 defects (different locations). Defects seem transient.\n\nProcess Context: Wafers stored in cleanroom mini-environment between inspections. Mini-environment humidity: 55% RH (spec: 40-50%). Some defects are water-like spots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Humidity-induced condensation - transient water droplets forming and evaporating on wafer surface in high-humidity storage\n\n**Evidence**:\n- Transient defects (appear/disappear) indicate reversible phenomenon\n- Different locations between inspections = not fixed contamination\n- Humidity at 55% exceeds 50% specification\n- Water-like spot appearance consistent with condensation\n- Condensation can form, evaporate, and reform at different locations\n\n**Distinguishing Factor**: Transient + humidity exceedance = environmental condensation\n\n## Corrective Actions\n\n1. Reduce mini-environment humidity to 40-45% RH specification\n2. Check mini-environment humidity control system\n3. Verify N2 purge dry and flowing (humid ambient air may be infiltrating)\n4. Inspect mini-environment door seals\n5. Store wafers in controlled environment between inspections\n6. Allow wafers to equilibrate in dry environment before re-inspection\n\n## Prevention Measures\n\n- Implement humidity monitoring with alarm at 50% RH\n- Ensure all storage environments meet humidity specification\n- Add humidity control verification to mini-environment PM\n- Track humidity-correlated transient defects in SPC\n\n**Severity**: Low-Medium - transient, but indicates environment issue\n**Yield Impact**: Inspection reliability impacted, actual yield loss ~2.0% from moisture effects"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random SiN particles on wafers after PECVD nitride deposition. 30-50 particles per wafer. Particles loosely adhered and some fall off during handling. Affects all wafers on specific process recipe only.\n\nProcess Context: Recipe STRESS_HIGH uses elevated RF power for high-stress film. Standard recipe STRESS_STD at lower power shows no particles. Both run on same tool DEP-AMAT-02.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific arcing at high RF power causing particle generation - elevated power in STRESS_HIGH causes micro-arcing that creates SiN particle spray\n\n**Evidence**:\n- Recipe-specific (STRESS_HIGH only) = process parameter issue\n- Same tool, different recipe = not hardware issue\n- High RF power increases arcing probability\n- Loosely adhered particles suggest they fell on surface, not grown in film\n- SiN composition matches deposited film material\n\n**Distinguishing Factor**: Recipe-specific + high power + loose particles = arcing-generated debris\n\n## Corrective Actions\n\n1. Reduce RF power in STRESS_HIGH recipe if stress target allows\n2. Inspect chamber for arc damage sites (pitting on showerhead or sidewalls)\n3. Verify chamber grounding and RF connections\n4. Check for insulating film buildup that promotes arcing\n5. Increase chamber clean frequency for high-power recipes\n6. Consider multi-step deposition with lower per-step power\n\n## Prevention Measures\n\n- Set RF power limits based on arcing threshold testing\n- Monitor RF reflected power for arcing signatures\n- Implement automatic power reduction if arcing detected\n- Clean chamber more frequently for high-power recipes\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss on STRESS_HIGH recipe"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random discoloration on wafers stored >24 hours before next process step. Discoloration appears as brown stains, 5-20mm diameter patches. Stains contain sulfur per EDX analysis.\n\nProcess Context: Wafers queue in cleanroom stocker between process steps. Fab located in industrial area with nearby petrochemical facility. Recent air quality reports show elevated SO2 during queue period.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ambient SO2 contamination from external industrial source - sulfur dioxide penetrating cleanroom during high-pollution events\n\n**Evidence**:\n- Sulfur content in stains matches SO2 exposure\n- Queue-time dependent (>24 hours) = accumulation during storage\n- Air quality reports confirm elevated SO2 from nearby petrochemical facility\n- Industrial area location provides contamination source\n- Stocker may not have adequate chemical filtration\n\n**Distinguishing Factor**: External source + sulfur signature + queue-time dependency = AMC from environment\n\n## Corrective Actions\n\n1. Install chemical filtration (activated carbon) on stocker HVAC\n2. Add SO2 AMC monitoring to cleanroom with alarm threshold\n3. Reduce maximum queue time to <12 hours until filtration installed\n4. Verify cleanroom positive pressure vs. ambient (may need increase)\n5. Consider relocating critical storage to interior of building\n6. Seal any penetrations that may allow external air infiltration\n\n## Prevention Measures\n\n- Deploy real-time AMC monitoring for SO2, NO2, and other industrial pollutants\n- Link external air quality monitoring to cleanroom alarms\n- Implement queue time limits based on external pollution levels\n- Install chemical filtration on all makeup air units\n\n**Severity**: High - external contamination source difficult to control\n**Yield Impact**: 5.5% yield loss on long-queue wafers during pollution events"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random resist scum on wafers after develop, appearing as thin film residue. 20-60 affected spots per wafer randomly distributed. Only occurs on wafers developed >15 minutes after exposure. <10 minute PED wafers clean.\n\nProcess Context: Tool LITH-TEL-03 develop module. Post-exposure delay (PED) varies due to tool utilization. Resist type: chemically amplified (CAR).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist acid deactivation during extended PED - chemically amplified resist loses acid catalyst activity, leaving undeveloped residue\n\n**Evidence**:\n- PED-dependent (>15 min affected, <10 min clean) = time-sensitive chemistry\n- CAR resist requires active acid for complete development\n- Acid neutralization by ambient base (AMC) during queue causes incomplete development\n- Random distribution matches areas where acid diffused/neutralized unevenly\n- Scum = resist that didn't develop due to insufficient local acid\n\n**Distinguishing Factor**: PED-dependent + CAR resist = acid deactivation issue\n\n## Corrective Actions\n\n1. Reduce maximum PED to <12 minutes via scheduling optimization\n2. Install chemical filtration on exposure-to-develop transport path\n3. Consider N2-purged storage for exposed wafers awaiting develop\n4. If longer PED required, use PED-tolerant resist formulation\n5. Optimize develop chemistry (concentration, time) for extended PED if unavoidable\n6. Test resist at various PED times to establish limits\n\n## Prevention Measures\n\n- Set PED limit in lithography scheduling system\n- Deploy AMC monitoring in litho module (especially basic species)\n- Track PED time correlation with develop defects\n- Qualify resist with documented PED tolerance specification\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on PED >15 minute wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random pitting on Cu surface after anneal. Pits are 5-20μm diameter, 50-100 per wafer. SEM shows voiding at Cu grain boundaries. Issue appeared after changing anneal gas from N2 to forming gas (N2/H2).\n\nProcess Context: Forming gas anneal at 350°C introduced for improved Cu grain growth. Gas composition: 95% N2, 5% H2. Moisture in gas: 2 ppm (spec: <1 ppm).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture in forming gas causing Cu oxidation and H2 reduction blistering - water vapor creates local oxide that H2 then reduces, leaving voids\n\n**Evidence**:\n- Issue appeared with forming gas change = process gas related\n- Moisture at 2 ppm exceeds 1 ppm specification\n- Grain boundary pitting = preferential oxidation/reduction at boundaries\n- H2 in forming gas reduces Cu oxide but creates blistering if moisture present\n- 350°C provides sufficient thermal energy for this mechanism\n\n**Distinguishing Factor**: Gas change + moisture exceedance + grain boundary pits = gas quality issue\n\n## Corrective Actions\n\n1. Verify forming gas moisture content - must be <1 ppm\n2. Replace gas cylinder if moisture exceeds spec\n3. Add inline purifier/dryer to forming gas delivery\n4. Verify gas panel for leak points allowing moisture ingress\n5. If moisture cannot be reduced, revert to N2 anneal\n6. Run test anneal with qualified low-moisture gas\n\n## Prevention Measures\n\n- Implement inline moisture monitoring on forming gas\n- Set moisture spec at <0.5 ppm for added margin\n- Verify gas quality with each cylinder change\n- Add moisture specification to gas purchase agreement\n\n**Severity**: High - Cu integrity issue\n**Yield Impact**: 6.2% yield loss from Cu voiding"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particles appearing after plasma etch, increasing in frequency through lot. First wafer: 5 particles. 25th wafer: 85 particles. Progressive increase during lot processing.\n\nProcess Context: Tool ETCH-LAM-07 processing back-to-back lots. No chamber clean between lots. Chamber walls accumulating polymer byproduct visible through viewport.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Progressive polymer accumulation without in-situ cleaning - chamber byproduct flakes off increasingly as thickness builds during lot processing\n\n**Evidence**:\n- Progressive increase (5 to 85 particles) = cumulative contamination\n- Visible polymer accumulation through viewport confirms source\n- No chamber clean between lots allows unchecked buildup\n- Polymer flaking increases non-linearly as film thickens and stresses increase\n- Random distribution consistent with falling particles from various wall locations\n\n**Distinguishing Factor**: Progressive increase during lot = chamber condition degradation\n\n## Corrective Actions\n\n1. Implement in-situ chamber clean between lots (O2 or NF3 plasma)\n2. Run chamber clean immediately before continuing production\n3. Perform manual chamber inspection and wipe if severe buildup\n4. Define maximum continuous wafer count before mandatory clean\n5. Run PWP after clean to verify particle count <10/wafer\n6. Establish lot-based clean schedule\n\n## Prevention Measures\n\n- Implement automatic chamber clean after N wafers (determine N from particle trending)\n- Add in-situ particle monitoring to trigger cleaning\n- Track particle progression to optimize clean interval\n- Include inter-lot clean time in capacity planning\n\n**Severity**: Medium\n**Yield Impact**: First wafer 0.5%, last wafer 8.5% - averaging 4.5% per lot"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random surface haze on wafers after implant. Haze appears as light scattering visible under laser inspection. Affects wafers implanted with high-dose (>1E16) recipes only. Lower doses clean.\n\nProcess Context: Tool IMP-AMAT-02. High-dose implant creates amorphous surface layer. Wafers stored 48 hours before anneal. Standard annealing at 900°C for recrystallization.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Native oxide growth on damaged implant surface during extended queue - amorphous layer oxidizes preferentially during storage, interfering with anneal recrystallization\n\n**Evidence**:\n- High-dose (>1E16) specific = damage-dependent effect\n- Heavy implant damage creates reactive amorphous Si surface\n- 48-hour queue allows significant native oxide growth on damaged surface\n- Oxide on amorphous layer causes haze during recrystallization\n- Lower doses create less damage, less reactive surface\n\n**Distinguishing Factor**: High dose + queue time + surface reactivity = oxidation of implant damage\n\n## Corrective Actions\n\n1. Reduce implant-to-anneal queue time to <24 hours for high-dose wafers\n2. Store high-dose wafers in N2-purged environment\n3. Add HF dip before anneal to remove native oxide\n4. Consider in-situ anneal immediately after implant if available\n5. Optimize anneal ramp rate to minimize oxide effects\n6. Qualify queue time limits by implant dose\n\n## Prevention Measures\n\n- Set dose-dependent queue time limits in scheduling system\n- Implement N2 storage for all high-dose wafers\n- Track implant-to-anneal queue time as process variable\n- Add surface quality inspection before anneal for high-dose lots\n\n**Severity**: Medium\n**Yield Impact**: 4.0% yield loss on high-dose wafers with extended queue"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic contamination on wafers after post-CMP clean. Contamination appears as streaky film under UV light. Affects all tools using Clean Chemical Batch CC-456. Previous batch CC-455 showed no contamination.\n\nProcess Context: Post-CMP clean uses proprietary organic solvent. New batch CC-456 received last week. Same supplier, same product number. No specification changes documented.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical batch quality variation - undocumented formulation or process change in CC-456 leaving organic residue\n\n**Evidence**:\n- Batch-specific (CC-456 affected, CC-455 clean) = incoming material issue\n- All tools using batch affected = not tool-specific\n- Organic residue consistent with cleaning solvent leaving film\n- Same product number but different quality = lot-to-lot variation\n- Streaky pattern suggests incomplete rinse or residue from chemical\n\n**Distinguishing Factor**: Chemical batch correlation = supplier quality issue\n\n## Corrective Actions\n\n1. Quarantine remaining CC-456 batch immediately\n2. Switch to reserve CC-455 inventory or other qualified batch\n3. Sample CC-456 for comparison analysis vs CC-455\n4. Contact supplier for batch investigation and root cause\n5. Request certificate of analysis comparison between batches\n6. Clean all affected tanks and lines before using new batch\n\n## Prevention Measures\n\n- Implement incoming chemical lot qualification testing\n- Perform comparative analysis of each batch vs reference\n- Establish supplier quality agreement with batch consistency requirements\n- Add residue test to chemical incoming inspection\n\n**Severity**: High - chemical quality issue affecting multiple tools\n**Yield Impact**: 5.8% yield loss on affected batch usage"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random surface damage on wafers after ion beam etch. Damage appears as shallow craters 10-50μm diameter. Affects wafers during first 30 minutes after tool startup, then stabilizes. Ion source warm-up suspected.\n\nProcess Context: Tool IBE-01 idles between lots. Ion source re-ignites after idle. Sputter target soak-in takes 15-20 minutes per specification. First wafers processed after only 10-minute soak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient ion source conditioning after startup - target not fully stable causing particle ejection and beam non-uniformity\n\n**Evidence**:\n- First 30 minutes affected, then stabilizes = startup conditioning issue\n- 10-minute actual soak vs 15-20 minute spec = inadequate conditioning\n- Craters indicate particle bombardment or unstable ion species\n- Sputter target requires thermal equilibration for stable operation\n- Production started before source fully conditioned\n\n**Distinguishing Factor**: Startup-specific + below-spec soak time = conditioning issue\n\n## Corrective Actions\n\n1. Enforce minimum 20-minute source conditioning after any startup\n2. Run dummy wafers during conditioning period - do not process product\n3. Verify beam current stability meets spec before production (<±2% variation)\n4. Check target condition - may need replacement if unstable after conditioning\n5. Monitor source parameters during startup for anomalies\n6. Implement source stability interlock to prevent early production start\n\n## Prevention Measures\n\n- Add source conditioning time to tool recipe with interlock\n- Automate beam stability verification before production enable\n- Track first-wafer-after-startup quality as source health indicator\n- Document minimum conditioning requirements in SOP\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss on first 30 minutes of production"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random polymer-like contamination on wafers, detected only by SEM (not visible on optical inspection). 100-200 nano-scale particles per wafer. Affects all wafers processed in Module 3 regardless of tool.\n\nProcess Context: Module 3 contains 6 process tools and shared mini-environment. Module ceiling FFU (Fan Filter Unit) at 8 years old. Other modules with newer FFUs show lower background particle levels.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aging FFU outgassing - old fan filter unit releasing polymer particles from degraded gaskets, fan components, or filter media\n\n**Evidence**:\n- Module-wide (all 6 tools) = shared environment issue, not tool-specific\n- Nano-scale particles consistent with polymer degradation products\n- 8-year-old FFU exceeds typical 5-7 year service life\n- Other modules with newer FFUs cleaner = age correlation\n- Polymer materials in FFU (gaskets, fan components) degrade over time\n\n**Distinguishing Factor**: Module-wide + old FFU + polymer = FFU degradation\n\n## Corrective Actions\n\n1. Schedule FFU replacement for Module 3 as priority maintenance\n2. Perform detailed FFU inspection for polymer degradation sources\n3. Increase particle monitoring frequency until FFU replaced\n4. Consider temporary HEPA filtration enhancement in module\n5. Check fan motor bearings for wear (can shed particles)\n6. Test current filter efficiency - may be below 99.99% spec\n\n## Prevention Measures\n\n- Establish FFU replacement schedule at 7 years maximum\n- Implement annual FFU efficiency testing after 5 years\n- Track module-specific particle levels to identify aging equipment\n- Include polymer particle monitoring in contamination control program\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss across Module 3"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random crystal defects detected by X-ray diffraction after epitaxy. Defects appear as stacking faults 50-200 per cm². Affects wafers from specific substrate supplier (Supplier B). Supplier A wafers clean.\n\nProcess Context: Both suppliers certified to same substrate specification. Supplier B provides 30% cost savings. Substrate incoming inspection passes specification. Epitaxy recipe identical for both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Substrate quality variation from Supplier B - surface preparation or crystal quality differences not captured by incoming specification\n\n**Evidence**:\n- Supplier-specific (B affected, A clean) = incoming material issue\n- Incoming inspection passes = specification may be inadequate\n- Stacking faults initiated at substrate/epi interface\n- Lower cost supplier may have different surface preparation or CZ growth process\n- Crystal quality differences not detected by standard inspection\n\n**Distinguishing Factor**: Supplier-specific + incoming spec pass = hidden quality difference\n\n## Corrective Actions\n\n1. Quarantine remaining Supplier B substrates pending investigation\n2. Perform detailed surface analysis comparing Supplier A vs B (AFM, TEM, contamination)\n3. Add epitaxy qualification test for each incoming substrate lot\n4. Work with Supplier B to identify process difference\n5. Revise incoming specification to capture actual quality differences\n6. Consider surface preparation enhancement for Supplier B if defects are surface-related\n\n## Prevention Measures\n\n- Implement process-specific qualification testing for all substrate suppliers\n- Require equivalent epitaxy results, not just specification compliance\n- Add stacking fault density to substrate qualification criteria\n- Conduct regular supplier audits including process monitoring\n\n**Severity**: High - crystal defects affect device performance\n**Yield Impact**: 7.2% yield loss on Supplier B substrates"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random surface pitting on wafers after DI water rinse, 20-80 pits per wafer. Pits are 1-5μm diameter. Affects wafers rinsed at high flow rate (20 L/min). Lower flow rate (10 L/min) shows no pitting.\n\nProcess Context: Wet bench WET-DNS-06 DI rinse module. High flow rate introduced for faster cycle time. DI water source: 18.2 MΩ·cm, TOC <3 ppb. Same water quality at both flow rates.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cavitation damage from high-flow turbulence - excessive flow rate creates cavitation bubbles that collapse on wafer surface causing pitting\n\n**Evidence**:\n- Flow-rate specific (20 L/min affected, 10 L/min clean) = hydrodynamic effect\n- Same DI quality rules out water contamination\n- Pit morphology consistent with cavitation bubble collapse damage\n- High flow creates turbulent regime with localized low-pressure zones\n- Surfaces with thin films or patterns more susceptible to cavitation damage\n\n**Distinguishing Factor**: Flow-rate specific + same water quality = mechanical/hydrodynamic cause\n\n## Corrective Actions\n\n1. Reduce rinse flow rate to 10-15 L/min (below cavitation threshold)\n2. Optimize nozzle design to reduce turbulence at high flow\n3. Increase rinse time to compensate for lower flow if cycle time critical\n4. Evaluate alternative rinse methods (cascade, spray) less prone to cavitation\n5. Qualify maximum flow rate that avoids cavitation\n6. Run surface integrity test at various flow rates\n\n## Prevention Measures\n\n- Establish maximum flow rate limits based on cavitation threshold testing\n- Include surface damage testing in any flow rate optimization\n- Monitor for cavitation indicators (noise, vibration) at rinse stations\n- Document flow rate limits in recipe specifications\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss at high flow rate, 0% at qualified rate"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random micro-masking defects after etch creating \"grass\" or pillar structures. 10-50 affected sites per wafer. Pillars are 50-200nm tall. Occurs on Product A wafers only, not Product B processed on same tool.\n\nProcess Context: Both products use same etch recipe. Product A has 50nm more photoresist thickness than Product B. Same resist type and vendor for both products.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist sputtering from thicker resist creating micro-masking - thicker resist on Product A redeposits during etch, creating etch residue pillars\n\n**Evidence**:\n- Product-specific (A with thick resist affected, B clean) = resist-related\n- Same recipe and tool = not process or hardware issue\n- 50nm additional resist thickness on Product A creates more sputter material\n- Sputtered resist redeposits as micro-mask creating grass/pillars\n- Product B with thinner resist has insufficient sputter volume to cause issue\n\n**Distinguishing Factor**: Product-specific + resist thickness difference = resist sputtering mechanism\n\n## Corrective Actions\n\n1. Reduce resist thickness on Product A to match Product B if process allows\n2. Add overetch step with higher polymer-clearing conditions for Product A\n3. Increase ion bombardment component of etch to clear redeposited material\n4. Consider in-situ resist strip during etch to reduce available sputter source\n5. Optimize selectivity to minimize resist erosion/sputtering\n6. Run etch optimization DOE for Product A resist thickness\n\n## Prevention Measures\n\n- Qualify etch recipe for each resist thickness range\n- Document resist thickness limits for each etch recipe\n- Implement resist thickness monitoring before etch\n- Add micro-masking inspection to etch qualification\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss on Product A"
  }
]
