`timescale 1 ps/ 1 ps

module Blinky(
	clk,
	bank0,
	bank1,
	bank2,
	bank3);
input	clk;
output	[7:0] bank0;
output	[7:0] bank1;
output	[7:0] bank2;
output	[7:0] bank3;

wire	[31:0] syn__00_;
//wire	syn__00_[0];
wire	[31:0] counter;
//wire	counter[0];
wire	\counter[0]_inv ;
//wire	counter[10];
//wire	counter[11];
//wire	counter[12];
//wire	counter[13];
//wire	counter[14];
//wire	counter[15];
//wire	counter[16];
//wire	counter[17];
//wire	counter[18];
//wire	counter[19];
//wire	counter[1];
//wire	counter[20];
//wire	counter[21];
//wire	counter[22];
//wire	counter[23];
//wire	counter[24];
//wire	counter[25];
//wire	counter[26];
//wire	counter[27];
//wire	counter[28];
//wire	counter[29];
//wire	counter[2];
//wire	counter[30];
//wire	counter[31];
//wire	counter[3];
//wire	counter[4];
//wire	counter[5];
//wire	counter[6];
//wire	counter[7];
//wire	counter[8];
//wire	counter[9];
wire	\gnd~I_int ;
wire	[17:0] \mem.prom_0_6526DEFE.portDataOutA ;
//wire	\mem.prom_0_6526DEFE.portDataOutA [0];
//wire	\mem.prom_0_6526DEFE.portDataOutA [10];
//wire	\mem.prom_0_6526DEFE.portDataOutA [11];
//wire	\mem.prom_0_6526DEFE.portDataOutA [12];
//wire	\mem.prom_0_6526DEFE.portDataOutA [13];
//wire	\mem.prom_0_6526DEFE.portDataOutA [14];
//wire	\mem.prom_0_6526DEFE.portDataOutA [15];
//wire	\mem.prom_0_6526DEFE.portDataOutA [16];
//wire	\mem.prom_0_6526DEFE.portDataOutA [17];
//wire	\mem.prom_0_6526DEFE.portDataOutA [1];
//wire	\mem.prom_0_6526DEFE.portDataOutA [2];
//wire	\mem.prom_0_6526DEFE.portDataOutA [3];
//wire	\mem.prom_0_6526DEFE.portDataOutA [4];
//wire	\mem.prom_0_6526DEFE.portDataOutA [5];
//wire	\mem.prom_0_6526DEFE.portDataOutA [6];
//wire	\mem.prom_0_6526DEFE.portDataOutA [7];
//wire	\mem.prom_0_6526DEFE.portDataOutA [8];
//wire	\mem.prom_0_6526DEFE.portDataOutA [9];
wire	[17:0] \mem.prom_0_6526DEFE.portDataOutB ;
//wire	\mem.prom_0_6526DEFE.portDataOutB [0];
//wire	\mem.prom_0_6526DEFE.portDataOutB [10];
//wire	\mem.prom_0_6526DEFE.portDataOutB [11];
//wire	\mem.prom_0_6526DEFE.portDataOutB [12];
//wire	\mem.prom_0_6526DEFE.portDataOutB [13];
//wire	\mem.prom_0_6526DEFE.portDataOutB [14];
//wire	\mem.prom_0_6526DEFE.portDataOutB [15];
//wire	\mem.prom_0_6526DEFE.portDataOutB [16];
//wire	\mem.prom_0_6526DEFE.portDataOutB [17];
//wire	\mem.prom_0_6526DEFE.portDataOutB [1];
//wire	\mem.prom_0_6526DEFE.portDataOutB [2];
//wire	\mem.prom_0_6526DEFE.portDataOutB [3];
//wire	\mem.prom_0_6526DEFE.portDataOutB [4];
//wire	\mem.prom_0_6526DEFE.portDataOutB [5];
//wire	\mem.prom_0_6526DEFE.portDataOutB [6];
//wire	\mem.prom_0_6526DEFE.portDataOutB [7];
//wire	\mem.prom_0_6526DEFE.portDataOutB [8];
//wire	\mem.prom_0_6526DEFE.portDataOutB [9];
//wire	syn__00_[10];
//wire	syn__00_[11];
//wire	syn__00_[12];
//wire	syn__00_[13];
//wire	syn__00_[14];
//wire	syn__00_[15];
//wire	syn__00_[16];
//wire	syn__00_[17];
//wire	syn__00_[18];
//wire	syn__00_[19];
//wire	syn__00_[1];
//wire	syn__00_[20];
//wire	syn__00_[21];
//wire	syn__00_[22];
//wire	syn__00_[23];
//wire	syn__00_[24];
//wire	syn__00_[25];
//wire	syn__00_[26];
//wire	syn__00_[27];
//wire	syn__00_[28];
//wire	syn__00_[29];
//wire	syn__00_[2];
//wire	syn__00_[30];
//wire	syn__00_[31];
//wire	syn__00_[3];
//wire	syn__00_[4];
//wire	syn__00_[5];
//wire	syn__00_[6];
//wire	syn__00_[7];
//wire	syn__00_[8];
//wire	syn__00_[9];
wire	syn__01_;
wire	syn__02_;

assign vcc = 1'b1;
assign gnd = 1'b0;

// Location: LCCELL_1
cycloneive_lcell_comb \counter[0]_inv~I (
	.dataa(),
	.datab(),
	.datac(),
	.datad(counter[0]),
	.cin(),
	.combout(\counter[0]_inv ),
	.cout());
defparam \counter[0]_inv~I .lut_mask = 16'h00FF;
defparam \counter[0]_inv~I .dont_touch = "off";
defparam \counter[0]_inv~I .sum_lutc_input = "datac";

// Location: LCCELL_2
cycloneive_lcell_comb \gnd~I (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(vcc),
	.combout(\gnd~I_int ),
	.cout());
defparam \gnd~I .lut_mask = 16'h0000;
defparam \gnd~I .dont_touch = "off";
defparam \gnd~I .sum_lutc_input = "datac";

// Location: BBOX_X3_Y3_N0
alta_bram \mem.prom_0_6526DEFE.ram_inst (
	.DataInA({\gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int }),
	.DataInB({\gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int }),
	.AddressA({counter[6], counter[5], counter[4], counter[3], counter[2], counter[1], counter[0], vcc, vcc, vcc, vcc, vcc}),
	.AddressB({counter[6], counter[5], counter[4], counter[3], counter[2], counter[1], counter[0], vcc, vcc, vcc, vcc, vcc}),
	.DataOutA(\mem.prom_0_6526DEFE.portDataOutA ),
	.DataOutB(\mem.prom_0_6526DEFE.portDataOutB ),
	.Clk0(syn__02_),
	.ClkEn0(vcc),
	.AsyncReset0(gnd),
	.Clk1(syn__02_),
	.ClkEn1(vcc),
	.AsyncReset1(gnd),
	.WeRenA(gnd),
	.WeRenB(gnd));
defparam \mem.prom_0_6526DEFE.ram_inst .CLKMODE = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTA_WIDTH = 4'b0000;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTB_WIDTH = 4'b0000;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTA_WRITEMODE = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTB_WRITEMODE = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTA_WRITETHRU = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTB_WRITETHRU = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTA_OUTREG = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTB_OUTREG = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTB_READONLY = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .INIT_VAL = 4608'hF70A825CA74B2DE9EF0D77A973D13517857AD2B60AC1F6D468A97E57DC84305F5C444CC1AD08FA8CC8EC839A57D6A58F1F49916EA3015C6970698DE2215AC5D1779CCAB6FFF7F630494953941150FA26DA2455DEA0288EE9003ADF11AD2186EA58E16E618610F99D614D5EC815F6DCEB6BC5F2A8C9823B2A0330C325EE1035BF65490321DD7A6F6173FE38204C86B4F2D71E40A4F554AAA572BA8E4A93652DADA229BB1FB959930B2BDBE7950B69234219E233C5B0D99732948C5B810305E7734FC29270768687C32B36A91C631BB73816FE6EE45E1B0CCE6794A2D331FDD83D1F9B491444324E1E7F6B6622AE71383E98427A3E5EE2B411F67C63ECF702CC3631FB44BF046E208D857DC556E717351E1A60BE83CFCBCC509D58F16D8544FA0604EEE66FCC6110350859CC95C86949286A81ADDF3FB88F2BE190DCFBB5343F35ABCF6890EFCF2063D7137324356A0AD23EF44CCE89FD36038BF5FE999DB49B20ED733C4DBE4247D4D83A6ADA678E40D4E0EA12C2837F1D7BAABA2FF2C8C06BD5B13E4395371741FBC08B5B36784D3C180208A68C548F327D219A3A9E6C15D00727B2CD82A6172005FA2C394C2F4F9405D3B42E529713712DFA77620090F69CFD7D309D882CC8921FAFB0E4A4F9F79AC6D04EFB96F8AB5DD1C0D4DE5BC4320518CB3DAE391C977A73E70DDA5F96EC156B9608CFFCD99DAE35E58C8BEE6D3E918A05E386B07C8FC1C1B5C54D6D57908B72A3796DA218F6EF4A48E81FDBBDCA0E721E9F2120301C6EBC4CC51FC6A41A914EEA1476525472A5D9880080747BF85007;

// Location: LCCELL_4
cycloneive_lcell_comb syn__03_(
	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(),
	.combout(syn__00_[1]),
	.cout());
defparam syn__03_.lut_mask = 16'h6666;
defparam syn__03_.dont_touch = "off";
defparam syn__03_.sum_lutc_input = "datac";

// Location: LCCELL_5
cycloneive_lcell_comb syn__04_(
	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(counter[2]),
	.datad(vcc),
	.cin(),
	.combout(syn__00_[2]),
	.cout());
defparam syn__04_.lut_mask = 16'h7878;
defparam syn__04_.dont_touch = "off";
defparam syn__04_.sum_lutc_input = "datac";

// Location: LCCELL_6
cycloneive_lcell_comb syn__05_(
	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(counter[2]),
	.datad(counter[3]),
	.cin(),
	.combout(syn__00_[3]),
	.cout());
defparam syn__05_.lut_mask = 16'h7F80;
defparam syn__05_.dont_touch = "off";
defparam syn__05_.sum_lutc_input = "datac";

// Location: LCCELL_7
cycloneive_lcell_comb syn__06_(
	.dataa(syn__01_),
	.datab(counter[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(),
	.combout(syn__00_[4]),
	.cout());
defparam syn__06_.lut_mask = 16'h6666;
defparam syn__06_.dont_touch = "off";
defparam syn__06_.sum_lutc_input = "datac";

// Location: LCCELL_8
cycloneive_lcell_comb syn__07_(
	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(counter[2]),
	.datad(counter[3]),
	.cin(),
	.combout(syn__01_),
	.cout());
defparam syn__07_.lut_mask = 16'h8000;
defparam syn__07_.dont_touch = "off";
defparam syn__07_.sum_lutc_input = "datac";

// Location: LCCELL_9
cycloneive_lcell_comb syn__08_(
	.dataa(syn__01_),
	.datab(counter[4]),
	.datac(counter[5]),
	.datad(vcc),
	.cin(),
	.combout(syn__00_[5]),
	.cout());
defparam syn__08_.lut_mask = 16'h7878;
defparam syn__08_.dont_touch = "off";
defparam syn__08_.sum_lutc_input = "datac";

// Location: LCCELL_10
cycloneive_lcell_comb syn__09_(
	.dataa(syn__01_),
	.datab(counter[4]),
	.datac(counter[5]),
	.datad(counter[6]),
	.cin(),
	.combout(syn__00_[6]),
	.cout());
defparam syn__09_.lut_mask = 16'h7F80;
defparam syn__09_.dont_touch = "off";
defparam syn__09_.sum_lutc_input = "datac";

// Location: PIN_11
cycloneive_io_obuf syn__10_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [0]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank0[0]),
	.obar());
defparam syn__10_.bus_hold = "false";
defparam syn__10_.open_drain_output = "false";

// Location: PIN_12
cycloneive_io_obuf syn__11_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [1]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank0[1]),
	.obar());
defparam syn__11_.bus_hold = "false";
defparam syn__11_.open_drain_output = "false";

// Location: PIN_13
cycloneive_io_obuf syn__12_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [2]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank0[2]),
	.obar());
defparam syn__12_.bus_hold = "false";
defparam syn__12_.open_drain_output = "false";

// Location: PIN_14
cycloneive_io_obuf syn__13_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [3]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank0[3]),
	.obar());
defparam syn__13_.bus_hold = "false";
defparam syn__13_.open_drain_output = "false";

// Location: PIN_15
cycloneive_io_obuf syn__14_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [4]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank0[4]),
	.obar());
defparam syn__14_.bus_hold = "false";
defparam syn__14_.open_drain_output = "false";

// Location: PIN_16
cycloneive_io_obuf syn__15_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [5]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank0[5]),
	.obar());
defparam syn__15_.bus_hold = "false";
defparam syn__15_.open_drain_output = "false";

// Location: PIN_17
cycloneive_io_obuf syn__16_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [6]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank0[6]),
	.obar());
defparam syn__16_.bus_hold = "false";
defparam syn__16_.open_drain_output = "false";

// Location: PIN_18
cycloneive_io_obuf syn__17_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [7]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank0[7]),
	.obar());
defparam syn__17_.bus_hold = "false";
defparam syn__17_.open_drain_output = "false";

// Location: PIN_19
cycloneive_io_obuf syn__18_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [8]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank1[0]),
	.obar());
defparam syn__18_.bus_hold = "false";
defparam syn__18_.open_drain_output = "false";

// Location: PIN_20
cycloneive_io_obuf syn__19_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [9]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank1[1]),
	.obar());
defparam syn__19_.bus_hold = "false";
defparam syn__19_.open_drain_output = "false";

// Location: PIN_21
cycloneive_io_obuf syn__20_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [10]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank1[2]),
	.obar());
defparam syn__20_.bus_hold = "false";
defparam syn__20_.open_drain_output = "false";

// Location: PIN_22
cycloneive_io_obuf syn__21_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [11]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank1[3]),
	.obar());
defparam syn__21_.bus_hold = "false";
defparam syn__21_.open_drain_output = "false";

// Location: PIN_23
cycloneive_io_obuf syn__22_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [12]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank1[4]),
	.obar());
defparam syn__22_.bus_hold = "false";
defparam syn__22_.open_drain_output = "false";

// Location: PIN_24
cycloneive_io_obuf syn__23_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [13]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank1[5]),
	.obar());
defparam syn__23_.bus_hold = "false";
defparam syn__23_.open_drain_output = "false";

// Location: PIN_25
cycloneive_io_obuf syn__24_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [14]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank1[6]),
	.obar());
defparam syn__24_.bus_hold = "false";
defparam syn__24_.open_drain_output = "false";

// Location: PIN_26
cycloneive_io_obuf syn__25_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [15]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank1[7]),
	.obar());
defparam syn__25_.bus_hold = "false";
defparam syn__25_.open_drain_output = "false";

// Location: PIN_27
cycloneive_io_obuf syn__26_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [16]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank2[0]),
	.obar());
defparam syn__26_.bus_hold = "false";
defparam syn__26_.open_drain_output = "false";

// Location: PIN_28
cycloneive_io_obuf syn__27_(
	.i(\mem.prom_0_6526DEFE.portDataOutA [17]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank2[1]),
	.obar());
defparam syn__27_.bus_hold = "false";
defparam syn__27_.open_drain_output = "false";

// Location: PIN_29
cycloneive_io_obuf syn__28_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [0]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank2[2]),
	.obar());
defparam syn__28_.bus_hold = "false";
defparam syn__28_.open_drain_output = "false";

// Location: PIN_30
cycloneive_io_obuf syn__29_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [1]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank2[3]),
	.obar());
defparam syn__29_.bus_hold = "false";
defparam syn__29_.open_drain_output = "false";

// Location: PIN_31
cycloneive_io_obuf syn__30_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [2]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank2[4]),
	.obar());
defparam syn__30_.bus_hold = "false";
defparam syn__30_.open_drain_output = "false";

// Location: PIN_32
cycloneive_io_obuf syn__31_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [3]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank2[5]),
	.obar());
defparam syn__31_.bus_hold = "false";
defparam syn__31_.open_drain_output = "false";

// Location: PIN_33
cycloneive_io_obuf syn__32_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [4]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank2[6]),
	.obar());
defparam syn__32_.bus_hold = "false";
defparam syn__32_.open_drain_output = "false";

// Location: PIN_34
cycloneive_io_obuf syn__33_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [5]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank2[7]),
	.obar());
defparam syn__33_.bus_hold = "false";
defparam syn__33_.open_drain_output = "false";

// Location: PIN_35
cycloneive_io_obuf syn__34_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [6]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank3[0]),
	.obar());
defparam syn__34_.bus_hold = "false";
defparam syn__34_.open_drain_output = "false";

// Location: PIN_36
cycloneive_io_obuf syn__35_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [7]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank3[1]),
	.obar());
defparam syn__35_.bus_hold = "false";
defparam syn__35_.open_drain_output = "false";

// Location: PIN_37
cycloneive_io_obuf syn__36_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [8]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank3[2]),
	.obar());
defparam syn__36_.bus_hold = "false";
defparam syn__36_.open_drain_output = "false";

// Location: PIN_38
cycloneive_io_obuf syn__37_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [9]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank3[3]),
	.obar());
defparam syn__37_.bus_hold = "false";
defparam syn__37_.open_drain_output = "false";

// Location: PIN_39
cycloneive_io_obuf syn__38_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [10]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank3[4]),
	.obar());
defparam syn__38_.bus_hold = "false";
defparam syn__38_.open_drain_output = "false";

// Location: PIN_40
cycloneive_io_obuf syn__39_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [11]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank3[5]),
	.obar());
defparam syn__39_.bus_hold = "false";
defparam syn__39_.open_drain_output = "false";

// Location: PIN_41
cycloneive_io_obuf syn__40_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [12]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank3[6]),
	.obar());
defparam syn__40_.bus_hold = "false";
defparam syn__40_.open_drain_output = "false";

// Location: PIN_42
cycloneive_io_obuf syn__41_(
	.i(\mem.prom_0_6526DEFE.portDataOutB [13]),
	.oe(vcc),
	.seriesterminationcontrol(),
	.devoe(),
	.o(bank3[7]),
	.obar());
defparam syn__41_.bus_hold = "false";
defparam syn__41_.open_drain_output = "false";

// Location: PIN_43
cycloneive_io_ibuf syn__42_(
	.i(clk),
	.ibar(gnd),
	.o(syn__02_));
defparam syn__42_.bus_hold = "false";
defparam syn__42_.differential_mode = "false";
defparam syn__42_.simulate_z_as = "Z";

// Location: LCCELL_44
dffeas syn__43_(
	.clk(syn__02_),
	.d(\counter[0]_inv ),
	.asdata(gnd),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(),
	.devpor(),
	.q(counter[0]),
	.prn(vcc));

// Location: LCCELL_45
dffeas syn__44_(
	.clk(syn__02_),
	.d(syn__00_[1]),
	.asdata(gnd),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(),
	.devpor(),
	.q(counter[1]),
	.prn(vcc));

// Location: LCCELL_46
dffeas syn__45_(
	.clk(syn__02_),
	.d(syn__00_[2]),
	.asdata(gnd),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(),
	.devpor(),
	.q(counter[2]),
	.prn(vcc));

// Location: LCCELL_47
dffeas syn__46_(
	.clk(syn__02_),
	.d(syn__00_[3]),
	.asdata(gnd),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(),
	.devpor(),
	.q(counter[3]),
	.prn(vcc));

// Location: LCCELL_48
dffeas syn__47_(
	.clk(syn__02_),
	.d(syn__00_[4]),
	.asdata(gnd),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(),
	.devpor(),
	.q(counter[4]),
	.prn(vcc));

// Location: LCCELL_49
dffeas syn__48_(
	.clk(syn__02_),
	.d(syn__00_[5]),
	.asdata(gnd),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(),
	.devpor(),
	.q(counter[5]),
	.prn(vcc));

// Location: LCCELL_50
dffeas syn__49_(
	.clk(syn__02_),
	.d(syn__00_[6]),
	.asdata(gnd),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(),
	.devpor(),
	.q(counter[6]),
	.prn(vcc));

endmodule
