
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119098                       # Number of seconds simulated
sim_ticks                                119098225813                       # Number of ticks simulated
final_tick                               1176957047126                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104583                       # Simulator instruction rate (inst/s)
host_op_rate                                   132051                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3759106                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902920                       # Number of bytes of host memory used
host_seconds                                 31682.59                       # Real time elapsed on the host
sim_insts                                  3313448477                       # Number of instructions simulated
sim_ops                                    4183722755                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1565312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       653824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       588160                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2812416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1417088                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1417088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12229                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5108                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4595                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21972                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11071                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11071                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13143034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5489788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4938445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                23614256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10747                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42990                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11898481                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11898481                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11898481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13143034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5489788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4938445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               35512737                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142975062                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23175257                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19085395                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932908                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9413319                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671812                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438139                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87664                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104494341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128049712                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23175257                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109951                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194016                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263927                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4809085                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105339                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140796451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.107882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.549419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113602435     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784054      1.98%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363415      1.68%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379955      1.69%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2272037      1.61%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125060      0.80%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778032      0.55%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978219      1.41%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513244      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140796451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162093                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.895609                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103323383                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6225265                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845555                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109699                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292540                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730547                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6470                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154451777                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51218                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292540                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103838698                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3724733                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1343738                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429545                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1167189                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153006161                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1628                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399204                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623914                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        17856                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214057946                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713184873                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713184873                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45798721                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33642                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17620                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3802752                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15192288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309507                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1691834                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149149396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139213172                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108208                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25195773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57149544                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1597                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140796451                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.988755                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584895                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83414448     59.24%     59.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23722159     16.85%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11957164      8.49%     84.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812327      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905056      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704158      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065058      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120306      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95775      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140796451                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976401     74.76%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157236     12.04%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172354     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114974534     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012949      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14365119     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844548      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139213172                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.973688                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305991                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009381                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420636994                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174379481                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135099483                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140519163                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200952                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2980159                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          683                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159407                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292540                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3052023                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249232                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149183037                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15192288                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901077                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17619                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13174                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          683                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149861                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084732                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234593                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136841063                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14115310                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372109                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21958287                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19292663                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842977                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.957097                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135106154                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135099483                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81532511                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221188498                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.944916                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368611                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26768519                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957923                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136503911                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.896838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712605                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87407390     64.03%     64.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22502263     16.48%     80.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809298      7.92%     88.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815959      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766315      2.76%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537146      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562722      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096686      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006132      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136503911                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006132                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282688214                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302673684                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2178611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.429751                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.429751                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.699423                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.699423                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618387358                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186419767                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145825997                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142975062                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24009353                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19468464                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2051308                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9658219                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9226690                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2580086                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94822                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104798816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131285839                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24009353                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11806776                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28877427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6676362                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2663627                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12241938                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1609189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140938773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112061346     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2027006      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3717449      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3373888      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2149987      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1762698      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1019638      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1065916      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13760845      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140938773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167927                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.918243                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103739858                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4053150                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28505000                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47806                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4592953                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4152642                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5954                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158791978                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47094                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4592953                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104580752                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1077843                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1789274                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27692717                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1205228                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157016187                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        226770                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521444                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    222102213                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    731127217                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    731127217                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175829603                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46272542                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34627                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17314                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4337402                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14875456                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7389806                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83573                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1653641                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154040959                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143164171                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160725                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27004784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59203205                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    140938773                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560881                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80978808     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24670696     17.50%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12977703      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7500756      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8301244      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3081472      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2738457      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       524373      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       165264      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140938773                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573751     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117570     14.12%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141240     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120556817     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2025592      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17313      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13212992      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7351457      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143164171                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.001323                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             832561                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428260400                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181080585                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140016001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143996732                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       276618                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3413116                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128471                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4592953                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         701032                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       105891                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154075587                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61753                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14875456                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7389806                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17314                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1140487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1147746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2288233                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140802660                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12691827                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2361510                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20042919                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20038065                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7351092                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.984806                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140144827                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140016001                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81700876                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229438354                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.979304                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356091                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102402754                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126087653                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27988279                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34628                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2071329                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136345820                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694676                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84480369     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24026310     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11934461      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4060833      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4999228      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1752363      1.29%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1233186      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1020481      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2838589      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136345820                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102402754                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126087653                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18723672                       # Number of memory references committed
system.switch_cpus1.commit.loads             11462337                       # Number of loads committed
system.switch_cpus1.commit.membars              17314                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18199342                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113595334                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2600540                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2838589                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           287583163                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312745054                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2036289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102402754                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126087653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102402754                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.396203                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.396203                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.716228                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.716228                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       633967297                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195988320                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148026558                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34628                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142975062                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24081196                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19728194                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2041931                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9864985                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9521288                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2463495                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94024                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106913559                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129268859                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24081196                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11984783                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27999688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6103345                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3498355                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12507596                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1595621                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142455429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.110040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.534683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114455741     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2258668      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3838745      2.69%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2233379      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1747405      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1536156      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          944252      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2369665      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13071418      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142455429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168429                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904136                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106237124                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4694170                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27408080                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72501                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4043548                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3948006                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155769838                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4043548                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106773638                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         609489                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3167563                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26926603                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       934583                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154713851                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95421                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       539303                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    218470290                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    719765221                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    719765221                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175001645                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43468627                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34818                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17434                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2716112                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14348351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7349209                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71175                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1668095                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149646981                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34818                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140530969                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88506                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22208297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49156098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    142455429                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986491                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547261                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85103765     59.74%     59.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22021883     15.46%     75.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11851715      8.32%     83.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8803894      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8582030      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3173509      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2413956      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       322843      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       181834      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142455429                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125172     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166515     37.33%     65.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       154417     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118614060     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1902280      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17384      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12673249      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7323996      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140530969                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982905                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             446104                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    424051976                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171890335                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137531678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140977073                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       285638                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2976975                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       118090                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4043548                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         407372                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54541                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149681799                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       778460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14348351                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7349209                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17434                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44296                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1177212                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1082665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2259877                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138341459                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12356908                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2189509                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19680702                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19579267                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7323794                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967592                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137531737                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137531678                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81304435                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225217638                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961928                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361004                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101750582                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125421941                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24260095                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2059086                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138411881                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906150                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714552                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87686439     63.35%     63.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24445633     17.66%     81.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9560647      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5031155      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4280235      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2064083      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       964115      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1501088      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2878486      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138411881                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101750582                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125421941                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18602492                       # Number of memory references committed
system.switch_cpus2.commit.loads             11371373                       # Number of loads committed
system.switch_cpus2.commit.membars              17384                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18197359                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112912037                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2594072                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2878486                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           285215431                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303409290                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 519633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101750582                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125421941                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101750582                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.405152                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.405152                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711667                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711667                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       622129143                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192033588                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145475801                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34768                       # number of misc regfile writes
system.l2.replacements                          21972                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1470582                       # Total number of references to valid blocks.
system.l2.sampled_refs                          54740                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.864852                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           643.374789                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.332731                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6021.283057                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.045077                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2436.277798                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.264632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2193.612225                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10753.069960                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6177.484894                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4509.254835                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019634                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.183755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.074349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000374                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.066944                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.328158                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.188522                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.137612                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        85064                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34769                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28909                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  148742                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            42541                       # number of Writeback hits
system.l2.Writeback_hits::total                 42541                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        85064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34769                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28909                       # number of demand (read+write) hits
system.l2.demand_hits::total                   148742                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        85064                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34769                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28909                       # number of overall hits
system.l2.overall_hits::total                  148742                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12229                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5108                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4595                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21972                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12229                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5108                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4595                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21972                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12229                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5108                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4595                       # number of overall misses
system.l2.overall_misses::total                 21972                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1780181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2507749535                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2556673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1065714860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2880216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    962040068                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4542721533                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1780181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2507749535                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2556673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1065714860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2880216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    962040068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4542721533                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1780181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2507749535                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2556673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1065714860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2880216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    962040068                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4542721533                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97293                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39877                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              170714                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        42541                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             42541                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97293                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39877                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               170714                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97293                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39877                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              170714                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.125692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.128094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.137148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128706                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.125692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.128094                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.137148                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128706                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.125692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.128094                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.137148                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128706                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 178018.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205065.789108                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 182619.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 208636.425215                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 180013.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 209366.717737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 206750.479383                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 178018.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205065.789108                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 182619.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 208636.425215                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 180013.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 209366.717737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 206750.479383                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 178018.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205065.789108                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 182619.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 208636.425215                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 180013.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 209366.717737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 206750.479383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11071                       # number of writebacks
system.l2.writebacks::total                     11071                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12229                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4595                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21972                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21972                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21972                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1198033                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1795680950                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1739934                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    768275047                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1948793                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    694400216                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3263242973                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1198033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1795680950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1739934                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    768275047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1948793                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    694400216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3263242973                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1198033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1795680950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1739934                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    768275047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1948793                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    694400216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3263242973                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.125692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.128094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.137148                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128706                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.125692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.128094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.137148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.125692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.128094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.137148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128706                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 119803.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146837.922152                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       124281                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150406.234730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 121799.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151120.830468                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 148518.249272                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 119803.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 146837.922152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       124281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 150406.234730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 121799.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 151120.830468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 148518.249272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 119803.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 146837.922152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       124281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 150406.234730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 121799.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 151120.830468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 148518.249272                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.808493                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112990                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840205.436364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.808493                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015719                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881103                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105329                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105329                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105329                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105329                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105329                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105329                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1968181                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1968181                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1968181                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1968181                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1968181                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1968181                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105339                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105339                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105339                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105339                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105339                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105339                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 196818.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 196818.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 196818.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 196818.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 196818.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 196818.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1863381                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1863381                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1863381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1863381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1863381                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1863381                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 186338.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 186338.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 186338.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 186338.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 186338.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 186338.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97293                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191232537                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97549                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1960.374140                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494907                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505093                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915996                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084004                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10968028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10968028                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17225                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17225                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18677468                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18677468                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18677468                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18677468                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401831                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401831                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401916                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37730640948                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37730640948                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8673188                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8673188                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37739314136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37739314136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37739314136                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37739314136                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11369859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11369859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19079384                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19079384                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19079384                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19079384                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035342                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035342                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021065                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021065                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021065                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021065                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 93896.789815                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93896.789815                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102037.505882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102037.505882                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 93898.511470                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93898.511470                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 93898.511470                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93898.511470                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23124                       # number of writebacks
system.cpu0.dcache.writebacks::total            23124                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304538                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304538                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304623                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304623                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97293                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97293                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97293                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97293                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97293                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97293                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8286807106                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8286807106                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8286807106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8286807106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8286807106                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8286807106                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008557                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008557                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85173.723762                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85173.723762                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85173.723762                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85173.723762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85173.723762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85173.723762                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996679                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015201795                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192660.464363                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996679                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12241921                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12241921                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12241921                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12241921                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12241921                       # number of overall hits
system.cpu1.icache.overall_hits::total       12241921                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3355263                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3355263                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3355263                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3355263                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3355263                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3355263                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12241938                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12241938                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12241938                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12241938                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12241938                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12241938                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 197368.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 197368.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 197368.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 197368.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 197368.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 197368.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2672873                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2672873                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2672873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2672873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2672873                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2672873                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 190919.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 190919.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 190919.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 190919.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 190919.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 190919.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39877                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168908578                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40133                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4208.720454                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.870667                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.129333                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905745                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094255                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9546911                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9546911                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7227275                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7227275                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17314                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17314                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17314                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16774186                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16774186                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16774186                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16774186                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120608                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120608                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120608                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120608                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120608                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120608                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13043412873                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13043412873                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13043412873                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13043412873                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13043412873                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13043412873                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9667519                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9667519                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7227275                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7227275                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17314                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17314                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16894794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16894794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16894794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16894794                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012476                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007139                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007139                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108147.161656                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108147.161656                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108147.161656                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108147.161656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108147.161656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108147.161656                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9555                       # number of writebacks
system.cpu1.dcache.writebacks::total             9555                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80731                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80731                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80731                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80731                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39877                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39877                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39877                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39877                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39877                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39877                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3378748967                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3378748967                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3378748967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3378748967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3378748967                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3378748967                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84729.266670                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84729.266670                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 84729.266670                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84729.266670                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 84729.266670                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84729.266670                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.012494                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018858144                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205320.658009                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.012494                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024058                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738802                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12507579                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12507579                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12507579                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12507579                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12507579                       # number of overall hits
system.cpu2.icache.overall_hits::total       12507579                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3263820                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3263820                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3263820                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3263820                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3263820                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3263820                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12507596                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12507596                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12507596                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12507596                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12507596                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12507596                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 191989.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 191989.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 191989.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 191989.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 191989.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 191989.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3013356                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3013356                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3013356                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3013356                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3013356                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3013356                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 188334.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 188334.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 188334.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 188334.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 188334.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 188334.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33504                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163589063                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33760                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4845.647601                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.016239                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.983761                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902407                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097593                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9217219                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9217219                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7196351                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7196351                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17407                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17407                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17384                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17384                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16413570                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16413570                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16413570                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16413570                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85674                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85674                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85674                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85674                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85674                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85674                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8109892922                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8109892922                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8109892922                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8109892922                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8109892922                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8109892922                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9302893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9302893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7196351                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7196351                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16499244                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16499244                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16499244                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16499244                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009209                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009209                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005193                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005193                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005193                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005193                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94659.907580                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94659.907580                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94659.907580                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94659.907580                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94659.907580                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94659.907580                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9862                       # number of writebacks
system.cpu2.dcache.writebacks::total             9862                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52170                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52170                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52170                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52170                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52170                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52170                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33504                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33504                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33504                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33504                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33504                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33504                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2895155785                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2895155785                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2895155785                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2895155785                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2895155785                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2895155785                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86412.242867                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86412.242867                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86412.242867                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86412.242867                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86412.242867                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86412.242867                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
