###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       189278   # Number of WRITE/WRITEP commands
num_reads_done                 =       588495   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       450653   # Number of read row buffer hits
num_read_cmds                  =       588496   # Number of READ/READP commands
num_writes_done                =       189301   # Number of read requests issued
num_write_row_hits             =       158033   # Number of write row buffer hits
num_act_cmds                   =       169746   # Number of ACT commands
num_pre_cmds                   =       169717   # Number of PRE commands
num_ondemand_pres              =       147002   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9445872   # Cyles of rank active rank.0
rank_active_cycles.1           =      9159527   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       554128   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       840473   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       728174   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8558   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4512   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1969   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          726   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          974   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1596   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2056   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2666   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4711   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21870   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          524   # Write cmd latency (cycles)
write_latency[40-59]           =          911   # Write cmd latency (cycles)
write_latency[60-79]           =         1603   # Write cmd latency (cycles)
write_latency[80-99]           =         3226   # Write cmd latency (cycles)
write_latency[100-119]         =         4786   # Write cmd latency (cycles)
write_latency[120-139]         =         6980   # Write cmd latency (cycles)
write_latency[140-159]         =         8340   # Write cmd latency (cycles)
write_latency[160-179]         =         9385   # Write cmd latency (cycles)
write_latency[180-199]         =         9614   # Write cmd latency (cycles)
write_latency[200-]            =       143887   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       237585   # Read request latency (cycles)
read_latency[40-59]            =        72919   # Read request latency (cycles)
read_latency[60-79]            =        88720   # Read request latency (cycles)
read_latency[80-99]            =        32560   # Read request latency (cycles)
read_latency[100-119]          =        24797   # Read request latency (cycles)
read_latency[120-139]          =        19601   # Read request latency (cycles)
read_latency[140-159]          =        11729   # Read request latency (cycles)
read_latency[160-179]          =         8973   # Read request latency (cycles)
read_latency[180-199]          =         7279   # Read request latency (cycles)
read_latency[200-]             =        84327   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.44876e+08   # Write energy
read_energy                    =  2.37282e+09   # Read energy
act_energy                     =  4.64425e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.65981e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.03427e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89422e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71554e+09   # Active standby energy rank.1
average_read_latency           =      118.611   # Average read request latency (cycles)
average_interarrival           =      12.8566   # Average request interarrival latency (cycles)
total_energy                   =  1.67659e+10   # Total energy (pJ)
average_power                  =      1676.59   # Average power (mW)
average_bandwidth              =      6.63719   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       209695   # Number of WRITE/WRITEP commands
num_reads_done                 =       604219   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       449726   # Number of read row buffer hits
num_read_cmds                  =       604221   # Number of READ/READP commands
num_writes_done                =       209714   # Number of read requests issued
num_write_row_hits             =       167256   # Number of write row buffer hits
num_act_cmds                   =       197793   # Number of ACT commands
num_pre_cmds                   =       197768   # Number of PRE commands
num_ondemand_pres              =       175604   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9313093   # Cyles of rank active rank.0
rank_active_cycles.1           =      9239597   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       686907   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       760403   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       765904   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7105   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4442   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2039   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          694   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          957   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1613   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1991   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2706   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4593   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21901   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           36   # Write cmd latency (cycles)
write_latency[20-39]           =          620   # Write cmd latency (cycles)
write_latency[40-59]           =          925   # Write cmd latency (cycles)
write_latency[60-79]           =         1749   # Write cmd latency (cycles)
write_latency[80-99]           =         3240   # Write cmd latency (cycles)
write_latency[100-119]         =         5039   # Write cmd latency (cycles)
write_latency[120-139]         =         7649   # Write cmd latency (cycles)
write_latency[140-159]         =         9250   # Write cmd latency (cycles)
write_latency[160-179]         =        10435   # Write cmd latency (cycles)
write_latency[180-199]         =        10896   # Write cmd latency (cycles)
write_latency[200-]            =       159856   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       227229   # Read request latency (cycles)
read_latency[40-59]            =        71969   # Read request latency (cycles)
read_latency[60-79]            =        96003   # Read request latency (cycles)
read_latency[80-99]            =        35481   # Read request latency (cycles)
read_latency[100-119]          =        26935   # Read request latency (cycles)
read_latency[120-139]          =        21827   # Read request latency (cycles)
read_latency[140-159]          =        12834   # Read request latency (cycles)
read_latency[160-179]          =         9691   # Read request latency (cycles)
read_latency[180-199]          =         8148   # Read request latency (cycles)
read_latency[200-]             =        94100   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.0468e+09   # Write energy
read_energy                    =  2.43622e+09   # Read energy
act_energy                     =  5.41162e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.29715e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.64993e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81137e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76551e+09   # Active standby energy rank.1
average_read_latency           =      128.424   # Average read request latency (cycles)
average_interarrival           =      12.2858   # Average request interarrival latency (cycles)
total_energy                   =  1.70004e+10   # Total energy (pJ)
average_power                  =      1700.04   # Average power (mW)
average_bandwidth              =      6.94556   # Average bandwidth
