// Seed: 1575300257
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output uwire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_10;
  assign id_1 = id_4;
  assign id_8 = id_9 != id_9;
  always @(id_3 or posedge !id_10) begin : LABEL_0
    id_10 = -1;
  end
endmodule
module module_0 #(
    parameter id_24 = 32'd35
) (
    id_1,
    module_1,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43
);
  inout wire id_43;
  inout wire id_42;
  output wire id_41;
  output wire id_40;
  input wire id_39;
  inout logic [7:0] id_38;
  inout wire id_37;
  inout wire id_36;
  output wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  module_0 modCall_1 (
      id_43,
      id_6,
      id_16,
      id_43,
      id_3,
      id_29,
      id_31,
      id_11,
      id_43
  );
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire _id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_44;
  assign id_38[id_24] = -1;
endmodule
