Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 34124C61DD9
	for <qemu-riscv@archiver.kernel.org>; Sun, 30 Aug 2026 16:04:06 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1x0i0h-00062s-Ao; Sun, 30 Aug 2026 12:03:55 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1x0i0f-00061m-5S
 for qemu-riscv@nongnu.org; Sun, 30 Aug 2026 12:03:53 -0400
Received: from mail-pf1-x42e.google.com ([2607:f8b0:4864:20::42e])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1x0i0Z-0007hy-MV
 for qemu-riscv@nongnu.org; Sun, 30 Aug 2026 12:03:52 -0400
Received: by mail-pf1-x42e.google.com with SMTP id
 d2e1a72fcca58-8535a9be75eso1922316b3a.2
 for <qemu-riscv@nongnu.org>; Sun, 30 Aug 2026 09:03:47 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1788105826; x=1788710626; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to:content-type;
 bh=e3+182cJvrOIa0h+b5iwFEYaEYm9QcYRRZMRS35cDQ4=;
 b=OskNtxzpT7d1MGmmXru3CtzFi1atNHLRsCh8mc7hcIvNW7KxnlhwHsJ0szGrqaWuHb
 0hdMxcDVFn9uRF7412DJU74jbY1PQnWy02c1Z/iGAN9DnPibFJdfd5h5lLkY4Uoy8WBu
 qQQV0PFX1qwPDULZf0cbYQrhAuIVdKywCfK/JOO/18nJNzXwqn2PnrIDpv2+rRKZ6Jpb
 PPi+AcdhJ+fBsjAGfpUJD3xd9ncsG4GzPXyqfUPUjwBqRMJca3DFnQumg5OpVHlGaTP5
 ZUY5fVUVo3eB8To0iN3ym1B341Bt6Od7Xk7iLHgOnp2KTDqADRIjk9eTv7L4jN/+VSl/
 3pcA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1788105826; x=1788710626;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to:content-type;
 bh=e3+182cJvrOIa0h+b5iwFEYaEYm9QcYRRZMRS35cDQ4=;
 b=FlNrdAjYw430Zn8lDWncRPltuRoxMZtPpJvayUwPOPLEkjxXAGqSAM5JjEYr6oPFlF
 FK8Gg/tbl7o6Tz5Bsx2tzWKl/lbEFUeMXKmr4Ta+Ca/74c0OQShzPUUQoRceqH+qZQ4Q
 /cx2YsxJSF4VvtTziQnDxdHALPOz/LVpO6Zh250df4A3r7PVe8O4Jc1UtbheCc8Xoyrk
 UBXqJ9d6Zh6Eclv+18l42A5lnoGFzXByfF8h5PU2PkNTLfsVM2qzc8g3g1j8xBjnRQdr
 xGaErsiwaow9dM6amnsRXOBhGRzLHLxwW6+cyX8852BvEugjla8OXd0CkJzTzkoemwod
 81xw==
X-Forwarded-Encrypted: i=1;
 AHgh+RqSKm5kYIBTipXwgxs9fhzPdqsuWAZ3IXt54uf1OE/fQ+zAvsIpcakqvj4hcdlBure9jYJPedhb8uFf@nongnu.org
X-Gm-Message-State: AFuF++ku7qTPGXpjIfWQtiaDhNUy66Mkw9Gl6l2YcdNuA1pcl0Rq2tU6
 1KZ881+W+yIN7b3QbFsLD1Xlw9/qNwYw9h5EnspODfxlfrCp0CHkPYCR8fWrGyQgqb8=
X-Gm-Gg: AR+sD13btz9p+7BDkZQngITl/ezS/73vd807g7kKpIpgProYQFKpldMNWY/5vD4iXhr
 HVCIMulG1snKMcwgJvhybTg/0Jkf1V71tibi56Qq1OJ8tzDsX8I8PdJgGfndZUtV2ijmISU91kQ
 zBKaoynBicCHO9ratOiL/p6a/Bc4g7T2OLBHdf8qyDD3BR/PPffUa/hECWWj+vXjl8M1mfLBREf
 JBMi5BoNrC5mB4+rCpaLSxMhEhkF4qB07nqgwLp1IL1d+NgjUQo4IwNewHQ0NYKcgIhThvKatuI
 0B6JJ6pO7olilPLhAPz+J54cNYGEdj7d8k21GGgw44OdOlQVAMmrIopMZaNbaA9dDYh0N8uFsPK
 MJop9dZl5259XT9zG2gCQoOjvc894oJIYlRZVdBusJap8suF0bpGBzM2tZVmr8lQ+uivgkUyveI
 ahrvLo552jM/Bfv6hvk5D/pdYXC18C7z/bYiqtdpaZ93ByQng+A+i1yK52pGRIQZaobHidlVmNh
 wV6yZK5YNHcwANuP0iOwesx4Gf0G7ppyOzNnLE3pRZnDfbzofGv4mE3HQx5Bwo=
X-Received: by 2002:a05:6a00:4501:b0:857:72f8:dc94 with SMTP id
 d2e1a72fcca58-85772f8de8emr19046427b3a.21.1788105825707; 
 Sun, 30 Aug 2026 09:03:45 -0700 (PDT)
Received: from duncan.localdomain (114-35-142-126.hinet-ip.hinet.net.
 [114.35.142.126]) by smtp.gmail.com with ESMTPSA id
 d2e1a72fcca58-8569ff701d5sm2455900b3a.25.2026.08.30.09.03.42
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Sun, 30 Aug 2026 09:03:45 -0700 (PDT)
From: Max Chou <max.chou@sifive.com>
To: qemu-devel@nongnu.org,
	qemu-riscv@nongnu.org
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <Alistair.Francis@wdc.com>,
 Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
 Max Chou <max.chou@sifive.com>, Weiwei Li <liwei1518@gmail.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 Chao Liu <chao.liu@processmission.com>,
 Alistair Francis <alistair.francis@wdc.com>
Subject: [PATCH v3 1/6] target/riscv: Add cfg property for SiFive int8 matmul
 extensions
Date: Mon, 31 Aug 2026 00:03:30 +0800
Message-ID: <20260830160335.3441069-2-max.chou@sifive.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20260830160335.3441069-1-max.chou@sifive.com>
References: <20260830160335.3441069-1-max.chou@sifive.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::42e;
 envelope-from=max.chou@sifive.com; helo=mail-pf1-x42e.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

Add the CPU config properties for SiFive's custom int8 matrix
multiply vector extensions:

- Xsfvqmaccdod: 2x8x2 int8 matrix-multiply-accumulate operations
- Xsfvqmaccqoq: 4x8x4 int8 matrix-multiply-accumulate operations

All instructions of these extensions require the Zve32x extension
to be present whenever either extension is enabled. Validate this
in riscv_cpu_validate_vendor_ext() alongside the existing vector
extension validation in riscv_cpu_validate_set_extensions().

Reviewed-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Max Chou <max.chou@sifive.com>
---
 target/riscv/cpu.c                |  2 ++
 target/riscv/cpu_cfg_fields.h.inc |  2 ++
 target/riscv/tcg/tcg-cpu.c        | 16 ++++++++++++++++
 3 files changed, 20 insertions(+)

diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index 61109672d60..b4e34daf8ec 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -299,6 +299,8 @@ const RISCVIsaExtData isa_edata_arr[] = {
     ISA_EXT_DATA_ENTRY(xmipscbop, PRIV_VERSION_1_12_0, ext_xmipscbop),
     ISA_EXT_DATA_ENTRY(xmipscmov, PRIV_VERSION_1_12_0, ext_xmipscmov),
     ISA_EXT_DATA_ENTRY(xmipslsp, PRIV_VERSION_1_12_0, ext_xmipslsp),
+    ISA_EXT_DATA_ENTRY(xsfvqmaccdod, PRIV_VERSION_1_13_0, ext_xsfvqmaccdod),
+    ISA_EXT_DATA_ENTRY(xsfvqmaccqoq, PRIV_VERSION_1_13_0, ext_xsfvqmaccqoq),
     ISA_EXT_DATA_ENTRY(xtheadba, PRIV_VERSION_1_11_0, ext_xtheadba),
     ISA_EXT_DATA_ENTRY(xtheadbb, PRIV_VERSION_1_11_0, ext_xtheadbb),
     ISA_EXT_DATA_ENTRY(xtheadbs, PRIV_VERSION_1_11_0, ext_xtheadbs),
diff --git a/target/riscv/cpu_cfg_fields.h.inc b/target/riscv/cpu_cfg_fields.h.inc
index f91c780299c..0f3bda1331c 100644
--- a/target/riscv/cpu_cfg_fields.h.inc
+++ b/target/riscv/cpu_cfg_fields.h.inc
@@ -159,6 +159,8 @@ BOOL_FIELD(ext_xmipscbop)
 BOOL_FIELD(ext_xmipscmov)
 BOOL_FIELD(ext_xmipslsp)
 BOOL_FIELD(ext_xlrbr)
+BOOL_FIELD(ext_xsfvqmaccdod)
+BOOL_FIELD(ext_xsfvqmaccqoq)
 
 BOOL_FIELD(big_endian)
 BOOL_FIELD(mmu)
diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
index 54f1b66216c..bdb6dc6ab3f 100644
--- a/target/riscv/tcg/tcg-cpu.c
+++ b/target/riscv/tcg/tcg-cpu.c
@@ -418,6 +418,16 @@ static void riscv_cpu_validate_v(CPURISCVState *env, RISCVCPUConfig *cfg,
     }
 }
 
+static void riscv_cpu_validate_vendor_ext(RISCVCPU *cpu, Error **errp)
+{
+    if ((cpu->cfg.ext_xsfvqmaccdod || cpu->cfg.ext_xsfvqmaccqoq) &&
+        !cpu->cfg.ext_zve32x) {
+        error_setg(errp, "Xsfvqmaccdod/Xsfvqmaccqoq extensions require "
+                         "Zve32x extension");
+        return;
+    }
+}
+
 static void riscv_cpu_disable_priv_spec_isa_exts(RISCVCPU *cpu)
 {
     CPURISCVState *env = &cpu->env;
@@ -795,6 +805,12 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp)
         return;
     }
 
+    riscv_cpu_validate_vendor_ext(cpu, &local_err);
+    if (local_err != NULL) {
+        error_propagate(errp, local_err);
+        return;
+    }
+
     if (mcc->def->misa_mxl_max == MXL_RV32 && cpu->cfg.ext_svukte) {
         error_setg(errp, "svukte is not supported for RV32");
         return;
-- 
2.43.0


