
STM32L152RBT6A_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aeec  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000560  0800b028  0800b028  0001b028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b588  0800b588  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b588  0800b588  0001b588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b590  0800b590  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b590  0800b590  0001b590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b594  0800b594  0001b594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  0800b598  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004598  200000d0  0800b668  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20004668  0800b668  00024668  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a8c3  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a19  00000000  00000000  0003a9bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b8  00000000  00000000  0003e3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001290  00000000  00000000  0003f790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b91  00000000  00000000  00040a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019e57  00000000  00000000  000585b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008864b  00000000  00000000  00072408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000faa53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055f8  00000000  00000000  000faaa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200000d0 	.word	0x200000d0
 8000158:	00000000 	.word	0x00000000
 800015c:	0800b010 	.word	0x0800b010

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200000d4 	.word	0x200000d4
 8000178:	0800b010 	.word	0x0800b010

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <store_char>:
  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
}

void store_char(unsigned char c, ring_buffer *buffer)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	6039      	str	r1, [r7, #0]
 800047e:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000484:	3301      	adds	r3, #1
 8000486:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800048a:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	429a      	cmp	r2, r3
 8000494:	d007      	beq.n	80004a6 <store_char+0x32>
    buffer->buffer[buffer->head] = c;
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800049a:	683a      	ldr	r2, [r7, #0]
 800049c:	79f9      	ldrb	r1, [r7, #7]
 800049e:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 80004a0:	68fa      	ldr	r2, [r7, #12]
 80004a2:	683b      	ldr	r3, [r7, #0]
 80004a4:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 80004a6:	bf00      	nop
 80004a8:	3714      	adds	r7, #20
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bc80      	pop	{r7}
 80004ae:	4770      	bx	lr

080004b0 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b086      	sub	sp, #24
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	68db      	ldr	r3, [r3, #12]
 80004c6:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	f003 0320 	and.w	r3, r3, #32
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d013      	beq.n	80004fa <Uart_isr+0x4a>
 80004d2:	693b      	ldr	r3, [r7, #16]
 80004d4:	f003 0320 	and.w	r3, r3, #32
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d00e      	beq.n	80004fa <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 80004ea:	4b1c      	ldr	r3, [pc, #112]	; (800055c <Uart_isr+0xac>)
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	7bfb      	ldrb	r3, [r7, #15]
 80004f0:	4611      	mov	r1, r2
 80004f2:	4618      	mov	r0, r3
 80004f4:	f7ff ffbe 	bl	8000474 <store_char>
        return;
 80004f8:	e02c      	b.n	8000554 <Uart_isr+0xa4>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80004fa:	697b      	ldr	r3, [r7, #20]
 80004fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000500:	2b00      	cmp	r3, #0
 8000502:	d027      	beq.n	8000554 <Uart_isr+0xa4>
 8000504:	693b      	ldr	r3, [r7, #16]
 8000506:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800050a:	2b00      	cmp	r3, #0
 800050c:	d022      	beq.n	8000554 <Uart_isr+0xa4>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 800050e:	4b14      	ldr	r3, [pc, #80]	; (8000560 <Uart_isr+0xb0>)
 8000510:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000512:	4b13      	ldr	r3, [pc, #76]	; (8000560 <Uart_isr+0xb0>)
 8000514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000516:	429a      	cmp	r2, r3
 8000518:	d108      	bne.n	800052c <Uart_isr+0x7c>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	68da      	ldr	r2, [r3, #12]
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000528:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 800052a:	e012      	b.n	8000552 <Uart_isr+0xa2>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 800052c:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <Uart_isr+0xb0>)
 800052e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000530:	4a0b      	ldr	r2, [pc, #44]	; (8000560 <Uart_isr+0xb0>)
 8000532:	5cd3      	ldrb	r3, [r2, r3]
 8000534:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8000536:	4b0a      	ldr	r3, [pc, #40]	; (8000560 <Uart_isr+0xb0>)
 8000538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800053a:	3301      	adds	r3, #1
 800053c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000540:	4a07      	ldr	r2, [pc, #28]	; (8000560 <Uart_isr+0xb0>)
 8000542:	6453      	str	r3, [r2, #68]	; 0x44
    	      huart->Instance->SR;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	7bba      	ldrb	r2, [r7, #14]
 8000550:	605a      	str	r2, [r3, #4]
    	return;
 8000552:	bf00      	nop
    }
}
 8000554:	3718      	adds	r7, #24
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	200003c0 	.word	0x200003c0
 8000560:	200000ec 	.word	0x200000ec

08000564 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000568:	2200      	movs	r2, #0
 800056a:	2140      	movs	r1, #64	; 0x40
 800056c:	4803      	ldr	r0, [pc, #12]	; (800057c <SELECT+0x18>)
 800056e:	f002 fce5 	bl	8002f3c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000572:	2001      	movs	r0, #1
 8000574:	f001 fd88 	bl	8002088 <HAL_Delay>
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	40020400 	.word	0x40020400

08000580 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000584:	2201      	movs	r2, #1
 8000586:	2140      	movs	r1, #64	; 0x40
 8000588:	4803      	ldr	r0, [pc, #12]	; (8000598 <DESELECT+0x18>)
 800058a:	f002 fcd7 	bl	8002f3c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800058e:	2001      	movs	r0, #1
 8000590:	f001 fd7a 	bl	8002088 <HAL_Delay>
}
 8000594:	bf00      	nop
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40020400 	.word	0x40020400

0800059c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005a6:	bf00      	nop
 80005a8:	4b08      	ldr	r3, [pc, #32]	; (80005cc <SPI_TxByte+0x30>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	689b      	ldr	r3, [r3, #8]
 80005ae:	f003 0302 	and.w	r3, r3, #2
 80005b2:	2b02      	cmp	r3, #2
 80005b4:	d1f8      	bne.n	80005a8 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80005b6:	1df9      	adds	r1, r7, #7
 80005b8:	2364      	movs	r3, #100	; 0x64
 80005ba:	2201      	movs	r2, #1
 80005bc:	4803      	ldr	r0, [pc, #12]	; (80005cc <SPI_TxByte+0x30>)
 80005be:	f005 fe7f 	bl	80062c0 <HAL_SPI_Transmit>
}
 80005c2:	bf00      	nop
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	200003cc 	.word	0x200003cc

080005d0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	460b      	mov	r3, r1
 80005da:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005dc:	bf00      	nop
 80005de:	4b08      	ldr	r3, [pc, #32]	; (8000600 <SPI_TxBuffer+0x30>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	f003 0302 	and.w	r3, r3, #2
 80005e8:	2b02      	cmp	r3, #2
 80005ea:	d1f8      	bne.n	80005de <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80005ec:	887a      	ldrh	r2, [r7, #2]
 80005ee:	2364      	movs	r3, #100	; 0x64
 80005f0:	6879      	ldr	r1, [r7, #4]
 80005f2:	4803      	ldr	r0, [pc, #12]	; (8000600 <SPI_TxBuffer+0x30>)
 80005f4:	f005 fe64 	bl	80062c0 <HAL_SPI_Transmit>
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	200003cc 	.word	0x200003cc

08000604 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800060a:	23ff      	movs	r3, #255	; 0xff
 800060c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800060e:	bf00      	nop
 8000610:	4b09      	ldr	r3, [pc, #36]	; (8000638 <SPI_RxByte+0x34>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	f003 0302 	and.w	r3, r3, #2
 800061a:	2b02      	cmp	r3, #2
 800061c:	d1f8      	bne.n	8000610 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800061e:	1dba      	adds	r2, r7, #6
 8000620:	1df9      	adds	r1, r7, #7
 8000622:	2364      	movs	r3, #100	; 0x64
 8000624:	9300      	str	r3, [sp, #0]
 8000626:	2301      	movs	r3, #1
 8000628:	4803      	ldr	r0, [pc, #12]	; (8000638 <SPI_RxByte+0x34>)
 800062a:	f005 ff85 	bl	8006538 <HAL_SPI_TransmitReceive>

	return data;
 800062e:	79bb      	ldrb	r3, [r7, #6]
}
 8000630:	4618      	mov	r0, r3
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	200003cc 	.word	0x200003cc

0800063c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000644:	f7ff ffde 	bl	8000604 <SPI_RxByte>
 8000648:	4603      	mov	r3, r0
 800064a:	461a      	mov	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	701a      	strb	r2, [r3, #0]
}
 8000650:	bf00      	nop
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}

08000658 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800065e:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <SD_ReadyWait+0x30>)
 8000660:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000664:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000666:	f7ff ffcd 	bl	8000604 <SPI_RxByte>
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	2bff      	cmp	r3, #255	; 0xff
 8000672:	d003      	beq.n	800067c <SD_ReadyWait+0x24>
 8000674:	4b04      	ldr	r3, [pc, #16]	; (8000688 <SD_ReadyWait+0x30>)
 8000676:	881b      	ldrh	r3, [r3, #0]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d1f4      	bne.n	8000666 <SD_ReadyWait+0xe>

	return res;
 800067c:	79fb      	ldrb	r3, [r7, #7]
}
 800067e:	4618      	mov	r0, r3
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	200003c4 	.word	0x200003c4

0800068c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000692:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000696:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000698:	f7ff ff72 	bl	8000580 <DESELECT>
	for(int i = 0; i < 10; i++)
 800069c:	2300      	movs	r3, #0
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	e005      	b.n	80006ae <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80006a2:	20ff      	movs	r0, #255	; 0xff
 80006a4:	f7ff ff7a 	bl	800059c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	3301      	adds	r3, #1
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	68bb      	ldr	r3, [r7, #8]
 80006b0:	2b09      	cmp	r3, #9
 80006b2:	ddf6      	ble.n	80006a2 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80006b4:	f7ff ff56 	bl	8000564 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80006b8:	2340      	movs	r3, #64	; 0x40
 80006ba:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80006c4:	2300      	movs	r3, #0
 80006c6:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80006cc:	2395      	movs	r3, #149	; 0x95
 80006ce:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80006d0:	463b      	mov	r3, r7
 80006d2:	2106      	movs	r1, #6
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ff7b 	bl	80005d0 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80006da:	e002      	b.n	80006e2 <SD_PowerOn+0x56>
	{
		cnt--;
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	3b01      	subs	r3, #1
 80006e0:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80006e2:	f7ff ff8f 	bl	8000604 <SPI_RxByte>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d002      	beq.n	80006f2 <SD_PowerOn+0x66>
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d1f4      	bne.n	80006dc <SD_PowerOn+0x50>
	}

	DESELECT();
 80006f2:	f7ff ff45 	bl	8000580 <DESELECT>
	SPI_TxByte(0XFF);
 80006f6:	20ff      	movs	r0, #255	; 0xff
 80006f8:	f7ff ff50 	bl	800059c <SPI_TxByte>

	PowerFlag = 1;
 80006fc:	4b03      	ldr	r3, [pc, #12]	; (800070c <SD_PowerOn+0x80>)
 80006fe:	2201      	movs	r2, #1
 8000700:	701a      	strb	r2, [r3, #0]
}
 8000702:	bf00      	nop
 8000704:	3710      	adds	r7, #16
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20000135 	.word	0x20000135

08000710 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000714:	4b03      	ldr	r3, [pc, #12]	; (8000724 <SD_PowerOff+0x14>)
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
}
 800071a:	bf00      	nop
 800071c:	46bd      	mov	sp, r7
 800071e:	bc80      	pop	{r7}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	20000135 	.word	0x20000135

08000728 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800072c:	4b02      	ldr	r3, [pc, #8]	; (8000738 <SD_CheckPower+0x10>)
 800072e:	781b      	ldrb	r3, [r3, #0]
}
 8000730:	4618      	mov	r0, r3
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr
 8000738:	20000135 	.word	0x20000135

0800073c <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8000746:	4b13      	ldr	r3, [pc, #76]	; (8000794 <SD_RxDataBlock+0x58>)
 8000748:	22c8      	movs	r2, #200	; 0xc8
 800074a:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 800074c:	f7ff ff5a 	bl	8000604 <SPI_RxByte>
 8000750:	4603      	mov	r3, r0
 8000752:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8000754:	7bfb      	ldrb	r3, [r7, #15]
 8000756:	2bff      	cmp	r3, #255	; 0xff
 8000758:	d103      	bne.n	8000762 <SD_RxDataBlock+0x26>
 800075a:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <SD_RxDataBlock+0x58>)
 800075c:	881b      	ldrh	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d1f4      	bne.n	800074c <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8000762:	7bfb      	ldrb	r3, [r7, #15]
 8000764:	2bfe      	cmp	r3, #254	; 0xfe
 8000766:	d001      	beq.n	800076c <SD_RxDataBlock+0x30>
 8000768:	2300      	movs	r3, #0
 800076a:	e00f      	b.n	800078c <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	1c5a      	adds	r2, r3, #1
 8000770:	607a      	str	r2, [r7, #4]
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff ff62 	bl	800063c <SPI_RxBytePtr>
	} while(len--);
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	1e5a      	subs	r2, r3, #1
 800077c:	603a      	str	r2, [r7, #0]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d1f4      	bne.n	800076c <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8000782:	f7ff ff3f 	bl	8000604 <SPI_RxByte>
	SPI_RxByte();
 8000786:	f7ff ff3d 	bl	8000604 <SPI_RxByte>

	return TRUE;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	200003c6 	.word	0x200003c6

08000798 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	460b      	mov	r3, r1
 80007a2:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80007a4:	2300      	movs	r3, #0
 80007a6:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80007a8:	f7ff ff56 	bl	8000658 <SD_ReadyWait>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2bff      	cmp	r3, #255	; 0xff
 80007b0:	d001      	beq.n	80007b6 <SD_TxDataBlock+0x1e>
 80007b2:	2300      	movs	r3, #0
 80007b4:	e02f      	b.n	8000816 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80007b6:	78fb      	ldrb	r3, [r7, #3]
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff feef 	bl	800059c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80007be:	78fb      	ldrb	r3, [r7, #3]
 80007c0:	2bfd      	cmp	r3, #253	; 0xfd
 80007c2:	d020      	beq.n	8000806 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80007c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007c8:	6878      	ldr	r0, [r7, #4]
 80007ca:	f7ff ff01 	bl	80005d0 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80007ce:	f7ff ff19 	bl	8000604 <SPI_RxByte>
		SPI_RxByte();
 80007d2:	f7ff ff17 	bl	8000604 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80007d6:	e00b      	b.n	80007f0 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80007d8:	f7ff ff14 	bl	8000604 <SPI_RxByte>
 80007dc:	4603      	mov	r3, r0
 80007de:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80007e0:	7bfb      	ldrb	r3, [r7, #15]
 80007e2:	f003 031f 	and.w	r3, r3, #31
 80007e6:	2b05      	cmp	r3, #5
 80007e8:	d006      	beq.n	80007f8 <SD_TxDataBlock+0x60>
			i++;
 80007ea:	7bbb      	ldrb	r3, [r7, #14]
 80007ec:	3301      	adds	r3, #1
 80007ee:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 80007f0:	7bbb      	ldrb	r3, [r7, #14]
 80007f2:	2b40      	cmp	r3, #64	; 0x40
 80007f4:	d9f0      	bls.n	80007d8 <SD_TxDataBlock+0x40>
 80007f6:	e000      	b.n	80007fa <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 80007f8:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 80007fa:	bf00      	nop
 80007fc:	f7ff ff02 	bl	8000604 <SPI_RxByte>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d0fa      	beq.n	80007fc <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8000806:	7bfb      	ldrb	r3, [r7, #15]
 8000808:	f003 031f 	and.w	r3, r3, #31
 800080c:	2b05      	cmp	r3, #5
 800080e:	d101      	bne.n	8000814 <SD_TxDataBlock+0x7c>
 8000810:	2301      	movs	r3, #1
 8000812:	e000      	b.n	8000816 <SD_TxDataBlock+0x7e>

	return FALSE;
 8000814:	2300      	movs	r3, #0
}
 8000816:	4618      	mov	r0, r3
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b084      	sub	sp, #16
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	6039      	str	r1, [r7, #0]
 8000828:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800082a:	f7ff ff15 	bl	8000658 <SD_ReadyWait>
 800082e:	4603      	mov	r3, r0
 8000830:	2bff      	cmp	r3, #255	; 0xff
 8000832:	d001      	beq.n	8000838 <SD_SendCmd+0x1a>
 8000834:	23ff      	movs	r3, #255	; 0xff
 8000836:	e042      	b.n	80008be <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff feae 	bl	800059c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	0e1b      	lsrs	r3, r3, #24
 8000844:	b2db      	uxtb	r3, r3
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff fea8 	bl	800059c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	0c1b      	lsrs	r3, r3, #16
 8000850:	b2db      	uxtb	r3, r3
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff fea2 	bl	800059c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	0a1b      	lsrs	r3, r3, #8
 800085c:	b2db      	uxtb	r3, r3
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff fe9c 	bl	800059c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	b2db      	uxtb	r3, r3
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff fe97 	bl	800059c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	2b40      	cmp	r3, #64	; 0x40
 8000872:	d102      	bne.n	800087a <SD_SendCmd+0x5c>
 8000874:	2395      	movs	r3, #149	; 0x95
 8000876:	73fb      	strb	r3, [r7, #15]
 8000878:	e007      	b.n	800088a <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	2b48      	cmp	r3, #72	; 0x48
 800087e:	d102      	bne.n	8000886 <SD_SendCmd+0x68>
 8000880:	2387      	movs	r3, #135	; 0x87
 8000882:	73fb      	strb	r3, [r7, #15]
 8000884:	e001      	b.n	800088a <SD_SendCmd+0x6c>
	else crc = 1;
 8000886:	2301      	movs	r3, #1
 8000888:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	4618      	mov	r0, r3
 800088e:	f7ff fe85 	bl	800059c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	2b4c      	cmp	r3, #76	; 0x4c
 8000896:	d101      	bne.n	800089c <SD_SendCmd+0x7e>
 8000898:	f7ff feb4 	bl	8000604 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 800089c:	230a      	movs	r3, #10
 800089e:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80008a0:	f7ff feb0 	bl	8000604 <SPI_RxByte>
 80008a4:	4603      	mov	r3, r0
 80008a6:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80008a8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	da05      	bge.n	80008bc <SD_SendCmd+0x9e>
 80008b0:	7bbb      	ldrb	r3, [r7, #14]
 80008b2:	3b01      	subs	r3, #1
 80008b4:	73bb      	strb	r3, [r7, #14]
 80008b6:	7bbb      	ldrb	r3, [r7, #14]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d1f1      	bne.n	80008a0 <SD_SendCmd+0x82>

	return res;
 80008bc:	7b7b      	ldrb	r3, [r7, #13]
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3710      	adds	r7, #16
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 80008c8:	b590      	push	{r4, r7, lr}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80008d2:	79fb      	ldrb	r3, [r7, #7]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <SD_disk_initialize+0x14>
 80008d8:	2301      	movs	r3, #1
 80008da:	e0d1      	b.n	8000a80 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80008dc:	4b6a      	ldr	r3, [pc, #424]	; (8000a88 <SD_disk_initialize+0x1c0>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	f003 0302 	and.w	r3, r3, #2
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d003      	beq.n	80008f2 <SD_disk_initialize+0x2a>
 80008ea:	4b67      	ldr	r3, [pc, #412]	; (8000a88 <SD_disk_initialize+0x1c0>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	e0c6      	b.n	8000a80 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 80008f2:	f7ff fecb 	bl	800068c <SD_PowerOn>

	/* slave select */
	SELECT();
 80008f6:	f7ff fe35 	bl	8000564 <SELECT>

	/* check disk type */
	type = 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80008fe:	2100      	movs	r1, #0
 8000900:	2040      	movs	r0, #64	; 0x40
 8000902:	f7ff ff8c 	bl	800081e <SD_SendCmd>
 8000906:	4603      	mov	r3, r0
 8000908:	2b01      	cmp	r3, #1
 800090a:	f040 80a1 	bne.w	8000a50 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800090e:	4b5f      	ldr	r3, [pc, #380]	; (8000a8c <SD_disk_initialize+0x1c4>)
 8000910:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000914:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000916:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800091a:	2048      	movs	r0, #72	; 0x48
 800091c:	f7ff ff7f 	bl	800081e <SD_SendCmd>
 8000920:	4603      	mov	r3, r0
 8000922:	2b01      	cmp	r3, #1
 8000924:	d155      	bne.n	80009d2 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8000926:	2300      	movs	r3, #0
 8000928:	73fb      	strb	r3, [r7, #15]
 800092a:	e00c      	b.n	8000946 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 800092c:	7bfc      	ldrb	r4, [r7, #15]
 800092e:	f7ff fe69 	bl	8000604 <SPI_RxByte>
 8000932:	4603      	mov	r3, r0
 8000934:	461a      	mov	r2, r3
 8000936:	f107 0310 	add.w	r3, r7, #16
 800093a:	4423      	add	r3, r4
 800093c:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000940:	7bfb      	ldrb	r3, [r7, #15]
 8000942:	3301      	adds	r3, #1
 8000944:	73fb      	strb	r3, [r7, #15]
 8000946:	7bfb      	ldrb	r3, [r7, #15]
 8000948:	2b03      	cmp	r3, #3
 800094a:	d9ef      	bls.n	800092c <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 800094c:	7abb      	ldrb	r3, [r7, #10]
 800094e:	2b01      	cmp	r3, #1
 8000950:	d17e      	bne.n	8000a50 <SD_disk_initialize+0x188>
 8000952:	7afb      	ldrb	r3, [r7, #11]
 8000954:	2baa      	cmp	r3, #170	; 0xaa
 8000956:	d17b      	bne.n	8000a50 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000958:	2100      	movs	r1, #0
 800095a:	2077      	movs	r0, #119	; 0x77
 800095c:	f7ff ff5f 	bl	800081e <SD_SendCmd>
 8000960:	4603      	mov	r3, r0
 8000962:	2b01      	cmp	r3, #1
 8000964:	d807      	bhi.n	8000976 <SD_disk_initialize+0xae>
 8000966:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800096a:	2069      	movs	r0, #105	; 0x69
 800096c:	f7ff ff57 	bl	800081e <SD_SendCmd>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d004      	beq.n	8000980 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8000976:	4b45      	ldr	r3, [pc, #276]	; (8000a8c <SD_disk_initialize+0x1c4>)
 8000978:	881b      	ldrh	r3, [r3, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d1ec      	bne.n	8000958 <SD_disk_initialize+0x90>
 800097e:	e000      	b.n	8000982 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000980:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000982:	4b42      	ldr	r3, [pc, #264]	; (8000a8c <SD_disk_initialize+0x1c4>)
 8000984:	881b      	ldrh	r3, [r3, #0]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d062      	beq.n	8000a50 <SD_disk_initialize+0x188>
 800098a:	2100      	movs	r1, #0
 800098c:	207a      	movs	r0, #122	; 0x7a
 800098e:	f7ff ff46 	bl	800081e <SD_SendCmd>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d15b      	bne.n	8000a50 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8000998:	2300      	movs	r3, #0
 800099a:	73fb      	strb	r3, [r7, #15]
 800099c:	e00c      	b.n	80009b8 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 800099e:	7bfc      	ldrb	r4, [r7, #15]
 80009a0:	f7ff fe30 	bl	8000604 <SPI_RxByte>
 80009a4:	4603      	mov	r3, r0
 80009a6:	461a      	mov	r2, r3
 80009a8:	f107 0310 	add.w	r3, r7, #16
 80009ac:	4423      	add	r3, r4
 80009ae:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80009b2:	7bfb      	ldrb	r3, [r7, #15]
 80009b4:	3301      	adds	r3, #1
 80009b6:	73fb      	strb	r3, [r7, #15]
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
 80009ba:	2b03      	cmp	r3, #3
 80009bc:	d9ef      	bls.n	800099e <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80009be:	7a3b      	ldrb	r3, [r7, #8]
 80009c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <SD_disk_initialize+0x104>
 80009c8:	230c      	movs	r3, #12
 80009ca:	e000      	b.n	80009ce <SD_disk_initialize+0x106>
 80009cc:	2304      	movs	r3, #4
 80009ce:	73bb      	strb	r3, [r7, #14]
 80009d0:	e03e      	b.n	8000a50 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80009d2:	2100      	movs	r1, #0
 80009d4:	2077      	movs	r0, #119	; 0x77
 80009d6:	f7ff ff22 	bl	800081e <SD_SendCmd>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d808      	bhi.n	80009f2 <SD_disk_initialize+0x12a>
 80009e0:	2100      	movs	r1, #0
 80009e2:	2069      	movs	r0, #105	; 0x69
 80009e4:	f7ff ff1b 	bl	800081e <SD_SendCmd>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d801      	bhi.n	80009f2 <SD_disk_initialize+0x12a>
 80009ee:	2302      	movs	r3, #2
 80009f0:	e000      	b.n	80009f4 <SD_disk_initialize+0x12c>
 80009f2:	2301      	movs	r3, #1
 80009f4:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 80009f6:	7bbb      	ldrb	r3, [r7, #14]
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	d10e      	bne.n	8000a1a <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80009fc:	2100      	movs	r1, #0
 80009fe:	2077      	movs	r0, #119	; 0x77
 8000a00:	f7ff ff0d 	bl	800081e <SD_SendCmd>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d80e      	bhi.n	8000a28 <SD_disk_initialize+0x160>
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	2069      	movs	r0, #105	; 0x69
 8000a0e:	f7ff ff06 	bl	800081e <SD_SendCmd>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d107      	bne.n	8000a28 <SD_disk_initialize+0x160>
 8000a18:	e00c      	b.n	8000a34 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2041      	movs	r0, #65	; 0x41
 8000a1e:	f7ff fefe 	bl	800081e <SD_SendCmd>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d004      	beq.n	8000a32 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000a28:	4b18      	ldr	r3, [pc, #96]	; (8000a8c <SD_disk_initialize+0x1c4>)
 8000a2a:	881b      	ldrh	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d1e2      	bne.n	80009f6 <SD_disk_initialize+0x12e>
 8000a30:	e000      	b.n	8000a34 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a32:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000a34:	4b15      	ldr	r3, [pc, #84]	; (8000a8c <SD_disk_initialize+0x1c4>)
 8000a36:	881b      	ldrh	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d007      	beq.n	8000a4c <SD_disk_initialize+0x184>
 8000a3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a40:	2050      	movs	r0, #80	; 0x50
 8000a42:	f7ff feec 	bl	800081e <SD_SendCmd>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <SD_disk_initialize+0x188>
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000a50:	4a0f      	ldr	r2, [pc, #60]	; (8000a90 <SD_disk_initialize+0x1c8>)
 8000a52:	7bbb      	ldrb	r3, [r7, #14]
 8000a54:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000a56:	f7ff fd93 	bl	8000580 <DESELECT>
	SPI_RxByte();
 8000a5a:	f7ff fdd3 	bl	8000604 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000a5e:	7bbb      	ldrb	r3, [r7, #14]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d008      	beq.n	8000a76 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000a64:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <SD_disk_initialize+0x1c0>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	f023 0301 	bic.w	r3, r3, #1
 8000a6e:	b2da      	uxtb	r2, r3
 8000a70:	4b05      	ldr	r3, [pc, #20]	; (8000a88 <SD_disk_initialize+0x1c0>)
 8000a72:	701a      	strb	r2, [r3, #0]
 8000a74:	e001      	b.n	8000a7a <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000a76:	f7ff fe4b 	bl	8000710 <SD_PowerOff>
	}

	return Stat;
 8000a7a:	4b03      	ldr	r3, [pc, #12]	; (8000a88 <SD_disk_initialize+0x1c0>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	b2db      	uxtb	r3, r3
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3714      	adds	r7, #20
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd90      	pop	{r4, r7, pc}
 8000a88:	20000000 	.word	0x20000000
 8000a8c:	200003c6 	.word	0x200003c6
 8000a90:	20000134 	.word	0x20000134

08000a94 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <SD_disk_status+0x14>
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	e002      	b.n	8000aae <SD_disk_status+0x1a>
	return Stat;
 8000aa8:	4b03      	ldr	r3, [pc, #12]	; (8000ab8 <SD_disk_status+0x24>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	b2db      	uxtb	r3, r3
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bc80      	pop	{r7}
 8000ab6:	4770      	bx	lr
 8000ab8:	20000000 	.word	0x20000000

08000abc <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60b9      	str	r1, [r7, #8]
 8000ac4:	607a      	str	r2, [r7, #4]
 8000ac6:	603b      	str	r3, [r7, #0]
 8000ac8:	4603      	mov	r3, r0
 8000aca:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d102      	bne.n	8000ad8 <SD_disk_read+0x1c>
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d101      	bne.n	8000adc <SD_disk_read+0x20>
 8000ad8:	2304      	movs	r3, #4
 8000ada:	e051      	b.n	8000b80 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000adc:	4b2a      	ldr	r3, [pc, #168]	; (8000b88 <SD_disk_read+0xcc>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <SD_disk_read+0x32>
 8000aea:	2303      	movs	r3, #3
 8000aec:	e048      	b.n	8000b80 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000aee:	4b27      	ldr	r3, [pc, #156]	; (8000b8c <SD_disk_read+0xd0>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	f003 0304 	and.w	r3, r3, #4
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d102      	bne.n	8000b00 <SD_disk_read+0x44>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	025b      	lsls	r3, r3, #9
 8000afe:	607b      	str	r3, [r7, #4]

	SELECT();
 8000b00:	f7ff fd30 	bl	8000564 <SELECT>

	if (count == 1)
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d111      	bne.n	8000b2e <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000b0a:	6879      	ldr	r1, [r7, #4]
 8000b0c:	2051      	movs	r0, #81	; 0x51
 8000b0e:	f7ff fe86 	bl	800081e <SD_SendCmd>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d129      	bne.n	8000b6c <SD_disk_read+0xb0>
 8000b18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b1c:	68b8      	ldr	r0, [r7, #8]
 8000b1e:	f7ff fe0d 	bl	800073c <SD_RxDataBlock>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d021      	beq.n	8000b6c <SD_disk_read+0xb0>
 8000b28:	2300      	movs	r3, #0
 8000b2a:	603b      	str	r3, [r7, #0]
 8000b2c:	e01e      	b.n	8000b6c <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	2052      	movs	r0, #82	; 0x52
 8000b32:	f7ff fe74 	bl	800081e <SD_SendCmd>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d117      	bne.n	8000b6c <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b40:	68b8      	ldr	r0, [r7, #8]
 8000b42:	f7ff fdfb 	bl	800073c <SD_RxDataBlock>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d00a      	beq.n	8000b62 <SD_disk_read+0xa6>
				buff += 512;
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000b52:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	3b01      	subs	r3, #1
 8000b58:	603b      	str	r3, [r7, #0]
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d1ed      	bne.n	8000b3c <SD_disk_read+0x80>
 8000b60:	e000      	b.n	8000b64 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b62:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000b64:	2100      	movs	r1, #0
 8000b66:	204c      	movs	r0, #76	; 0x4c
 8000b68:	f7ff fe59 	bl	800081e <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000b6c:	f7ff fd08 	bl	8000580 <DESELECT>
	SPI_RxByte();
 8000b70:	f7ff fd48 	bl	8000604 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	bf14      	ite	ne
 8000b7a:	2301      	movne	r3, #1
 8000b7c:	2300      	moveq	r3, #0
 8000b7e:	b2db      	uxtb	r3, r3
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000000 	.word	0x20000000
 8000b8c:	20000134 	.word	0x20000134

08000b90 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60b9      	str	r1, [r7, #8]
 8000b98:	607a      	str	r2, [r7, #4]
 8000b9a:	603b      	str	r3, [r7, #0]
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000ba0:	7bfb      	ldrb	r3, [r7, #15]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d102      	bne.n	8000bac <SD_disk_write+0x1c>
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d101      	bne.n	8000bb0 <SD_disk_write+0x20>
 8000bac:	2304      	movs	r3, #4
 8000bae:	e06b      	b.n	8000c88 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000bb0:	4b37      	ldr	r3, [pc, #220]	; (8000c90 <SD_disk_write+0x100>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <SD_disk_write+0x32>
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	e062      	b.n	8000c88 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000bc2:	4b33      	ldr	r3, [pc, #204]	; (8000c90 <SD_disk_write+0x100>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	f003 0304 	and.w	r3, r3, #4
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <SD_disk_write+0x44>
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	e059      	b.n	8000c88 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000bd4:	4b2f      	ldr	r3, [pc, #188]	; (8000c94 <SD_disk_write+0x104>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	f003 0304 	and.w	r3, r3, #4
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <SD_disk_write+0x56>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	025b      	lsls	r3, r3, #9
 8000be4:	607b      	str	r3, [r7, #4]

	SELECT();
 8000be6:	f7ff fcbd 	bl	8000564 <SELECT>

	if (count == 1)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d110      	bne.n	8000c12 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000bf0:	6879      	ldr	r1, [r7, #4]
 8000bf2:	2058      	movs	r0, #88	; 0x58
 8000bf4:	f7ff fe13 	bl	800081e <SD_SendCmd>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d13a      	bne.n	8000c74 <SD_disk_write+0xe4>
 8000bfe:	21fe      	movs	r1, #254	; 0xfe
 8000c00:	68b8      	ldr	r0, [r7, #8]
 8000c02:	f7ff fdc9 	bl	8000798 <SD_TxDataBlock>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d033      	beq.n	8000c74 <SD_disk_write+0xe4>
			count = 0;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	e030      	b.n	8000c74 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000c12:	4b20      	ldr	r3, [pc, #128]	; (8000c94 <SD_disk_write+0x104>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d007      	beq.n	8000c2e <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000c1e:	2100      	movs	r1, #0
 8000c20:	2077      	movs	r0, #119	; 0x77
 8000c22:	f7ff fdfc 	bl	800081e <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000c26:	6839      	ldr	r1, [r7, #0]
 8000c28:	2057      	movs	r0, #87	; 0x57
 8000c2a:	f7ff fdf8 	bl	800081e <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000c2e:	6879      	ldr	r1, [r7, #4]
 8000c30:	2059      	movs	r0, #89	; 0x59
 8000c32:	f7ff fdf4 	bl	800081e <SD_SendCmd>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d11b      	bne.n	8000c74 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c3c:	21fc      	movs	r1, #252	; 0xfc
 8000c3e:	68b8      	ldr	r0, [r7, #8]
 8000c40:	f7ff fdaa 	bl	8000798 <SD_TxDataBlock>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d00a      	beq.n	8000c60 <SD_disk_write+0xd0>
				buff += 512;
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c50:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	3b01      	subs	r3, #1
 8000c56:	603b      	str	r3, [r7, #0]
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d1ee      	bne.n	8000c3c <SD_disk_write+0xac>
 8000c5e:	e000      	b.n	8000c62 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c60:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000c62:	21fd      	movs	r1, #253	; 0xfd
 8000c64:	2000      	movs	r0, #0
 8000c66:	f7ff fd97 	bl	8000798 <SD_TxDataBlock>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d101      	bne.n	8000c74 <SD_disk_write+0xe4>
			{
				count = 1;
 8000c70:	2301      	movs	r3, #1
 8000c72:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000c74:	f7ff fc84 	bl	8000580 <DESELECT>
	SPI_RxByte();
 8000c78:	f7ff fcc4 	bl	8000604 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	bf14      	ite	ne
 8000c82:	2301      	movne	r3, #1
 8000c84:	2300      	moveq	r3, #0
 8000c86:	b2db      	uxtb	r3, r3
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000000 	.word	0x20000000
 8000c94:	20000134 	.word	0x20000134

08000c98 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000c98:	b590      	push	{r4, r7, lr}
 8000c9a:	b08b      	sub	sp, #44	; 0x2c
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	603a      	str	r2, [r7, #0]
 8000ca2:	71fb      	strb	r3, [r7, #7]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <SD_disk_ioctl+0x1e>
 8000cb2:	2304      	movs	r3, #4
 8000cb4:	e115      	b.n	8000ee2 <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8000cbc:	79bb      	ldrb	r3, [r7, #6]
 8000cbe:	2b05      	cmp	r3, #5
 8000cc0:	d124      	bne.n	8000d0c <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000cc2:	6a3b      	ldr	r3, [r7, #32]
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	d012      	beq.n	8000cf0 <SD_disk_ioctl+0x58>
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	dc1a      	bgt.n	8000d04 <SD_disk_ioctl+0x6c>
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d002      	beq.n	8000cd8 <SD_disk_ioctl+0x40>
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d006      	beq.n	8000ce4 <SD_disk_ioctl+0x4c>
 8000cd6:	e015      	b.n	8000d04 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000cd8:	f7ff fd1a 	bl	8000710 <SD_PowerOff>
			res = RES_OK;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000ce2:	e0fc      	b.n	8000ede <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8000ce4:	f7ff fcd2 	bl	800068c <SD_PowerOn>
			res = RES_OK;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000cee:	e0f6      	b.n	8000ede <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000cf0:	6a3b      	ldr	r3, [r7, #32]
 8000cf2:	1c5c      	adds	r4, r3, #1
 8000cf4:	f7ff fd18 	bl	8000728 <SD_CheckPower>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d02:	e0ec      	b.n	8000ede <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8000d04:	2304      	movs	r3, #4
 8000d06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000d0a:	e0e8      	b.n	8000ede <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000d0c:	4b77      	ldr	r3, [pc, #476]	; (8000eec <SD_disk_ioctl+0x254>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <SD_disk_ioctl+0x86>
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	e0e1      	b.n	8000ee2 <SD_disk_ioctl+0x24a>

		SELECT();
 8000d1e:	f7ff fc21 	bl	8000564 <SELECT>

		switch (ctrl)
 8000d22:	79bb      	ldrb	r3, [r7, #6]
 8000d24:	2b0d      	cmp	r3, #13
 8000d26:	f200 80cb 	bhi.w	8000ec0 <SD_disk_ioctl+0x228>
 8000d2a:	a201      	add	r2, pc, #4	; (adr r2, 8000d30 <SD_disk_ioctl+0x98>)
 8000d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d30:	08000e2b 	.word	0x08000e2b
 8000d34:	08000d69 	.word	0x08000d69
 8000d38:	08000e1b 	.word	0x08000e1b
 8000d3c:	08000ec1 	.word	0x08000ec1
 8000d40:	08000ec1 	.word	0x08000ec1
 8000d44:	08000ec1 	.word	0x08000ec1
 8000d48:	08000ec1 	.word	0x08000ec1
 8000d4c:	08000ec1 	.word	0x08000ec1
 8000d50:	08000ec1 	.word	0x08000ec1
 8000d54:	08000ec1 	.word	0x08000ec1
 8000d58:	08000ec1 	.word	0x08000ec1
 8000d5c:	08000e3d 	.word	0x08000e3d
 8000d60:	08000e61 	.word	0x08000e61
 8000d64:	08000e85 	.word	0x08000e85
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000d68:	2100      	movs	r1, #0
 8000d6a:	2049      	movs	r0, #73	; 0x49
 8000d6c:	f7ff fd57 	bl	800081e <SD_SendCmd>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 80a8 	bne.w	8000ec8 <SD_disk_ioctl+0x230>
 8000d78:	f107 030c 	add.w	r3, r7, #12
 8000d7c:	2110      	movs	r1, #16
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fcdc 	bl	800073c <SD_RxDataBlock>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	f000 809e 	beq.w	8000ec8 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8000d8c:	7b3b      	ldrb	r3, [r7, #12]
 8000d8e:	099b      	lsrs	r3, r3, #6
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d10e      	bne.n	8000db4 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000d96:	7d7b      	ldrb	r3, [r7, #21]
 8000d98:	b29a      	uxth	r2, r3
 8000d9a:	7d3b      	ldrb	r3, [r7, #20]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	021b      	lsls	r3, r3, #8
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	4413      	add	r3, r2
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	3301      	adds	r3, #1
 8000da8:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000daa:	8bfb      	ldrh	r3, [r7, #30]
 8000dac:	029a      	lsls	r2, r3, #10
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	e02e      	b.n	8000e12 <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000db4:	7c7b      	ldrb	r3, [r7, #17]
 8000db6:	f003 030f 	and.w	r3, r3, #15
 8000dba:	b2da      	uxtb	r2, r3
 8000dbc:	7dbb      	ldrb	r3, [r7, #22]
 8000dbe:	09db      	lsrs	r3, r3, #7
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	4413      	add	r3, r2
 8000dc4:	b2da      	uxtb	r2, r3
 8000dc6:	7d7b      	ldrb	r3, [r7, #21]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	f003 0306 	and.w	r3, r3, #6
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	4413      	add	r3, r2
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	3302      	adds	r3, #2
 8000dd8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000ddc:	7d3b      	ldrb	r3, [r7, #20]
 8000dde:	099b      	lsrs	r3, r3, #6
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	b29a      	uxth	r2, r3
 8000de4:	7cfb      	ldrb	r3, [r7, #19]
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	b29b      	uxth	r3, r3
 8000dec:	4413      	add	r3, r2
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	7cbb      	ldrb	r3, [r7, #18]
 8000df2:	029b      	lsls	r3, r3, #10
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	4413      	add	r3, r2
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	3301      	adds	r3, #1
 8000e02:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e04:	8bfa      	ldrh	r2, [r7, #30]
 8000e06:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e0a:	3b09      	subs	r3, #9
 8000e0c:	409a      	lsls	r2, r3
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000e12:	2300      	movs	r3, #0
 8000e14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8000e18:	e056      	b.n	8000ec8 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e20:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000e22:	2300      	movs	r3, #0
 8000e24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e28:	e055      	b.n	8000ed6 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000e2a:	f7ff fc15 	bl	8000658 <SD_ReadyWait>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2bff      	cmp	r3, #255	; 0xff
 8000e32:	d14b      	bne.n	8000ecc <SD_disk_ioctl+0x234>
 8000e34:	2300      	movs	r3, #0
 8000e36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e3a:	e047      	b.n	8000ecc <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2049      	movs	r0, #73	; 0x49
 8000e40:	f7ff fced 	bl	800081e <SD_SendCmd>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d142      	bne.n	8000ed0 <SD_disk_ioctl+0x238>
 8000e4a:	2110      	movs	r1, #16
 8000e4c:	6a38      	ldr	r0, [r7, #32]
 8000e4e:	f7ff fc75 	bl	800073c <SD_RxDataBlock>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d03b      	beq.n	8000ed0 <SD_disk_ioctl+0x238>
 8000e58:	2300      	movs	r3, #0
 8000e5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e5e:	e037      	b.n	8000ed0 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e60:	2100      	movs	r1, #0
 8000e62:	204a      	movs	r0, #74	; 0x4a
 8000e64:	f7ff fcdb 	bl	800081e <SD_SendCmd>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d132      	bne.n	8000ed4 <SD_disk_ioctl+0x23c>
 8000e6e:	2110      	movs	r1, #16
 8000e70:	6a38      	ldr	r0, [r7, #32]
 8000e72:	f7ff fc63 	bl	800073c <SD_RxDataBlock>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d02b      	beq.n	8000ed4 <SD_disk_ioctl+0x23c>
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e82:	e027      	b.n	8000ed4 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000e84:	2100      	movs	r1, #0
 8000e86:	207a      	movs	r0, #122	; 0x7a
 8000e88:	f7ff fcc9 	bl	800081e <SD_SendCmd>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d116      	bne.n	8000ec0 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8000e92:	2300      	movs	r3, #0
 8000e94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000e98:	e00b      	b.n	8000eb2 <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8000e9a:	6a3c      	ldr	r4, [r7, #32]
 8000e9c:	1c63      	adds	r3, r4, #1
 8000e9e:	623b      	str	r3, [r7, #32]
 8000ea0:	f7ff fbb0 	bl	8000604 <SPI_RxByte>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000ea8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000eac:	3301      	adds	r3, #1
 8000eae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000eb2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000eb6:	2b03      	cmp	r3, #3
 8000eb8:	d9ef      	bls.n	8000e9a <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8000ec0:	2304      	movs	r3, #4
 8000ec2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000ec6:	e006      	b.n	8000ed6 <SD_disk_ioctl+0x23e>
			break;
 8000ec8:	bf00      	nop
 8000eca:	e004      	b.n	8000ed6 <SD_disk_ioctl+0x23e>
			break;
 8000ecc:	bf00      	nop
 8000ece:	e002      	b.n	8000ed6 <SD_disk_ioctl+0x23e>
			break;
 8000ed0:	bf00      	nop
 8000ed2:	e000      	b.n	8000ed6 <SD_disk_ioctl+0x23e>
			break;
 8000ed4:	bf00      	nop
		}

		DESELECT();
 8000ed6:	f7ff fb53 	bl	8000580 <DESELECT>
		SPI_RxByte();
 8000eda:	f7ff fb93 	bl	8000604 <SPI_RxByte>
	}

	return res;
 8000ede:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	372c      	adds	r7, #44	; 0x2c
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd90      	pop	{r4, r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000000 	.word	0x20000000

08000ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efa:	f001 f856 	bl	8001faa <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000efe:	f000 f86d 	bl	8000fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
    // ITM_Port32(31) = 1;
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f02:	f000 fa3f 	bl	8001384 <MX_GPIO_Init>
  MX_ADC_Init();
 8000f06:	f000 f8cf 	bl	80010a8 <MX_ADC_Init>
  MX_I2C1_Init();
 8000f0a:	f000 f925 	bl	8001158 <MX_I2C1_Init>
  MX_SPI2_Init();
 8000f0e:	f000 f9d9 	bl	80012c4 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 8000f12:	f000 fa0d 	bl	8001330 <MX_USART3_UART_Init>
  MX_FATFS_Init();
 8000f16:	f005 ffb1 	bl	8006e7c <MX_FATFS_Init>
  MX_RTC_Init();
 8000f1a:	f000 f94b 	bl	80011b4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
    // TODO: Initialize Wifi + database
    //  wifi_init();

    muxInit();
 8000f1e:	f000 fb69 	bl	80015f4 <muxInit>
    // ITM_Port32(31) = 2;

    // int voltage_thresh_count = 0;
    int pressure_data[NUM_NODES] = {0};
 8000f22:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8000f26:	4618      	mov	r0, r3
 8000f28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	f009 fc3a 	bl	800a7a8 <memset>
    int pressure_data_offsets[NUM_NODES] = {0};
 8000f34:	463b      	mov	r3, r7
 8000f36:	4618      	mov	r0, r3
 8000f38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	f009 fc32 	bl	800a7a8 <memset>

    HAL_Delay(500);
 8000f44:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f48:	f001 f89e 	bl	8002088 <HAL_Delay>

    HAL_RTC_GetDate(&hrtc, &nDate, RTC_FORMAT_BIN);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	491d      	ldr	r1, [pc, #116]	; (8000fc4 <main+0xd4>)
 8000f50:	481d      	ldr	r0, [pc, #116]	; (8000fc8 <main+0xd8>)
 8000f52:	f004 fee3 	bl	8005d1c <HAL_RTC_GetDate>

    /* Mount the SD card */
    f_mount(&fs, "", 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	491c      	ldr	r1, [pc, #112]	; (8000fcc <main+0xdc>)
 8000f5a:	481d      	ldr	r0, [pc, #116]	; (8000fd0 <main+0xe0>)
 8000f5c:	f008 f9c8 	bl	80092f0 <f_mount>

    sprintf(date, "%02u-%02u-%02u.csv", nDate.Month, nDate.Date, nDate.Year);
 8000f60:	4b18      	ldr	r3, [pc, #96]	; (8000fc4 <main+0xd4>)
 8000f62:	785b      	ldrb	r3, [r3, #1]
 8000f64:	461a      	mov	r2, r3
 8000f66:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <main+0xd4>)
 8000f68:	789b      	ldrb	r3, [r3, #2]
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4b15      	ldr	r3, [pc, #84]	; (8000fc4 <main+0xd4>)
 8000f6e:	78db      	ldrb	r3, [r3, #3]
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	460b      	mov	r3, r1
 8000f74:	4917      	ldr	r1, [pc, #92]	; (8000fd4 <main+0xe4>)
 8000f76:	4818      	ldr	r0, [pc, #96]	; (8000fd8 <main+0xe8>)
 8000f78:	f009 fc1e 	bl	800a7b8 <siprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    /* Calibrate the nodes */
    calibrate(pressure_data_offsets, sizeof(pressure_data_offsets)/sizeof(*pressure_data_offsets));
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f82:	4618      	mov	r0, r3
 8000f84:	f000 fd36 	bl	80019f4 <calibrate>

    HAL_Delay(1000);
 8000f88:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f8c:	f001 f87c 	bl	8002088 <HAL_Delay>
    {
      /* USER CODE END WHILE */

      /* USER CODE BEGIN 3 */
      /* Reset the pressure data array */
      memcpy(pressure_data, pressure_data_offsets, sizeof(pressure_data));
 8000f90:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8000f94:	463b      	mov	r3, r7
 8000f96:	4610      	mov	r0, r2
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	f009 fbf4 	bl	800a78c <memcpy>

      /* Sample all nodes on mat */
      sampleMat(pressure_data, sizeof(pressure_data)/sizeof(*pressure_data));
 8000fa4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8000fa8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fac:	4618      	mov	r0, r3
 8000fae:	f000 fc97 	bl	80018e0 <sampleMat>

	  /* Write to SD card */
	  logData2SDCard(pressure_data, sizeof(pressure_data)/sizeof(*pressure_data));
 8000fb2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8000fb6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 fad2 	bl	8001564 <logData2SDCard>
      memcpy(pressure_data, pressure_data_offsets, sizeof(pressure_data));
 8000fc0:	e7e6      	b.n	8000f90 <main+0xa0>
 8000fc2:	bf00      	nop
 8000fc4:	200014b0 	.word	0x200014b0
 8000fc8:	2000151c 	.word	0x2000151c
 8000fcc:	0800b028 	.word	0x0800b028
 8000fd0:	20000424 	.word	0x20000424
 8000fd4:	0800b02c 	.word	0x0800b02c
 8000fd8:	2000154c 	.word	0x2000154c

08000fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b096      	sub	sp, #88	; 0x58
 8000fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fe6:	2234      	movs	r2, #52	; 0x34
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f009 fbdc 	bl	800a7a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff0:	f107 0310 	add.w	r3, r7, #16
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800100a:	4b26      	ldr	r3, [pc, #152]	; (80010a4 <SystemClock_Config+0xc8>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001012:	4a24      	ldr	r2, [pc, #144]	; (80010a4 <SystemClock_Config+0xc8>)
 8001014:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001018:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 800101a:	230b      	movs	r3, #11
 800101c:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800101e:	2301      	movs	r3, #1
 8001020:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001022:	2301      	movs	r3, #1
 8001024:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001026:	2310      	movs	r3, #16
 8001028:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800102a:	2301      	movs	r3, #1
 800102c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800102e:	2302      	movs	r3, #2
 8001030:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001032:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001036:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8001038:	2300      	movs	r3, #0
 800103a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 800103c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001040:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001042:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001046:	4618      	mov	r0, r3
 8001048:	f003 fd96 	bl	8004b78 <HAL_RCC_OscConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001052:	f000 fd19 	bl	8001a88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001056:	230f      	movs	r3, #15
 8001058:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105a:	2303      	movs	r3, #3
 800105c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800105e:	2300      	movs	r3, #0
 8001060:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001066:	2300      	movs	r3, #0
 8001068:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800106a:	f107 0310 	add.w	r3, r7, #16
 800106e:	2101      	movs	r1, #1
 8001070:	4618      	mov	r0, r3
 8001072:	f004 f8b1 	bl	80051d8 <HAL_RCC_ClockConfig>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800107c:	f000 fd04 	bl	8001a88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001080:	2301      	movs	r3, #1
 8001082:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001084:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001088:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	4618      	mov	r0, r3
 800108e:	f004 fb0f 	bl	80056b0 <HAL_RCCEx_PeriphCLKConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001098:	f000 fcf6 	bl	8001a88 <Error_Handler>
  }
}
 800109c:	bf00      	nop
 800109e:	3758      	adds	r7, #88	; 0x58
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40007000 	.word	0x40007000

080010a8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */
  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN ADC_Init 1 */
  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80010b8:	4b25      	ldr	r3, [pc, #148]	; (8001150 <MX_ADC_Init+0xa8>)
 80010ba:	4a26      	ldr	r2, [pc, #152]	; (8001154 <MX_ADC_Init+0xac>)
 80010bc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010be:	4b24      	ldr	r3, [pc, #144]	; (8001150 <MX_ADC_Init+0xa8>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80010c4:	4b22      	ldr	r3, [pc, #136]	; (8001150 <MX_ADC_Init+0xa8>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ca:	4b21      	ldr	r3, [pc, #132]	; (8001150 <MX_ADC_Init+0xa8>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010d0:	4b1f      	ldr	r3, [pc, #124]	; (8001150 <MX_ADC_Init+0xa8>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010d6:	4b1e      	ldr	r3, [pc, #120]	; (8001150 <MX_ADC_Init+0xa8>)
 80010d8:	2200      	movs	r2, #0
 80010da:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 80010dc:	4b1c      	ldr	r3, [pc, #112]	; (8001150 <MX_ADC_Init+0xa8>)
 80010de:	2200      	movs	r2, #0
 80010e0:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 80010e2:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <MX_ADC_Init+0xa8>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80010e8:	4b19      	ldr	r3, [pc, #100]	; (8001150 <MX_ADC_Init+0xa8>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 80010ee:	4b18      	ldr	r3, [pc, #96]	; (8001150 <MX_ADC_Init+0xa8>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 80010f6:	4b16      	ldr	r3, [pc, #88]	; (8001150 <MX_ADC_Init+0xa8>)
 80010f8:	2201      	movs	r2, #1
 80010fa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80010fc:	4b14      	ldr	r3, [pc, #80]	; (8001150 <MX_ADC_Init+0xa8>)
 80010fe:	2200      	movs	r2, #0
 8001100:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001104:	4b12      	ldr	r3, [pc, #72]	; (8001150 <MX_ADC_Init+0xa8>)
 8001106:	2210      	movs	r2, #16
 8001108:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800110a:	4b11      	ldr	r3, [pc, #68]	; (8001150 <MX_ADC_Init+0xa8>)
 800110c:	2200      	movs	r2, #0
 800110e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001110:	4b0f      	ldr	r3, [pc, #60]	; (8001150 <MX_ADC_Init+0xa8>)
 8001112:	2200      	movs	r2, #0
 8001114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001118:	480d      	ldr	r0, [pc, #52]	; (8001150 <MX_ADC_Init+0xa8>)
 800111a:	f000 ffd7 	bl	80020cc <HAL_ADC_Init>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_ADC_Init+0x80>
  {
    Error_Handler();
 8001124:	f000 fcb0 	bl	8001a88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001128:	2309      	movs	r3, #9
 800112a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800112c:	2301      	movs	r3, #1
 800112e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_48CYCLES;
 8001130:	2304      	movs	r3, #4
 8001132:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001134:	1d3b      	adds	r3, r7, #4
 8001136:	4619      	mov	r1, r3
 8001138:	4805      	ldr	r0, [pc, #20]	; (8001150 <MX_ADC_Init+0xa8>)
 800113a:	f001 fa35 	bl	80025a8 <HAL_ADC_ConfigChannel>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 8001144:	f000 fca0 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */
  /* USER CODE END ADC_Init 2 */

}
 8001148:	bf00      	nop
 800114a:	3710      	adds	r7, #16
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20001560 	.word	0x20001560
 8001154:	40012400 	.word	0x40012400

08001158 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800115c:	4b12      	ldr	r3, [pc, #72]	; (80011a8 <MX_I2C1_Init+0x50>)
 800115e:	4a13      	ldr	r2, [pc, #76]	; (80011ac <MX_I2C1_Init+0x54>)
 8001160:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001162:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <MX_I2C1_Init+0x50>)
 8001164:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <MX_I2C1_Init+0x58>)
 8001166:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001168:	4b0f      	ldr	r3, [pc, #60]	; (80011a8 <MX_I2C1_Init+0x50>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800116e:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <MX_I2C1_Init+0x50>)
 8001170:	2200      	movs	r2, #0
 8001172:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001174:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <MX_I2C1_Init+0x50>)
 8001176:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800117a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800117c:	4b0a      	ldr	r3, [pc, #40]	; (80011a8 <MX_I2C1_Init+0x50>)
 800117e:	2200      	movs	r2, #0
 8001180:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001182:	4b09      	ldr	r3, [pc, #36]	; (80011a8 <MX_I2C1_Init+0x50>)
 8001184:	2200      	movs	r2, #0
 8001186:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001188:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <MX_I2C1_Init+0x50>)
 800118a:	2200      	movs	r2, #0
 800118c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800118e:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <MX_I2C1_Init+0x50>)
 8001190:	2200      	movs	r2, #0
 8001192:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001194:	4804      	ldr	r0, [pc, #16]	; (80011a8 <MX_I2C1_Init+0x50>)
 8001196:	f001 fee9 	bl	8002f6c <HAL_I2C_Init>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011a0:	f000 fc72 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	2000145c 	.word	0x2000145c
 80011ac:	40005400 	.word	0x40005400
 80011b0:	000186a0 	.word	0x000186a0

080011b4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08c      	sub	sp, #48	; 0x30
 80011b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80011ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
  RTC_DateTypeDef sDate = {0};
 80011c6:	2300      	movs	r3, #0
 80011c8:	623b      	str	r3, [r7, #32]
  RTC_AlarmTypeDef sAlarm = {0};
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
 80011d8:	615a      	str	r2, [r3, #20]
 80011da:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80011dc:	4b37      	ldr	r3, [pc, #220]	; (80012bc <MX_RTC_Init+0x108>)
 80011de:	4a38      	ldr	r2, [pc, #224]	; (80012c0 <MX_RTC_Init+0x10c>)
 80011e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80011e2:	4b36      	ldr	r3, [pc, #216]	; (80012bc <MX_RTC_Init+0x108>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80011e8:	4b34      	ldr	r3, [pc, #208]	; (80012bc <MX_RTC_Init+0x108>)
 80011ea:	227f      	movs	r2, #127	; 0x7f
 80011ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80011ee:	4b33      	ldr	r3, [pc, #204]	; (80012bc <MX_RTC_Init+0x108>)
 80011f0:	22ff      	movs	r2, #255	; 0xff
 80011f2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80011f4:	4b31      	ldr	r3, [pc, #196]	; (80012bc <MX_RTC_Init+0x108>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80011fa:	4b30      	ldr	r3, [pc, #192]	; (80012bc <MX_RTC_Init+0x108>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001200:	4b2e      	ldr	r3, [pc, #184]	; (80012bc <MX_RTC_Init+0x108>)
 8001202:	2200      	movs	r2, #0
 8001204:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001206:	482d      	ldr	r0, [pc, #180]	; (80012bc <MX_RTC_Init+0x108>)
 8001208:	f004 fb5c 	bl	80058c4 <HAL_RTC_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8001212:	f000 fc39 	bl	8001a88 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 22;
 8001216:	2316      	movs	r3, #22
 8001218:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sTime.Minutes = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sTime.Seconds = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001228:	2300      	movs	r3, #0
 800122a:	62bb      	str	r3, [r7, #40]	; 0x28
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800122c:	2300      	movs	r3, #0
 800122e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001234:	2200      	movs	r2, #0
 8001236:	4619      	mov	r1, r3
 8001238:	4820      	ldr	r0, [pc, #128]	; (80012bc <MX_RTC_Init+0x108>)
 800123a:	f004 fbcd 	bl	80059d8 <HAL_RTC_SetTime>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001244:	f000 fc20 	bl	8001a88 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8001248:	2305      	movs	r3, #5
 800124a:	f887 3020 	strb.w	r3, [r7, #32]
  sDate.Month = RTC_MONTH_MARCH;
 800124e:	2303      	movs	r3, #3
 8001250:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sDate.Date = 11;
 8001254:	230b      	movs	r3, #11
 8001256:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sDate.Year = 22;
 800125a:	2316      	movs	r3, #22
 800125c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001260:	f107 0320 	add.w	r3, r7, #32
 8001264:	2200      	movs	r2, #0
 8001266:	4619      	mov	r1, r3
 8001268:	4814      	ldr	r0, [pc, #80]	; (80012bc <MX_RTC_Init+0x108>)
 800126a:	f004 fcb9 	bl	8005be0 <HAL_RTC_SetDate>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8001274:	f000 fc08 	bl	8001a88 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 6;
 8001278:	2306      	movs	r3, #6
 800127a:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001284:	2300      	movs	r3, #0
 8001286:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001288:	2300      	movs	r3, #0
 800128a:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800128c:	2300      	movs	r3, #0
 800128e:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmDateWeekDay = 1;
 8001294:	2301      	movs	r3, #1
 8001296:	763b      	strb	r3, [r7, #24]
  sAlarm.Alarm = RTC_ALARM_A;
 8001298:	f44f 7380 	mov.w	r3, #256	; 0x100
 800129c:	61fb      	str	r3, [r7, #28]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	2200      	movs	r2, #0
 80012a2:	4619      	mov	r1, r3
 80012a4:	4805      	ldr	r0, [pc, #20]	; (80012bc <MX_RTC_Init+0x108>)
 80012a6:	f004 fd87 	bl	8005db8 <HAL_RTC_SetAlarm_IT>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_RTC_Init+0x100>
  {
    Error_Handler();
 80012b0:	f000 fbea 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80012b4:	bf00      	nop
 80012b6:	3730      	adds	r7, #48	; 0x30
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	2000151c 	.word	0x2000151c
 80012c0:	40002800 	.word	0x40002800

080012c4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */
  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012c8:	4b17      	ldr	r3, [pc, #92]	; (8001328 <MX_SPI2_Init+0x64>)
 80012ca:	4a18      	ldr	r2, [pc, #96]	; (800132c <MX_SPI2_Init+0x68>)
 80012cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012ce:	4b16      	ldr	r3, [pc, #88]	; (8001328 <MX_SPI2_Init+0x64>)
 80012d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012d6:	4b14      	ldr	r3, [pc, #80]	; (8001328 <MX_SPI2_Init+0x64>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <MX_SPI2_Init+0x64>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012e2:	4b11      	ldr	r3, [pc, #68]	; (8001328 <MX_SPI2_Init+0x64>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012e8:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <MX_SPI2_Init+0x64>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012ee:	4b0e      	ldr	r3, [pc, #56]	; (8001328 <MX_SPI2_Init+0x64>)
 80012f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012f4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80012f6:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <MX_SPI2_Init+0x64>)
 80012f8:	2210      	movs	r2, #16
 80012fa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012fc:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <MX_SPI2_Init+0x64>)
 80012fe:	2200      	movs	r2, #0
 8001300:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001302:	4b09      	ldr	r3, [pc, #36]	; (8001328 <MX_SPI2_Init+0x64>)
 8001304:	2200      	movs	r2, #0
 8001306:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001308:	4b07      	ldr	r3, [pc, #28]	; (8001328 <MX_SPI2_Init+0x64>)
 800130a:	2200      	movs	r2, #0
 800130c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800130e:	4b06      	ldr	r3, [pc, #24]	; (8001328 <MX_SPI2_Init+0x64>)
 8001310:	220a      	movs	r2, #10
 8001312:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001314:	4804      	ldr	r0, [pc, #16]	; (8001328 <MX_SPI2_Init+0x64>)
 8001316:	f004 ff57 	bl	80061c8 <HAL_SPI_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001320:	f000 fbb2 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  /* USER CODE END SPI2_Init 2 */

}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200003cc 	.word	0x200003cc
 800132c:	40003800 	.word	0x40003800

08001330 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_Init 0 */
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */
  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001334:	4b11      	ldr	r3, [pc, #68]	; (800137c <MX_USART3_UART_Init+0x4c>)
 8001336:	4a12      	ldr	r2, [pc, #72]	; (8001380 <MX_USART3_UART_Init+0x50>)
 8001338:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800133a:	4b10      	ldr	r3, [pc, #64]	; (800137c <MX_USART3_UART_Init+0x4c>)
 800133c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001340:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <MX_USART3_UART_Init+0x4c>)
 8001344:	2200      	movs	r2, #0
 8001346:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001348:	4b0c      	ldr	r3, [pc, #48]	; (800137c <MX_USART3_UART_Init+0x4c>)
 800134a:	2200      	movs	r2, #0
 800134c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800134e:	4b0b      	ldr	r3, [pc, #44]	; (800137c <MX_USART3_UART_Init+0x4c>)
 8001350:	2200      	movs	r2, #0
 8001352:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001354:	4b09      	ldr	r3, [pc, #36]	; (800137c <MX_USART3_UART_Init+0x4c>)
 8001356:	220c      	movs	r2, #12
 8001358:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800135a:	4b08      	ldr	r3, [pc, #32]	; (800137c <MX_USART3_UART_Init+0x4c>)
 800135c:	2200      	movs	r2, #0
 800135e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001360:	4b06      	ldr	r3, [pc, #24]	; (800137c <MX_USART3_UART_Init+0x4c>)
 8001362:	2200      	movs	r2, #0
 8001364:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001366:	4805      	ldr	r0, [pc, #20]	; (800137c <MX_USART3_UART_Init+0x4c>)
 8001368:	f005 fc56 	bl	8006c18 <HAL_UART_Init>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001372:	f000 fb89 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  /* USER CODE END USART3_Init 2 */

}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	20000378 	.word	0x20000378
 8001380:	40004800 	.word	0x40004800

08001384 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b08a      	sub	sp, #40	; 0x28
 8001388:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138a:	f107 0314 	add.w	r3, r7, #20
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	609a      	str	r2, [r3, #8]
 8001396:	60da      	str	r2, [r3, #12]
 8001398:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800139a:	4b55      	ldr	r3, [pc, #340]	; (80014f0 <MX_GPIO_Init+0x16c>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	4a54      	ldr	r2, [pc, #336]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	61d3      	str	r3, [r2, #28]
 80013a6:	4b52      	ldr	r3, [pc, #328]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	613b      	str	r3, [r7, #16]
 80013b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013b2:	4b4f      	ldr	r3, [pc, #316]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	4a4e      	ldr	r2, [pc, #312]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013b8:	f043 0320 	orr.w	r3, r3, #32
 80013bc:	61d3      	str	r3, [r2, #28]
 80013be:	4b4c      	ldr	r3, [pc, #304]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f003 0320 	and.w	r3, r3, #32
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ca:	4b49      	ldr	r3, [pc, #292]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	4a48      	ldr	r2, [pc, #288]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	61d3      	str	r3, [r2, #28]
 80013d6:	4b46      	ldr	r3, [pc, #280]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e2:	4b43      	ldr	r3, [pc, #268]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	4a42      	ldr	r2, [pc, #264]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013e8:	f043 0302 	orr.w	r3, r3, #2
 80013ec:	61d3      	str	r3, [r2, #28]
 80013ee:	4b40      	ldr	r3, [pc, #256]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	607b      	str	r3, [r7, #4]
 80013f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013fa:	4b3d      	ldr	r3, [pc, #244]	; (80014f0 <MX_GPIO_Init+0x16c>)
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	4a3c      	ldr	r2, [pc, #240]	; (80014f0 <MX_GPIO_Init+0x16c>)
 8001400:	f043 0308 	orr.w	r3, r3, #8
 8001404:	61d3      	str	r3, [r2, #28]
 8001406:	4b3a      	ldr	r3, [pc, #232]	; (80014f0 <MX_GPIO_Init+0x16c>)
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	f003 0308 	and.w	r3, r3, #8
 800140e:	603b      	str	r3, [r7, #0]
 8001410:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SENSE_EN6_L_Pin|SENSE_EN7_L_Pin|SENSE_EN8_L_Pin|PWR_MUX_IN_Pin
 8001412:	2200      	movs	r2, #0
 8001414:	f24f 31bb 	movw	r1, #62395	; 0xf3bb
 8001418:	4836      	ldr	r0, [pc, #216]	; (80014f4 <MX_GPIO_Init+0x170>)
 800141a:	f001 fd8f 	bl	8002f3c <HAL_GPIO_WritePin>
                          |SENSE_EN2_L_Pin|SENSE_EN1_L_Pin|PWR_EN3_L_Pin|PWR_EN2_L_Pin
                          |GPIO_RGB_B_Pin|GPIO_RGB_G_Pin|GPIO_RGB_R_Pin|WIFI_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENSE_S1_Pin|SENSE_S2_Pin|SENSE_S3_Pin|PWR_S1_Pin
 800141e:	2200      	movs	r2, #0
 8001420:	f241 01f7 	movw	r1, #4343	; 0x10f7
 8001424:	4834      	ldr	r0, [pc, #208]	; (80014f8 <MX_GPIO_Init+0x174>)
 8001426:	f001 fd89 	bl	8002f3c <HAL_GPIO_WritePin>
                          |PWR_S2_Pin|PWR_S3_Pin|PWR_EN4_L_Pin|MCU_PA12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PWR_EN1_L_Pin|MCU_BOOT1_Pin|SENSE_EN3_L_Pin|SENSE_EN4_L_Pin
 800142a:	2200      	movs	r2, #0
 800142c:	f641 4165 	movw	r1, #7269	; 0x1c65
 8001430:	4832      	ldr	r0, [pc, #200]	; (80014fc <MX_GPIO_Init+0x178>)
 8001432:	f001 fd83 	bl	8002f3c <HAL_GPIO_WritePin>
                          |SENSE_EN5_L_Pin|SPI_CS2_L_Pin|SD_CS_L_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_RST_GPIO_Port, WIFI_RST_Pin, GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2104      	movs	r1, #4
 800143a:	4831      	ldr	r0, [pc, #196]	; (8001500 <MX_GPIO_Init+0x17c>)
 800143c:	f001 fd7e 	bl	8002f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SENSE_EN6_L_Pin SENSE_EN7_L_Pin SENSE_EN8_L_Pin PWR_MUX_IN_Pin
                           SENSE_EN2_L_Pin SENSE_EN1_L_Pin PWR_EN3_L_Pin PWR_EN2_L_Pin
                           GPIO_RGB_B_Pin GPIO_RGB_G_Pin GPIO_RGB_R_Pin WIFI_EN_Pin */
  GPIO_InitStruct.Pin = SENSE_EN6_L_Pin|SENSE_EN7_L_Pin|SENSE_EN8_L_Pin|PWR_MUX_IN_Pin
 8001440:	f24f 33bb 	movw	r3, #62395	; 0xf3bb
 8001444:	617b      	str	r3, [r7, #20]
                          |SENSE_EN2_L_Pin|SENSE_EN1_L_Pin|PWR_EN3_L_Pin|PWR_EN2_L_Pin
                          |GPIO_RGB_B_Pin|GPIO_RGB_G_Pin|GPIO_RGB_R_Pin|WIFI_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001446:	2301      	movs	r3, #1
 8001448:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144e:	2300      	movs	r3, #0
 8001450:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001452:	f107 0314 	add.w	r3, r7, #20
 8001456:	4619      	mov	r1, r3
 8001458:	4826      	ldr	r0, [pc, #152]	; (80014f4 <MX_GPIO_Init+0x170>)
 800145a:	f001 fbef 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSE_S1_Pin SENSE_S2_Pin SENSE_S3_Pin PWR_S1_Pin
                           PWR_S2_Pin PWR_S3_Pin PWR_EN4_L_Pin MCU_PA12_Pin */
  GPIO_InitStruct.Pin = SENSE_S1_Pin|SENSE_S2_Pin|SENSE_S3_Pin|PWR_S1_Pin
 800145e:	f241 03f7 	movw	r3, #4343	; 0x10f7
 8001462:	617b      	str	r3, [r7, #20]
                          |PWR_S2_Pin|PWR_S3_Pin|PWR_EN4_L_Pin|MCU_PA12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001464:	2301      	movs	r3, #1
 8001466:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146c:	2300      	movs	r3, #0
 800146e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	4619      	mov	r1, r3
 8001476:	4820      	ldr	r0, [pc, #128]	; (80014f8 <MX_GPIO_Init+0x174>)
 8001478:	f001 fbe0 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_EN1_L_Pin MCU_BOOT1_Pin SENSE_EN3_L_Pin SENSE_EN4_L_Pin
                           SENSE_EN5_L_Pin SPI_CS2_L_Pin SD_CS_L_Pin */
  GPIO_InitStruct.Pin = PWR_EN1_L_Pin|MCU_BOOT1_Pin|SENSE_EN3_L_Pin|SENSE_EN4_L_Pin
 800147c:	f641 4365 	movw	r3, #7269	; 0x1c65
 8001480:	617b      	str	r3, [r7, #20]
                          |SENSE_EN5_L_Pin|SPI_CS2_L_Pin|SD_CS_L_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001482:	2301      	movs	r3, #1
 8001484:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2300      	movs	r3, #0
 800148c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	4619      	mov	r1, r3
 8001494:	4819      	ldr	r0, [pc, #100]	; (80014fc <MX_GPIO_Init+0x178>)
 8001496:	f001 fbd1 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_TEST_Pin */
  GPIO_InitStruct.Pin = BTN_TEST_Pin;
 800149a:	2340      	movs	r3, #64	; 0x40
 800149c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800149e:	2300      	movs	r3, #0
 80014a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_TEST_GPIO_Port, &GPIO_InitStruct);
 80014a6:	f107 0314 	add.w	r3, r7, #20
 80014aa:	4619      	mov	r1, r3
 80014ac:	4811      	ldr	r0, [pc, #68]	; (80014f4 <MX_GPIO_Init+0x170>)
 80014ae:	f001 fbc5 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LS_FLAG_Pin */
  GPIO_InitStruct.Pin = LS_FLAG_Pin;
 80014b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014bc:	2300      	movs	r3, #0
 80014be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LS_FLAG_GPIO_Port, &GPIO_InitStruct);
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4619      	mov	r1, r3
 80014c6:	480c      	ldr	r0, [pc, #48]	; (80014f8 <MX_GPIO_Init+0x174>)
 80014c8:	f001 fbb8 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_RST_Pin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin;
 80014cc:	2304      	movs	r3, #4
 80014ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d0:	2301      	movs	r3, #1
 80014d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d8:	2300      	movs	r3, #0
 80014da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WIFI_RST_GPIO_Port, &GPIO_InitStruct);
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	4619      	mov	r1, r3
 80014e2:	4807      	ldr	r0, [pc, #28]	; (8001500 <MX_GPIO_Init+0x17c>)
 80014e4:	f001 fbaa 	bl	8002c3c <HAL_GPIO_Init>

}
 80014e8:	bf00      	nop
 80014ea:	3728      	adds	r7, #40	; 0x28
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40020800 	.word	0x40020800
 80014f8:	40020000 	.word	0x40020000
 80014fc:	40020400 	.word	0x40020400
 8001500:	40020c00 	.word	0x40020c00

08001504 <writeCurrentTime>:
    * @brief
    * @param  :
    * @retval :
    */
void writeCurrentTime(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af02      	add	r7, sp, #8
    char time[10];

    HAL_RTC_GetTime(&hrtc, &nTime, RTC_FORMAT_BIN);
 800150a:	2200      	movs	r2, #0
 800150c:	4910      	ldr	r1, [pc, #64]	; (8001550 <writeCurrentTime+0x4c>)
 800150e:	4811      	ldr	r0, [pc, #68]	; (8001554 <writeCurrentTime+0x50>)
 8001510:	f004 fb16 	bl	8005b40 <HAL_RTC_GetTime>
    sprintf(time, "%02u:%02u:%02u,", nTime.Hours, nTime.Minutes, nTime.Seconds);
 8001514:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <writeCurrentTime+0x4c>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	461a      	mov	r2, r3
 800151a:	4b0d      	ldr	r3, [pc, #52]	; (8001550 <writeCurrentTime+0x4c>)
 800151c:	785b      	ldrb	r3, [r3, #1]
 800151e:	4619      	mov	r1, r3
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <writeCurrentTime+0x4c>)
 8001522:	789b      	ldrb	r3, [r3, #2]
 8001524:	1d38      	adds	r0, r7, #4
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	460b      	mov	r3, r1
 800152a:	490b      	ldr	r1, [pc, #44]	; (8001558 <writeCurrentTime+0x54>)
 800152c:	f009 f944 	bl	800a7b8 <siprintf>
    f_lseek(&fil, f_size(&fil));
 8001530:	4b0a      	ldr	r3, [pc, #40]	; (800155c <writeCurrentTime+0x58>)
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	4619      	mov	r1, r3
 8001536:	4809      	ldr	r0, [pc, #36]	; (800155c <writeCurrentTime+0x58>)
 8001538:	f008 fb28 	bl	8009b8c <f_lseek>
    f_printf( &fil, "%s", time);
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	461a      	mov	r2, r3
 8001540:	4907      	ldr	r1, [pc, #28]	; (8001560 <writeCurrentTime+0x5c>)
 8001542:	4806      	ldr	r0, [pc, #24]	; (800155c <writeCurrentTime+0x58>)
 8001544:	f008 fdbc 	bl	800a0c0 <f_printf>
}
 8001548:	bf00      	nop
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	2000153c 	.word	0x2000153c
 8001554:	2000151c 	.word	0x2000151c
 8001558:	0800b040 	.word	0x0800b040
 800155c:	200015b4 	.word	0x200015b4
 8001560:	0800b050 	.word	0x0800b050

08001564 <logData2SDCard>:
    * @brief
    * @param  :
    * @retval :
    */
void logData2SDCard(int data[], int len)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
    f_open(&fil, date, FA_OPEN_ALWAYS | FA_WRITE | FA_READ);
 800156e:	2213      	movs	r2, #19
 8001570:	491c      	ldr	r1, [pc, #112]	; (80015e4 <logData2SDCard+0x80>)
 8001572:	481d      	ldr	r0, [pc, #116]	; (80015e8 <logData2SDCard+0x84>)
 8001574:	f007 ff02 	bl	800937c <f_open>

    /* Make space for line of data */
    f_lseek(&fil, FILE_LINE_SIZE);
 8001578:	f642 0109 	movw	r1, #10249	; 0x2809
 800157c:	481a      	ldr	r0, [pc, #104]	; (80015e8 <logData2SDCard+0x84>)
 800157e:	f008 fb05 	bl	8009b8c <f_lseek>
    f_lseek(&fil, f_size(&fil));
 8001582:	4b19      	ldr	r3, [pc, #100]	; (80015e8 <logData2SDCard+0x84>)
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	4619      	mov	r1, r3
 8001588:	4817      	ldr	r0, [pc, #92]	; (80015e8 <logData2SDCard+0x84>)
 800158a:	f008 faff 	bl	8009b8c <f_lseek>

    writeCurrentTime();
 800158e:	f7ff ffb9 	bl	8001504 <writeCurrentTime>

	/* Construct string to put into file */
    for(int node = 0; node < len - 1; ++node)
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	e00c      	b.n	80015b2 <logData2SDCard+0x4e>
    {
        f_printf(&fil, "%d,", data[node]);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	4413      	add	r3, r2
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	461a      	mov	r2, r3
 80015a4:	4911      	ldr	r1, [pc, #68]	; (80015ec <logData2SDCard+0x88>)
 80015a6:	4810      	ldr	r0, [pc, #64]	; (80015e8 <logData2SDCard+0x84>)
 80015a8:	f008 fd8a 	bl	800a0c0 <f_printf>
    for(int node = 0; node < len - 1; ++node)
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	3301      	adds	r3, #1
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	3b01      	subs	r3, #1
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	dbed      	blt.n	8001598 <logData2SDCard+0x34>
    }

    f_printf(&fil, "%d\n", data[len - 1]);
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80015c2:	3b01      	subs	r3, #1
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	4413      	add	r3, r2
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	461a      	mov	r2, r3
 80015ce:	4908      	ldr	r1, [pc, #32]	; (80015f0 <logData2SDCard+0x8c>)
 80015d0:	4805      	ldr	r0, [pc, #20]	; (80015e8 <logData2SDCard+0x84>)
 80015d2:	f008 fd75 	bl	800a0c0 <f_printf>
    f_close(&fil);
 80015d6:	4804      	ldr	r0, [pc, #16]	; (80015e8 <logData2SDCard+0x84>)
 80015d8:	f008 faae 	bl	8009b38 <f_close>
}
 80015dc:	bf00      	nop
 80015de:	3710      	adds	r7, #16
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	2000154c 	.word	0x2000154c
 80015e8:	200015b4 	.word	0x200015b4
 80015ec:	0800b054 	.word	0x0800b054
 80015f0:	0800b058 	.word	0x0800b058

080015f4 <muxInit>:
/**
    * @brief
    * @param  :
    * @retval :
    */
void muxInit(void) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
	/* Set load switch */
	HAL_GPIO_WritePin(GPIOC, PWR_MUX_IN_Pin, GPIO_PIN_SET);
 80015fa:	2201      	movs	r2, #1
 80015fc:	2101      	movs	r1, #1
 80015fe:	4819      	ldr	r0, [pc, #100]	; (8001664 <muxInit+0x70>)
 8001600:	f001 fc9c 	bl	8002f3c <HAL_GPIO_WritePin>

	/* All muxes are active low. We want to set them high (disabled) at startup */
	for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++)
 8001604:	2300      	movs	r3, #0
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	e00e      	b.n	8001628 <muxInit+0x34>
	{
		disableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 800160a:	4a17      	ldr	r2, [pc, #92]	; (8001668 <muxInit+0x74>)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001612:	4916      	ldr	r1, [pc, #88]	; (800166c <muxInit+0x78>)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800161a:	4619      	mov	r1, r3
 800161c:	4610      	mov	r0, r2
 800161e:	f000 f935 	bl	800188c <disableMux>
	for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	3301      	adds	r3, #1
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b03      	cmp	r3, #3
 800162c:	dded      	ble.n	800160a <muxInit+0x16>
	}
	for (int sense_mux = 0; sense_mux < 8; sense_mux++)
 800162e:	2300      	movs	r3, #0
 8001630:	603b      	str	r3, [r7, #0]
 8001632:	e00e      	b.n	8001652 <muxInit+0x5e>
	{
		disableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 8001634:	4a0e      	ldr	r2, [pc, #56]	; (8001670 <muxInit+0x7c>)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800163c:	490d      	ldr	r1, [pc, #52]	; (8001674 <muxInit+0x80>)
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001644:	4619      	mov	r1, r3
 8001646:	4610      	mov	r0, r2
 8001648:	f000 f920 	bl	800188c <disableMux>
	for (int sense_mux = 0; sense_mux < 8; sense_mux++)
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	3301      	adds	r3, #1
 8001650:	603b      	str	r3, [r7, #0]
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	2b07      	cmp	r3, #7
 8001656:	dded      	ble.n	8001634 <muxInit+0x40>
	}
}
 8001658:	bf00      	nop
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40020800 	.word	0x40020800
 8001668:	20000004 	.word	0x20000004
 800166c:	0800b0c0 	.word	0x0800b0c0
 8001670:	20000014 	.word	0x20000014
 8001674:	0800b0d0 	.word	0x0800b0d0

08001678 <selectChannel>:

/**
    * @brief  Sets to S0, S1, and S2 select pins
    */
void selectChannel(int pin, int array[]) {
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2b07      	cmp	r3, #7
 8001686:	f200 80eb 	bhi.w	8001860 <selectChannel+0x1e8>
 800168a:	a201      	add	r2, pc, #4	; (adr r2, 8001690 <selectChannel+0x18>)
 800168c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001690:	080016b1 	.word	0x080016b1
 8001694:	080016e7 	.word	0x080016e7
 8001698:	0800171d 	.word	0x0800171d
 800169c:	08001753 	.word	0x08001753
 80016a0:	08001789 	.word	0x08001789
 80016a4:	080017bf 	.word	0x080017bf
 80016a8:	080017f5 	.word	0x080017f5
 80016ac:	0800182b 	.word	0x0800182b
	switch (pin) {
		case 0:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	2200      	movs	r2, #0
 80016b8:	4619      	mov	r1, r3
 80016ba:	486b      	ldr	r0, [pc, #428]	; (8001868 <selectChannel+0x1f0>)
 80016bc:	f001 fc3e 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	3304      	adds	r3, #4
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	2200      	movs	r2, #0
 80016ca:	4619      	mov	r1, r3
 80016cc:	4866      	ldr	r0, [pc, #408]	; (8001868 <selectChannel+0x1f0>)
 80016ce:	f001 fc35 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	3308      	adds	r3, #8
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	b29b      	uxth	r3, r3
 80016da:	2200      	movs	r2, #0
 80016dc:	4619      	mov	r1, r3
 80016de:	4862      	ldr	r0, [pc, #392]	; (8001868 <selectChannel+0x1f0>)
 80016e0:	f001 fc2c 	bl	8002f3c <HAL_GPIO_WritePin>
			break;
 80016e4:	e0bc      	b.n	8001860 <selectChannel+0x1e8>
		case 1:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	2201      	movs	r2, #1
 80016ee:	4619      	mov	r1, r3
 80016f0:	485d      	ldr	r0, [pc, #372]	; (8001868 <selectChannel+0x1f0>)
 80016f2:	f001 fc23 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	3304      	adds	r3, #4
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	2200      	movs	r2, #0
 8001700:	4619      	mov	r1, r3
 8001702:	4859      	ldr	r0, [pc, #356]	; (8001868 <selectChannel+0x1f0>)
 8001704:	f001 fc1a 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	3308      	adds	r3, #8
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	b29b      	uxth	r3, r3
 8001710:	2200      	movs	r2, #0
 8001712:	4619      	mov	r1, r3
 8001714:	4854      	ldr	r0, [pc, #336]	; (8001868 <selectChannel+0x1f0>)
 8001716:	f001 fc11 	bl	8002f3c <HAL_GPIO_WritePin>
			break;
 800171a:	e0a1      	b.n	8001860 <selectChannel+0x1e8>
		case 2:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	b29b      	uxth	r3, r3
 8001722:	2200      	movs	r2, #0
 8001724:	4619      	mov	r1, r3
 8001726:	4850      	ldr	r0, [pc, #320]	; (8001868 <selectChannel+0x1f0>)
 8001728:	f001 fc08 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	3304      	adds	r3, #4
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	b29b      	uxth	r3, r3
 8001734:	2201      	movs	r2, #1
 8001736:	4619      	mov	r1, r3
 8001738:	484b      	ldr	r0, [pc, #300]	; (8001868 <selectChannel+0x1f0>)
 800173a:	f001 fbff 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	3308      	adds	r3, #8
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	b29b      	uxth	r3, r3
 8001746:	2200      	movs	r2, #0
 8001748:	4619      	mov	r1, r3
 800174a:	4847      	ldr	r0, [pc, #284]	; (8001868 <selectChannel+0x1f0>)
 800174c:	f001 fbf6 	bl	8002f3c <HAL_GPIO_WritePin>
			break;
 8001750:	e086      	b.n	8001860 <selectChannel+0x1e8>
		case 3:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	b29b      	uxth	r3, r3
 8001758:	2201      	movs	r2, #1
 800175a:	4619      	mov	r1, r3
 800175c:	4842      	ldr	r0, [pc, #264]	; (8001868 <selectChannel+0x1f0>)
 800175e:	f001 fbed 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	3304      	adds	r3, #4
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	b29b      	uxth	r3, r3
 800176a:	2201      	movs	r2, #1
 800176c:	4619      	mov	r1, r3
 800176e:	483e      	ldr	r0, [pc, #248]	; (8001868 <selectChannel+0x1f0>)
 8001770:	f001 fbe4 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	3308      	adds	r3, #8
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	b29b      	uxth	r3, r3
 800177c:	2200      	movs	r2, #0
 800177e:	4619      	mov	r1, r3
 8001780:	4839      	ldr	r0, [pc, #228]	; (8001868 <selectChannel+0x1f0>)
 8001782:	f001 fbdb 	bl	8002f3c <HAL_GPIO_WritePin>
			break;
 8001786:	e06b      	b.n	8001860 <selectChannel+0x1e8>
		case 4:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	b29b      	uxth	r3, r3
 800178e:	2200      	movs	r2, #0
 8001790:	4619      	mov	r1, r3
 8001792:	4835      	ldr	r0, [pc, #212]	; (8001868 <selectChannel+0x1f0>)
 8001794:	f001 fbd2 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	3304      	adds	r3, #4
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	b29b      	uxth	r3, r3
 80017a0:	2200      	movs	r2, #0
 80017a2:	4619      	mov	r1, r3
 80017a4:	4830      	ldr	r0, [pc, #192]	; (8001868 <selectChannel+0x1f0>)
 80017a6:	f001 fbc9 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	3308      	adds	r3, #8
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	2201      	movs	r2, #1
 80017b4:	4619      	mov	r1, r3
 80017b6:	482c      	ldr	r0, [pc, #176]	; (8001868 <selectChannel+0x1f0>)
 80017b8:	f001 fbc0 	bl	8002f3c <HAL_GPIO_WritePin>
			break;
 80017bc:	e050      	b.n	8001860 <selectChannel+0x1e8>
		case 5:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	2201      	movs	r2, #1
 80017c6:	4619      	mov	r1, r3
 80017c8:	4827      	ldr	r0, [pc, #156]	; (8001868 <selectChannel+0x1f0>)
 80017ca:	f001 fbb7 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	3304      	adds	r3, #4
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	2200      	movs	r2, #0
 80017d8:	4619      	mov	r1, r3
 80017da:	4823      	ldr	r0, [pc, #140]	; (8001868 <selectChannel+0x1f0>)
 80017dc:	f001 fbae 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	3308      	adds	r3, #8
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	2201      	movs	r2, #1
 80017ea:	4619      	mov	r1, r3
 80017ec:	481e      	ldr	r0, [pc, #120]	; (8001868 <selectChannel+0x1f0>)
 80017ee:	f001 fba5 	bl	8002f3c <HAL_GPIO_WritePin>
			break;
 80017f2:	e035      	b.n	8001860 <selectChannel+0x1e8>
		case 6:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	2200      	movs	r2, #0
 80017fc:	4619      	mov	r1, r3
 80017fe:	481a      	ldr	r0, [pc, #104]	; (8001868 <selectChannel+0x1f0>)
 8001800:	f001 fb9c 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	3304      	adds	r3, #4
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	b29b      	uxth	r3, r3
 800180c:	2201      	movs	r2, #1
 800180e:	4619      	mov	r1, r3
 8001810:	4815      	ldr	r0, [pc, #84]	; (8001868 <selectChannel+0x1f0>)
 8001812:	f001 fb93 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	3308      	adds	r3, #8
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	b29b      	uxth	r3, r3
 800181e:	2201      	movs	r2, #1
 8001820:	4619      	mov	r1, r3
 8001822:	4811      	ldr	r0, [pc, #68]	; (8001868 <selectChannel+0x1f0>)
 8001824:	f001 fb8a 	bl	8002f3c <HAL_GPIO_WritePin>
			break;
 8001828:	e01a      	b.n	8001860 <selectChannel+0x1e8>
		case 7:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	b29b      	uxth	r3, r3
 8001830:	2201      	movs	r2, #1
 8001832:	4619      	mov	r1, r3
 8001834:	480c      	ldr	r0, [pc, #48]	; (8001868 <selectChannel+0x1f0>)
 8001836:	f001 fb81 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	3304      	adds	r3, #4
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	b29b      	uxth	r3, r3
 8001842:	2201      	movs	r2, #1
 8001844:	4619      	mov	r1, r3
 8001846:	4808      	ldr	r0, [pc, #32]	; (8001868 <selectChannel+0x1f0>)
 8001848:	f001 fb78 	bl	8002f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	3308      	adds	r3, #8
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	b29b      	uxth	r3, r3
 8001854:	2201      	movs	r2, #1
 8001856:	4619      	mov	r1, r3
 8001858:	4803      	ldr	r0, [pc, #12]	; (8001868 <selectChannel+0x1f0>)
 800185a:	f001 fb6f 	bl	8002f3c <HAL_GPIO_WritePin>
			break;
 800185e:	bf00      	nop
	}
}
 8001860:	bf00      	nop
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40020000 	.word	0x40020000

0800186c <enableMux>:
    * @brief
    * @param  :
    * @retval :
    */
void enableMux(GPIO_TypeDef *type, int pin)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(type,  pin,  GPIO_PIN_RESET);
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	b29b      	uxth	r3, r3
 800187a:	2200      	movs	r2, #0
 800187c:	4619      	mov	r1, r3
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f001 fb5c 	bl	8002f3c <HAL_GPIO_WritePin>
}
 8001884:	bf00      	nop
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <disableMux>:
    * @brief
    * @param  :
    * @retval :
    */
void disableMux(GPIO_TypeDef *type, int pin)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(type,  pin,  GPIO_PIN_SET);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	b29b      	uxth	r3, r3
 800189a:	2201      	movs	r2, #1
 800189c:	4619      	mov	r1, r3
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f001 fb4c 	bl	8002f3c <HAL_GPIO_WritePin>
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <readPressure>:
    * @brief  :
    * @param  :
    * @retval :
    */
int readPressure(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
    // ADCSelectCH9();
    HAL_ADC_Start(&hadc);
 80018b2:	480a      	ldr	r0, [pc, #40]	; (80018dc <readPressure+0x30>)
 80018b4:	f000 fd50 	bl	8002358 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80018b8:	f04f 31ff 	mov.w	r1, #4294967295
 80018bc:	4807      	ldr	r0, [pc, #28]	; (80018dc <readPressure+0x30>)
 80018be:	f000 fdd7 	bl	8002470 <HAL_ADC_PollForConversion>
    int data = HAL_ADC_GetValue(&hadc);
 80018c2:	4806      	ldr	r0, [pc, #24]	; (80018dc <readPressure+0x30>)
 80018c4:	f000 fe64 	bl	8002590 <HAL_ADC_GetValue>
 80018c8:	4603      	mov	r3, r0
 80018ca:	607b      	str	r3, [r7, #4]
    HAL_ADC_Stop(&hadc);
 80018cc:	4803      	ldr	r0, [pc, #12]	; (80018dc <readPressure+0x30>)
 80018ce:	f000 fda3 	bl	8002418 <HAL_ADC_Stop>
    return data;
 80018d2:	687b      	ldr	r3, [r7, #4]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20001560 	.word	0x20001560

080018e0 <sampleMat>:
    * @brief  :
    * @param  :
    * @retval :
    */
void sampleMat(int* data, int len)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
    int array_cnt = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]

    if (len != NUM_NODES) 
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018f4:	d16e      	bne.n	80019d4 <sampleMat+0xf4>
    {
        /* Wrongly sized array */ 
        return;
    }

    for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++) 
 80018f6:	2300      	movs	r3, #0
 80018f8:	61bb      	str	r3, [r7, #24]
 80018fa:	e067      	b.n	80019cc <sampleMat+0xec>
    {
		enableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 80018fc:	4a37      	ldr	r2, [pc, #220]	; (80019dc <sampleMat+0xfc>)
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001904:	4936      	ldr	r1, [pc, #216]	; (80019e0 <sampleMat+0x100>)
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800190c:	4619      	mov	r1, r3
 800190e:	4610      	mov	r0, r2
 8001910:	f7ff ffac 	bl	800186c <enableMux>
		for (int pwr_sel = 0; pwr_sel < 8; pwr_sel++) 
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
 8001918:	e046      	b.n	80019a8 <sampleMat+0xc8>
        {
			selectChannel(pwr_sel, pwrMuxSelect);
 800191a:	4932      	ldr	r1, [pc, #200]	; (80019e4 <sampleMat+0x104>)
 800191c:	6978      	ldr	r0, [r7, #20]
 800191e:	f7ff feab 	bl	8001678 <selectChannel>
			for (int sense_mux = 0; sense_mux < 8; sense_mux++) 
 8001922:	2300      	movs	r3, #0
 8001924:	613b      	str	r3, [r7, #16]
 8001926:	e039      	b.n	800199c <sampleMat+0xbc>
            {
				enableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 8001928:	4a2f      	ldr	r2, [pc, #188]	; (80019e8 <sampleMat+0x108>)
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001930:	492e      	ldr	r1, [pc, #184]	; (80019ec <sampleMat+0x10c>)
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001938:	4619      	mov	r1, r3
 800193a:	4610      	mov	r0, r2
 800193c:	f7ff ff96 	bl	800186c <enableMux>
				for (int sense_sel = 0; sense_sel < 8; sense_sel++) 
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	e018      	b.n	8001978 <sampleMat+0x98>
                {
					selectChannel(sense_sel, senseMuxSelect);
 8001946:	492a      	ldr	r1, [pc, #168]	; (80019f0 <sampleMat+0x110>)
 8001948:	68f8      	ldr	r0, [r7, #12]
 800194a:	f7ff fe95 	bl	8001678 <selectChannel>

					/* Read voltage */
					int raw_ADC_pressure = readPressure(); 
 800194e:	f7ff ffad 	bl	80018ac <readPressure>
 8001952:	60b8      	str	r0, [r7, #8]
					data[array_cnt] += raw_ADC_pressure;
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	4413      	add	r3, r2
 800195c:	6819      	ldr	r1, [r3, #0]
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	440a      	add	r2, r1
 800196a:	601a      	str	r2, [r3, #0]
					array_cnt++;
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	3301      	adds	r3, #1
 8001970:	61fb      	str	r3, [r7, #28]
				for (int sense_sel = 0; sense_sel < 8; sense_sel++) 
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	3301      	adds	r3, #1
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2b07      	cmp	r3, #7
 800197c:	dde3      	ble.n	8001946 <sampleMat+0x66>
				}
				disableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 800197e:	4a1a      	ldr	r2, [pc, #104]	; (80019e8 <sampleMat+0x108>)
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001986:	4919      	ldr	r1, [pc, #100]	; (80019ec <sampleMat+0x10c>)
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800198e:	4619      	mov	r1, r3
 8001990:	4610      	mov	r0, r2
 8001992:	f7ff ff7b 	bl	800188c <disableMux>
			for (int sense_mux = 0; sense_mux < 8; sense_mux++) 
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	3301      	adds	r3, #1
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	2b07      	cmp	r3, #7
 80019a0:	ddc2      	ble.n	8001928 <sampleMat+0x48>
		for (int pwr_sel = 0; pwr_sel < 8; pwr_sel++) 
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	2b07      	cmp	r3, #7
 80019ac:	ddb5      	ble.n	800191a <sampleMat+0x3a>
			}
		}
		disableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 80019ae:	4a0b      	ldr	r2, [pc, #44]	; (80019dc <sampleMat+0xfc>)
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019b6:	490a      	ldr	r1, [pc, #40]	; (80019e0 <sampleMat+0x100>)
 80019b8:	69bb      	ldr	r3, [r7, #24]
 80019ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80019be:	4619      	mov	r1, r3
 80019c0:	4610      	mov	r0, r2
 80019c2:	f7ff ff63 	bl	800188c <disableMux>
    for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++) 
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	3301      	adds	r3, #1
 80019ca:	61bb      	str	r3, [r7, #24]
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	2b03      	cmp	r3, #3
 80019d0:	dd94      	ble.n	80018fc <sampleMat+0x1c>
 80019d2:	e000      	b.n	80019d6 <sampleMat+0xf6>
        return;
 80019d4:	bf00      	nop
	}
}
 80019d6:	3720      	adds	r7, #32
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000004 	.word	0x20000004
 80019e0:	0800b0c0 	.word	0x0800b0c0
 80019e4:	20000040 	.word	0x20000040
 80019e8:	20000014 	.word	0x20000014
 80019ec:	0800b0d0 	.word	0x0800b0d0
 80019f0:	20000034 	.word	0x20000034

080019f4 <calibrate>:
    * @brief  :
    * @param  :
    * @retval :
    */
void calibrate(int* data, int len)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
	/* Calibrate over 100 mat readings */
    /* Don't use time based calibration in case of overflow */
    HAL_GPIO_WritePin(GPIOA, MCU_PA12_Pin, GPIO_PIN_SET);
 80019fe:	2201      	movs	r2, #1
 8001a00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a04:	481f      	ldr	r0, [pc, #124]	; (8001a84 <calibrate+0x90>)
 8001a06:	f001 fa99 	bl	8002f3c <HAL_GPIO_WritePin>
    int rounds = 100;
 8001a0a:	2364      	movs	r3, #100	; 0x64
 8001a0c:	60fb      	str	r3, [r7, #12]
    for(int round = 0; round < rounds; ++round)
 8001a0e:	2300      	movs	r3, #0
 8001a10:	617b      	str	r3, [r7, #20]
 8001a12:	e006      	b.n	8001a22 <calibrate+0x2e>
    {
        sampleMat(data, len);
 8001a14:	6839      	ldr	r1, [r7, #0]
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f7ff ff62 	bl	80018e0 <sampleMat>
    for(int round = 0; round < rounds; ++round)
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	697a      	ldr	r2, [r7, #20]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	dbf4      	blt.n	8001a14 <calibrate+0x20>
    }

    for(int node = 0; node < len; ++node)
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	e01a      	b.n	8001a66 <calibrate+0x72>
    {
        data[node] *= -1;
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	4413      	add	r3, r2
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	6879      	ldr	r1, [r7, #4]
 8001a40:	440b      	add	r3, r1
 8001a42:	4252      	negs	r2, r2
 8001a44:	601a      	str	r2, [r3, #0]
        data[node] /= rounds;
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	6819      	ldr	r1, [r3, #0]
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	4413      	add	r3, r2
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	fb91 f2f2 	sdiv	r2, r1, r2
 8001a5e:	601a      	str	r2, [r3, #0]
    for(int node = 0; node < len; ++node)
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	3301      	adds	r3, #1
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	dbe0      	blt.n	8001a30 <calibrate+0x3c>
    }
    HAL_GPIO_WritePin(GPIOA, MCU_PA12_Pin, GPIO_PIN_RESET);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a74:	4803      	ldr	r0, [pc, #12]	; (8001a84 <calibrate+0x90>)
 8001a76:	f001 fa61 	bl	8002f3c <HAL_GPIO_WritePin>
}
 8001a7a:	bf00      	nop
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40020000 	.word	0x40020000

08001a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a8c:	b672      	cpsid	i
}
 8001a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001a90:	e7fe      	b.n	8001a90 <Error_Handler+0x8>
	...

08001a94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001a9a:	4b18      	ldr	r3, [pc, #96]	; (8001afc <HAL_MspInit+0x68>)
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9e:	4a17      	ldr	r2, [pc, #92]	; (8001afc <HAL_MspInit+0x68>)
 8001aa0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001aa4:	6253      	str	r3, [r2, #36]	; 0x24
 8001aa6:	4b15      	ldr	r3, [pc, #84]	; (8001afc <HAL_MspInit+0x68>)
 8001aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aaa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ab2:	4b12      	ldr	r3, [pc, #72]	; (8001afc <HAL_MspInit+0x68>)
 8001ab4:	6a1b      	ldr	r3, [r3, #32]
 8001ab6:	4a11      	ldr	r2, [pc, #68]	; (8001afc <HAL_MspInit+0x68>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	6213      	str	r3, [r2, #32]
 8001abe:	4b0f      	ldr	r3, [pc, #60]	; (8001afc <HAL_MspInit+0x68>)
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aca:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <HAL_MspInit+0x68>)
 8001acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ace:	4a0b      	ldr	r2, [pc, #44]	; (8001afc <HAL_MspInit+0x68>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	6253      	str	r3, [r2, #36]	; 0x24
 8001ad6:	4b09      	ldr	r3, [pc, #36]	; (8001afc <HAL_MspInit+0x68>)
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	2005      	movs	r0, #5
 8001ae8:	f001 f823 	bl	8002b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001aec:	2005      	movs	r0, #5
 8001aee:	f001 f83c 	bl	8002b6a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001af2:	bf00      	nop
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40023800 	.word	0x40023800

08001b00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08c      	sub	sp, #48	; 0x30
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b08:	f107 031c 	add.w	r3, r7, #28
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	609a      	str	r2, [r3, #8]
 8001b14:	60da      	str	r2, [r3, #12]
 8001b16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a2d      	ldr	r2, [pc, #180]	; (8001bd4 <HAL_ADC_MspInit+0xd4>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d153      	bne.n	8001bca <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b22:	4b2d      	ldr	r3, [pc, #180]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b24:	6a1b      	ldr	r3, [r3, #32]
 8001b26:	4a2c      	ldr	r2, [pc, #176]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b2c:	6213      	str	r3, [r2, #32]
 8001b2e:	4b2a      	ldr	r3, [pc, #168]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b36:	61bb      	str	r3, [r7, #24]
 8001b38:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b3a:	4b27      	ldr	r3, [pc, #156]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b3c:	69db      	ldr	r3, [r3, #28]
 8001b3e:	4a26      	ldr	r2, [pc, #152]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b40:	f043 0304 	orr.w	r3, r3, #4
 8001b44:	61d3      	str	r3, [r2, #28]
 8001b46:	4b24      	ldr	r3, [pc, #144]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	f003 0304 	and.w	r3, r3, #4
 8001b4e:	617b      	str	r3, [r7, #20]
 8001b50:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b52:	4b21      	ldr	r3, [pc, #132]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	4a20      	ldr	r2, [pc, #128]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	61d3      	str	r3, [r2, #28]
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	613b      	str	r3, [r7, #16]
 8001b68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6a:	4b1b      	ldr	r3, [pc, #108]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a1a      	ldr	r2, [pc, #104]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b70:	f043 0302 	orr.w	r3, r3, #2
 8001b74:	61d3      	str	r3, [r2, #28]
 8001b76:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <HAL_ADC_MspInit+0xd8>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PC2     ------> ADC_IN12
    PA3     ------> ADC_IN3
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b82:	2304      	movs	r3, #4
 8001b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b86:	2303      	movs	r3, #3
 8001b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b8e:	f107 031c 	add.w	r3, r7, #28
 8001b92:	4619      	mov	r1, r3
 8001b94:	4811      	ldr	r0, [pc, #68]	; (8001bdc <HAL_ADC_MspInit+0xdc>)
 8001b96:	f001 f851 	bl	8002c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b9a:	2308      	movs	r3, #8
 8001b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba6:	f107 031c 	add.w	r3, r7, #28
 8001baa:	4619      	mov	r1, r3
 8001bac:	480c      	ldr	r0, [pc, #48]	; (8001be0 <HAL_ADC_MspInit+0xe0>)
 8001bae:	f001 f845 	bl	8002c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_OUT_Pin;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SENSE_OUT_GPIO_Port, &GPIO_InitStruct);
 8001bbe:	f107 031c 	add.w	r3, r7, #28
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4807      	ldr	r0, [pc, #28]	; (8001be4 <HAL_ADC_MspInit+0xe4>)
 8001bc6:	f001 f839 	bl	8002c3c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bca:	bf00      	nop
 8001bcc:	3730      	adds	r7, #48	; 0x30
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40012400 	.word	0x40012400
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40020800 	.word	0x40020800
 8001be0:	40020000 	.word	0x40020000
 8001be4:	40020400 	.word	0x40020400

08001be8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08a      	sub	sp, #40	; 0x28
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 0314 	add.w	r3, r7, #20
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a1f      	ldr	r2, [pc, #124]	; (8001c84 <HAL_I2C_MspInit+0x9c>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d138      	bne.n	8001c7c <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0a:	4b1f      	ldr	r3, [pc, #124]	; (8001c88 <HAL_I2C_MspInit+0xa0>)
 8001c0c:	69db      	ldr	r3, [r3, #28]
 8001c0e:	4a1e      	ldr	r2, [pc, #120]	; (8001c88 <HAL_I2C_MspInit+0xa0>)
 8001c10:	f043 0302 	orr.w	r3, r3, #2
 8001c14:	61d3      	str	r3, [r2, #28]
 8001c16:	4b1c      	ldr	r3, [pc, #112]	; (8001c88 <HAL_I2C_MspInit+0xa0>)
 8001c18:	69db      	ldr	r3, [r3, #28]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	613b      	str	r3, [r7, #16]
 8001c20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SDA_Pin|I2C_SCL_Pin;
 8001c22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c28:	2312      	movs	r3, #18
 8001c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c30:	2303      	movs	r3, #3
 8001c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c34:	2304      	movs	r3, #4
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4813      	ldr	r0, [pc, #76]	; (8001c8c <HAL_I2C_MspInit+0xa4>)
 8001c40:	f000 fffc 	bl	8002c3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c44:	4b10      	ldr	r3, [pc, #64]	; (8001c88 <HAL_I2C_MspInit+0xa0>)
 8001c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c48:	4a0f      	ldr	r2, [pc, #60]	; (8001c88 <HAL_I2C_MspInit+0xa0>)
 8001c4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c4e:	6253      	str	r3, [r2, #36]	; 0x24
 8001c50:	4b0d      	ldr	r3, [pc, #52]	; (8001c88 <HAL_I2C_MspInit+0xa0>)
 8001c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2100      	movs	r1, #0
 8001c60:	201f      	movs	r0, #31
 8001c62:	f000 ff66 	bl	8002b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001c66:	201f      	movs	r0, #31
 8001c68:	f000 ff7f 	bl	8002b6a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	2100      	movs	r1, #0
 8001c70:	2020      	movs	r0, #32
 8001c72:	f000 ff5e 	bl	8002b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001c76:	2020      	movs	r0, #32
 8001c78:	f000 ff77 	bl	8002b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c7c:	bf00      	nop
 8001c7e:	3728      	adds	r7, #40	; 0x28
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40005400 	.word	0x40005400
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40020400 	.word	0x40020400

08001c90 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a08      	ldr	r2, [pc, #32]	; (8001cc0 <HAL_RTC_MspInit+0x30>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d10a      	bne.n	8001cb8 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001ca2:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <HAL_RTC_MspInit+0x34>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	2100      	movs	r1, #0
 8001cac:	2029      	movs	r0, #41	; 0x29
 8001cae:	f000 ff40 	bl	8002b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001cb2:	2029      	movs	r0, #41	; 0x29
 8001cb4:	f000 ff59 	bl	8002b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40002800 	.word	0x40002800
 8001cc4:	424706d8 	.word	0x424706d8

08001cc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08a      	sub	sp, #40	; 0x28
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd0:	f107 0314 	add.w	r3, r7, #20
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a1b      	ldr	r2, [pc, #108]	; (8001d54 <HAL_SPI_MspInit+0x8c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d130      	bne.n	8001d4c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001cea:	4b1b      	ldr	r3, [pc, #108]	; (8001d58 <HAL_SPI_MspInit+0x90>)
 8001cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cee:	4a1a      	ldr	r2, [pc, #104]	; (8001d58 <HAL_SPI_MspInit+0x90>)
 8001cf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cf4:	6253      	str	r3, [r2, #36]	; 0x24
 8001cf6:	4b18      	ldr	r3, [pc, #96]	; (8001d58 <HAL_SPI_MspInit+0x90>)
 8001cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cfe:	613b      	str	r3, [r7, #16]
 8001d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d02:	4b15      	ldr	r3, [pc, #84]	; (8001d58 <HAL_SPI_MspInit+0x90>)
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	4a14      	ldr	r2, [pc, #80]	; (8001d58 <HAL_SPI_MspInit+0x90>)
 8001d08:	f043 0302 	orr.w	r3, r3, #2
 8001d0c:	61d3      	str	r3, [r2, #28]
 8001d0e:	4b12      	ldr	r3, [pc, #72]	; (8001d58 <HAL_SPI_MspInit+0x90>)
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001d1a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001d1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d20:	2302      	movs	r3, #2
 8001d22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d2c:	2305      	movs	r3, #5
 8001d2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d30:	f107 0314 	add.w	r3, r7, #20
 8001d34:	4619      	mov	r1, r3
 8001d36:	4809      	ldr	r0, [pc, #36]	; (8001d5c <HAL_SPI_MspInit+0x94>)
 8001d38:	f000 ff80 	bl	8002c3c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	2100      	movs	r1, #0
 8001d40:	2024      	movs	r0, #36	; 0x24
 8001d42:	f000 fef6 	bl	8002b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001d46:	2024      	movs	r0, #36	; 0x24
 8001d48:	f000 ff0f 	bl	8002b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001d4c:	bf00      	nop
 8001d4e:	3728      	adds	r7, #40	; 0x28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40003800 	.word	0x40003800
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	40020400 	.word	0x40020400

08001d60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	; 0x28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 0314 	add.w	r3, r7, #20
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a1b      	ldr	r2, [pc, #108]	; (8001dec <HAL_UART_MspInit+0x8c>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d130      	bne.n	8001de4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d82:	4b1b      	ldr	r3, [pc, #108]	; (8001df0 <HAL_UART_MspInit+0x90>)
 8001d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d86:	4a1a      	ldr	r2, [pc, #104]	; (8001df0 <HAL_UART_MspInit+0x90>)
 8001d88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d8c:	6253      	str	r3, [r2, #36]	; 0x24
 8001d8e:	4b18      	ldr	r3, [pc, #96]	; (8001df0 <HAL_UART_MspInit+0x90>)
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9a:	4b15      	ldr	r3, [pc, #84]	; (8001df0 <HAL_UART_MspInit+0x90>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	4a14      	ldr	r2, [pc, #80]	; (8001df0 <HAL_UART_MspInit+0x90>)
 8001da0:	f043 0304 	orr.w	r3, r3, #4
 8001da4:	61d3      	str	r3, [r2, #28]
 8001da6:	4b12      	ldr	r3, [pc, #72]	; (8001df0 <HAL_UART_MspInit+0x90>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f003 0304 	and.w	r3, r3, #4
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = UART_RX_Pin|UART_TX_Pin;
 8001db2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001db6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db8:	2302      	movs	r3, #2
 8001dba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001dc4:	2307      	movs	r3, #7
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc8:	f107 0314 	add.w	r3, r7, #20
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4809      	ldr	r0, [pc, #36]	; (8001df4 <HAL_UART_MspInit+0x94>)
 8001dd0:	f000 ff34 	bl	8002c3c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	2027      	movs	r0, #39	; 0x27
 8001dda:	f000 feaa 	bl	8002b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001dde:	2027      	movs	r0, #39	; 0x27
 8001de0:	f000 fec3 	bl	8002b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001de4:	bf00      	nop
 8001de6:	3728      	adds	r7, #40	; 0x28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40004800 	.word	0x40004800
 8001df0:	40023800 	.word	0x40023800
 8001df4:	40020800 	.word	0x40020800

08001df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dfc:	e7fe      	b.n	8001dfc <NMI_Handler+0x4>

08001dfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e02:	e7fe      	b.n	8001e02 <HardFault_Handler+0x4>

08001e04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e08:	e7fe      	b.n	8001e08 <MemManage_Handler+0x4>

08001e0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e0e:	e7fe      	b.n	8001e0e <BusFault_Handler+0x4>

08001e10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e14:	e7fe      	b.n	8001e14 <UsageFault_Handler+0x4>

08001e16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e16:	b480      	push	{r7}
 8001e18:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bc80      	pop	{r7}
 8001e20:	4770      	bx	lr

08001e22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc80      	pop	{r7}
 8001e2c:	4770      	bx	lr

08001e2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr
	...

08001e3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8001e40:	4b0b      	ldr	r3, [pc, #44]	; (8001e70 <SysTick_Handler+0x34>)
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d005      	beq.n	8001e54 <SysTick_Handler+0x18>
		Timer1--;
 8001e48:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <SysTick_Handler+0x34>)
 8001e4a:	881b      	ldrh	r3, [r3, #0]
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	4b07      	ldr	r3, [pc, #28]	; (8001e70 <SysTick_Handler+0x34>)
 8001e52:	801a      	strh	r2, [r3, #0]

	if(Timer2 > 0)
 8001e54:	4b07      	ldr	r3, [pc, #28]	; (8001e74 <SysTick_Handler+0x38>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d005      	beq.n	8001e68 <SysTick_Handler+0x2c>
		Timer2--;
 8001e5c:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <SysTick_Handler+0x38>)
 8001e5e:	881b      	ldrh	r3, [r3, #0]
 8001e60:	3b01      	subs	r3, #1
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	4b03      	ldr	r3, [pc, #12]	; (8001e74 <SysTick_Handler+0x38>)
 8001e66:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e68:	f000 f8f2 	bl	8002050 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	200003c6 	.word	0x200003c6
 8001e74:	200003c4 	.word	0x200003c4

08001e78 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr

08001e84 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001e88:	4802      	ldr	r0, [pc, #8]	; (8001e94 <I2C1_EV_IRQHandler+0x10>)
 8001e8a:	f001 f9b3 	bl	80031f4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	2000145c 	.word	0x2000145c

08001e98 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001e9c:	4802      	ldr	r0, [pc, #8]	; (8001ea8 <I2C1_ER_IRQHandler+0x10>)
 8001e9e:	f001 fb1a 	bl	80034d6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	2000145c 	.word	0x2000145c

08001eac <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001eb0:	4802      	ldr	r0, [pc, #8]	; (8001ebc <SPI2_IRQHandler+0x10>)
 8001eb2:	f004 fce3 	bl	800687c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200003cc 	.word	0x200003cc

08001ec0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  Uart_isr(&huart3);
 8001ec4:	4802      	ldr	r0, [pc, #8]	; (8001ed0 <USART3_IRQHandler+0x10>)
 8001ec6:	f7fe faf3 	bl	80004b0 <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  // HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000378 	.word	0x20000378

08001ed4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupts through EXTI line17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001ed8:	4802      	ldr	r0, [pc, #8]	; (8001ee4 <RTC_Alarm_IRQHandler+0x10>)
 8001eda:	f004 f893 	bl	8006004 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	2000151c 	.word	0x2000151c

08001ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ef0:	4a14      	ldr	r2, [pc, #80]	; (8001f44 <_sbrk+0x5c>)
 8001ef2:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <_sbrk+0x60>)
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001efc:	4b13      	ldr	r3, [pc, #76]	; (8001f4c <_sbrk+0x64>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d102      	bne.n	8001f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f04:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <_sbrk+0x64>)
 8001f06:	4a12      	ldr	r2, [pc, #72]	; (8001f50 <_sbrk+0x68>)
 8001f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f0a:	4b10      	ldr	r3, [pc, #64]	; (8001f4c <_sbrk+0x64>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d207      	bcs.n	8001f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f18:	f008 fc0e 	bl	800a738 <__errno>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	220c      	movs	r2, #12
 8001f20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f22:	f04f 33ff 	mov.w	r3, #4294967295
 8001f26:	e009      	b.n	8001f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f28:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <_sbrk+0x64>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f2e:	4b07      	ldr	r3, [pc, #28]	; (8001f4c <_sbrk+0x64>)
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4413      	add	r3, r2
 8001f36:	4a05      	ldr	r2, [pc, #20]	; (8001f4c <_sbrk+0x64>)
 8001f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20008000 	.word	0x20008000
 8001f48:	00000800 	.word	0x00000800
 8001f4c:	20000138 	.word	0x20000138
 8001f50:	20004668 	.word	0x20004668

08001f54 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr

08001f60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f60:	480c      	ldr	r0, [pc, #48]	; (8001f94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f62:	490d      	ldr	r1, [pc, #52]	; (8001f98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f64:	4a0d      	ldr	r2, [pc, #52]	; (8001f9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f68:	e002      	b.n	8001f70 <LoopCopyDataInit>

08001f6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f6e:	3304      	adds	r3, #4

08001f70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f74:	d3f9      	bcc.n	8001f6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f76:	4a0a      	ldr	r2, [pc, #40]	; (8001fa0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f78:	4c0a      	ldr	r4, [pc, #40]	; (8001fa4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f7c:	e001      	b.n	8001f82 <LoopFillZerobss>

08001f7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f80:	3204      	adds	r2, #4

08001f82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f84:	d3fb      	bcc.n	8001f7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f86:	f7ff ffe5 	bl	8001f54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f8a:	f008 fbdb 	bl	800a744 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f8e:	f7fe ffaf 	bl	8000ef0 <main>
  bx lr
 8001f92:	4770      	bx	lr
  ldr r0, =_sdata
 8001f94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f98:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8001f9c:	0800b598 	.word	0x0800b598
  ldr r2, =_sbss
 8001fa0:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8001fa4:	20004668 	.word	0x20004668

08001fa8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fa8:	e7fe      	b.n	8001fa8 <ADC1_IRQHandler>

08001faa <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b082      	sub	sp, #8
 8001fae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fb4:	2003      	movs	r0, #3
 8001fb6:	f000 fdb1 	bl	8002b1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fba:	200f      	movs	r0, #15
 8001fbc:	f000 f80e 	bl	8001fdc <HAL_InitTick>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d002      	beq.n	8001fcc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	71fb      	strb	r3, [r7, #7]
 8001fca:	e001      	b.n	8001fd0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001fcc:	f7ff fd62 	bl	8001a94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001fe8:	4b16      	ldr	r3, [pc, #88]	; (8002044 <HAL_InitTick+0x68>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d022      	beq.n	8002036 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ff0:	4b15      	ldr	r3, [pc, #84]	; (8002048 <HAL_InitTick+0x6c>)
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	4b13      	ldr	r3, [pc, #76]	; (8002044 <HAL_InitTick+0x68>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ffc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002000:	fbb2 f3f3 	udiv	r3, r2, r3
 8002004:	4618      	mov	r0, r3
 8002006:	f000 fdbe 	bl	8002b86 <HAL_SYSTICK_Config>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d10f      	bne.n	8002030 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2b0f      	cmp	r3, #15
 8002014:	d809      	bhi.n	800202a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002016:	2200      	movs	r2, #0
 8002018:	6879      	ldr	r1, [r7, #4]
 800201a:	f04f 30ff 	mov.w	r0, #4294967295
 800201e:	f000 fd88 	bl	8002b32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002022:	4a0a      	ldr	r2, [pc, #40]	; (800204c <HAL_InitTick+0x70>)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	e007      	b.n	800203a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	73fb      	strb	r3, [r7, #15]
 800202e:	e004      	b.n	800203a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	73fb      	strb	r3, [r7, #15]
 8002034:	e001      	b.n	800203a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800203a:	7bfb      	ldrb	r3, [r7, #15]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20000054 	.word	0x20000054
 8002048:	2000004c 	.word	0x2000004c
 800204c:	20000050 	.word	0x20000050

08002050 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002054:	4b05      	ldr	r3, [pc, #20]	; (800206c <HAL_IncTick+0x1c>)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	4b05      	ldr	r3, [pc, #20]	; (8002070 <HAL_IncTick+0x20>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4413      	add	r3, r2
 800205e:	4a03      	ldr	r2, [pc, #12]	; (800206c <HAL_IncTick+0x1c>)
 8002060:	6013      	str	r3, [r2, #0]
}
 8002062:	bf00      	nop
 8002064:	46bd      	mov	sp, r7
 8002066:	bc80      	pop	{r7}
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	200025e4 	.word	0x200025e4
 8002070:	20000054 	.word	0x20000054

08002074 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  return uwTick;
 8002078:	4b02      	ldr	r3, [pc, #8]	; (8002084 <HAL_GetTick+0x10>)
 800207a:	681b      	ldr	r3, [r3, #0]
}
 800207c:	4618      	mov	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr
 8002084:	200025e4 	.word	0x200025e4

08002088 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002090:	f7ff fff0 	bl	8002074 <HAL_GetTick>
 8002094:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a0:	d004      	beq.n	80020ac <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80020a2:	4b09      	ldr	r3, [pc, #36]	; (80020c8 <HAL_Delay+0x40>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	4413      	add	r3, r2
 80020aa:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020ac:	bf00      	nop
 80020ae:	f7ff ffe1 	bl	8002074 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d8f7      	bhi.n	80020ae <HAL_Delay+0x26>
  {
  }
}
 80020be:	bf00      	nop
 80020c0:	bf00      	nop
 80020c2:	3710      	adds	r7, #16
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	20000054 	.word	0x20000054

080020cc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08e      	sub	sp, #56	; 0x38
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020d4:	2300      	movs	r3, #0
 80020d6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 80020da:	2300      	movs	r3, #0
 80020dc:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 80020de:	2300      	movs	r3, #0
 80020e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d101      	bne.n	80020ec <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e127      	b.n	800233c <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d115      	bne.n	8002126 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002108:	4b8e      	ldr	r3, [pc, #568]	; (8002344 <HAL_ADC_Init+0x278>)
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	4a8d      	ldr	r2, [pc, #564]	; (8002344 <HAL_ADC_Init+0x278>)
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	6213      	str	r3, [r2, #32]
 8002114:	4b8b      	ldr	r3, [pc, #556]	; (8002344 <HAL_ADC_Init+0x278>)
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	f003 0301 	and.w	r3, r3, #1
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f7ff fced 	bl	8001b00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800212a:	f003 0310 	and.w	r3, r3, #16
 800212e:	2b00      	cmp	r3, #0
 8002130:	f040 80ff 	bne.w	8002332 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002138:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800213c:	f023 0302 	bic.w	r3, r3, #2
 8002140:	f043 0202 	orr.w	r2, r3, #2
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8002148:	4b7f      	ldr	r3, [pc, #508]	; (8002348 <HAL_ADC_Init+0x27c>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	497c      	ldr	r1, [pc, #496]	; (8002348 <HAL_ADC_Init+0x27c>)
 8002156:	4313      	orrs	r3, r2
 8002158:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002162:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800216a:	4619      	mov	r1, r3
 800216c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002170:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002172:	6a3b      	ldr	r3, [r7, #32]
 8002174:	fa93 f3a3 	rbit	r3, r3
 8002178:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	fab3 f383 	clz	r3, r3
 8002180:	b2db      	uxtb	r3, r3
 8002182:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8002186:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800218c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002194:	4619      	mov	r1, r3
 8002196:	2302      	movs	r3, #2
 8002198:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800219c:	fa93 f3a3 	rbit	r3, r3
 80021a0:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80021a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a4:	fab3 f383 	clz	r3, r3
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 80021ae:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80021b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021b2:	4313      	orrs	r3, r2
 80021b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021ba:	2b10      	cmp	r3, #16
 80021bc:	d007      	beq.n	80021ce <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80021c6:	4313      	orrs	r3, r2
 80021c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021ca:	4313      	orrs	r3, r2
 80021cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d8:	2b40      	cmp	r3, #64	; 0x40
 80021da:	d04f      	beq.n	800227c <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021e2:	4313      	orrs	r3, r2
 80021e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80021ee:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	6912      	ldr	r2, [r2, #16]
 80021f4:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80021f8:	d003      	beq.n	8002202 <HAL_ADC_Init+0x136>
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	6912      	ldr	r2, [r2, #16]
 80021fe:	2a01      	cmp	r2, #1
 8002200:	d102      	bne.n	8002208 <HAL_ADC_Init+0x13c>
 8002202:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002206:	e000      	b.n	800220a <HAL_ADC_Init+0x13e>
 8002208:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 800220a:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800220c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800220e:	4313      	orrs	r3, r2
 8002210:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002218:	2b01      	cmp	r3, #1
 800221a:	d125      	bne.n	8002268 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002222:	2b00      	cmp	r3, #0
 8002224:	d114      	bne.n	8002250 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	3b01      	subs	r3, #1
 800222c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8002230:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	69ba      	ldr	r2, [r7, #24]
 8002234:	fa92 f2a2 	rbit	r2, r2
 8002238:	617a      	str	r2, [r7, #20]
  return result;
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	fab2 f282 	clz	r2, r2
 8002240:	b2d2      	uxtb	r2, r2
 8002242:	4093      	lsls	r3, r2
 8002244:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002248:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800224a:	4313      	orrs	r3, r2
 800224c:	633b      	str	r3, [r7, #48]	; 0x30
 800224e:	e00b      	b.n	8002268 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002254:	f043 0220 	orr.w	r2, r3, #32
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002260:	f043 0201 	orr.w	r2, r3, #1
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	4b37      	ldr	r3, [pc, #220]	; (800234c <HAL_ADC_Init+0x280>)
 8002270:	4013      	ands	r3, r2
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	6812      	ldr	r2, [r2, #0]
 8002276:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002278:	430b      	orrs	r3, r1
 800227a:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689a      	ldr	r2, [r3, #8]
 8002282:	4b33      	ldr	r3, [pc, #204]	; (8002350 <HAL_ADC_Init+0x284>)
 8002284:	4013      	ands	r3, r2
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6812      	ldr	r2, [r2, #0]
 800228a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800228c:	430b      	orrs	r3, r1
 800228e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002298:	d003      	beq.n	80022a2 <HAL_ADC_Init+0x1d6>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d119      	bne.n	80022d6 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a8:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b0:	3b01      	subs	r3, #1
 80022b2:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 80022b6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	fa92 f2a2 	rbit	r2, r2
 80022be:	60fa      	str	r2, [r7, #12]
  return result;
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	fab2 f282 	clz	r2, r2
 80022c6:	b2d2      	uxtb	r2, r2
 80022c8:	fa03 f202 	lsl.w	r2, r3, r2
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	430a      	orrs	r2, r1
 80022d2:	631a      	str	r2, [r3, #48]	; 0x30
 80022d4:	e007      	b.n	80022e6 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 80022e4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	4b19      	ldr	r3, [pc, #100]	; (8002354 <HAL_ADC_Init+0x288>)
 80022ee:	4013      	ands	r3, r2
 80022f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d10b      	bne.n	800230e <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002300:	f023 0303 	bic.w	r3, r3, #3
 8002304:	f043 0201 	orr.w	r2, r3, #1
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	64da      	str	r2, [r3, #76]	; 0x4c
 800230c:	e014      	b.n	8002338 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002312:	f023 0312 	bic.w	r3, r3, #18
 8002316:	f043 0210 	orr.w	r2, r3, #16
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002322:	f043 0201 	orr.w	r2, r3, #1
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002330:	e002      	b.n	8002338 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002338:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800233c:	4618      	mov	r0, r3
 800233e:	3738      	adds	r7, #56	; 0x38
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40023800 	.word	0x40023800
 8002348:	40012700 	.word	0x40012700
 800234c:	fcfc16ff 	.word	0xfcfc16ff
 8002350:	c0fff18d 	.word	0xc0fff18d
 8002354:	bf80fffe 	.word	0xbf80fffe

08002358 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002360:	2300      	movs	r3, #0
 8002362:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800236a:	2b01      	cmp	r3, #1
 800236c:	d101      	bne.n	8002372 <HAL_ADC_Start+0x1a>
 800236e:	2302      	movs	r3, #2
 8002370:	e04e      	b.n	8002410 <HAL_ADC_Start+0xb8>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2201      	movs	r2, #1
 8002376:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f000 fa64 	bl	8002848 <ADC_Enable>
 8002380:	4603      	mov	r3, r0
 8002382:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002384:	7bfb      	ldrb	r3, [r7, #15]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d141      	bne.n	800240e <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002392:	f023 0301 	bic.w	r3, r3, #1
 8002396:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d007      	beq.n	80023bc <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023c8:	d106      	bne.n	80023d8 <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023ce:	f023 0206 	bic.w	r2, r3, #6
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	651a      	str	r2, [r3, #80]	; 0x50
 80023d6:	e002      	b.n	80023de <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80023ee:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d107      	bne.n	800240e <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800240c:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 800240e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002420:	2300      	movs	r3, #0
 8002422:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800242a:	2b01      	cmp	r3, #1
 800242c:	d101      	bne.n	8002432 <HAL_ADC_Stop+0x1a>
 800242e:	2302      	movs	r3, #2
 8002430:	e01a      	b.n	8002468 <HAL_ADC_Stop+0x50>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 fa60 	bl	8002900 <ADC_ConversionStop_Disable>
 8002440:	4603      	mov	r3, r0
 8002442:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002444:	7bfb      	ldrb	r3, [r7, #15]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d109      	bne.n	800245e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800244e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002452:	f023 0301 	bic.w	r3, r3, #1
 8002456:	f043 0201 	orr.w	r2, r3, #1
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002466:	7bfb      	ldrb	r3, [r7, #15]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800247a:	2300      	movs	r3, #0
 800247c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002488:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800248c:	d113      	bne.n	80024b6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800249c:	d10b      	bne.n	80024b6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a2:	f043 0220 	orr.w	r2, r3, #32
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e068      	b.n	8002588 <HAL_ADC_PollForConversion+0x118>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80024b6:	f7ff fddd 	bl	8002074 <HAL_GetTick>
 80024ba:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024bc:	e021      	b.n	8002502 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c4:	d01d      	beq.n	8002502 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d007      	beq.n	80024dc <HAL_ADC_PollForConversion+0x6c>
 80024cc:	f7ff fdd2 	bl	8002074 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	683a      	ldr	r2, [r7, #0]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d212      	bcs.n	8002502 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10b      	bne.n	8002502 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ee:	f043 0204 	orr.w	r2, r3, #4
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e042      	b.n	8002588 <HAL_ADC_PollForConversion+0x118>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0d6      	beq.n	80024be <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	699b      	ldr	r3, [r3, #24]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d104      	bne.n	8002522 <HAL_ADC_PollForConversion+0xb2>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f06f 0212 	mvn.w	r2, #18
 8002520:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002526:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	64da      	str	r2, [r3, #76]	; 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d124      	bne.n	8002586 <HAL_ADC_PollForConversion+0x116>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002542:	2b00      	cmp	r3, #0
 8002544:	d11f      	bne.n	8002586 <HAL_ADC_PollForConversion+0x116>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254c:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002550:	2b00      	cmp	r3, #0
 8002552:	d006      	beq.n	8002562 <HAL_ADC_PollForConversion+0xf2>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800255e:	2b00      	cmp	r3, #0
 8002560:	d111      	bne.n	8002586 <HAL_ADC_PollForConversion+0x116>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002566:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	64da      	str	r2, [r3, #76]	; 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002572:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d105      	bne.n	8002586 <HAL_ADC_PollForConversion+0x116>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800257e:	f043 0201 	orr.w	r2, r3, #1
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	64da      	str	r2, [r3, #76]	; 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3710      	adds	r7, #16
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800259e:	4618      	mov	r0, r3
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr

080025a8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025b2:	2300      	movs	r3, #0
 80025b4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d101      	bne.n	80025c8 <HAL_ADC_ConfigChannel+0x20>
 80025c4:	2302      	movs	r3, #2
 80025c6:	e134      	b.n	8002832 <HAL_ADC_ConfigChannel+0x28a>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	2b06      	cmp	r3, #6
 80025d6:	d81c      	bhi.n	8002612 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685a      	ldr	r2, [r3, #4]
 80025e2:	4613      	mov	r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4413      	add	r3, r2
 80025e8:	3b05      	subs	r3, #5
 80025ea:	221f      	movs	r2, #31
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	43db      	mvns	r3, r3
 80025f2:	4019      	ands	r1, r3
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	6818      	ldr	r0, [r3, #0]
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685a      	ldr	r2, [r3, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	4413      	add	r3, r2
 8002602:	3b05      	subs	r3, #5
 8002604:	fa00 f203 	lsl.w	r2, r0, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	641a      	str	r2, [r3, #64]	; 0x40
 8002610:	e07e      	b.n	8002710 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	2b0c      	cmp	r3, #12
 8002618:	d81c      	bhi.n	8002654 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685a      	ldr	r2, [r3, #4]
 8002624:	4613      	mov	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4413      	add	r3, r2
 800262a:	3b23      	subs	r3, #35	; 0x23
 800262c:	221f      	movs	r2, #31
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	43db      	mvns	r3, r3
 8002634:	4019      	ands	r1, r3
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	6818      	ldr	r0, [r3, #0]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	4613      	mov	r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	4413      	add	r3, r2
 8002644:	3b23      	subs	r3, #35	; 0x23
 8002646:	fa00 f203 	lsl.w	r2, r0, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	430a      	orrs	r2, r1
 8002650:	63da      	str	r2, [r3, #60]	; 0x3c
 8002652:	e05d      	b.n	8002710 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	2b12      	cmp	r3, #18
 800265a:	d81c      	bhi.n	8002696 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685a      	ldr	r2, [r3, #4]
 8002666:	4613      	mov	r3, r2
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	4413      	add	r3, r2
 800266c:	3b41      	subs	r3, #65	; 0x41
 800266e:	221f      	movs	r2, #31
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	4019      	ands	r1, r3
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	6818      	ldr	r0, [r3, #0]
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	4613      	mov	r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	4413      	add	r3, r2
 8002686:	3b41      	subs	r3, #65	; 0x41
 8002688:	fa00 f203 	lsl.w	r2, r0, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	639a      	str	r2, [r3, #56]	; 0x38
 8002694:	e03c      	b.n	8002710 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	2b18      	cmp	r3, #24
 800269c:	d81c      	bhi.n	80026d8 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	3b5f      	subs	r3, #95	; 0x5f
 80026b0:	221f      	movs	r2, #31
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	43db      	mvns	r3, r3
 80026b8:	4019      	ands	r1, r3
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	6818      	ldr	r0, [r3, #0]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	4613      	mov	r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	4413      	add	r3, r2
 80026c8:	3b5f      	subs	r3, #95	; 0x5f
 80026ca:	fa00 f203 	lsl.w	r2, r0, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	635a      	str	r2, [r3, #52]	; 0x34
 80026d6:	e01b      	b.n	8002710 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	4613      	mov	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	3b7d      	subs	r3, #125	; 0x7d
 80026ea:	221f      	movs	r2, #31
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	4019      	ands	r1, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	6818      	ldr	r0, [r3, #0]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	4613      	mov	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	3b7d      	subs	r3, #125	; 0x7d
 8002704:	fa00 f203 	lsl.w	r2, r0, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2b09      	cmp	r3, #9
 8002716:	d81a      	bhi.n	800274e <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6959      	ldr	r1, [r3, #20]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	4613      	mov	r3, r2
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	4413      	add	r3, r2
 8002728:	2207      	movs	r2, #7
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43db      	mvns	r3, r3
 8002730:	4019      	ands	r1, r3
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	6898      	ldr	r0, [r3, #8]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	4613      	mov	r3, r2
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	4413      	add	r3, r2
 8002740:	fa00 f203 	lsl.w	r2, r0, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	430a      	orrs	r2, r1
 800274a:	615a      	str	r2, [r3, #20]
 800274c:	e042      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2b13      	cmp	r3, #19
 8002754:	d81c      	bhi.n	8002790 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	6919      	ldr	r1, [r3, #16]
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	4613      	mov	r3, r2
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	4413      	add	r3, r2
 8002766:	3b1e      	subs	r3, #30
 8002768:	2207      	movs	r2, #7
 800276a:	fa02 f303 	lsl.w	r3, r2, r3
 800276e:	43db      	mvns	r3, r3
 8002770:	4019      	ands	r1, r3
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	6898      	ldr	r0, [r3, #8]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	4613      	mov	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4413      	add	r3, r2
 8002780:	3b1e      	subs	r3, #30
 8002782:	fa00 f203 	lsl.w	r2, r0, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	611a      	str	r2, [r3, #16]
 800278e:	e021      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2b1a      	cmp	r3, #26
 8002796:	d81c      	bhi.n	80027d2 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68d9      	ldr	r1, [r3, #12]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	4613      	mov	r3, r2
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	4413      	add	r3, r2
 80027a8:	3b3c      	subs	r3, #60	; 0x3c
 80027aa:	2207      	movs	r2, #7
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	4019      	ands	r1, r3
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	6898      	ldr	r0, [r3, #8]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	4613      	mov	r3, r2
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	4413      	add	r3, r2
 80027c2:	3b3c      	subs	r3, #60	; 0x3c
 80027c4:	fa00 f203 	lsl.w	r2, r0, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	60da      	str	r2, [r3, #12]
 80027d0:	e000      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 80027d2:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2b10      	cmp	r3, #16
 80027da:	d003      	beq.n	80027e4 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027e0:	2b11      	cmp	r3, #17
 80027e2:	d121      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 80027e4:	4b15      	ldr	r3, [pc, #84]	; (800283c <HAL_ADC_ConfigChannel+0x294>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d11b      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 80027f0:	4b12      	ldr	r3, [pc, #72]	; (800283c <HAL_ADC_ConfigChannel+0x294>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	4a11      	ldr	r2, [pc, #68]	; (800283c <HAL_ADC_ConfigChannel+0x294>)
 80027f6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027fa:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b10      	cmp	r3, #16
 8002802:	d111      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002804:	4b0e      	ldr	r3, [pc, #56]	; (8002840 <HAL_ADC_ConfigChannel+0x298>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a0e      	ldr	r2, [pc, #56]	; (8002844 <HAL_ADC_ConfigChannel+0x29c>)
 800280a:	fba2 2303 	umull	r2, r3, r2, r3
 800280e:	0c9a      	lsrs	r2, r3, #18
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800281a:	e002      	b.n	8002822 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	3b01      	subs	r3, #1
 8002820:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d1f9      	bne.n	800281c <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002830:	7bfb      	ldrb	r3, [r7, #15]
}
 8002832:	4618      	mov	r0, r3
 8002834:	3714      	adds	r7, #20
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr
 800283c:	40012700 	.word	0x40012700
 8002840:	2000004c 	.word	0x2000004c
 8002844:	431bde83 	.word	0x431bde83

08002848 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8002854:	2300      	movs	r3, #0
 8002856:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002862:	2b40      	cmp	r3, #64	; 0x40
 8002864:	d043      	beq.n	80028ee <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689a      	ldr	r2, [r3, #8]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f042 0201 	orr.w	r2, r2, #1
 8002874:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002876:	4b20      	ldr	r3, [pc, #128]	; (80028f8 <ADC_Enable+0xb0>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a20      	ldr	r2, [pc, #128]	; (80028fc <ADC_Enable+0xb4>)
 800287c:	fba2 2303 	umull	r2, r3, r2, r3
 8002880:	0c9a      	lsrs	r2, r3, #18
 8002882:	4613      	mov	r3, r2
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	4413      	add	r3, r2
 8002888:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 800288a:	e002      	b.n	8002892 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	3b01      	subs	r3, #1
 8002890:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1f9      	bne.n	800288c <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 8002898:	f7ff fbec 	bl	8002074 <HAL_GetTick>
 800289c:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800289e:	e01f      	b.n	80028e0 <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 80028a0:	f7ff fbe8 	bl	8002074 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d918      	bls.n	80028e0 <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b8:	2b40      	cmp	r3, #64	; 0x40
 80028ba:	d011      	beq.n	80028e0 <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028c0:	f043 0210 	orr.w	r2, r3, #16
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028cc:	f043 0201 	orr.w	r2, r3, #1
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	651a      	str	r2, [r3, #80]	; 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e007      	b.n	80028f0 <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028ea:	2b40      	cmp	r3, #64	; 0x40
 80028ec:	d1d8      	bne.n	80028a0 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	2000004c 	.word	0x2000004c
 80028fc:	431bde83 	.word	0x431bde83

08002900 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002908:	2300      	movs	r3, #0
 800290a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002916:	2b40      	cmp	r3, #64	; 0x40
 8002918:	d12e      	bne.n	8002978 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0201 	bic.w	r2, r2, #1
 8002928:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800292a:	f7ff fba3 	bl	8002074 <HAL_GetTick>
 800292e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002930:	e01b      	b.n	800296a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 8002932:	f7ff fb9f 	bl	8002074 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d914      	bls.n	800296a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800294a:	2b40      	cmp	r3, #64	; 0x40
 800294c:	d10d      	bne.n	800296a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002952:	f043 0210 	orr.w	r2, r3, #16
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800295e:	f043 0201 	orr.w	r2, r3, #1
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	651a      	str	r2, [r3, #80]	; 0x50

          return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e007      	b.n	800297a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002974:	2b40      	cmp	r3, #64	; 0x40
 8002976:	d0dc      	beq.n	8002932 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
	...

08002984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002994:	4b0c      	ldr	r3, [pc, #48]	; (80029c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029a0:	4013      	ands	r3, r2
 80029a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029b6:	4a04      	ldr	r2, [pc, #16]	; (80029c8 <__NVIC_SetPriorityGrouping+0x44>)
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	60d3      	str	r3, [r2, #12]
}
 80029bc:	bf00      	nop
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029d0:	4b04      	ldr	r3, [pc, #16]	; (80029e4 <__NVIC_GetPriorityGrouping+0x18>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	0a1b      	lsrs	r3, r3, #8
 80029d6:	f003 0307 	and.w	r3, r3, #7
}
 80029da:	4618      	mov	r0, r3
 80029dc:	46bd      	mov	sp, r7
 80029de:	bc80      	pop	{r7}
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	e000ed00 	.word	0xe000ed00

080029e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	db0b      	blt.n	8002a12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	f003 021f 	and.w	r2, r3, #31
 8002a00:	4906      	ldr	r1, [pc, #24]	; (8002a1c <__NVIC_EnableIRQ+0x34>)
 8002a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a06:	095b      	lsrs	r3, r3, #5
 8002a08:	2001      	movs	r0, #1
 8002a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr
 8002a1c:	e000e100 	.word	0xe000e100

08002a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	6039      	str	r1, [r7, #0]
 8002a2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	db0a      	blt.n	8002a4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	b2da      	uxtb	r2, r3
 8002a38:	490c      	ldr	r1, [pc, #48]	; (8002a6c <__NVIC_SetPriority+0x4c>)
 8002a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3e:	0112      	lsls	r2, r2, #4
 8002a40:	b2d2      	uxtb	r2, r2
 8002a42:	440b      	add	r3, r1
 8002a44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a48:	e00a      	b.n	8002a60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	b2da      	uxtb	r2, r3
 8002a4e:	4908      	ldr	r1, [pc, #32]	; (8002a70 <__NVIC_SetPriority+0x50>)
 8002a50:	79fb      	ldrb	r3, [r7, #7]
 8002a52:	f003 030f 	and.w	r3, r3, #15
 8002a56:	3b04      	subs	r3, #4
 8002a58:	0112      	lsls	r2, r2, #4
 8002a5a:	b2d2      	uxtb	r2, r2
 8002a5c:	440b      	add	r3, r1
 8002a5e:	761a      	strb	r2, [r3, #24]
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	e000e100 	.word	0xe000e100
 8002a70:	e000ed00 	.word	0xe000ed00

08002a74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b089      	sub	sp, #36	; 0x24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f003 0307 	and.w	r3, r3, #7
 8002a86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f1c3 0307 	rsb	r3, r3, #7
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	bf28      	it	cs
 8002a92:	2304      	movcs	r3, #4
 8002a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	3304      	adds	r3, #4
 8002a9a:	2b06      	cmp	r3, #6
 8002a9c:	d902      	bls.n	8002aa4 <NVIC_EncodePriority+0x30>
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	3b03      	subs	r3, #3
 8002aa2:	e000      	b.n	8002aa6 <NVIC_EncodePriority+0x32>
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	43da      	mvns	r2, r3
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	401a      	ands	r2, r3
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002abc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac6:	43d9      	mvns	r1, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002acc:	4313      	orrs	r3, r2
         );
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3724      	adds	r7, #36	; 0x24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr

08002ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ae8:	d301      	bcc.n	8002aee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002aea:	2301      	movs	r3, #1
 8002aec:	e00f      	b.n	8002b0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aee:	4a0a      	ldr	r2, [pc, #40]	; (8002b18 <SysTick_Config+0x40>)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002af6:	210f      	movs	r1, #15
 8002af8:	f04f 30ff 	mov.w	r0, #4294967295
 8002afc:	f7ff ff90 	bl	8002a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b00:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <SysTick_Config+0x40>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b06:	4b04      	ldr	r3, [pc, #16]	; (8002b18 <SysTick_Config+0x40>)
 8002b08:	2207      	movs	r2, #7
 8002b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	e000e010 	.word	0xe000e010

08002b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f7ff ff2d 	bl	8002984 <__NVIC_SetPriorityGrouping>
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b086      	sub	sp, #24
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	4603      	mov	r3, r0
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	607a      	str	r2, [r7, #4]
 8002b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b40:	2300      	movs	r3, #0
 8002b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b44:	f7ff ff42 	bl	80029cc <__NVIC_GetPriorityGrouping>
 8002b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	68b9      	ldr	r1, [r7, #8]
 8002b4e:	6978      	ldr	r0, [r7, #20]
 8002b50:	f7ff ff90 	bl	8002a74 <NVIC_EncodePriority>
 8002b54:	4602      	mov	r2, r0
 8002b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b5a:	4611      	mov	r1, r2
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff ff5f 	bl	8002a20 <__NVIC_SetPriority>
}
 8002b62:	bf00      	nop
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b082      	sub	sp, #8
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	4603      	mov	r3, r0
 8002b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff ff35 	bl	80029e8 <__NVIC_EnableIRQ>
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b082      	sub	sp, #8
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f7ff ffa2 	bl	8002ad8 <SysTick_Config>
 8002b94:	4603      	mov	r3, r0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d005      	beq.n	8002bc2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2204      	movs	r2, #4
 8002bba:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	73fb      	strb	r3, [r7, #15]
 8002bc0:	e029      	b.n	8002c16 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 020e 	bic.w	r2, r2, #14
 8002bd0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f022 0201 	bic.w	r2, r2, #1
 8002be0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	f003 021c 	and.w	r2, r3, #28
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bee:	2101      	movs	r1, #1
 8002bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	4798      	blx	r3
    }
  }
  return status;
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3710      	adds	r7, #16
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c2e:	b2db      	uxtb	r3, r3
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bc80      	pop	{r7}
 8002c38:	4770      	bx	lr
	...

08002c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b087      	sub	sp, #28
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002c46:	2300      	movs	r3, #0
 8002c48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002c52:	e154      	b.n	8002efe <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	2101      	movs	r1, #1
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c60:	4013      	ands	r3, r2
 8002c62:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f000 8146 	beq.w	8002ef8 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f003 0303 	and.w	r3, r3, #3
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d005      	beq.n	8002c84 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d130      	bne.n	8002ce6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	2203      	movs	r2, #3
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43db      	mvns	r3, r3
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	68da      	ldr	r2, [r3, #12]
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002cba:	2201      	movs	r2, #1
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	43db      	mvns	r3, r3
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	091b      	lsrs	r3, r3, #4
 8002cd0:	f003 0201 	and.w	r2, r3, #1
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cda:	693a      	ldr	r2, [r7, #16]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	693a      	ldr	r2, [r7, #16]
 8002ce4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f003 0303 	and.w	r3, r3, #3
 8002cee:	2b03      	cmp	r3, #3
 8002cf0:	d017      	beq.n	8002d22 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	2203      	movs	r2, #3
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	43db      	mvns	r3, r3
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	4013      	ands	r3, r2
 8002d08:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	689a      	ldr	r2, [r3, #8]
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d123      	bne.n	8002d76 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	08da      	lsrs	r2, r3, #3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	3208      	adds	r2, #8
 8002d36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d3a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	220f      	movs	r2, #15
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43db      	mvns	r3, r3
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	691a      	ldr	r2, [r3, #16]
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	08da      	lsrs	r2, r3, #3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3208      	adds	r2, #8
 8002d70:	6939      	ldr	r1, [r7, #16]
 8002d72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	2203      	movs	r2, #3
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	43db      	mvns	r3, r3
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f003 0203 	and.w	r2, r3, #3
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	693a      	ldr	r2, [r7, #16]
 8002da8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f000 80a0 	beq.w	8002ef8 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002db8:	4b58      	ldr	r3, [pc, #352]	; (8002f1c <HAL_GPIO_Init+0x2e0>)
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	4a57      	ldr	r2, [pc, #348]	; (8002f1c <HAL_GPIO_Init+0x2e0>)
 8002dbe:	f043 0301 	orr.w	r3, r3, #1
 8002dc2:	6213      	str	r3, [r2, #32]
 8002dc4:	4b55      	ldr	r3, [pc, #340]	; (8002f1c <HAL_GPIO_Init+0x2e0>)
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	60bb      	str	r3, [r7, #8]
 8002dce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002dd0:	4a53      	ldr	r2, [pc, #332]	; (8002f20 <HAL_GPIO_Init+0x2e4>)
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	089b      	lsrs	r3, r3, #2
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ddc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f003 0303 	and.w	r3, r3, #3
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	220f      	movs	r2, #15
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	43db      	mvns	r3, r3
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	4013      	ands	r3, r2
 8002df2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4a4b      	ldr	r2, [pc, #300]	; (8002f24 <HAL_GPIO_Init+0x2e8>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d019      	beq.n	8002e30 <HAL_GPIO_Init+0x1f4>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a4a      	ldr	r2, [pc, #296]	; (8002f28 <HAL_GPIO_Init+0x2ec>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d013      	beq.n	8002e2c <HAL_GPIO_Init+0x1f0>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a49      	ldr	r2, [pc, #292]	; (8002f2c <HAL_GPIO_Init+0x2f0>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d00d      	beq.n	8002e28 <HAL_GPIO_Init+0x1ec>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a48      	ldr	r2, [pc, #288]	; (8002f30 <HAL_GPIO_Init+0x2f4>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d007      	beq.n	8002e24 <HAL_GPIO_Init+0x1e8>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a47      	ldr	r2, [pc, #284]	; (8002f34 <HAL_GPIO_Init+0x2f8>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d101      	bne.n	8002e20 <HAL_GPIO_Init+0x1e4>
 8002e1c:	2304      	movs	r3, #4
 8002e1e:	e008      	b.n	8002e32 <HAL_GPIO_Init+0x1f6>
 8002e20:	2305      	movs	r3, #5
 8002e22:	e006      	b.n	8002e32 <HAL_GPIO_Init+0x1f6>
 8002e24:	2303      	movs	r3, #3
 8002e26:	e004      	b.n	8002e32 <HAL_GPIO_Init+0x1f6>
 8002e28:	2302      	movs	r3, #2
 8002e2a:	e002      	b.n	8002e32 <HAL_GPIO_Init+0x1f6>
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e000      	b.n	8002e32 <HAL_GPIO_Init+0x1f6>
 8002e30:	2300      	movs	r3, #0
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	f002 0203 	and.w	r2, r2, #3
 8002e38:	0092      	lsls	r2, r2, #2
 8002e3a:	4093      	lsls	r3, r2
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002e42:	4937      	ldr	r1, [pc, #220]	; (8002f20 <HAL_GPIO_Init+0x2e4>)
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	089b      	lsrs	r3, r3, #2
 8002e48:	3302      	adds	r3, #2
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e50:	4b39      	ldr	r3, [pc, #228]	; (8002f38 <HAL_GPIO_Init+0x2fc>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002e74:	4a30      	ldr	r2, [pc, #192]	; (8002f38 <HAL_GPIO_Init+0x2fc>)
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002e7a:	4b2f      	ldr	r3, [pc, #188]	; (8002f38 <HAL_GPIO_Init+0x2fc>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	43db      	mvns	r3, r3
 8002e84:	693a      	ldr	r2, [r7, #16]
 8002e86:	4013      	ands	r3, r2
 8002e88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002e9e:	4a26      	ldr	r2, [pc, #152]	; (8002f38 <HAL_GPIO_Init+0x2fc>)
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ea4:	4b24      	ldr	r3, [pc, #144]	; (8002f38 <HAL_GPIO_Init+0x2fc>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	43db      	mvns	r3, r3
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d003      	beq.n	8002ec8 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002ec8:	4a1b      	ldr	r2, [pc, #108]	; (8002f38 <HAL_GPIO_Init+0x2fc>)
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ece:	4b1a      	ldr	r3, [pc, #104]	; (8002f38 <HAL_GPIO_Init+0x2fc>)
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	43db      	mvns	r3, r3
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	4013      	ands	r3, r2
 8002edc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d003      	beq.n	8002ef2 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002eea:	693a      	ldr	r2, [r7, #16]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002ef2:	4a11      	ldr	r2, [pc, #68]	; (8002f38 <HAL_GPIO_Init+0x2fc>)
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	3301      	adds	r3, #1
 8002efc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	fa22 f303 	lsr.w	r3, r2, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f47f aea3 	bne.w	8002c54 <HAL_GPIO_Init+0x18>
  }
}
 8002f0e:	bf00      	nop
 8002f10:	bf00      	nop
 8002f12:	371c      	adds	r7, #28
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bc80      	pop	{r7}
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	40010000 	.word	0x40010000
 8002f24:	40020000 	.word	0x40020000
 8002f28:	40020400 	.word	0x40020400
 8002f2c:	40020800 	.word	0x40020800
 8002f30:	40020c00 	.word	0x40020c00
 8002f34:	40021000 	.word	0x40021000
 8002f38:	40010400 	.word	0x40010400

08002f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	807b      	strh	r3, [r7, #2]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f4c:	787b      	ldrb	r3, [r7, #1]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d003      	beq.n	8002f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f52:	887a      	ldrh	r2, [r7, #2]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002f58:	e003      	b.n	8002f62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002f5a:	887b      	ldrh	r3, [r7, #2]
 8002f5c:	041a      	lsls	r2, r3, #16
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	619a      	str	r2, [r3, #24]
}
 8002f62:	bf00      	nop
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bc80      	pop	{r7}
 8002f6a:	4770      	bx	lr

08002f6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e12b      	b.n	80031d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d106      	bne.n	8002f98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7fe fe28 	bl	8001be8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2224      	movs	r2, #36	; 0x24
 8002f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0201 	bic.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fbe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002fce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002fd0:	f002 fae6 	bl	80055a0 <HAL_RCC_GetPCLK1Freq>
 8002fd4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	4a81      	ldr	r2, [pc, #516]	; (80031e0 <HAL_I2C_Init+0x274>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d807      	bhi.n	8002ff0 <HAL_I2C_Init+0x84>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	4a80      	ldr	r2, [pc, #512]	; (80031e4 <HAL_I2C_Init+0x278>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	bf94      	ite	ls
 8002fe8:	2301      	movls	r3, #1
 8002fea:	2300      	movhi	r3, #0
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	e006      	b.n	8002ffe <HAL_I2C_Init+0x92>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	4a7d      	ldr	r2, [pc, #500]	; (80031e8 <HAL_I2C_Init+0x27c>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	bf94      	ite	ls
 8002ff8:	2301      	movls	r3, #1
 8002ffa:	2300      	movhi	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e0e7      	b.n	80031d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	4a78      	ldr	r2, [pc, #480]	; (80031ec <HAL_I2C_Init+0x280>)
 800300a:	fba2 2303 	umull	r2, r3, r2, r3
 800300e:	0c9b      	lsrs	r3, r3, #18
 8003010:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68ba      	ldr	r2, [r7, #8]
 8003022:	430a      	orrs	r2, r1
 8003024:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	6a1b      	ldr	r3, [r3, #32]
 800302c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	4a6a      	ldr	r2, [pc, #424]	; (80031e0 <HAL_I2C_Init+0x274>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d802      	bhi.n	8003040 <HAL_I2C_Init+0xd4>
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	3301      	adds	r3, #1
 800303e:	e009      	b.n	8003054 <HAL_I2C_Init+0xe8>
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003046:	fb02 f303 	mul.w	r3, r2, r3
 800304a:	4a69      	ldr	r2, [pc, #420]	; (80031f0 <HAL_I2C_Init+0x284>)
 800304c:	fba2 2303 	umull	r2, r3, r2, r3
 8003050:	099b      	lsrs	r3, r3, #6
 8003052:	3301      	adds	r3, #1
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6812      	ldr	r2, [r2, #0]
 8003058:	430b      	orrs	r3, r1
 800305a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003066:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	495c      	ldr	r1, [pc, #368]	; (80031e0 <HAL_I2C_Init+0x274>)
 8003070:	428b      	cmp	r3, r1
 8003072:	d819      	bhi.n	80030a8 <HAL_I2C_Init+0x13c>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	1e59      	subs	r1, r3, #1
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003082:	1c59      	adds	r1, r3, #1
 8003084:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003088:	400b      	ands	r3, r1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00a      	beq.n	80030a4 <HAL_I2C_Init+0x138>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	1e59      	subs	r1, r3, #1
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	fbb1 f3f3 	udiv	r3, r1, r3
 800309c:	3301      	adds	r3, #1
 800309e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a2:	e051      	b.n	8003148 <HAL_I2C_Init+0x1dc>
 80030a4:	2304      	movs	r3, #4
 80030a6:	e04f      	b.n	8003148 <HAL_I2C_Init+0x1dc>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d111      	bne.n	80030d4 <HAL_I2C_Init+0x168>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	1e58      	subs	r0, r3, #1
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6859      	ldr	r1, [r3, #4]
 80030b8:	460b      	mov	r3, r1
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	440b      	add	r3, r1
 80030be:	fbb0 f3f3 	udiv	r3, r0, r3
 80030c2:	3301      	adds	r3, #1
 80030c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	bf0c      	ite	eq
 80030cc:	2301      	moveq	r3, #1
 80030ce:	2300      	movne	r3, #0
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	e012      	b.n	80030fa <HAL_I2C_Init+0x18e>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1e58      	subs	r0, r3, #1
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6859      	ldr	r1, [r3, #4]
 80030dc:	460b      	mov	r3, r1
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	440b      	add	r3, r1
 80030e2:	0099      	lsls	r1, r3, #2
 80030e4:	440b      	add	r3, r1
 80030e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ea:	3301      	adds	r3, #1
 80030ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	bf0c      	ite	eq
 80030f4:	2301      	moveq	r3, #1
 80030f6:	2300      	movne	r3, #0
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_I2C_Init+0x196>
 80030fe:	2301      	movs	r3, #1
 8003100:	e022      	b.n	8003148 <HAL_I2C_Init+0x1dc>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10e      	bne.n	8003128 <HAL_I2C_Init+0x1bc>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	1e58      	subs	r0, r3, #1
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6859      	ldr	r1, [r3, #4]
 8003112:	460b      	mov	r3, r1
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	440b      	add	r3, r1
 8003118:	fbb0 f3f3 	udiv	r3, r0, r3
 800311c:	3301      	adds	r3, #1
 800311e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003122:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003126:	e00f      	b.n	8003148 <HAL_I2C_Init+0x1dc>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	1e58      	subs	r0, r3, #1
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6859      	ldr	r1, [r3, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	0099      	lsls	r1, r3, #2
 8003138:	440b      	add	r3, r1
 800313a:	fbb0 f3f3 	udiv	r3, r0, r3
 800313e:	3301      	adds	r3, #1
 8003140:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003144:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	6809      	ldr	r1, [r1, #0]
 800314c:	4313      	orrs	r3, r2
 800314e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69da      	ldr	r2, [r3, #28]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	431a      	orrs	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	430a      	orrs	r2, r1
 800316a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003176:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6911      	ldr	r1, [r2, #16]
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	68d2      	ldr	r2, [r2, #12]
 8003182:	4311      	orrs	r1, r2
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6812      	ldr	r2, [r2, #0]
 8003188:	430b      	orrs	r3, r1
 800318a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	695a      	ldr	r2, [r3, #20]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	431a      	orrs	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f042 0201 	orr.w	r2, r2, #1
 80031b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2220      	movs	r2, #32
 80031c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3710      	adds	r7, #16
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	000186a0 	.word	0x000186a0
 80031e4:	001e847f 	.word	0x001e847f
 80031e8:	003d08ff 	.word	0x003d08ff
 80031ec:	431bde83 	.word	0x431bde83
 80031f0:	10624dd3 	.word	0x10624dd3

080031f4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b088      	sub	sp, #32
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800320c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003214:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800321c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800321e:	7bfb      	ldrb	r3, [r7, #15]
 8003220:	2b10      	cmp	r3, #16
 8003222:	d003      	beq.n	800322c <HAL_I2C_EV_IRQHandler+0x38>
 8003224:	7bfb      	ldrb	r3, [r7, #15]
 8003226:	2b40      	cmp	r3, #64	; 0x40
 8003228:	f040 80c1 	bne.w	80033ae <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10d      	bne.n	8003262 <HAL_I2C_EV_IRQHandler+0x6e>
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800324c:	d003      	beq.n	8003256 <HAL_I2C_EV_IRQHandler+0x62>
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003254:	d101      	bne.n	800325a <HAL_I2C_EV_IRQHandler+0x66>
 8003256:	2301      	movs	r3, #1
 8003258:	e000      	b.n	800325c <HAL_I2C_EV_IRQHandler+0x68>
 800325a:	2300      	movs	r3, #0
 800325c:	2b01      	cmp	r3, #1
 800325e:	f000 8132 	beq.w	80034c6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00c      	beq.n	8003286 <HAL_I2C_EV_IRQHandler+0x92>
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	0a5b      	lsrs	r3, r3, #9
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b00      	cmp	r3, #0
 8003276:	d006      	beq.n	8003286 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f001 fc63 	bl	8004b44 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 fd6f 	bl	8003d62 <I2C_Master_SB>
 8003284:	e092      	b.n	80033ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	08db      	lsrs	r3, r3, #3
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d009      	beq.n	80032a6 <HAL_I2C_EV_IRQHandler+0xb2>
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	0a5b      	lsrs	r3, r3, #9
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 fde4 	bl	8003e6c <I2C_Master_ADD10>
 80032a4:	e082      	b.n	80033ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	085b      	lsrs	r3, r3, #1
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d009      	beq.n	80032c6 <HAL_I2C_EV_IRQHandler+0xd2>
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	0a5b      	lsrs	r3, r3, #9
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d003      	beq.n	80032c6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f000 fdfd 	bl	8003ebe <I2C_Master_ADDR>
 80032c4:	e072      	b.n	80033ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	089b      	lsrs	r3, r3, #2
 80032ca:	f003 0301 	and.w	r3, r3, #1
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d03b      	beq.n	800334a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032e0:	f000 80f3 	beq.w	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	09db      	lsrs	r3, r3, #7
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d00f      	beq.n	8003310 <HAL_I2C_EV_IRQHandler+0x11c>
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	0a9b      	lsrs	r3, r3, #10
 80032f4:	f003 0301 	and.w	r3, r3, #1
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d009      	beq.n	8003310 <HAL_I2C_EV_IRQHandler+0x11c>
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	089b      	lsrs	r3, r3, #2
 8003300:	f003 0301 	and.w	r3, r3, #1
 8003304:	2b00      	cmp	r3, #0
 8003306:	d103      	bne.n	8003310 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f000 f9e9 	bl	80036e0 <I2C_MasterTransmit_TXE>
 800330e:	e04d      	b.n	80033ac <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	089b      	lsrs	r3, r3, #2
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80d6 	beq.w	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	0a5b      	lsrs	r3, r3, #9
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b00      	cmp	r3, #0
 8003328:	f000 80cf 	beq.w	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800332c:	7bbb      	ldrb	r3, [r7, #14]
 800332e:	2b21      	cmp	r3, #33	; 0x21
 8003330:	d103      	bne.n	800333a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 fa70 	bl	8003818 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003338:	e0c7      	b.n	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800333a:	7bfb      	ldrb	r3, [r7, #15]
 800333c:	2b40      	cmp	r3, #64	; 0x40
 800333e:	f040 80c4 	bne.w	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 fade 	bl	8003904 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003348:	e0bf      	b.n	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003354:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003358:	f000 80b7 	beq.w	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	099b      	lsrs	r3, r3, #6
 8003360:	f003 0301 	and.w	r3, r3, #1
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00f      	beq.n	8003388 <HAL_I2C_EV_IRQHandler+0x194>
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	0a9b      	lsrs	r3, r3, #10
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	2b00      	cmp	r3, #0
 8003372:	d009      	beq.n	8003388 <HAL_I2C_EV_IRQHandler+0x194>
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	089b      	lsrs	r3, r3, #2
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	2b00      	cmp	r3, #0
 800337e:	d103      	bne.n	8003388 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 fb53 	bl	8003a2c <I2C_MasterReceive_RXNE>
 8003386:	e011      	b.n	80033ac <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	089b      	lsrs	r3, r3, #2
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b00      	cmp	r3, #0
 8003392:	f000 809a 	beq.w	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	0a5b      	lsrs	r3, r3, #9
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f000 8093 	beq.w	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 fbf2 	bl	8003b8e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033aa:	e08e      	b.n	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
 80033ac:	e08d      	b.n	80034ca <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d004      	beq.n	80033c0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	61fb      	str	r3, [r7, #28]
 80033be:	e007      	b.n	80033d0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	085b      	lsrs	r3, r3, #1
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d012      	beq.n	8003402 <HAL_I2C_EV_IRQHandler+0x20e>
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	0a5b      	lsrs	r3, r3, #9
 80033e0:	f003 0301 	and.w	r3, r3, #1
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00c      	beq.n	8003402 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d003      	beq.n	80033f8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80033f8:	69b9      	ldr	r1, [r7, #24]
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 ffab 	bl	8004356 <I2C_Slave_ADDR>
 8003400:	e066      	b.n	80034d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	091b      	lsrs	r3, r3, #4
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d009      	beq.n	8003422 <HAL_I2C_EV_IRQHandler+0x22e>
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	0a5b      	lsrs	r3, r3, #9
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	2b00      	cmp	r3, #0
 8003418:	d003      	beq.n	8003422 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 ffe6 	bl	80043ec <I2C_Slave_STOPF>
 8003420:	e056      	b.n	80034d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003422:	7bbb      	ldrb	r3, [r7, #14]
 8003424:	2b21      	cmp	r3, #33	; 0x21
 8003426:	d002      	beq.n	800342e <HAL_I2C_EV_IRQHandler+0x23a>
 8003428:	7bbb      	ldrb	r3, [r7, #14]
 800342a:	2b29      	cmp	r3, #41	; 0x29
 800342c:	d125      	bne.n	800347a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	09db      	lsrs	r3, r3, #7
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00f      	beq.n	800345a <HAL_I2C_EV_IRQHandler+0x266>
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	0a9b      	lsrs	r3, r3, #10
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d009      	beq.n	800345a <HAL_I2C_EV_IRQHandler+0x266>
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	089b      	lsrs	r3, r3, #2
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d103      	bne.n	800345a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 fec3 	bl	80041de <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003458:	e039      	b.n	80034ce <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	089b      	lsrs	r3, r3, #2
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	2b00      	cmp	r3, #0
 8003464:	d033      	beq.n	80034ce <HAL_I2C_EV_IRQHandler+0x2da>
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	0a5b      	lsrs	r3, r3, #9
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b00      	cmp	r3, #0
 8003470:	d02d      	beq.n	80034ce <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 fef0 	bl	8004258 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003478:	e029      	b.n	80034ce <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	099b      	lsrs	r3, r3, #6
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00f      	beq.n	80034a6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	0a9b      	lsrs	r3, r3, #10
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d009      	beq.n	80034a6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	089b      	lsrs	r3, r3, #2
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	2b00      	cmp	r3, #0
 800349c:	d103      	bne.n	80034a6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 fefa 	bl	8004298 <I2C_SlaveReceive_RXNE>
 80034a4:	e014      	b.n	80034d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	089b      	lsrs	r3, r3, #2
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00e      	beq.n	80034d0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	0a5b      	lsrs	r3, r3, #9
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d008      	beq.n	80034d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 ff28 	bl	8004314 <I2C_SlaveReceive_BTF>
 80034c4:	e004      	b.n	80034d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80034c6:	bf00      	nop
 80034c8:	e002      	b.n	80034d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034ca:	bf00      	nop
 80034cc:	e000      	b.n	80034d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80034ce:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80034d0:	3720      	adds	r7, #32
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b08a      	sub	sp, #40	; 0x28
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	695b      	ldr	r3, [r3, #20]
 80034e4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80034ee:	2300      	movs	r3, #0
 80034f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034f8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034fa:	6a3b      	ldr	r3, [r7, #32]
 80034fc:	0a1b      	lsrs	r3, r3, #8
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00e      	beq.n	8003524 <HAL_I2C_ER_IRQHandler+0x4e>
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	0a1b      	lsrs	r3, r3, #8
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d008      	beq.n	8003524 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003514:	f043 0301 	orr.w	r3, r3, #1
 8003518:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003522:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003524:	6a3b      	ldr	r3, [r7, #32]
 8003526:	0a5b      	lsrs	r3, r3, #9
 8003528:	f003 0301 	and.w	r3, r3, #1
 800352c:	2b00      	cmp	r3, #0
 800352e:	d00e      	beq.n	800354e <HAL_I2C_ER_IRQHandler+0x78>
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	0a1b      	lsrs	r3, r3, #8
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800353c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353e:	f043 0302 	orr.w	r3, r3, #2
 8003542:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800354c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	0a9b      	lsrs	r3, r3, #10
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d03f      	beq.n	80035da <HAL_I2C_ER_IRQHandler+0x104>
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	0a1b      	lsrs	r3, r3, #8
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	d039      	beq.n	80035da <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003566:	7efb      	ldrb	r3, [r7, #27]
 8003568:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356e:	b29b      	uxth	r3, r3
 8003570:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003578:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003580:	7ebb      	ldrb	r3, [r7, #26]
 8003582:	2b20      	cmp	r3, #32
 8003584:	d112      	bne.n	80035ac <HAL_I2C_ER_IRQHandler+0xd6>
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d10f      	bne.n	80035ac <HAL_I2C_ER_IRQHandler+0xd6>
 800358c:	7cfb      	ldrb	r3, [r7, #19]
 800358e:	2b21      	cmp	r3, #33	; 0x21
 8003590:	d008      	beq.n	80035a4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003592:	7cfb      	ldrb	r3, [r7, #19]
 8003594:	2b29      	cmp	r3, #41	; 0x29
 8003596:	d005      	beq.n	80035a4 <HAL_I2C_ER_IRQHandler+0xce>
 8003598:	7cfb      	ldrb	r3, [r7, #19]
 800359a:	2b28      	cmp	r3, #40	; 0x28
 800359c:	d106      	bne.n	80035ac <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2b21      	cmp	r3, #33	; 0x21
 80035a2:	d103      	bne.n	80035ac <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f001 f851 	bl	800464c <I2C_Slave_AF>
 80035aa:	e016      	b.n	80035da <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035b4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80035b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b8:	f043 0304 	orr.w	r3, r3, #4
 80035bc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80035be:	7efb      	ldrb	r3, [r7, #27]
 80035c0:	2b10      	cmp	r3, #16
 80035c2:	d002      	beq.n	80035ca <HAL_I2C_ER_IRQHandler+0xf4>
 80035c4:	7efb      	ldrb	r3, [r7, #27]
 80035c6:	2b40      	cmp	r3, #64	; 0x40
 80035c8:	d107      	bne.n	80035da <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035d8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80035da:	6a3b      	ldr	r3, [r7, #32]
 80035dc:	0adb      	lsrs	r3, r3, #11
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00e      	beq.n	8003604 <HAL_I2C_ER_IRQHandler+0x12e>
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	0a1b      	lsrs	r3, r3, #8
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d008      	beq.n	8003604 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80035f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f4:	f043 0308 	orr.w	r3, r3, #8
 80035f8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003602:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003606:	2b00      	cmp	r3, #0
 8003608:	d008      	beq.n	800361c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800360e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003610:	431a      	orrs	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f001 f888 	bl	800472c <I2C_ITError>
  }
}
 800361c:	bf00      	nop
 800361e:	3728      	adds	r7, #40	; 0x28
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	bc80      	pop	{r7}
 8003634:	4770      	bx	lr

08003636 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800363e:	bf00      	nop
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	bc80      	pop	{r7}
 8003646:	4770      	bx	lr

08003648 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	bc80      	pop	{r7}
 8003658:	4770      	bx	lr

0800365a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	bc80      	pop	{r7}
 800366a:	4770      	bx	lr

0800366c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	460b      	mov	r3, r1
 8003676:	70fb      	strb	r3, [r7, #3]
 8003678:	4613      	mov	r3, r2
 800367a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	bc80      	pop	{r7}
 8003684:	4770      	bx	lr

08003686 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	bc80      	pop	{r7}
 8003696:	4770      	bx	lr

08003698 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr

080036aa <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b083      	sub	sp, #12
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80036b2:	bf00      	nop
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr

080036bc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr

080036ce <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036ce:	b480      	push	{r7}
 80036d0:	b083      	sub	sp, #12
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr

080036e0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ee:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036f6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036fc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003702:	2b00      	cmp	r3, #0
 8003704:	d150      	bne.n	80037a8 <I2C_MasterTransmit_TXE+0xc8>
 8003706:	7bfb      	ldrb	r3, [r7, #15]
 8003708:	2b21      	cmp	r3, #33	; 0x21
 800370a:	d14d      	bne.n	80037a8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	2b08      	cmp	r3, #8
 8003710:	d01d      	beq.n	800374e <I2C_MasterTransmit_TXE+0x6e>
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	2b20      	cmp	r3, #32
 8003716:	d01a      	beq.n	800374e <I2C_MasterTransmit_TXE+0x6e>
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800371e:	d016      	beq.n	800374e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685a      	ldr	r2, [r3, #4]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800372e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2211      	movs	r2, #17
 8003734:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2220      	movs	r2, #32
 8003742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7ff ff6c 	bl	8003624 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800374c:	e060      	b.n	8003810 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800375c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800376c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2220      	movs	r2, #32
 8003778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b40      	cmp	r3, #64	; 0x40
 8003786:	d107      	bne.n	8003798 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f7ff ff81 	bl	8003698 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003796:	e03b      	b.n	8003810 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f7ff ff3f 	bl	8003624 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80037a6:	e033      	b.n	8003810 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
 80037aa:	2b21      	cmp	r3, #33	; 0x21
 80037ac:	d005      	beq.n	80037ba <I2C_MasterTransmit_TXE+0xda>
 80037ae:	7bbb      	ldrb	r3, [r7, #14]
 80037b0:	2b40      	cmp	r3, #64	; 0x40
 80037b2:	d12d      	bne.n	8003810 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
 80037b6:	2b22      	cmp	r3, #34	; 0x22
 80037b8:	d12a      	bne.n	8003810 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037be:	b29b      	uxth	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d108      	bne.n	80037d6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685a      	ldr	r2, [r3, #4]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037d2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80037d4:	e01c      	b.n	8003810 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b40      	cmp	r3, #64	; 0x40
 80037e0:	d103      	bne.n	80037ea <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f88e 	bl	8003904 <I2C_MemoryTransmit_TXE_BTF>
}
 80037e8:	e012      	b.n	8003810 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ee:	781a      	ldrb	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fa:	1c5a      	adds	r2, r3, #1
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003804:	b29b      	uxth	r3, r3
 8003806:	3b01      	subs	r3, #1
 8003808:	b29a      	uxth	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800380e:	e7ff      	b.n	8003810 <I2C_MasterTransmit_TXE+0x130>
 8003810:	bf00      	nop
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003824:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b21      	cmp	r3, #33	; 0x21
 8003830:	d164      	bne.n	80038fc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003836:	b29b      	uxth	r3, r3
 8003838:	2b00      	cmp	r3, #0
 800383a:	d012      	beq.n	8003862 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003840:	781a      	ldrb	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384c:	1c5a      	adds	r2, r3, #1
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003856:	b29b      	uxth	r3, r3
 8003858:	3b01      	subs	r3, #1
 800385a:	b29a      	uxth	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003860:	e04c      	b.n	80038fc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2b08      	cmp	r3, #8
 8003866:	d01d      	beq.n	80038a4 <I2C_MasterTransmit_BTF+0x8c>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2b20      	cmp	r3, #32
 800386c:	d01a      	beq.n	80038a4 <I2C_MasterTransmit_BTF+0x8c>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003874:	d016      	beq.n	80038a4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	685a      	ldr	r2, [r3, #4]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003884:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2211      	movs	r2, #17
 800388a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f7ff fec1 	bl	8003624 <HAL_I2C_MasterTxCpltCallback>
}
 80038a2:	e02b      	b.n	80038fc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80038b2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038c2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2220      	movs	r2, #32
 80038ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b40      	cmp	r3, #64	; 0x40
 80038dc:	d107      	bne.n	80038ee <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7ff fed6 	bl	8003698 <HAL_I2C_MemTxCpltCallback>
}
 80038ec:	e006      	b.n	80038fc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff fe94 	bl	8003624 <HAL_I2C_MasterTxCpltCallback>
}
 80038fc:	bf00      	nop
 80038fe:	3710      	adds	r7, #16
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003912:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003918:	2b00      	cmp	r3, #0
 800391a:	d11d      	bne.n	8003958 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003920:	2b01      	cmp	r3, #1
 8003922:	d10b      	bne.n	800393c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003928:	b2da      	uxtb	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003934:	1c9a      	adds	r2, r3, #2
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800393a:	e073      	b.n	8003a24 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003940:	b29b      	uxth	r3, r3
 8003942:	121b      	asrs	r3, r3, #8
 8003944:	b2da      	uxtb	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003950:	1c5a      	adds	r2, r3, #1
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003956:	e065      	b.n	8003a24 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800395c:	2b01      	cmp	r3, #1
 800395e:	d10b      	bne.n	8003978 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003964:	b2da      	uxtb	r2, r3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003970:	1c5a      	adds	r2, r3, #1
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003976:	e055      	b.n	8003a24 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800397c:	2b02      	cmp	r3, #2
 800397e:	d151      	bne.n	8003a24 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003980:	7bfb      	ldrb	r3, [r7, #15]
 8003982:	2b22      	cmp	r3, #34	; 0x22
 8003984:	d10d      	bne.n	80039a2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003994:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800399a:	1c5a      	adds	r2, r3, #1
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	651a      	str	r2, [r3, #80]	; 0x50
}
 80039a0:	e040      	b.n	8003a24 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d015      	beq.n	80039d8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
 80039ae:	2b21      	cmp	r3, #33	; 0x21
 80039b0:	d112      	bne.n	80039d8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b6:	781a      	ldrb	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c2:	1c5a      	adds	r2, r3, #1
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	3b01      	subs	r3, #1
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80039d6:	e025      	b.n	8003a24 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d120      	bne.n	8003a24 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80039e2:	7bfb      	ldrb	r3, [r7, #15]
 80039e4:	2b21      	cmp	r3, #33	; 0x21
 80039e6:	d11d      	bne.n	8003a24 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80039f6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a06:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2220      	movs	r2, #32
 8003a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f7ff fe3a 	bl	8003698 <HAL_I2C_MemTxCpltCallback>
}
 8003a24:	bf00      	nop
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	2b22      	cmp	r3, #34	; 0x22
 8003a3e:	f040 80a2 	bne.w	8003b86 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2b03      	cmp	r3, #3
 8003a4e:	d921      	bls.n	8003a94 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	691a      	ldr	r2, [r3, #16]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5a:	b2d2      	uxtb	r2, r2
 8003a5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	2b03      	cmp	r3, #3
 8003a7e:	f040 8082 	bne.w	8003b86 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a90:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8003a92:	e078      	b.n	8003b86 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d074      	beq.n	8003b86 <I2C_MasterReceive_RXNE+0x15a>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d002      	beq.n	8003aa8 <I2C_MasterReceive_RXNE+0x7c>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d16e      	bne.n	8003b86 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f001 f819 	bl	8004ae0 <I2C_WaitOnSTOPRequestThroughIT>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d142      	bne.n	8003b3a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ac2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ad2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	691a      	ldr	r2, [r3, #16]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ade:	b2d2      	uxtb	r2, r2
 8003ae0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae6:	1c5a      	adds	r2, r3, #1
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	3b01      	subs	r3, #1
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2220      	movs	r2, #32
 8003afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b40      	cmp	r3, #64	; 0x40
 8003b0c:	d10a      	bne.n	8003b24 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f7ff fdc4 	bl	80036aa <HAL_I2C_MemRxCpltCallback>
}
 8003b22:	e030      	b.n	8003b86 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2212      	movs	r2, #18
 8003b30:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7ff fd7f 	bl	8003636 <HAL_I2C_MasterRxCpltCallback>
}
 8003b38:	e025      	b.n	8003b86 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685a      	ldr	r2, [r3, #4]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b48:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	691a      	ldr	r2, [r3, #16]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b54:	b2d2      	uxtb	r2, r2
 8003b56:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5c:	1c5a      	adds	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2220      	movs	r2, #32
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f7ff fd9b 	bl	80036bc <HAL_I2C_ErrorCallback>
}
 8003b86:	bf00      	nop
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b084      	sub	sp, #16
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d11b      	bne.n	8003bde <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	685a      	ldr	r2, [r3, #4]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bb4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	691a      	ldr	r2, [r3, #16]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc0:	b2d2      	uxtb	r2, r2
 8003bc2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc8:	1c5a      	adds	r2, r3, #1
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003bdc:	e0bd      	b.n	8003d5a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	2b03      	cmp	r3, #3
 8003be6:	d129      	bne.n	8003c3c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	685a      	ldr	r2, [r3, #4]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bf6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d00a      	beq.n	8003c14 <I2C_MasterReceive_BTF+0x86>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d007      	beq.n	8003c14 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c12:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	691a      	ldr	r2, [r3, #16]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1e:	b2d2      	uxtb	r2, r2
 8003c20:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c26:	1c5a      	adds	r2, r3, #1
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003c3a:	e08e      	b.n	8003d5a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d176      	bne.n	8003d34 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d002      	beq.n	8003c52 <I2C_MasterReceive_BTF+0xc4>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b10      	cmp	r3, #16
 8003c50:	d108      	bne.n	8003c64 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c60:	601a      	str	r2, [r3, #0]
 8003c62:	e019      	b.n	8003c98 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2b04      	cmp	r3, #4
 8003c68:	d002      	beq.n	8003c70 <I2C_MasterReceive_BTF+0xe2>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d108      	bne.n	8003c82 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c7e:	601a      	str	r2, [r3, #0]
 8003c80:	e00a      	b.n	8003c98 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2b10      	cmp	r3, #16
 8003c86:	d007      	beq.n	8003c98 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c96:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	691a      	ldr	r2, [r3, #16]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca2:	b2d2      	uxtb	r2, r2
 8003ca4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	1c5a      	adds	r2, r3, #1
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	691a      	ldr	r2, [r3, #16]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc8:	b2d2      	uxtb	r2, r2
 8003cca:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd0:	1c5a      	adds	r2, r3, #1
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003cf2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b40      	cmp	r3, #64	; 0x40
 8003d06:	d10a      	bne.n	8003d1e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7ff fcc7 	bl	80036aa <HAL_I2C_MemRxCpltCallback>
}
 8003d1c:	e01d      	b.n	8003d5a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2212      	movs	r2, #18
 8003d2a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f7ff fc82 	bl	8003636 <HAL_I2C_MasterRxCpltCallback>
}
 8003d32:	e012      	b.n	8003d5a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	691a      	ldr	r2, [r3, #16]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d46:	1c5a      	adds	r2, r3, #1
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	3b01      	subs	r3, #1
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003d5a:	bf00      	nop
 8003d5c:	3710      	adds	r7, #16
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}

08003d62 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003d62:	b480      	push	{r7}
 8003d64:	b083      	sub	sp, #12
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b40      	cmp	r3, #64	; 0x40
 8003d74:	d117      	bne.n	8003da6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d109      	bne.n	8003d92 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	461a      	mov	r2, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d8e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003d90:	e067      	b.n	8003e62 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	f043 0301 	orr.w	r3, r3, #1
 8003d9c:	b2da      	uxtb	r2, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	611a      	str	r2, [r3, #16]
}
 8003da4:	e05d      	b.n	8003e62 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003dae:	d133      	bne.n	8003e18 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b21      	cmp	r3, #33	; 0x21
 8003dba:	d109      	bne.n	8003dd0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003dcc:	611a      	str	r2, [r3, #16]
 8003dce:	e008      	b.n	8003de2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	f043 0301 	orr.w	r3, r3, #1
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d004      	beq.n	8003df4 <I2C_Master_SB+0x92>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d108      	bne.n	8003e06 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d032      	beq.n	8003e62 <I2C_Master_SB+0x100>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d02d      	beq.n	8003e62 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e14:	605a      	str	r2, [r3, #4]
}
 8003e16:	e024      	b.n	8003e62 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d10e      	bne.n	8003e3e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	11db      	asrs	r3, r3, #7
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	f003 0306 	and.w	r3, r3, #6
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	f063 030f 	orn	r3, r3, #15
 8003e34:	b2da      	uxtb	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	611a      	str	r2, [r3, #16]
}
 8003e3c:	e011      	b.n	8003e62 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d10d      	bne.n	8003e62 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	11db      	asrs	r3, r3, #7
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	f003 0306 	and.w	r3, r3, #6
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	f063 030e 	orn	r3, r3, #14
 8003e5a:	b2da      	uxtb	r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	611a      	str	r2, [r3, #16]
}
 8003e62:	bf00      	nop
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bc80      	pop	{r7}
 8003e6a:	4770      	bx	lr

08003e6c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e78:	b2da      	uxtb	r2, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d004      	beq.n	8003e92 <I2C_Master_ADD10+0x26>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d108      	bne.n	8003ea4 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00c      	beq.n	8003eb4 <I2C_Master_ADD10+0x48>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d007      	beq.n	8003eb4 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003eb2:	605a      	str	r2, [r3, #4]
  }
}
 8003eb4:	bf00      	nop
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bc80      	pop	{r7}
 8003ebc:	4770      	bx	lr

08003ebe <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	b091      	sub	sp, #68	; 0x44
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ecc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed4:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eda:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b22      	cmp	r3, #34	; 0x22
 8003ee6:	f040 8169 	bne.w	80041bc <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10f      	bne.n	8003f12 <I2C_Master_ADDR+0x54>
 8003ef2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003ef6:	2b40      	cmp	r3, #64	; 0x40
 8003ef8:	d10b      	bne.n	8003f12 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003efa:	2300      	movs	r3, #0
 8003efc:	633b      	str	r3, [r7, #48]	; 0x30
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	633b      	str	r3, [r7, #48]	; 0x30
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	633b      	str	r3, [r7, #48]	; 0x30
 8003f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f10:	e160      	b.n	80041d4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d11d      	bne.n	8003f56 <I2C_Master_ADDR+0x98>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003f22:	d118      	bne.n	8003f56 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f24:	2300      	movs	r3, #0
 8003f26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f48:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f4e:	1c5a      	adds	r2, r3, #1
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	651a      	str	r2, [r3, #80]	; 0x50
 8003f54:	e13e      	b.n	80041d4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d113      	bne.n	8003f88 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f60:	2300      	movs	r3, #0
 8003f62:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f74:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	e115      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	f040 808a 	bne.w	80040a8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f96:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f9a:	d137      	bne.n	800400c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003faa:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fba:	d113      	bne.n	8003fe4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fca:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fcc:	2300      	movs	r3, #0
 8003fce:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	627b      	str	r3, [r7, #36]	; 0x24
 8003fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe2:	e0e7      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	623b      	str	r3, [r7, #32]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	623b      	str	r3, [r7, #32]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	623b      	str	r3, [r7, #32]
 8003ff8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	e0d3      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800400c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800400e:	2b08      	cmp	r3, #8
 8004010:	d02e      	beq.n	8004070 <I2C_Master_ADDR+0x1b2>
 8004012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004014:	2b20      	cmp	r3, #32
 8004016:	d02b      	beq.n	8004070 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800401a:	2b12      	cmp	r3, #18
 800401c:	d102      	bne.n	8004024 <I2C_Master_ADDR+0x166>
 800401e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004020:	2b01      	cmp	r3, #1
 8004022:	d125      	bne.n	8004070 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004026:	2b04      	cmp	r3, #4
 8004028:	d00e      	beq.n	8004048 <I2C_Master_ADDR+0x18a>
 800402a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800402c:	2b02      	cmp	r3, #2
 800402e:	d00b      	beq.n	8004048 <I2C_Master_ADDR+0x18a>
 8004030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004032:	2b10      	cmp	r3, #16
 8004034:	d008      	beq.n	8004048 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	e007      	b.n	8004058 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004056:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004058:	2300      	movs	r3, #0
 800405a:	61fb      	str	r3, [r7, #28]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	61fb      	str	r3, [r7, #28]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	61fb      	str	r3, [r7, #28]
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	e0a1      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800407e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004080:	2300      	movs	r3, #0
 8004082:	61bb      	str	r3, [r7, #24]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	61bb      	str	r3, [r7, #24]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	61bb      	str	r3, [r7, #24]
 8004094:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	e085      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d14d      	bne.n	800414e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80040b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b4:	2b04      	cmp	r3, #4
 80040b6:	d016      	beq.n	80040e6 <I2C_Master_ADDR+0x228>
 80040b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d013      	beq.n	80040e6 <I2C_Master_ADDR+0x228>
 80040be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c0:	2b10      	cmp	r3, #16
 80040c2:	d010      	beq.n	80040e6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040d2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040e2:	601a      	str	r2, [r3, #0]
 80040e4:	e007      	b.n	80040f6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80040f4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004100:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004104:	d117      	bne.n	8004136 <I2C_Master_ADDR+0x278>
 8004106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004108:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800410c:	d00b      	beq.n	8004126 <I2C_Master_ADDR+0x268>
 800410e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004110:	2b01      	cmp	r3, #1
 8004112:	d008      	beq.n	8004126 <I2C_Master_ADDR+0x268>
 8004114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004116:	2b08      	cmp	r3, #8
 8004118:	d005      	beq.n	8004126 <I2C_Master_ADDR+0x268>
 800411a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800411c:	2b10      	cmp	r3, #16
 800411e:	d002      	beq.n	8004126 <I2C_Master_ADDR+0x268>
 8004120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004122:	2b20      	cmp	r3, #32
 8004124:	d107      	bne.n	8004136 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004134:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004136:	2300      	movs	r3, #0
 8004138:	617b      	str	r3, [r7, #20]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	617b      	str	r3, [r7, #20]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	699b      	ldr	r3, [r3, #24]
 8004148:	617b      	str	r3, [r7, #20]
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	e032      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800415c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004168:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800416c:	d117      	bne.n	800419e <I2C_Master_ADDR+0x2e0>
 800416e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004170:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004174:	d00b      	beq.n	800418e <I2C_Master_ADDR+0x2d0>
 8004176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004178:	2b01      	cmp	r3, #1
 800417a:	d008      	beq.n	800418e <I2C_Master_ADDR+0x2d0>
 800417c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800417e:	2b08      	cmp	r3, #8
 8004180:	d005      	beq.n	800418e <I2C_Master_ADDR+0x2d0>
 8004182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004184:	2b10      	cmp	r3, #16
 8004186:	d002      	beq.n	800418e <I2C_Master_ADDR+0x2d0>
 8004188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800418a:	2b20      	cmp	r3, #32
 800418c:	d107      	bne.n	800419e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800419c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800419e:	2300      	movs	r3, #0
 80041a0:	613b      	str	r3, [r7, #16]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	695b      	ldr	r3, [r3, #20]
 80041a8:	613b      	str	r3, [r7, #16]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	613b      	str	r3, [r7, #16]
 80041b2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80041ba:	e00b      	b.n	80041d4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041bc:	2300      	movs	r3, #0
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	60fb      	str	r3, [r7, #12]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	68fb      	ldr	r3, [r7, #12]
}
 80041d2:	e7ff      	b.n	80041d4 <I2C_Master_ADDR+0x316>
 80041d4:	bf00      	nop
 80041d6:	3744      	adds	r7, #68	; 0x44
 80041d8:	46bd      	mov	sp, r7
 80041da:	bc80      	pop	{r7}
 80041dc:	4770      	bx	lr

080041de <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b084      	sub	sp, #16
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ec:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d02b      	beq.n	8004250 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	781a      	ldrb	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004208:	1c5a      	adds	r2, r3, #1
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004212:	b29b      	uxth	r3, r3
 8004214:	3b01      	subs	r3, #1
 8004216:	b29a      	uxth	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004220:	b29b      	uxth	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	d114      	bne.n	8004250 <I2C_SlaveTransmit_TXE+0x72>
 8004226:	7bfb      	ldrb	r3, [r7, #15]
 8004228:	2b29      	cmp	r3, #41	; 0x29
 800422a:	d111      	bne.n	8004250 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685a      	ldr	r2, [r3, #4]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800423a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2221      	movs	r2, #33	; 0x21
 8004240:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2228      	movs	r2, #40	; 0x28
 8004246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f7ff f9fc 	bl	8003648 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004250:	bf00      	nop
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004264:	b29b      	uxth	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d011      	beq.n	800428e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426e:	781a      	ldrb	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427a:	1c5a      	adds	r2, r3, #1
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004284:	b29b      	uxth	r3, r3
 8004286:	3b01      	subs	r3, #1
 8004288:	b29a      	uxth	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800428e:	bf00      	nop
 8004290:	370c      	adds	r7, #12
 8004292:	46bd      	mov	sp, r7
 8004294:	bc80      	pop	{r7}
 8004296:	4770      	bx	lr

08004298 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042a6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d02c      	beq.n	800430c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	691a      	ldr	r2, [r3, #16]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042bc:	b2d2      	uxtb	r2, r2
 80042be:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c4:	1c5a      	adds	r2, r3, #1
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	3b01      	subs	r3, #1
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042dc:	b29b      	uxth	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d114      	bne.n	800430c <I2C_SlaveReceive_RXNE+0x74>
 80042e2:	7bfb      	ldrb	r3, [r7, #15]
 80042e4:	2b2a      	cmp	r3, #42	; 0x2a
 80042e6:	d111      	bne.n	800430c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042f6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2222      	movs	r2, #34	; 0x22
 80042fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2228      	movs	r2, #40	; 0x28
 8004302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7ff f9a7 	bl	800365a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800430c:	bf00      	nop
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004320:	b29b      	uxth	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	d012      	beq.n	800434c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	691a      	ldr	r2, [r3, #16]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004330:	b2d2      	uxtb	r2, r2
 8004332:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004338:	1c5a      	adds	r2, r3, #1
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004342:	b29b      	uxth	r3, r3
 8004344:	3b01      	subs	r3, #1
 8004346:	b29a      	uxth	r2, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	bc80      	pop	{r7}
 8004354:	4770      	bx	lr

08004356 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b084      	sub	sp, #16
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
 800435e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004360:	2300      	movs	r3, #0
 8004362:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800436a:	b2db      	uxtb	r3, r3
 800436c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004370:	2b28      	cmp	r3, #40	; 0x28
 8004372:	d127      	bne.n	80043c4 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004382:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	089b      	lsrs	r3, r3, #2
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	2b00      	cmp	r3, #0
 800438e:	d101      	bne.n	8004394 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004390:	2301      	movs	r3, #1
 8004392:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	09db      	lsrs	r3, r3, #7
 8004398:	f003 0301 	and.w	r3, r3, #1
 800439c:	2b00      	cmp	r3, #0
 800439e:	d103      	bne.n	80043a8 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	81bb      	strh	r3, [r7, #12]
 80043a6:	e002      	b.n	80043ae <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80043b6:	89ba      	ldrh	r2, [r7, #12]
 80043b8:	7bfb      	ldrb	r3, [r7, #15]
 80043ba:	4619      	mov	r1, r3
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f7ff f955 	bl	800366c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80043c2:	e00e      	b.n	80043e2 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043c4:	2300      	movs	r3, #0
 80043c6:	60bb      	str	r3, [r7, #8]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	60bb      	str	r3, [r7, #8]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	60bb      	str	r3, [r7, #8]
 80043d8:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80043e2:	bf00      	nop
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
	...

080043ec <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043fa:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	685a      	ldr	r2, [r3, #4]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800440a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800440c:	2300      	movs	r3, #0
 800440e:	60bb      	str	r3, [r7, #8]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	60bb      	str	r3, [r7, #8]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 0201 	orr.w	r2, r2, #1
 8004426:	601a      	str	r2, [r3, #0]
 8004428:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004438:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004444:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004448:	d172      	bne.n	8004530 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800444a:	7bfb      	ldrb	r3, [r7, #15]
 800444c:	2b22      	cmp	r3, #34	; 0x22
 800444e:	d002      	beq.n	8004456 <I2C_Slave_STOPF+0x6a>
 8004450:	7bfb      	ldrb	r3, [r7, #15]
 8004452:	2b2a      	cmp	r3, #42	; 0x2a
 8004454:	d135      	bne.n	80044c2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	b29a      	uxth	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004468:	b29b      	uxth	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d005      	beq.n	800447a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004472:	f043 0204 	orr.w	r2, r3, #4
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004488:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800448e:	4618      	mov	r0, r3
 8004490:	f7fe fbc6 	bl	8002c20 <HAL_DMA_GetState>
 8004494:	4603      	mov	r3, r0
 8004496:	2b01      	cmp	r3, #1
 8004498:	d049      	beq.n	800452e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449e:	4a69      	ldr	r2, [pc, #420]	; (8004644 <I2C_Slave_STOPF+0x258>)
 80044a0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7fe fb79 	bl	8002b9e <HAL_DMA_Abort_IT>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d03d      	beq.n	800452e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80044bc:	4610      	mov	r0, r2
 80044be:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80044c0:	e035      	b.n	800452e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d005      	beq.n	80044e6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044de:	f043 0204 	orr.w	r2, r3, #4
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	685a      	ldr	r2, [r3, #4]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044f4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7fe fb90 	bl	8002c20 <HAL_DMA_GetState>
 8004500:	4603      	mov	r3, r0
 8004502:	2b01      	cmp	r3, #1
 8004504:	d014      	beq.n	8004530 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800450a:	4a4e      	ldr	r2, [pc, #312]	; (8004644 <I2C_Slave_STOPF+0x258>)
 800450c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004512:	4618      	mov	r0, r3
 8004514:	f7fe fb43 	bl	8002b9e <HAL_DMA_Abort_IT>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d008      	beq.n	8004530 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004528:	4610      	mov	r0, r2
 800452a:	4798      	blx	r3
 800452c:	e000      	b.n	8004530 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800452e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004534:	b29b      	uxth	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d03e      	beq.n	80045b8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	f003 0304 	and.w	r3, r3, #4
 8004544:	2b04      	cmp	r3, #4
 8004546:	d112      	bne.n	800456e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691a      	ldr	r2, [r3, #16]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455a:	1c5a      	adds	r2, r3, #1
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004564:	b29b      	uxth	r3, r3
 8004566:	3b01      	subs	r3, #1
 8004568:	b29a      	uxth	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	695b      	ldr	r3, [r3, #20]
 8004574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004578:	2b40      	cmp	r3, #64	; 0x40
 800457a:	d112      	bne.n	80045a2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	691a      	ldr	r2, [r3, #16]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	b2d2      	uxtb	r2, r2
 8004588:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004598:	b29b      	uxth	r3, r3
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d005      	beq.n	80045b8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b0:	f043 0204 	orr.w	r2, r3, #4
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d003      	beq.n	80045c8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f8b3 	bl	800472c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80045c6:	e039      	b.n	800463c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80045c8:	7bfb      	ldrb	r3, [r7, #15]
 80045ca:	2b2a      	cmp	r3, #42	; 0x2a
 80045cc:	d109      	bne.n	80045e2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2228      	movs	r2, #40	; 0x28
 80045d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f7ff f83c 	bl	800365a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b28      	cmp	r3, #40	; 0x28
 80045ec:	d111      	bne.n	8004612 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a15      	ldr	r2, [pc, #84]	; (8004648 <I2C_Slave_STOPF+0x25c>)
 80045f2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2220      	movs	r2, #32
 80045fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f7ff f83b 	bl	8003686 <HAL_I2C_ListenCpltCallback>
}
 8004610:	e014      	b.n	800463c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004616:	2b22      	cmp	r3, #34	; 0x22
 8004618:	d002      	beq.n	8004620 <I2C_Slave_STOPF+0x234>
 800461a:	7bfb      	ldrb	r3, [r7, #15]
 800461c:	2b22      	cmp	r3, #34	; 0x22
 800461e:	d10d      	bne.n	800463c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2220      	movs	r2, #32
 800462a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7ff f80f 	bl	800365a <HAL_I2C_SlaveRxCpltCallback>
}
 800463c:	bf00      	nop
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	08004991 	.word	0x08004991
 8004648:	ffff0000 	.word	0xffff0000

0800464c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800465a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004660:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	2b08      	cmp	r3, #8
 8004666:	d002      	beq.n	800466e <I2C_Slave_AF+0x22>
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	2b20      	cmp	r3, #32
 800466c:	d129      	bne.n	80046c2 <I2C_Slave_AF+0x76>
 800466e:	7bfb      	ldrb	r3, [r7, #15]
 8004670:	2b28      	cmp	r3, #40	; 0x28
 8004672:	d126      	bne.n	80046c2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a2c      	ldr	r2, [pc, #176]	; (8004728 <I2C_Slave_AF+0xdc>)
 8004678:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004688:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004692:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046a2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2220      	movs	r2, #32
 80046ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7fe ffe3 	bl	8003686 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80046c0:	e02e      	b.n	8004720 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80046c2:	7bfb      	ldrb	r3, [r7, #15]
 80046c4:	2b21      	cmp	r3, #33	; 0x21
 80046c6:	d126      	bne.n	8004716 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a17      	ldr	r2, [pc, #92]	; (8004728 <I2C_Slave_AF+0xdc>)
 80046cc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2221      	movs	r2, #33	; 0x21
 80046d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2220      	movs	r2, #32
 80046d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80046f2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046fc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800470c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f7fe ff9a 	bl	8003648 <HAL_I2C_SlaveTxCpltCallback>
}
 8004714:	e004      	b.n	8004720 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800471e:	615a      	str	r2, [r3, #20]
}
 8004720:	bf00      	nop
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	ffff0000 	.word	0xffff0000

0800472c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800473a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004742:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004744:	7bbb      	ldrb	r3, [r7, #14]
 8004746:	2b10      	cmp	r3, #16
 8004748:	d002      	beq.n	8004750 <I2C_ITError+0x24>
 800474a:	7bbb      	ldrb	r3, [r7, #14]
 800474c:	2b40      	cmp	r3, #64	; 0x40
 800474e:	d10a      	bne.n	8004766 <I2C_ITError+0x3a>
 8004750:	7bfb      	ldrb	r3, [r7, #15]
 8004752:	2b22      	cmp	r3, #34	; 0x22
 8004754:	d107      	bne.n	8004766 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004764:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004766:	7bfb      	ldrb	r3, [r7, #15]
 8004768:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800476c:	2b28      	cmp	r3, #40	; 0x28
 800476e:	d107      	bne.n	8004780 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2228      	movs	r2, #40	; 0x28
 800477a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800477e:	e015      	b.n	80047ac <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800478a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800478e:	d00a      	beq.n	80047a6 <I2C_ITError+0x7a>
 8004790:	7bfb      	ldrb	r3, [r7, #15]
 8004792:	2b60      	cmp	r3, #96	; 0x60
 8004794:	d007      	beq.n	80047a6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2220      	movs	r2, #32
 800479a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047ba:	d162      	bne.n	8004882 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047ca:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d020      	beq.n	800481c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047de:	4a6a      	ldr	r2, [pc, #424]	; (8004988 <I2C_ITError+0x25c>)
 80047e0:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fe f9d9 	bl	8002b9e <HAL_DMA_Abort_IT>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	f000 8089 	beq.w	8004906 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f022 0201 	bic.w	r2, r2, #1
 8004802:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2220      	movs	r2, #32
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004816:	4610      	mov	r0, r2
 8004818:	4798      	blx	r3
 800481a:	e074      	b.n	8004906 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004820:	4a59      	ldr	r2, [pc, #356]	; (8004988 <I2C_ITError+0x25c>)
 8004822:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004828:	4618      	mov	r0, r3
 800482a:	f7fe f9b8 	bl	8002b9e <HAL_DMA_Abort_IT>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d068      	beq.n	8004906 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800483e:	2b40      	cmp	r3, #64	; 0x40
 8004840:	d10b      	bne.n	800485a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	691a      	ldr	r2, [r3, #16]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484c:	b2d2      	uxtb	r2, r2
 800484e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004854:	1c5a      	adds	r2, r3, #1
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f022 0201 	bic.w	r2, r2, #1
 8004868:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2220      	movs	r2, #32
 800486e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800487c:	4610      	mov	r0, r2
 800487e:	4798      	blx	r3
 8004880:	e041      	b.n	8004906 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b60      	cmp	r3, #96	; 0x60
 800488c:	d125      	bne.n	80048da <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2220      	movs	r2, #32
 8004892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a6:	2b40      	cmp	r3, #64	; 0x40
 80048a8:	d10b      	bne.n	80048c2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	691a      	ldr	r2, [r3, #16]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b4:	b2d2      	uxtb	r2, r2
 80048b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048bc:	1c5a      	adds	r2, r3, #1
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 0201 	bic.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7fe fefb 	bl	80036ce <HAL_I2C_AbortCpltCallback>
 80048d8:	e015      	b.n	8004906 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048e4:	2b40      	cmp	r3, #64	; 0x40
 80048e6:	d10b      	bne.n	8004900 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	691a      	ldr	r2, [r3, #16]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f2:	b2d2      	uxtb	r2, r2
 80048f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fa:	1c5a      	adds	r2, r3, #1
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f7fe fedb 	bl	80036bc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10e      	bne.n	8004934 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800491c:	2b00      	cmp	r3, #0
 800491e:	d109      	bne.n	8004934 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004926:	2b00      	cmp	r3, #0
 8004928:	d104      	bne.n	8004934 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004930:	2b00      	cmp	r3, #0
 8004932:	d007      	beq.n	8004944 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004942:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800494a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004950:	f003 0304 	and.w	r3, r3, #4
 8004954:	2b04      	cmp	r3, #4
 8004956:	d113      	bne.n	8004980 <I2C_ITError+0x254>
 8004958:	7bfb      	ldrb	r3, [r7, #15]
 800495a:	2b28      	cmp	r3, #40	; 0x28
 800495c:	d110      	bne.n	8004980 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a0a      	ldr	r2, [pc, #40]	; (800498c <I2C_ITError+0x260>)
 8004962:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f7fe fe83 	bl	8003686 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004980:	bf00      	nop
 8004982:	3710      	adds	r7, #16
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	08004991 	.word	0x08004991
 800498c:	ffff0000 	.word	0xffff0000

08004990 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b086      	sub	sp, #24
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004998:	2300      	movs	r3, #0
 800499a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049a8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80049aa:	4b4b      	ldr	r3, [pc, #300]	; (8004ad8 <I2C_DMAAbort+0x148>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	08db      	lsrs	r3, r3, #3
 80049b0:	4a4a      	ldr	r2, [pc, #296]	; (8004adc <I2C_DMAAbort+0x14c>)
 80049b2:	fba2 2303 	umull	r2, r3, r2, r3
 80049b6:	0a1a      	lsrs	r2, r3, #8
 80049b8:	4613      	mov	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	4413      	add	r3, r2
 80049be:	00da      	lsls	r2, r3, #3
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d106      	bne.n	80049d8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ce:	f043 0220 	orr.w	r2, r3, #32
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80049d6:	e00a      	b.n	80049ee <I2C_DMAAbort+0x5e>
    }
    count--;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	3b01      	subs	r3, #1
 80049dc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049ec:	d0ea      	beq.n	80049c4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049fa:	2200      	movs	r2, #0
 80049fc:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d003      	beq.n	8004a0e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a1c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	2200      	movs	r2, #0
 8004a22:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a30:	2200      	movs	r2, #0
 8004a32:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d003      	beq.n	8004a44 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a40:	2200      	movs	r2, #0
 8004a42:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f022 0201 	bic.w	r2, r2, #1
 8004a52:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	2b60      	cmp	r3, #96	; 0x60
 8004a5e:	d10e      	bne.n	8004a7e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	2220      	movs	r2, #32
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	2200      	movs	r2, #0
 8004a74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004a76:	6978      	ldr	r0, [r7, #20]
 8004a78:	f7fe fe29 	bl	80036ce <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a7c:	e027      	b.n	8004ace <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a7e:	7cfb      	ldrb	r3, [r7, #19]
 8004a80:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004a84:	2b28      	cmp	r3, #40	; 0x28
 8004a86:	d117      	bne.n	8004ab8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f042 0201 	orr.w	r2, r2, #1
 8004a96:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004aa6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	2228      	movs	r2, #40	; 0x28
 8004ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004ab6:	e007      	b.n	8004ac8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004ac8:	6978      	ldr	r0, [r7, #20]
 8004aca:	f7fe fdf7 	bl	80036bc <HAL_I2C_ErrorCallback>
}
 8004ace:	bf00      	nop
 8004ad0:	3718      	adds	r7, #24
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	2000004c 	.word	0x2000004c
 8004adc:	14f8b589 	.word	0x14f8b589

08004ae0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004aec:	4b13      	ldr	r3, [pc, #76]	; (8004b3c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	08db      	lsrs	r3, r3, #3
 8004af2:	4a13      	ldr	r2, [pc, #76]	; (8004b40 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004af4:	fba2 2303 	umull	r2, r3, r2, r3
 8004af8:	0a1a      	lsrs	r2, r3, #8
 8004afa:	4613      	mov	r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	4413      	add	r3, r2
 8004b00:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	3b01      	subs	r3, #1
 8004b06:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d107      	bne.n	8004b1e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b12:	f043 0220 	orr.w	r2, r3, #32
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e008      	b.n	8004b30 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b2c:	d0e9      	beq.n	8004b02 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3714      	adds	r7, #20
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bc80      	pop	{r7}
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	2000004c 	.word	0x2000004c
 8004b40:	14f8b589 	.word	0x14f8b589

08004b44 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b50:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004b54:	d103      	bne.n	8004b5e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004b5c:	e007      	b.n	8004b6e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b62:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004b66:	d102      	bne.n	8004b6e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2208      	movs	r2, #8
 8004b6c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004b6e:	bf00      	nop
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bc80      	pop	{r7}
 8004b76:	4770      	bx	lr

08004b78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b088      	sub	sp, #32
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e31d      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b8a:	4b94      	ldr	r3, [pc, #592]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	f003 030c 	and.w	r3, r3, #12
 8004b92:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b94:	4b91      	ldr	r3, [pc, #580]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b9c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d07b      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	2b08      	cmp	r3, #8
 8004bae:	d006      	beq.n	8004bbe <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	2b0c      	cmp	r3, #12
 8004bb4:	d10f      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x5e>
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bbc:	d10b      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bbe:	4b87      	ldr	r3, [pc, #540]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d06a      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x128>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d166      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e2f7      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d106      	bne.n	8004bec <HAL_RCC_OscConfig+0x74>
 8004bde:	4b7f      	ldr	r3, [pc, #508]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a7e      	ldr	r2, [pc, #504]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004be4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004be8:	6013      	str	r3, [r2, #0]
 8004bea:	e02d      	b.n	8004c48 <HAL_RCC_OscConfig+0xd0>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d10c      	bne.n	8004c0e <HAL_RCC_OscConfig+0x96>
 8004bf4:	4b79      	ldr	r3, [pc, #484]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a78      	ldr	r2, [pc, #480]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bfe:	6013      	str	r3, [r2, #0]
 8004c00:	4b76      	ldr	r3, [pc, #472]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a75      	ldr	r2, [pc, #468]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c0a:	6013      	str	r3, [r2, #0]
 8004c0c:	e01c      	b.n	8004c48 <HAL_RCC_OscConfig+0xd0>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2b05      	cmp	r3, #5
 8004c14:	d10c      	bne.n	8004c30 <HAL_RCC_OscConfig+0xb8>
 8004c16:	4b71      	ldr	r3, [pc, #452]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a70      	ldr	r2, [pc, #448]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c20:	6013      	str	r3, [r2, #0]
 8004c22:	4b6e      	ldr	r3, [pc, #440]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a6d      	ldr	r2, [pc, #436]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c2c:	6013      	str	r3, [r2, #0]
 8004c2e:	e00b      	b.n	8004c48 <HAL_RCC_OscConfig+0xd0>
 8004c30:	4b6a      	ldr	r3, [pc, #424]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a69      	ldr	r2, [pc, #420]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c3a:	6013      	str	r3, [r2, #0]
 8004c3c:	4b67      	ldr	r3, [pc, #412]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a66      	ldr	r2, [pc, #408]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d013      	beq.n	8004c78 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c50:	f7fd fa10 	bl	8002074 <HAL_GetTick>
 8004c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c56:	e008      	b.n	8004c6a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c58:	f7fd fa0c 	bl	8002074 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b64      	cmp	r3, #100	; 0x64
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e2ad      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c6a:	4b5c      	ldr	r3, [pc, #368]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d0f0      	beq.n	8004c58 <HAL_RCC_OscConfig+0xe0>
 8004c76:	e014      	b.n	8004ca2 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c78:	f7fd f9fc 	bl	8002074 <HAL_GetTick>
 8004c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004c7e:	e008      	b.n	8004c92 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c80:	f7fd f9f8 	bl	8002074 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	2b64      	cmp	r3, #100	; 0x64
 8004c8c:	d901      	bls.n	8004c92 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e299      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004c92:	4b52      	ldr	r3, [pc, #328]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d1f0      	bne.n	8004c80 <HAL_RCC_OscConfig+0x108>
 8004c9e:	e000      	b.n	8004ca2 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0302 	and.w	r3, r3, #2
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d05a      	beq.n	8004d64 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	2b04      	cmp	r3, #4
 8004cb2:	d005      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	2b0c      	cmp	r3, #12
 8004cb8:	d119      	bne.n	8004cee <HAL_RCC_OscConfig+0x176>
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d116      	bne.n	8004cee <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cc0:	4b46      	ldr	r3, [pc, #280]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d005      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x160>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d001      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e276      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cd8:	4b40      	ldr	r3, [pc, #256]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	021b      	lsls	r3, r3, #8
 8004ce6:	493d      	ldr	r1, [pc, #244]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cec:	e03a      	b.n	8004d64 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d020      	beq.n	8004d38 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cf6:	4b3a      	ldr	r3, [pc, #232]	; (8004de0 <HAL_RCC_OscConfig+0x268>)
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cfc:	f7fd f9ba 	bl	8002074 <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d04:	f7fd f9b6 	bl	8002074 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e257      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d16:	4b31      	ldr	r3, [pc, #196]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0302 	and.w	r3, r3, #2
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d0f0      	beq.n	8004d04 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d22:	4b2e      	ldr	r3, [pc, #184]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	021b      	lsls	r3, r3, #8
 8004d30:	492a      	ldr	r1, [pc, #168]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	604b      	str	r3, [r1, #4]
 8004d36:	e015      	b.n	8004d64 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d38:	4b29      	ldr	r3, [pc, #164]	; (8004de0 <HAL_RCC_OscConfig+0x268>)
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d3e:	f7fd f999 	bl	8002074 <HAL_GetTick>
 8004d42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d44:	e008      	b.n	8004d58 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d46:	f7fd f995 	bl	8002074 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e236      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d58:	4b20      	ldr	r3, [pc, #128]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1f0      	bne.n	8004d46 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0310 	and.w	r3, r3, #16
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f000 80b8 	beq.w	8004ee2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d170      	bne.n	8004e5a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d78:	4b18      	ldr	r3, [pc, #96]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d005      	beq.n	8004d90 <HAL_RCC_OscConfig+0x218>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d101      	bne.n	8004d90 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e21a      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a1a      	ldr	r2, [r3, #32]
 8004d94:	4b11      	ldr	r3, [pc, #68]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d921      	bls.n	8004de4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6a1b      	ldr	r3, [r3, #32]
 8004da4:	4618      	mov	r0, r3
 8004da6:	f000 fc23 	bl	80055f0 <RCC_SetFlashLatencyFromMSIRange>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d001      	beq.n	8004db4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e208      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004db4:	4b09      	ldr	r3, [pc, #36]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a1b      	ldr	r3, [r3, #32]
 8004dc0:	4906      	ldr	r1, [pc, #24]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004dc6:	4b05      	ldr	r3, [pc, #20]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	061b      	lsls	r3, r3, #24
 8004dd4:	4901      	ldr	r1, [pc, #4]	; (8004ddc <HAL_RCC_OscConfig+0x264>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	604b      	str	r3, [r1, #4]
 8004dda:	e020      	b.n	8004e1e <HAL_RCC_OscConfig+0x2a6>
 8004ddc:	40023800 	.word	0x40023800
 8004de0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004de4:	4ba4      	ldr	r3, [pc, #656]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	49a1      	ldr	r1, [pc, #644]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004df6:	4ba0      	ldr	r3, [pc, #640]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	061b      	lsls	r3, r3, #24
 8004e04:	499c      	ldr	r1, [pc, #624]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004e06:	4313      	orrs	r3, r2
 8004e08:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 fbee 	bl	80055f0 <RCC_SetFlashLatencyFromMSIRange>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e1d3      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	0b5b      	lsrs	r3, r3, #13
 8004e24:	3301      	adds	r3, #1
 8004e26:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004e2a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004e2e:	4a92      	ldr	r2, [pc, #584]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004e30:	6892      	ldr	r2, [r2, #8]
 8004e32:	0912      	lsrs	r2, r2, #4
 8004e34:	f002 020f 	and.w	r2, r2, #15
 8004e38:	4990      	ldr	r1, [pc, #576]	; (800507c <HAL_RCC_OscConfig+0x504>)
 8004e3a:	5c8a      	ldrb	r2, [r1, r2]
 8004e3c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004e3e:	4a90      	ldr	r2, [pc, #576]	; (8005080 <HAL_RCC_OscConfig+0x508>)
 8004e40:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004e42:	4b90      	ldr	r3, [pc, #576]	; (8005084 <HAL_RCC_OscConfig+0x50c>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7fd f8c8 	bl	8001fdc <HAL_InitTick>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004e50:	7bfb      	ldrb	r3, [r7, #15]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d045      	beq.n	8004ee2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8004e56:	7bfb      	ldrb	r3, [r7, #15]
 8004e58:	e1b5      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d029      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004e62:	4b89      	ldr	r3, [pc, #548]	; (8005088 <HAL_RCC_OscConfig+0x510>)
 8004e64:	2201      	movs	r2, #1
 8004e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e68:	f7fd f904 	bl	8002074 <HAL_GetTick>
 8004e6c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004e6e:	e008      	b.n	8004e82 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e70:	f7fd f900 	bl	8002074 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d901      	bls.n	8004e82 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	e1a1      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004e82:	4b7d      	ldr	r3, [pc, #500]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d0f0      	beq.n	8004e70 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e8e:	4b7a      	ldr	r3, [pc, #488]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
 8004e9a:	4977      	ldr	r1, [pc, #476]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ea0:	4b75      	ldr	r3, [pc, #468]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	69db      	ldr	r3, [r3, #28]
 8004eac:	061b      	lsls	r3, r3, #24
 8004eae:	4972      	ldr	r1, [pc, #456]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	604b      	str	r3, [r1, #4]
 8004eb4:	e015      	b.n	8004ee2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004eb6:	4b74      	ldr	r3, [pc, #464]	; (8005088 <HAL_RCC_OscConfig+0x510>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ebc:	f7fd f8da 	bl	8002074 <HAL_GetTick>
 8004ec0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ec4:	f7fd f8d6 	bl	8002074 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e177      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004ed6:	4b68      	ldr	r3, [pc, #416]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1f0      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0308 	and.w	r3, r3, #8
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d030      	beq.n	8004f50 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d016      	beq.n	8004f24 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ef6:	4b65      	ldr	r3, [pc, #404]	; (800508c <HAL_RCC_OscConfig+0x514>)
 8004ef8:	2201      	movs	r2, #1
 8004efa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004efc:	f7fd f8ba 	bl	8002074 <HAL_GetTick>
 8004f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f02:	e008      	b.n	8004f16 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f04:	f7fd f8b6 	bl	8002074 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d901      	bls.n	8004f16 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e157      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f16:	4b58      	ldr	r3, [pc, #352]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d0f0      	beq.n	8004f04 <HAL_RCC_OscConfig+0x38c>
 8004f22:	e015      	b.n	8004f50 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f24:	4b59      	ldr	r3, [pc, #356]	; (800508c <HAL_RCC_OscConfig+0x514>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f2a:	f7fd f8a3 	bl	8002074 <HAL_GetTick>
 8004f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004f30:	e008      	b.n	8004f44 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f32:	f7fd f89f 	bl	8002074 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d901      	bls.n	8004f44 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	e140      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004f44:	4b4c      	ldr	r3, [pc, #304]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004f46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1f0      	bne.n	8004f32 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 80b5 	beq.w	80050c8 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f62:	4b45      	ldr	r3, [pc, #276]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10d      	bne.n	8004f8a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f6e:	4b42      	ldr	r3, [pc, #264]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f72:	4a41      	ldr	r2, [pc, #260]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f78:	6253      	str	r3, [r2, #36]	; 0x24
 8004f7a:	4b3f      	ldr	r3, [pc, #252]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f82:	60bb      	str	r3, [r7, #8]
 8004f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f86:	2301      	movs	r3, #1
 8004f88:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f8a:	4b41      	ldr	r3, [pc, #260]	; (8005090 <HAL_RCC_OscConfig+0x518>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d118      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f96:	4b3e      	ldr	r3, [pc, #248]	; (8005090 <HAL_RCC_OscConfig+0x518>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a3d      	ldr	r2, [pc, #244]	; (8005090 <HAL_RCC_OscConfig+0x518>)
 8004f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fa2:	f7fd f867 	bl	8002074 <HAL_GetTick>
 8004fa6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fa8:	e008      	b.n	8004fbc <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004faa:	f7fd f863 	bl	8002074 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	2b64      	cmp	r3, #100	; 0x64
 8004fb6:	d901      	bls.n	8004fbc <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e104      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fbc:	4b34      	ldr	r3, [pc, #208]	; (8005090 <HAL_RCC_OscConfig+0x518>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d0f0      	beq.n	8004faa <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d106      	bne.n	8004fde <HAL_RCC_OscConfig+0x466>
 8004fd0:	4b29      	ldr	r3, [pc, #164]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd4:	4a28      	ldr	r2, [pc, #160]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004fd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fda:	6353      	str	r3, [r2, #52]	; 0x34
 8004fdc:	e02d      	b.n	800503a <HAL_RCC_OscConfig+0x4c2>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10c      	bne.n	8005000 <HAL_RCC_OscConfig+0x488>
 8004fe6:	4b24      	ldr	r3, [pc, #144]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fea:	4a23      	ldr	r2, [pc, #140]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004fec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ff0:	6353      	str	r3, [r2, #52]	; 0x34
 8004ff2:	4b21      	ldr	r3, [pc, #132]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ff6:	4a20      	ldr	r2, [pc, #128]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8004ff8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ffc:	6353      	str	r3, [r2, #52]	; 0x34
 8004ffe:	e01c      	b.n	800503a <HAL_RCC_OscConfig+0x4c2>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	2b05      	cmp	r3, #5
 8005006:	d10c      	bne.n	8005022 <HAL_RCC_OscConfig+0x4aa>
 8005008:	4b1b      	ldr	r3, [pc, #108]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 800500a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800500c:	4a1a      	ldr	r2, [pc, #104]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 800500e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005012:	6353      	str	r3, [r2, #52]	; 0x34
 8005014:	4b18      	ldr	r3, [pc, #96]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8005016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005018:	4a17      	ldr	r2, [pc, #92]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 800501a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800501e:	6353      	str	r3, [r2, #52]	; 0x34
 8005020:	e00b      	b.n	800503a <HAL_RCC_OscConfig+0x4c2>
 8005022:	4b15      	ldr	r3, [pc, #84]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8005024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005026:	4a14      	ldr	r2, [pc, #80]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8005028:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800502c:	6353      	str	r3, [r2, #52]	; 0x34
 800502e:	4b12      	ldr	r3, [pc, #72]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8005030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005032:	4a11      	ldr	r2, [pc, #68]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8005034:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005038:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d015      	beq.n	800506e <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005042:	f7fd f817 	bl	8002074 <HAL_GetTick>
 8005046:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005048:	e00a      	b.n	8005060 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800504a:	f7fd f813 	bl	8002074 <HAL_GetTick>
 800504e:	4602      	mov	r2, r0
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	f241 3288 	movw	r2, #5000	; 0x1388
 8005058:	4293      	cmp	r3, r2
 800505a:	d901      	bls.n	8005060 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e0b2      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005060:	4b05      	ldr	r3, [pc, #20]	; (8005078 <HAL_RCC_OscConfig+0x500>)
 8005062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005064:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005068:	2b00      	cmp	r3, #0
 800506a:	d0ee      	beq.n	800504a <HAL_RCC_OscConfig+0x4d2>
 800506c:	e023      	b.n	80050b6 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800506e:	f7fd f801 	bl	8002074 <HAL_GetTick>
 8005072:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005074:	e019      	b.n	80050aa <HAL_RCC_OscConfig+0x532>
 8005076:	bf00      	nop
 8005078:	40023800 	.word	0x40023800
 800507c:	0800b0fc 	.word	0x0800b0fc
 8005080:	2000004c 	.word	0x2000004c
 8005084:	20000050 	.word	0x20000050
 8005088:	42470020 	.word	0x42470020
 800508c:	42470680 	.word	0x42470680
 8005090:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005094:	f7fc ffee 	bl	8002074 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	f241 3288 	movw	r2, #5000	; 0x1388
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d901      	bls.n	80050aa <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e08d      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80050aa:	4b49      	ldr	r3, [pc, #292]	; (80051d0 <HAL_RCC_OscConfig+0x658>)
 80050ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1ee      	bne.n	8005094 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80050b6:	7ffb      	ldrb	r3, [r7, #31]
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d105      	bne.n	80050c8 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050bc:	4b44      	ldr	r3, [pc, #272]	; (80051d0 <HAL_RCC_OscConfig+0x658>)
 80050be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c0:	4a43      	ldr	r2, [pc, #268]	; (80051d0 <HAL_RCC_OscConfig+0x658>)
 80050c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050c6:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d079      	beq.n	80051c4 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	2b0c      	cmp	r3, #12
 80050d4:	d056      	beq.n	8005184 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d13b      	bne.n	8005156 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050de:	4b3d      	ldr	r3, [pc, #244]	; (80051d4 <HAL_RCC_OscConfig+0x65c>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e4:	f7fc ffc6 	bl	8002074 <HAL_GetTick>
 80050e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050ea:	e008      	b.n	80050fe <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050ec:	f7fc ffc2 	bl	8002074 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e063      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050fe:	4b34      	ldr	r3, [pc, #208]	; (80051d0 <HAL_RCC_OscConfig+0x658>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1f0      	bne.n	80050ec <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800510a:	4b31      	ldr	r3, [pc, #196]	; (80051d0 <HAL_RCC_OscConfig+0x658>)
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800511a:	4319      	orrs	r1, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005120:	430b      	orrs	r3, r1
 8005122:	492b      	ldr	r1, [pc, #172]	; (80051d0 <HAL_RCC_OscConfig+0x658>)
 8005124:	4313      	orrs	r3, r2
 8005126:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005128:	4b2a      	ldr	r3, [pc, #168]	; (80051d4 <HAL_RCC_OscConfig+0x65c>)
 800512a:	2201      	movs	r2, #1
 800512c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800512e:	f7fc ffa1 	bl	8002074 <HAL_GetTick>
 8005132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005134:	e008      	b.n	8005148 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005136:	f7fc ff9d 	bl	8002074 <HAL_GetTick>
 800513a:	4602      	mov	r2, r0
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d901      	bls.n	8005148 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e03e      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005148:	4b21      	ldr	r3, [pc, #132]	; (80051d0 <HAL_RCC_OscConfig+0x658>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d0f0      	beq.n	8005136 <HAL_RCC_OscConfig+0x5be>
 8005154:	e036      	b.n	80051c4 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005156:	4b1f      	ldr	r3, [pc, #124]	; (80051d4 <HAL_RCC_OscConfig+0x65c>)
 8005158:	2200      	movs	r2, #0
 800515a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800515c:	f7fc ff8a 	bl	8002074 <HAL_GetTick>
 8005160:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005162:	e008      	b.n	8005176 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005164:	f7fc ff86 	bl	8002074 <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b02      	cmp	r3, #2
 8005170:	d901      	bls.n	8005176 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e027      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005176:	4b16      	ldr	r3, [pc, #88]	; (80051d0 <HAL_RCC_OscConfig+0x658>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1f0      	bne.n	8005164 <HAL_RCC_OscConfig+0x5ec>
 8005182:	e01f      	b.n	80051c4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005188:	2b01      	cmp	r3, #1
 800518a:	d101      	bne.n	8005190 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e01a      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005190:	4b0f      	ldr	r3, [pc, #60]	; (80051d0 <HAL_RCC_OscConfig+0x658>)
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d10d      	bne.n	80051c0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d106      	bne.n	80051c0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80051bc:	429a      	cmp	r2, r3
 80051be:	d001      	beq.n	80051c4 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e000      	b.n	80051c6 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3720      	adds	r7, #32
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	40023800 	.word	0x40023800
 80051d4:	42470060 	.word	0x42470060

080051d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e11a      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051ec:	4b8f      	ldr	r3, [pc, #572]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	683a      	ldr	r2, [r7, #0]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d919      	bls.n	800522e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d105      	bne.n	800520c <HAL_RCC_ClockConfig+0x34>
 8005200:	4b8a      	ldr	r3, [pc, #552]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a89      	ldr	r2, [pc, #548]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 8005206:	f043 0304 	orr.w	r3, r3, #4
 800520a:	6013      	str	r3, [r2, #0]
 800520c:	4b87      	ldr	r3, [pc, #540]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f023 0201 	bic.w	r2, r3, #1
 8005214:	4985      	ldr	r1, [pc, #532]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	4313      	orrs	r3, r2
 800521a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800521c:	4b83      	ldr	r3, [pc, #524]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	429a      	cmp	r2, r3
 8005228:	d001      	beq.n	800522e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e0f9      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d008      	beq.n	800524c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800523a:	4b7d      	ldr	r3, [pc, #500]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	497a      	ldr	r1, [pc, #488]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 8005248:	4313      	orrs	r3, r2
 800524a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0301 	and.w	r3, r3, #1
 8005254:	2b00      	cmp	r3, #0
 8005256:	f000 808e 	beq.w	8005376 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	2b02      	cmp	r3, #2
 8005260:	d107      	bne.n	8005272 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005262:	4b73      	ldr	r3, [pc, #460]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d121      	bne.n	80052b2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e0d7      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	2b03      	cmp	r3, #3
 8005278:	d107      	bne.n	800528a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800527a:	4b6d      	ldr	r3, [pc, #436]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d115      	bne.n	80052b2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e0cb      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d107      	bne.n	80052a2 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005292:	4b67      	ldr	r3, [pc, #412]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0302 	and.w	r3, r3, #2
 800529a:	2b00      	cmp	r3, #0
 800529c:	d109      	bne.n	80052b2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e0bf      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80052a2:	4b63      	ldr	r3, [pc, #396]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e0b7      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052b2:	4b5f      	ldr	r3, [pc, #380]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f023 0203 	bic.w	r2, r3, #3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	495c      	ldr	r1, [pc, #368]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052c4:	f7fc fed6 	bl	8002074 <HAL_GetTick>
 80052c8:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d112      	bne.n	80052f8 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80052d2:	e00a      	b.n	80052ea <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052d4:	f7fc fece 	bl	8002074 <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	f241 3288 	movw	r2, #5000	; 0x1388
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e09b      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80052ea:	4b51      	ldr	r3, [pc, #324]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	f003 030c 	and.w	r3, r3, #12
 80052f2:	2b08      	cmp	r3, #8
 80052f4:	d1ee      	bne.n	80052d4 <HAL_RCC_ClockConfig+0xfc>
 80052f6:	e03e      	b.n	8005376 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	2b03      	cmp	r3, #3
 80052fe:	d112      	bne.n	8005326 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005300:	e00a      	b.n	8005318 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005302:	f7fc feb7 	bl	8002074 <HAL_GetTick>
 8005306:	4602      	mov	r2, r0
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005310:	4293      	cmp	r3, r2
 8005312:	d901      	bls.n	8005318 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8005314:	2303      	movs	r3, #3
 8005316:	e084      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005318:	4b45      	ldr	r3, [pc, #276]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	f003 030c 	and.w	r3, r3, #12
 8005320:	2b0c      	cmp	r3, #12
 8005322:	d1ee      	bne.n	8005302 <HAL_RCC_ClockConfig+0x12a>
 8005324:	e027      	b.n	8005376 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	2b01      	cmp	r3, #1
 800532c:	d11d      	bne.n	800536a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800532e:	e00a      	b.n	8005346 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005330:	f7fc fea0 	bl	8002074 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	f241 3288 	movw	r2, #5000	; 0x1388
 800533e:	4293      	cmp	r3, r2
 8005340:	d901      	bls.n	8005346 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e06d      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005346:	4b3a      	ldr	r3, [pc, #232]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f003 030c 	and.w	r3, r3, #12
 800534e:	2b04      	cmp	r3, #4
 8005350:	d1ee      	bne.n	8005330 <HAL_RCC_ClockConfig+0x158>
 8005352:	e010      	b.n	8005376 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005354:	f7fc fe8e 	bl	8002074 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005362:	4293      	cmp	r3, r2
 8005364:	d901      	bls.n	800536a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	e05b      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800536a:	4b31      	ldr	r3, [pc, #196]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f003 030c 	and.w	r3, r3, #12
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1ee      	bne.n	8005354 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005376:	4b2d      	ldr	r3, [pc, #180]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	429a      	cmp	r2, r3
 8005382:	d219      	bcs.n	80053b8 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d105      	bne.n	8005396 <HAL_RCC_ClockConfig+0x1be>
 800538a:	4b28      	ldr	r3, [pc, #160]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a27      	ldr	r2, [pc, #156]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 8005390:	f043 0304 	orr.w	r3, r3, #4
 8005394:	6013      	str	r3, [r2, #0]
 8005396:	4b25      	ldr	r3, [pc, #148]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f023 0201 	bic.w	r2, r3, #1
 800539e:	4923      	ldr	r1, [pc, #140]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053a6:	4b21      	ldr	r3, [pc, #132]	; (800542c <HAL_RCC_ClockConfig+0x254>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d001      	beq.n	80053b8 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e034      	b.n	8005422 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0304 	and.w	r3, r3, #4
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d008      	beq.n	80053d6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053c4:	4b1a      	ldr	r3, [pc, #104]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	4917      	ldr	r1, [pc, #92]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0308 	and.w	r3, r3, #8
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d009      	beq.n	80053f6 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053e2:	4b13      	ldr	r3, [pc, #76]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	490f      	ldr	r1, [pc, #60]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80053f6:	f000 f823 	bl	8005440 <HAL_RCC_GetSysClockFreq>
 80053fa:	4602      	mov	r2, r0
 80053fc:	4b0c      	ldr	r3, [pc, #48]	; (8005430 <HAL_RCC_ClockConfig+0x258>)
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	091b      	lsrs	r3, r3, #4
 8005402:	f003 030f 	and.w	r3, r3, #15
 8005406:	490b      	ldr	r1, [pc, #44]	; (8005434 <HAL_RCC_ClockConfig+0x25c>)
 8005408:	5ccb      	ldrb	r3, [r1, r3]
 800540a:	fa22 f303 	lsr.w	r3, r2, r3
 800540e:	4a0a      	ldr	r2, [pc, #40]	; (8005438 <HAL_RCC_ClockConfig+0x260>)
 8005410:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005412:	4b0a      	ldr	r3, [pc, #40]	; (800543c <HAL_RCC_ClockConfig+0x264>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4618      	mov	r0, r3
 8005418:	f7fc fde0 	bl	8001fdc <HAL_InitTick>
 800541c:	4603      	mov	r3, r0
 800541e:	72fb      	strb	r3, [r7, #11]

  return status;
 8005420:	7afb      	ldrb	r3, [r7, #11]
}
 8005422:	4618      	mov	r0, r3
 8005424:	3710      	adds	r7, #16
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	40023c00 	.word	0x40023c00
 8005430:	40023800 	.word	0x40023800
 8005434:	0800b0fc 	.word	0x0800b0fc
 8005438:	2000004c 	.word	0x2000004c
 800543c:	20000050 	.word	0x20000050

08005440 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005440:	b5b0      	push	{r4, r5, r7, lr}
 8005442:	b086      	sub	sp, #24
 8005444:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8005446:	4b4d      	ldr	r3, [pc, #308]	; (800557c <HAL_RCC_GetSysClockFreq+0x13c>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f003 030c 	and.w	r3, r3, #12
 8005452:	2b0c      	cmp	r3, #12
 8005454:	d00c      	beq.n	8005470 <HAL_RCC_GetSysClockFreq+0x30>
 8005456:	2b0c      	cmp	r3, #12
 8005458:	d87c      	bhi.n	8005554 <HAL_RCC_GetSysClockFreq+0x114>
 800545a:	2b04      	cmp	r3, #4
 800545c:	d002      	beq.n	8005464 <HAL_RCC_GetSysClockFreq+0x24>
 800545e:	2b08      	cmp	r3, #8
 8005460:	d003      	beq.n	800546a <HAL_RCC_GetSysClockFreq+0x2a>
 8005462:	e077      	b.n	8005554 <HAL_RCC_GetSysClockFreq+0x114>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005464:	4b46      	ldr	r3, [pc, #280]	; (8005580 <HAL_RCC_GetSysClockFreq+0x140>)
 8005466:	613b      	str	r3, [r7, #16]
      break;
 8005468:	e082      	b.n	8005570 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800546a:	4b46      	ldr	r3, [pc, #280]	; (8005584 <HAL_RCC_GetSysClockFreq+0x144>)
 800546c:	613b      	str	r3, [r7, #16]
      break;
 800546e:	e07f      	b.n	8005570 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	0c9b      	lsrs	r3, r3, #18
 8005474:	f003 030f 	and.w	r3, r3, #15
 8005478:	4a43      	ldr	r2, [pc, #268]	; (8005588 <HAL_RCC_GetSysClockFreq+0x148>)
 800547a:	5cd3      	ldrb	r3, [r2, r3]
 800547c:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	0d9b      	lsrs	r3, r3, #22
 8005482:	f003 0303 	and.w	r3, r3, #3
 8005486:	3301      	adds	r3, #1
 8005488:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800548a:	4b3c      	ldr	r3, [pc, #240]	; (800557c <HAL_RCC_GetSysClockFreq+0x13c>)
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d01a      	beq.n	80054cc <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	461a      	mov	r2, r3
 800549a:	f04f 0300 	mov.w	r3, #0
 800549e:	4939      	ldr	r1, [pc, #228]	; (8005584 <HAL_RCC_GetSysClockFreq+0x144>)
 80054a0:	fb01 f003 	mul.w	r0, r1, r3
 80054a4:	2100      	movs	r1, #0
 80054a6:	fb01 f102 	mul.w	r1, r1, r2
 80054aa:	1844      	adds	r4, r0, r1
 80054ac:	4935      	ldr	r1, [pc, #212]	; (8005584 <HAL_RCC_GetSysClockFreq+0x144>)
 80054ae:	fba2 0101 	umull	r0, r1, r2, r1
 80054b2:	1863      	adds	r3, r4, r1
 80054b4:	4619      	mov	r1, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	461a      	mov	r2, r3
 80054ba:	f04f 0300 	mov.w	r3, #0
 80054be:	f7fa fe5d 	bl	800017c <__aeabi_uldivmod>
 80054c2:	4602      	mov	r2, r0
 80054c4:	460b      	mov	r3, r1
 80054c6:	4613      	mov	r3, r2
 80054c8:	617b      	str	r3, [r7, #20]
 80054ca:	e040      	b.n	800554e <HAL_RCC_GetSysClockFreq+0x10e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	461c      	mov	r4, r3
 80054d0:	f04f 0500 	mov.w	r5, #0
 80054d4:	4620      	mov	r0, r4
 80054d6:	4629      	mov	r1, r5
 80054d8:	f04f 0200 	mov.w	r2, #0
 80054dc:	f04f 0300 	mov.w	r3, #0
 80054e0:	014b      	lsls	r3, r1, #5
 80054e2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80054e6:	0142      	lsls	r2, r0, #5
 80054e8:	4610      	mov	r0, r2
 80054ea:	4619      	mov	r1, r3
 80054ec:	1b00      	subs	r0, r0, r4
 80054ee:	eb61 0105 	sbc.w	r1, r1, r5
 80054f2:	f04f 0200 	mov.w	r2, #0
 80054f6:	f04f 0300 	mov.w	r3, #0
 80054fa:	018b      	lsls	r3, r1, #6
 80054fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005500:	0182      	lsls	r2, r0, #6
 8005502:	1a12      	subs	r2, r2, r0
 8005504:	eb63 0301 	sbc.w	r3, r3, r1
 8005508:	f04f 0000 	mov.w	r0, #0
 800550c:	f04f 0100 	mov.w	r1, #0
 8005510:	00d9      	lsls	r1, r3, #3
 8005512:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005516:	00d0      	lsls	r0, r2, #3
 8005518:	4602      	mov	r2, r0
 800551a:	460b      	mov	r3, r1
 800551c:	1912      	adds	r2, r2, r4
 800551e:	eb45 0303 	adc.w	r3, r5, r3
 8005522:	f04f 0000 	mov.w	r0, #0
 8005526:	f04f 0100 	mov.w	r1, #0
 800552a:	0299      	lsls	r1, r3, #10
 800552c:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005530:	0290      	lsls	r0, r2, #10
 8005532:	4602      	mov	r2, r0
 8005534:	460b      	mov	r3, r1
 8005536:	4610      	mov	r0, r2
 8005538:	4619      	mov	r1, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	461a      	mov	r2, r3
 800553e:	f04f 0300 	mov.w	r3, #0
 8005542:	f7fa fe1b 	bl	800017c <__aeabi_uldivmod>
 8005546:	4602      	mov	r2, r0
 8005548:	460b      	mov	r3, r1
 800554a:	4613      	mov	r3, r2
 800554c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	613b      	str	r3, [r7, #16]
      break;
 8005552:	e00d      	b.n	8005570 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005554:	4b09      	ldr	r3, [pc, #36]	; (800557c <HAL_RCC_GetSysClockFreq+0x13c>)
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	0b5b      	lsrs	r3, r3, #13
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	3301      	adds	r3, #1
 8005564:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005568:	fa02 f303 	lsl.w	r3, r2, r3
 800556c:	613b      	str	r3, [r7, #16]
      break;
 800556e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005570:	693b      	ldr	r3, [r7, #16]
}
 8005572:	4618      	mov	r0, r3
 8005574:	3718      	adds	r7, #24
 8005576:	46bd      	mov	sp, r7
 8005578:	bdb0      	pop	{r4, r5, r7, pc}
 800557a:	bf00      	nop
 800557c:	40023800 	.word	0x40023800
 8005580:	00f42400 	.word	0x00f42400
 8005584:	01312d00 	.word	0x01312d00
 8005588:	0800b0f0 	.word	0x0800b0f0

0800558c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800558c:	b480      	push	{r7}
 800558e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005590:	4b02      	ldr	r3, [pc, #8]	; (800559c <HAL_RCC_GetHCLKFreq+0x10>)
 8005592:	681b      	ldr	r3, [r3, #0]
}
 8005594:	4618      	mov	r0, r3
 8005596:	46bd      	mov	sp, r7
 8005598:	bc80      	pop	{r7}
 800559a:	4770      	bx	lr
 800559c:	2000004c 	.word	0x2000004c

080055a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80055a4:	f7ff fff2 	bl	800558c <HAL_RCC_GetHCLKFreq>
 80055a8:	4602      	mov	r2, r0
 80055aa:	4b05      	ldr	r3, [pc, #20]	; (80055c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	0a1b      	lsrs	r3, r3, #8
 80055b0:	f003 0307 	and.w	r3, r3, #7
 80055b4:	4903      	ldr	r1, [pc, #12]	; (80055c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055b6:	5ccb      	ldrb	r3, [r1, r3]
 80055b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055bc:	4618      	mov	r0, r3
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	40023800 	.word	0x40023800
 80055c4:	0800b10c 	.word	0x0800b10c

080055c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80055cc:	f7ff ffde 	bl	800558c <HAL_RCC_GetHCLKFreq>
 80055d0:	4602      	mov	r2, r0
 80055d2:	4b05      	ldr	r3, [pc, #20]	; (80055e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	0adb      	lsrs	r3, r3, #11
 80055d8:	f003 0307 	and.w	r3, r3, #7
 80055dc:	4903      	ldr	r1, [pc, #12]	; (80055ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80055de:	5ccb      	ldrb	r3, [r1, r3]
 80055e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	40023800 	.word	0x40023800
 80055ec:	0800b10c 	.word	0x0800b10c

080055f0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b087      	sub	sp, #28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80055f8:	2300      	movs	r3, #0
 80055fa:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80055fc:	4b29      	ldr	r3, [pc, #164]	; (80056a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d12c      	bne.n	8005662 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005608:	4b26      	ldr	r3, [pc, #152]	; (80056a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800560a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d005      	beq.n	8005620 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005614:	4b24      	ldr	r3, [pc, #144]	; (80056a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800561c:	617b      	str	r3, [r7, #20]
 800561e:	e016      	b.n	800564e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005620:	4b20      	ldr	r3, [pc, #128]	; (80056a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005624:	4a1f      	ldr	r2, [pc, #124]	; (80056a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800562a:	6253      	str	r3, [r2, #36]	; 0x24
 800562c:	4b1d      	ldr	r3, [pc, #116]	; (80056a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800562e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005634:	60fb      	str	r3, [r7, #12]
 8005636:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005638:	4b1b      	ldr	r3, [pc, #108]	; (80056a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8005640:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8005642:	4b18      	ldr	r3, [pc, #96]	; (80056a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005646:	4a17      	ldr	r2, [pc, #92]	; (80056a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005648:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800564c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005654:	d105      	bne.n	8005662 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800565c:	d101      	bne.n	8005662 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800565e:	2301      	movs	r3, #1
 8005660:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d105      	bne.n	8005674 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8005668:	4b10      	ldr	r3, [pc, #64]	; (80056ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a0f      	ldr	r2, [pc, #60]	; (80056ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800566e:	f043 0304 	orr.w	r3, r3, #4
 8005672:	6013      	str	r3, [r2, #0]
 8005674:	4b0d      	ldr	r3, [pc, #52]	; (80056ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f023 0201 	bic.w	r2, r3, #1
 800567c:	490b      	ldr	r1, [pc, #44]	; (80056ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	4313      	orrs	r3, r2
 8005682:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005684:	4b09      	ldr	r3, [pc, #36]	; (80056ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0301 	and.w	r3, r3, #1
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	429a      	cmp	r2, r3
 8005690:	d001      	beq.n	8005696 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e000      	b.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	371c      	adds	r7, #28
 800569c:	46bd      	mov	sp, r7
 800569e:	bc80      	pop	{r7}
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop
 80056a4:	40023800 	.word	0x40023800
 80056a8:	40007000 	.word	0x40007000
 80056ac:	40023c00 	.word	0x40023c00

080056b0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d106      	bne.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f000 80ed 	beq.w	80058ac <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80056d2:	2300      	movs	r3, #0
 80056d4:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056d6:	4b78      	ldr	r3, [pc, #480]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80056d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10d      	bne.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056e2:	4b75      	ldr	r3, [pc, #468]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80056e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e6:	4a74      	ldr	r2, [pc, #464]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80056e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056ec:	6253      	str	r3, [r2, #36]	; 0x24
 80056ee:	4b72      	ldr	r3, [pc, #456]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80056f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056f6:	60bb      	str	r3, [r7, #8]
 80056f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056fa:	2301      	movs	r3, #1
 80056fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056fe:	4b6f      	ldr	r3, [pc, #444]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005706:	2b00      	cmp	r3, #0
 8005708:	d118      	bne.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800570a:	4b6c      	ldr	r3, [pc, #432]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a6b      	ldr	r2, [pc, #428]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005714:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005716:	f7fc fcad 	bl	8002074 <HAL_GetTick>
 800571a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800571c:	e008      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800571e:	f7fc fca9 	bl	8002074 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	2b64      	cmp	r3, #100	; 0x64
 800572a:	d901      	bls.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800572c:	2303      	movs	r3, #3
 800572e:	e0be      	b.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005730:	4b62      	ldr	r3, [pc, #392]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005738:	2b00      	cmp	r3, #0
 800573a:	d0f0      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800573c:	4b5e      	ldr	r3, [pc, #376]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005744:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800574e:	68fa      	ldr	r2, [r7, #12]
 8005750:	429a      	cmp	r2, r3
 8005752:	d106      	bne.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	429a      	cmp	r2, r3
 8005760:	d00f      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800576a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800576e:	d108      	bne.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005770:	4b51      	ldr	r3, [pc, #324]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005778:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800577c:	d101      	bne.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e095      	b.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005782:	4b4d      	ldr	r3, [pc, #308]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005786:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800578a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d041      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	429a      	cmp	r2, r3
 800579e:	d005      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0301 	and.w	r3, r3, #1
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d10c      	bne.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d02d      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0302 	and.w	r3, r3, #2
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d027      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80057c6:	4b3c      	ldr	r3, [pc, #240]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80057c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ca:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80057ce:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80057d0:	4b3b      	ldr	r3, [pc, #236]	; (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80057d2:	2201      	movs	r2, #1
 80057d4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057d6:	4b3a      	ldr	r3, [pc, #232]	; (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80057d8:	2200      	movs	r2, #0
 80057da:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80057dc:	4a36      	ldr	r2, [pc, #216]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d014      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ec:	f7fc fc42 	bl	8002074 <HAL_GetTick>
 80057f0:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80057f2:	e00a      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057f4:	f7fc fc3e 	bl	8002074 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005802:	4293      	cmp	r3, r2
 8005804:	d901      	bls.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e051      	b.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800580a:	4b2b      	ldr	r3, [pc, #172]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800580c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800580e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005812:	2b00      	cmp	r3, #0
 8005814:	d0ee      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d01a      	beq.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800582a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800582e:	d10a      	bne.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005830:	4b21      	ldr	r3, [pc, #132]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005840:	491d      	ldr	r1, [pc, #116]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005842:	4313      	orrs	r3, r2
 8005844:	600b      	str	r3, [r1, #0]
 8005846:	4b1c      	ldr	r3, [pc, #112]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005848:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005852:	4919      	ldr	r1, [pc, #100]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005854:	4313      	orrs	r3, r2
 8005856:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0301 	and.w	r3, r3, #1
 8005860:	2b00      	cmp	r3, #0
 8005862:	d01a      	beq.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800586c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005870:	d10a      	bne.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8005872:	4b11      	ldr	r3, [pc, #68]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005882:	490d      	ldr	r1, [pc, #52]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005884:	4313      	orrs	r3, r2
 8005886:	600b      	str	r3, [r1, #0]
 8005888:	4b0b      	ldr	r3, [pc, #44]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800588a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005894:	4908      	ldr	r1, [pc, #32]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005896:	4313      	orrs	r3, r2
 8005898:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800589a:	7dfb      	ldrb	r3, [r7, #23]
 800589c:	2b01      	cmp	r3, #1
 800589e:	d105      	bne.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058a0:	4b05      	ldr	r3, [pc, #20]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80058a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a4:	4a04      	ldr	r2, [pc, #16]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80058a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058aa:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3718      	adds	r7, #24
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40023800 	.word	0x40023800
 80058bc:	40007000 	.word	0x40007000
 80058c0:	424706dc 	.word	0x424706dc

080058c4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e07c      	b.n	80059d0 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	7f5b      	ldrb	r3, [r3, #29]
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d105      	bne.n	80058ec <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7fc f9d2 	bl	8001c90 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2202      	movs	r2, #2
 80058f0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	22ca      	movs	r2, #202	; 0xca
 80058f8:	625a      	str	r2, [r3, #36]	; 0x24
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2253      	movs	r2, #83	; 0x53
 8005900:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 fbf3 	bl	80060ee <RTC_EnterInitMode>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d008      	beq.n	8005920 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	22ff      	movs	r2, #255	; 0xff
 8005914:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2204      	movs	r2, #4
 800591a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e057      	b.n	80059d0 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	6812      	ldr	r2, [r2, #0]
 800592a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800592e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005932:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	6899      	ldr	r1, [r3, #8]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685a      	ldr	r2, [r3, #4]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	431a      	orrs	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	695b      	ldr	r3, [r3, #20]
 8005948:	431a      	orrs	r2, r3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	430a      	orrs	r2, r1
 8005950:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	68d2      	ldr	r2, [r2, #12]
 800595a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	6919      	ldr	r1, [r3, #16]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	041a      	lsls	r2, r3, #16
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	430a      	orrs	r2, r1
 800596e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68da      	ldr	r2, [r3, #12]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800597e:	60da      	str	r2, [r3, #12]
#if defined (RTC_CR_BYPSHAD)
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
#endif /* RTC_CR_BYPSHAD */
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 fb8e 	bl	80060a2 <HAL_RTC_WaitForSynchro>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d008      	beq.n	800599e <HAL_RTC_Init+0xda>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	22ff      	movs	r2, #255	; 0xff
 8005992:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2204      	movs	r2, #4
 8005998:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e018      	b.n	80059d0 <HAL_RTC_Init+0x10c>
      }
    }
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80059ac:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	699a      	ldr	r2, [r3, #24]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	430a      	orrs	r2, r1
 80059be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	22ff      	movs	r2, #255	; 0xff
 80059c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80059ce:	2300      	movs	r3, #0
  }
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3708      	adds	r7, #8
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80059d8:	b590      	push	{r4, r7, lr}
 80059da:	b087      	sub	sp, #28
 80059dc:	af00      	add	r7, sp, #0
 80059de:	60f8      	str	r0, [r7, #12]
 80059e0:	60b9      	str	r1, [r7, #8]
 80059e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	7f1b      	ldrb	r3, [r3, #28]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d101      	bne.n	80059f0 <HAL_RTC_SetTime+0x18>
 80059ec:	2302      	movs	r3, #2
 80059ee:	e0a3      	b.n	8005b38 <HAL_RTC_SetTime+0x160>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2201      	movs	r2, #1
 80059f4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2202      	movs	r2, #2
 80059fa:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d126      	bne.n	8005a50 <HAL_RTC_SetTime+0x78>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d102      	bne.n	8005a16 <HAL_RTC_SetTime+0x3e>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	2200      	movs	r2, #0
 8005a14:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 fb91 	bl	8006142 <RTC_ByteToBcd2>
 8005a20:	4603      	mov	r3, r0
 8005a22:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	785b      	ldrb	r3, [r3, #1]
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f000 fb8a 	bl	8006142 <RTC_ByteToBcd2>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005a32:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	789b      	ldrb	r3, [r3, #2]
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f000 fb82 	bl	8006142 <RTC_ByteToBcd2>
 8005a3e:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005a40:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	78db      	ldrb	r3, [r3, #3]
 8005a48:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	617b      	str	r3, [r7, #20]
 8005a4e:	e018      	b.n	8005a82 <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d102      	bne.n	8005a64 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	2200      	movs	r2, #0
 8005a62:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	785b      	ldrb	r3, [r3, #1]
 8005a6e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005a70:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005a76:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	78db      	ldrb	r3, [r3, #3]
 8005a7c:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	22ca      	movs	r2, #202	; 0xca
 8005a88:	625a      	str	r2, [r3, #36]	; 0x24
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2253      	movs	r2, #83	; 0x53
 8005a90:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 fb2b 	bl	80060ee <RTC_EnterInitMode>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00b      	beq.n	8005ab6 <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	22ff      	movs	r2, #255	; 0xff
 8005aa4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2204      	movs	r2, #4
 8005aaa:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e040      	b.n	8005b38 <HAL_RTC_SetTime+0x160>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005ac0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005ac4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	689a      	ldr	r2, [r3, #8]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005ad4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	6899      	ldr	r1, [r3, #8]
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	431a      	orrs	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	430a      	orrs	r2, r1
 8005aec:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68da      	ldr	r2, [r3, #12]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005afc:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	f000 facf 	bl	80060a2 <HAL_RTC_WaitForSynchro>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00b      	beq.n	8005b22 <HAL_RTC_SetTime+0x14a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	22ff      	movs	r2, #255	; 0xff
 8005b10:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2204      	movs	r2, #4
 8005b16:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e00a      	b.n	8005b38 <HAL_RTC_SetTime+0x160>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	22ff      	movs	r2, #255	; 0xff
 8005b28:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005b36:	2300      	movs	r3, #0
  }
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	371c      	adds	r7, #28
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd90      	pop	{r4, r7, pc}

08005b40 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b086      	sub	sp, #24
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005b56:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005b5a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	0c1b      	lsrs	r3, r3, #16
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b66:	b2da      	uxtb	r2, r3
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	0a1b      	lsrs	r3, r3, #8
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b76:	b2da      	uxtb	r2, r3
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b84:	b2da      	uxtb	r2, r3
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	0c1b      	lsrs	r3, r3, #16
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b94:	b2da      	uxtb	r2, r3
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d11a      	bne.n	8005bd6 <HAL_RTC_GetTime+0x96>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f000 faeb 	bl	8006180 <RTC_Bcd2ToByte>
 8005baa:	4603      	mov	r3, r0
 8005bac:	461a      	mov	r2, r3
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	785b      	ldrb	r3, [r3, #1]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 fae2 	bl	8006180 <RTC_Bcd2ToByte>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	789b      	ldrb	r3, [r3, #2]
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f000 fad9 	bl	8006180 <RTC_Bcd2ToByte>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3718      	adds	r7, #24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005be0:	b590      	push	{r4, r7, lr}
 8005be2:	b087      	sub	sp, #28
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	7f1b      	ldrb	r3, [r3, #28]
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d101      	bne.n	8005bf8 <HAL_RTC_SetDate+0x18>
 8005bf4:	2302      	movs	r3, #2
 8005bf6:	e08d      	b.n	8005d14 <HAL_RTC_SetDate+0x134>
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2202      	movs	r2, #2
 8005c02:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10e      	bne.n	8005c28 <HAL_RTC_SetDate+0x48>
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	785b      	ldrb	r3, [r3, #1]
 8005c0e:	f003 0310 	and.w	r3, r3, #16
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d008      	beq.n	8005c28 <HAL_RTC_SetDate+0x48>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	785b      	ldrb	r3, [r3, #1]
 8005c1a:	f023 0310 	bic.w	r3, r3, #16
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	330a      	adds	r3, #10
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d11c      	bne.n	8005c68 <HAL_RTC_SetDate+0x88>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	78db      	ldrb	r3, [r3, #3]
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 fa85 	bl	8006142 <RTC_ByteToBcd2>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	785b      	ldrb	r3, [r3, #1]
 8005c40:	4618      	mov	r0, r3
 8005c42:	f000 fa7e 	bl	8006142 <RTC_ByteToBcd2>
 8005c46:	4603      	mov	r3, r0
 8005c48:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005c4a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	789b      	ldrb	r3, [r3, #2]
 8005c50:	4618      	mov	r0, r3
 8005c52:	f000 fa76 	bl	8006142 <RTC_ByteToBcd2>
 8005c56:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005c58:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005c62:	4313      	orrs	r3, r2
 8005c64:	617b      	str	r3, [r7, #20]
 8005c66:	e00e      	b.n	8005c86 <HAL_RTC_SetDate+0xa6>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	78db      	ldrb	r3, [r3, #3]
 8005c6c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	785b      	ldrb	r3, [r3, #1]
 8005c72:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005c74:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005c7a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005c82:	4313      	orrs	r3, r2
 8005c84:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	22ca      	movs	r2, #202	; 0xca
 8005c8c:	625a      	str	r2, [r3, #36]	; 0x24
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2253      	movs	r2, #83	; 0x53
 8005c94:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f000 fa29 	bl	80060ee <RTC_EnterInitMode>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00b      	beq.n	8005cba <HAL_RTC_SetDate+0xda>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	22ff      	movs	r2, #255	; 0xff
 8005ca8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2204      	movs	r2, #4
 8005cae:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e02c      	b.n	8005d14 <HAL_RTC_SetDate+0x134>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005cc4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005cc8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68da      	ldr	r2, [r3, #12]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cd8:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005cda:	68f8      	ldr	r0, [r7, #12]
 8005cdc:	f000 f9e1 	bl	80060a2 <HAL_RTC_WaitForSynchro>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00b      	beq.n	8005cfe <HAL_RTC_SetDate+0x11e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	22ff      	movs	r2, #255	; 0xff
 8005cec:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2204      	movs	r2, #4
 8005cf2:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e00a      	b.n	8005d14 <HAL_RTC_SetDate+0x134>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	22ff      	movs	r2, #255	; 0xff
 8005d04:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005d12:	2300      	movs	r3, #0
  }
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	371c      	adds	r7, #28
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd90      	pop	{r4, r7, pc}

08005d1c <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005d32:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005d36:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	0c1b      	lsrs	r3, r3, #16
 8005d3c:	b2da      	uxtb	r2, r3
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	0a1b      	lsrs	r3, r3, #8
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	f003 031f 	and.w	r3, r3, #31
 8005d4c:	b2da      	uxtb	r2, r3
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d5a:	b2da      	uxtb	r2, r3
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	0b5b      	lsrs	r3, r3, #13
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	f003 0307 	and.w	r3, r3, #7
 8005d6a:	b2da      	uxtb	r2, r3
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d11a      	bne.n	8005dac <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	78db      	ldrb	r3, [r3, #3]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 fa00 	bl	8006180 <RTC_Bcd2ToByte>
 8005d80:	4603      	mov	r3, r0
 8005d82:	461a      	mov	r2, r3
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	785b      	ldrb	r3, [r3, #1]
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f000 f9f7 	bl	8006180 <RTC_Bcd2ToByte>
 8005d92:	4603      	mov	r3, r0
 8005d94:	461a      	mov	r2, r3
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	789b      	ldrb	r3, [r3, #2]
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f000 f9ee 	bl	8006180 <RTC_Bcd2ToByte>
 8005da4:	4603      	mov	r3, r0
 8005da6:	461a      	mov	r2, r3
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3718      	adds	r7, #24
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
	...

08005db8 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005db8:	b590      	push	{r4, r7, lr}
 8005dba:	b087      	sub	sp, #28
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg = 0;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	7f1b      	ldrb	r3, [r3, #28]
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d101      	bne.n	8005dd8 <HAL_RTC_SetAlarm_IT+0x20>
 8005dd4:	2302      	movs	r3, #2
 8005dd6:	e10f      	b.n	8005ff8 <HAL_RTC_SetAlarm_IT+0x240>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2202      	movs	r2, #2
 8005de2:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d136      	bne.n	8005e58 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d102      	bne.n	8005dfe <HAL_RTC_SetAlarm_IT+0x46>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	4618      	mov	r0, r3
 8005e04:	f000 f99d 	bl	8006142 <RTC_ByteToBcd2>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	785b      	ldrb	r3, [r3, #1]
 8005e10:	4618      	mov	r0, r3
 8005e12:	f000 f996 	bl	8006142 <RTC_ByteToBcd2>
 8005e16:	4603      	mov	r3, r0
 8005e18:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005e1a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	789b      	ldrb	r3, [r3, #2]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f000 f98e 	bl	8006142 <RTC_ByteToBcd2>
 8005e26:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005e28:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	78db      	ldrb	r3, [r3, #3]
 8005e30:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005e32:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	7d1b      	ldrb	r3, [r3, #20]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f000 f981 	bl	8006142 <RTC_ByteToBcd2>
 8005e40:	4603      	mov	r3, r0
 8005e42:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005e44:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	691b      	ldr	r3, [r3, #16]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005e4c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	68db      	ldr	r3, [r3, #12]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005e52:	4313      	orrs	r3, r2
 8005e54:	617b      	str	r3, [r7, #20]
 8005e56:	e022      	b.n	8005e9e <HAL_RTC_SetAlarm_IT+0xe6>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d102      	bne.n	8005e6c <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	781b      	ldrb	r3, [r3, #0]
 8005e70:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	785b      	ldrb	r3, [r3, #1]
 8005e76:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005e78:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005e7e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	78db      	ldrb	r3, [r3, #3]
 8005e84:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005e86:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	7d1b      	ldrb	r3, [r3, #20]
 8005e8c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005e8e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	691b      	ldr	r3, [r3, #16]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005e94:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	68db      	ldr	r3, [r3, #12]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	617b      	str	r3, [r7, #20]
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	22ca      	movs	r2, #202	; 0xca
 8005ea4:	625a      	str	r2, [r3, #36]	; 0x24
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2253      	movs	r2, #83	; 0x53
 8005eac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	699b      	ldr	r3, [r3, #24]
 8005eb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005eb6:	d144      	bne.n	8005f42 <HAL_RTC_SetAlarm_IT+0x18a>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689a      	ldr	r2, [r3, #8]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ec6:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005ed8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005eda:	f7fc f8cb 	bl	8002074 <HAL_GetTick>
 8005ede:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005ee0:	e013      	b.n	8005f0a <HAL_RTC_SetAlarm_IT+0x152>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005ee2:	f7fc f8c7 	bl	8002074 <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ef0:	d90b      	bls.n	8005f0a <HAL_RTC_SetAlarm_IT+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	22ff      	movs	r2, #255	; 0xff
 8005ef8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2203      	movs	r2, #3
 8005efe:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e076      	b.n	8005ff8 <HAL_RTC_SetAlarm_IT+0x240>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d0e4      	beq.n	8005ee2 <HAL_RTC_SetAlarm_IT+0x12a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	61da      	str	r2, [r3, #28]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	689a      	ldr	r2, [r3, #8]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f2e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	689a      	ldr	r2, [r3, #8]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f3e:	609a      	str	r2, [r3, #8]
 8005f40:	e043      	b.n	8005fca <HAL_RTC_SetAlarm_IT+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	689a      	ldr	r2, [r3, #8]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005f50:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	b2da      	uxtb	r2, r3
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8005f62:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005f64:	f7fc f886 	bl	8002074 <HAL_GetTick>
 8005f68:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005f6a:	e013      	b.n	8005f94 <HAL_RTC_SetAlarm_IT+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005f6c:	f7fc f882 	bl	8002074 <HAL_GetTick>
 8005f70:	4602      	mov	r2, r0
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f7a:	d90b      	bls.n	8005f94 <HAL_RTC_SetAlarm_IT+0x1dc>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	22ff      	movs	r2, #255	; 0xff
 8005f82:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2203      	movs	r2, #3
 8005f88:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005f90:	2303      	movs	r3, #3
 8005f92:	e031      	b.n	8005ff8 <HAL_RTC_SetAlarm_IT+0x240>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	f003 0302 	and.w	r3, r3, #2
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d0e4      	beq.n	8005f6c <HAL_RTC_SetAlarm_IT+0x1b4>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	697a      	ldr	r2, [r7, #20]
 8005fa8:	621a      	str	r2, [r3, #32]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	689a      	ldr	r2, [r3, #8]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fb8:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	689a      	ldr	r2, [r3, #8]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005fc8:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005fca:	4b0d      	ldr	r3, [pc, #52]	; (8006000 <HAL_RTC_SetAlarm_IT+0x248>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a0c      	ldr	r2, [pc, #48]	; (8006000 <HAL_RTC_SetAlarm_IT+0x248>)
 8005fd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fd4:	6013      	str	r3, [r2, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005fd6:	4b0a      	ldr	r3, [pc, #40]	; (8006000 <HAL_RTC_SetAlarm_IT+0x248>)
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	4a09      	ldr	r2, [pc, #36]	; (8006000 <HAL_RTC_SetAlarm_IT+0x248>)
 8005fdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fe0:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	22ff      	movs	r2, #255	; 0xff
 8005fe8:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2201      	movs	r2, #1
 8005fee:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	371c      	adds	r7, #28
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd90      	pop	{r4, r7, pc}
 8006000:	40010400 	.word	0x40010400

08006004 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d012      	beq.n	8006040 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006024:	2b00      	cmp	r3, #0
 8006026:	d00b      	beq.n	8006040 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 f831 	bl	8006090 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	b2da      	uxtb	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800603e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d012      	beq.n	8006074 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00b      	beq.n	8006074 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f000 f8aa 	bl	80061b6 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	b2da      	uxtb	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8006072:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006074:	4b05      	ldr	r3, [pc, #20]	; (800608c <HAL_RTC_AlarmIRQHandler+0x88>)
 8006076:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800607a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	775a      	strb	r2, [r3, #29]
}
 8006082:	bf00      	nop
 8006084:	3708      	adds	r7, #8
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	40010400 	.word	0x40010400

08006090 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	bc80      	pop	{r7}
 80060a0:	4770      	bx	lr

080060a2 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80060a2:	b580      	push	{r7, lr}
 80060a4:	b084      	sub	sp, #16
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	6078      	str	r0, [r7, #4]
  /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
  if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
#endif /* RTC_CR_BYPSHAD */
  {
    /* Clear RSF flag */
    hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68da      	ldr	r2, [r3, #12]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80060b8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80060ba:	f7fb ffdb 	bl	8002074 <HAL_GetTick>
 80060be:	60f8      	str	r0, [r7, #12]

    /* Wait the registers to be synchronised */
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80060c0:	e009      	b.n	80060d6 <HAL_RTC_WaitForSynchro+0x34>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80060c2:	f7fb ffd7 	bl	8002074 <HAL_GetTick>
 80060c6:	4602      	mov	r2, r0
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060d0:	d901      	bls.n	80060d6 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 80060d2:	2303      	movs	r3, #3
 80060d4:	e007      	b.n	80060e6 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	f003 0320 	and.w	r3, r3, #32
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d0ee      	beq.n	80060c2 <HAL_RTC_WaitForSynchro+0x20>
      }
    }
  }

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b084      	sub	sp, #16
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006100:	2b00      	cmp	r3, #0
 8006102:	d119      	bne.n	8006138 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f04f 32ff 	mov.w	r2, #4294967295
 800610c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800610e:	f7fb ffb1 	bl	8002074 <HAL_GetTick>
 8006112:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006114:	e009      	b.n	800612a <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006116:	f7fb ffad 	bl	8002074 <HAL_GetTick>
 800611a:	4602      	mov	r2, r0
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	1ad3      	subs	r3, r2, r3
 8006120:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006124:	d901      	bls.n	800612a <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e007      	b.n	800613a <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006134:	2b00      	cmp	r3, #0
 8006136:	d0ee      	beq.n	8006116 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8006138:	2300      	movs	r3, #0
}
 800613a:	4618      	mov	r0, r3
 800613c:	3710      	adds	r7, #16
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006142:	b480      	push	{r7}
 8006144:	b085      	sub	sp, #20
 8006146:	af00      	add	r7, sp, #0
 8006148:	4603      	mov	r3, r0
 800614a:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800614c:	2300      	movs	r3, #0
 800614e:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8006150:	79fb      	ldrb	r3, [r7, #7]
 8006152:	72fb      	strb	r3, [r7, #11]

  while (Param >= 10U)
 8006154:	e005      	b.n	8006162 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	3301      	adds	r3, #1
 800615a:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800615c:	7afb      	ldrb	r3, [r7, #11]
 800615e:	3b0a      	subs	r3, #10
 8006160:	72fb      	strb	r3, [r7, #11]
  while (Param >= 10U)
 8006162:	7afb      	ldrb	r3, [r7, #11]
 8006164:	2b09      	cmp	r3, #9
 8006166:	d8f6      	bhi.n	8006156 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	b2db      	uxtb	r3, r3
 800616c:	011b      	lsls	r3, r3, #4
 800616e:	b2da      	uxtb	r2, r3
 8006170:	7afb      	ldrb	r3, [r7, #11]
 8006172:	4313      	orrs	r3, r2
 8006174:	b2db      	uxtb	r3, r3
}
 8006176:	4618      	mov	r0, r3
 8006178:	3714      	adds	r7, #20
 800617a:	46bd      	mov	sp, r7
 800617c:	bc80      	pop	{r7}
 800617e:	4770      	bx	lr

08006180 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	4603      	mov	r3, r0
 8006188:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800618a:	79fb      	ldrb	r3, [r7, #7]
 800618c:	091b      	lsrs	r3, r3, #4
 800618e:	b2db      	uxtb	r3, r3
 8006190:	461a      	mov	r2, r3
 8006192:	4613      	mov	r3, r2
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	4413      	add	r3, r2
 8006198:	005b      	lsls	r3, r3, #1
 800619a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	b2da      	uxtb	r2, r3
 80061a0:	79fb      	ldrb	r3, [r7, #7]
 80061a2:	f003 030f 	and.w	r3, r3, #15
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	4413      	add	r3, r2
 80061aa:	b2db      	uxtb	r3, r3
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3714      	adds	r7, #20
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bc80      	pop	{r7}
 80061b4:	4770      	bx	lr

080061b6 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b083      	sub	sp, #12
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80061be:	bf00      	nop
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr

080061c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e06e      	b.n	80062b8 <HAL_SPI_Init+0xf0>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d108      	bne.n	80061f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061ea:	d009      	beq.n	8006200 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	61da      	str	r2, [r3, #28]
 80061f2:	e005      	b.n	8006200 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d106      	bne.n	8006220 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7fb fd54 	bl	8001cc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006236:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006248:	431a      	orrs	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006252:	431a      	orrs	r2, r3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	f003 0302 	and.w	r3, r3, #2
 800625c:	431a      	orrs	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	431a      	orrs	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006270:	431a      	orrs	r2, r3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	69db      	ldr	r3, [r3, #28]
 8006276:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800627a:	431a      	orrs	r2, r3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006284:	ea42 0103 	orr.w	r1, r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800628c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	430a      	orrs	r2, r1
 8006296:	601a      	str	r2, [r3, #0]
#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
#else
  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	0c1a      	lsrs	r2, r3, #16
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f002 0204 	and.w	r2, r2, #4
 80062a6:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80062b6:	2300      	movs	r3, #0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3708      	adds	r7, #8
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b088      	sub	sp, #32
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	603b      	str	r3, [r7, #0]
 80062cc:	4613      	mov	r3, r2
 80062ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80062d0:	2300      	movs	r3, #0
 80062d2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d101      	bne.n	80062e2 <HAL_SPI_Transmit+0x22>
 80062de:	2302      	movs	r3, #2
 80062e0:	e126      	b.n	8006530 <HAL_SPI_Transmit+0x270>
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062ea:	f7fb fec3 	bl	8002074 <HAL_GetTick>
 80062ee:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80062f0:	88fb      	ldrh	r3, [r7, #6]
 80062f2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d002      	beq.n	8006306 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006300:	2302      	movs	r3, #2
 8006302:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006304:	e10b      	b.n	800651e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d002      	beq.n	8006312 <HAL_SPI_Transmit+0x52>
 800630c:	88fb      	ldrh	r3, [r7, #6]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d102      	bne.n	8006318 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006316:	e102      	b.n	800651e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2203      	movs	r2, #3
 800631c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	68ba      	ldr	r2, [r7, #8]
 800632a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	88fa      	ldrh	r2, [r7, #6]
 8006330:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	88fa      	ldrh	r2, [r7, #6]
 8006336:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2200      	movs	r2, #0
 800633c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800635e:	d10f      	bne.n	8006380 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800636e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800637e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800638a:	2b40      	cmp	r3, #64	; 0x40
 800638c:	d007      	beq.n	800639e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800639c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063a6:	d14b      	bne.n	8006440 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d002      	beq.n	80063b6 <HAL_SPI_Transmit+0xf6>
 80063b0:	8afb      	ldrh	r3, [r7, #22]
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d13e      	bne.n	8006434 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ba:	881a      	ldrh	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c6:	1c9a      	adds	r2, r3, #2
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	3b01      	subs	r3, #1
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80063da:	e02b      	b.n	8006434 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f003 0302 	and.w	r3, r3, #2
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d112      	bne.n	8006410 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ee:	881a      	ldrh	r2, [r3, #0]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063fa:	1c9a      	adds	r2, r3, #2
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006404:	b29b      	uxth	r3, r3
 8006406:	3b01      	subs	r3, #1
 8006408:	b29a      	uxth	r2, r3
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	86da      	strh	r2, [r3, #54]	; 0x36
 800640e:	e011      	b.n	8006434 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006410:	f7fb fe30 	bl	8002074 <HAL_GetTick>
 8006414:	4602      	mov	r2, r0
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	1ad3      	subs	r3, r2, r3
 800641a:	683a      	ldr	r2, [r7, #0]
 800641c:	429a      	cmp	r2, r3
 800641e:	d803      	bhi.n	8006428 <HAL_SPI_Transmit+0x168>
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006426:	d102      	bne.n	800642e <HAL_SPI_Transmit+0x16e>
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d102      	bne.n	8006434 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006432:	e074      	b.n	800651e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006438:	b29b      	uxth	r3, r3
 800643a:	2b00      	cmp	r3, #0
 800643c:	d1ce      	bne.n	80063dc <HAL_SPI_Transmit+0x11c>
 800643e:	e04c      	b.n	80064da <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d002      	beq.n	800644e <HAL_SPI_Transmit+0x18e>
 8006448:	8afb      	ldrh	r3, [r7, #22]
 800644a:	2b01      	cmp	r3, #1
 800644c:	d140      	bne.n	80064d0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	330c      	adds	r3, #12
 8006458:	7812      	ldrb	r2, [r2, #0]
 800645a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006460:	1c5a      	adds	r2, r3, #1
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800646a:	b29b      	uxth	r3, r3
 800646c:	3b01      	subs	r3, #1
 800646e:	b29a      	uxth	r2, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006474:	e02c      	b.n	80064d0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f003 0302 	and.w	r3, r3, #2
 8006480:	2b02      	cmp	r3, #2
 8006482:	d113      	bne.n	80064ac <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	330c      	adds	r3, #12
 800648e:	7812      	ldrb	r2, [r2, #0]
 8006490:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006496:	1c5a      	adds	r2, r3, #1
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	3b01      	subs	r3, #1
 80064a4:	b29a      	uxth	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	86da      	strh	r2, [r3, #54]	; 0x36
 80064aa:	e011      	b.n	80064d0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064ac:	f7fb fde2 	bl	8002074 <HAL_GetTick>
 80064b0:	4602      	mov	r2, r0
 80064b2:	69bb      	ldr	r3, [r7, #24]
 80064b4:	1ad3      	subs	r3, r2, r3
 80064b6:	683a      	ldr	r2, [r7, #0]
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d803      	bhi.n	80064c4 <HAL_SPI_Transmit+0x204>
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c2:	d102      	bne.n	80064ca <HAL_SPI_Transmit+0x20a>
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d102      	bne.n	80064d0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064ce:	e026      	b.n	800651e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d1cd      	bne.n	8006476 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80064da:	69ba      	ldr	r2, [r7, #24]
 80064dc:	6839      	ldr	r1, [r7, #0]
 80064de:	68f8      	ldr	r0, [r7, #12]
 80064e0:	f000 fb58 	bl	8006b94 <SPI_EndRxTxTransaction>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d002      	beq.n	80064f0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2220      	movs	r2, #32
 80064ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10a      	bne.n	800650e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064f8:	2300      	movs	r3, #0
 80064fa:	613b      	str	r3, [r7, #16]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	613b      	str	r3, [r7, #16]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	613b      	str	r3, [r7, #16]
 800650c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006512:	2b00      	cmp	r3, #0
 8006514:	d002      	beq.n	800651c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	77fb      	strb	r3, [r7, #31]
 800651a:	e000      	b.n	800651e <HAL_SPI_Transmit+0x25e>
  }

error:
 800651c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800652e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006530:	4618      	mov	r0, r3
 8006532:	3720      	adds	r7, #32
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b08c      	sub	sp, #48	; 0x30
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
 8006544:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006546:	2301      	movs	r3, #1
 8006548:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800654a:	2300      	movs	r3, #0
 800654c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006556:	2b01      	cmp	r3, #1
 8006558:	d101      	bne.n	800655e <HAL_SPI_TransmitReceive+0x26>
 800655a:	2302      	movs	r3, #2
 800655c:	e18a      	b.n	8006874 <HAL_SPI_TransmitReceive+0x33c>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2201      	movs	r2, #1
 8006562:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006566:	f7fb fd85 	bl	8002074 <HAL_GetTick>
 800656a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006572:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800657c:	887b      	ldrh	r3, [r7, #2]
 800657e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006580:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006584:	2b01      	cmp	r3, #1
 8006586:	d00f      	beq.n	80065a8 <HAL_SPI_TransmitReceive+0x70>
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800658e:	d107      	bne.n	80065a0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d103      	bne.n	80065a0 <HAL_SPI_TransmitReceive+0x68>
 8006598:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800659c:	2b04      	cmp	r3, #4
 800659e:	d003      	beq.n	80065a8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80065a0:	2302      	movs	r3, #2
 80065a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80065a6:	e15b      	b.n	8006860 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d005      	beq.n	80065ba <HAL_SPI_TransmitReceive+0x82>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d002      	beq.n	80065ba <HAL_SPI_TransmitReceive+0x82>
 80065b4:	887b      	ldrh	r3, [r7, #2]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d103      	bne.n	80065c2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80065c0:	e14e      	b.n	8006860 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b04      	cmp	r3, #4
 80065cc:	d003      	beq.n	80065d6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2205      	movs	r2, #5
 80065d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	887a      	ldrh	r2, [r7, #2]
 80065e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	887a      	ldrh	r2, [r7, #2]
 80065ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	68ba      	ldr	r2, [r7, #8]
 80065f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	887a      	ldrh	r2, [r7, #2]
 80065f8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	887a      	ldrh	r2, [r7, #2]
 80065fe:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2200      	movs	r2, #0
 800660a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006616:	2b40      	cmp	r3, #64	; 0x40
 8006618:	d007      	beq.n	800662a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006628:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006632:	d178      	bne.n	8006726 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d002      	beq.n	8006642 <HAL_SPI_TransmitReceive+0x10a>
 800663c:	8b7b      	ldrh	r3, [r7, #26]
 800663e:	2b01      	cmp	r3, #1
 8006640:	d166      	bne.n	8006710 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006646:	881a      	ldrh	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006652:	1c9a      	adds	r2, r3, #2
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800665c:	b29b      	uxth	r3, r3
 800665e:	3b01      	subs	r3, #1
 8006660:	b29a      	uxth	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006666:	e053      	b.n	8006710 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f003 0302 	and.w	r3, r3, #2
 8006672:	2b02      	cmp	r3, #2
 8006674:	d11b      	bne.n	80066ae <HAL_SPI_TransmitReceive+0x176>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800667a:	b29b      	uxth	r3, r3
 800667c:	2b00      	cmp	r3, #0
 800667e:	d016      	beq.n	80066ae <HAL_SPI_TransmitReceive+0x176>
 8006680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006682:	2b01      	cmp	r3, #1
 8006684:	d113      	bne.n	80066ae <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800668a:	881a      	ldrh	r2, [r3, #0]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006696:	1c9a      	adds	r2, r3, #2
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	3b01      	subs	r3, #1
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80066aa:	2300      	movs	r3, #0
 80066ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f003 0301 	and.w	r3, r3, #1
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d119      	bne.n	80066f0 <HAL_SPI_TransmitReceive+0x1b8>
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d014      	beq.n	80066f0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68da      	ldr	r2, [r3, #12]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d0:	b292      	uxth	r2, r2
 80066d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d8:	1c9a      	adds	r2, r3, #2
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	3b01      	subs	r3, #1
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066ec:	2301      	movs	r3, #1
 80066ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80066f0:	f7fb fcc0 	bl	8002074 <HAL_GetTick>
 80066f4:	4602      	mov	r2, r0
 80066f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f8:	1ad3      	subs	r3, r2, r3
 80066fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d807      	bhi.n	8006710 <HAL_SPI_TransmitReceive+0x1d8>
 8006700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006706:	d003      	beq.n	8006710 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800670e:	e0a7      	b.n	8006860 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1a6      	bne.n	8006668 <HAL_SPI_TransmitReceive+0x130>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800671e:	b29b      	uxth	r3, r3
 8006720:	2b00      	cmp	r3, #0
 8006722:	d1a1      	bne.n	8006668 <HAL_SPI_TransmitReceive+0x130>
 8006724:	e07c      	b.n	8006820 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d002      	beq.n	8006734 <HAL_SPI_TransmitReceive+0x1fc>
 800672e:	8b7b      	ldrh	r3, [r7, #26]
 8006730:	2b01      	cmp	r3, #1
 8006732:	d16b      	bne.n	800680c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	330c      	adds	r3, #12
 800673e:	7812      	ldrb	r2, [r2, #0]
 8006740:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006746:	1c5a      	adds	r2, r3, #1
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006750:	b29b      	uxth	r3, r3
 8006752:	3b01      	subs	r3, #1
 8006754:	b29a      	uxth	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800675a:	e057      	b.n	800680c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f003 0302 	and.w	r3, r3, #2
 8006766:	2b02      	cmp	r3, #2
 8006768:	d11c      	bne.n	80067a4 <HAL_SPI_TransmitReceive+0x26c>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800676e:	b29b      	uxth	r3, r3
 8006770:	2b00      	cmp	r3, #0
 8006772:	d017      	beq.n	80067a4 <HAL_SPI_TransmitReceive+0x26c>
 8006774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006776:	2b01      	cmp	r3, #1
 8006778:	d114      	bne.n	80067a4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	330c      	adds	r3, #12
 8006784:	7812      	ldrb	r2, [r2, #0]
 8006786:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800678c:	1c5a      	adds	r2, r3, #1
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006796:	b29b      	uxth	r3, r3
 8006798:	3b01      	subs	r3, #1
 800679a:	b29a      	uxth	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067a0:	2300      	movs	r3, #0
 80067a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d119      	bne.n	80067e6 <HAL_SPI_TransmitReceive+0x2ae>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d014      	beq.n	80067e6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	68da      	ldr	r2, [r3, #12]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067c6:	b2d2      	uxtb	r2, r2
 80067c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067d8:	b29b      	uxth	r3, r3
 80067da:	3b01      	subs	r3, #1
 80067dc:	b29a      	uxth	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067e2:	2301      	movs	r3, #1
 80067e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80067e6:	f7fb fc45 	bl	8002074 <HAL_GetTick>
 80067ea:	4602      	mov	r2, r0
 80067ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ee:	1ad3      	subs	r3, r2, r3
 80067f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d803      	bhi.n	80067fe <HAL_SPI_TransmitReceive+0x2c6>
 80067f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067fc:	d102      	bne.n	8006804 <HAL_SPI_TransmitReceive+0x2cc>
 80067fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006800:	2b00      	cmp	r3, #0
 8006802:	d103      	bne.n	800680c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006804:	2303      	movs	r3, #3
 8006806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800680a:	e029      	b.n	8006860 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006810:	b29b      	uxth	r3, r3
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1a2      	bne.n	800675c <HAL_SPI_TransmitReceive+0x224>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800681a:	b29b      	uxth	r3, r3
 800681c:	2b00      	cmp	r3, #0
 800681e:	d19d      	bne.n	800675c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006820:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006822:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f000 f9b5 	bl	8006b94 <SPI_EndRxTxTransaction>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d006      	beq.n	800683e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2220      	movs	r2, #32
 800683a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800683c:	e010      	b.n	8006860 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10b      	bne.n	800685e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006846:	2300      	movs	r3, #0
 8006848:	617b      	str	r3, [r7, #20]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	617b      	str	r3, [r7, #20]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	617b      	str	r3, [r7, #20]
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	e000      	b.n	8006860 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800685e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006870:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006874:	4618      	mov	r0, r3
 8006876:	3730      	adds	r7, #48	; 0x30
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b088      	sub	sp, #32
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	099b      	lsrs	r3, r3, #6
 8006898:	f003 0301 	and.w	r3, r3, #1
 800689c:	2b00      	cmp	r3, #0
 800689e:	d10f      	bne.n	80068c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d00a      	beq.n	80068c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	099b      	lsrs	r3, r3, #6
 80068ae:	f003 0301 	and.w	r3, r3, #1
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d004      	beq.n	80068c0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	4798      	blx	r3
    return;
 80068be:	e0be      	b.n	8006a3e <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	085b      	lsrs	r3, r3, #1
 80068c4:	f003 0301 	and.w	r3, r3, #1
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00a      	beq.n	80068e2 <HAL_SPI_IRQHandler+0x66>
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	09db      	lsrs	r3, r3, #7
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d004      	beq.n	80068e2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	4798      	blx	r3
    return;
 80068e0:	e0ad      	b.n	8006a3e <HAL_SPI_IRQHandler+0x1c2>
  /* SPI in Error Treatment --------------------------------------------------*/
#if defined(SPI_CR2_FRF)
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
#else
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	095b      	lsrs	r3, r3, #5
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d106      	bne.n	80068fc <HAL_SPI_IRQHandler+0x80>
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	099b      	lsrs	r3, r3, #6
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	f000 80a1 	beq.w	8006a3e <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80068fc:	69fb      	ldr	r3, [r7, #28]
 80068fe:	095b      	lsrs	r3, r3, #5
 8006900:	f003 0301 	and.w	r3, r3, #1
 8006904:	2b00      	cmp	r3, #0
 8006906:	f000 809a 	beq.w	8006a3e <HAL_SPI_IRQHandler+0x1c2>
#endif
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	099b      	lsrs	r3, r3, #6
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d023      	beq.n	800695e <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800691c:	b2db      	uxtb	r3, r3
 800691e:	2b03      	cmp	r3, #3
 8006920:	d011      	beq.n	8006946 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006926:	f043 0204 	orr.w	r2, r3, #4
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800692e:	2300      	movs	r3, #0
 8006930:	617b      	str	r3, [r7, #20]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	617b      	str	r3, [r7, #20]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	617b      	str	r3, [r7, #20]
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	e00b      	b.n	800695e <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006946:	2300      	movs	r3, #0
 8006948:	613b      	str	r3, [r7, #16]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	613b      	str	r3, [r7, #16]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	613b      	str	r3, [r7, #16]
 800695a:	693b      	ldr	r3, [r7, #16]
        return;
 800695c:	e06f      	b.n	8006a3e <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	095b      	lsrs	r3, r3, #5
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d014      	beq.n	8006994 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800696e:	f043 0201 	orr.w	r2, r3, #1
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006976:	2300      	movs	r3, #0
 8006978:	60fb      	str	r3, [r7, #12]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	60fb      	str	r3, [r7, #12]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006990:	601a      	str	r2, [r3, #0]
 8006992:	68fb      	ldr	r3, [r7, #12]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
      __HAL_SPI_CLEAR_FREFLAG(hspi);
    }
#endif

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006998:	2b00      	cmp	r3, #0
 800699a:	d04f      	beq.n	8006a3c <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	685a      	ldr	r2, [r3, #4]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80069aa:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	f003 0302 	and.w	r3, r3, #2
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d104      	bne.n	80069c8 <HAL_SPI_IRQHandler+0x14c>
 80069be:	69fb      	ldr	r3, [r7, #28]
 80069c0:	f003 0301 	and.w	r3, r3, #1
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d034      	beq.n	8006a32 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	685a      	ldr	r2, [r3, #4]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f022 0203 	bic.w	r2, r2, #3
 80069d6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d011      	beq.n	8006a04 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e4:	4a17      	ldr	r2, [pc, #92]	; (8006a44 <HAL_SPI_IRQHandler+0x1c8>)
 80069e6:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7fc f8d6 	bl	8002b9e <HAL_DMA_Abort_IT>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d005      	beq.n	8006a04 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069fc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d016      	beq.n	8006a3a <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a10:	4a0c      	ldr	r2, [pc, #48]	; (8006a44 <HAL_SPI_IRQHandler+0x1c8>)
 8006a12:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7fc f8c0 	bl	8002b9e <HAL_DMA_Abort_IT>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d00a      	beq.n	8006a3a <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a28:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006a30:	e003      	b.n	8006a3a <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 f808 	bl	8006a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006a38:	e000      	b.n	8006a3c <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8006a3a:	bf00      	nop
    return;
 8006a3c:	bf00      	nop
  }
}
 8006a3e:	3720      	adds	r7, #32
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	08006a5b 	.word	0x08006a5b

08006a48 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b083      	sub	sp, #12
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006a50:	bf00      	nop
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bc80      	pop	{r7}
 8006a58:	4770      	bx	lr

08006a5a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a5a:	b580      	push	{r7, lr}
 8006a5c:	b084      	sub	sp, #16
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a66:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2200      	movs	r2, #0
 8006a72:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f7ff ffe7 	bl	8006a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a7a:	bf00      	nop
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
	...

08006a84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b088      	sub	sp, #32
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	603b      	str	r3, [r7, #0]
 8006a90:	4613      	mov	r3, r2
 8006a92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a94:	f7fb faee 	bl	8002074 <HAL_GetTick>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a9c:	1a9b      	subs	r3, r3, r2
 8006a9e:	683a      	ldr	r2, [r7, #0]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006aa4:	f7fb fae6 	bl	8002074 <HAL_GetTick>
 8006aa8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006aaa:	4b39      	ldr	r3, [pc, #228]	; (8006b90 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	015b      	lsls	r3, r3, #5
 8006ab0:	0d1b      	lsrs	r3, r3, #20
 8006ab2:	69fa      	ldr	r2, [r7, #28]
 8006ab4:	fb02 f303 	mul.w	r3, r2, r3
 8006ab8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006aba:	e054      	b.n	8006b66 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac2:	d050      	beq.n	8006b66 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ac4:	f7fb fad6 	bl	8002074 <HAL_GetTick>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	1ad3      	subs	r3, r2, r3
 8006ace:	69fa      	ldr	r2, [r7, #28]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d902      	bls.n	8006ada <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d13d      	bne.n	8006b56 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685a      	ldr	r2, [r3, #4]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ae8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006af2:	d111      	bne.n	8006b18 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006afc:	d004      	beq.n	8006b08 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b06:	d107      	bne.n	8006b18 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b20:	d10f      	bne.n	8006b42 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b30:	601a      	str	r2, [r3, #0]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2201      	movs	r2, #1
 8006b46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006b52:	2303      	movs	r3, #3
 8006b54:	e017      	b.n	8006b86 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d101      	bne.n	8006b60 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	3b01      	subs	r3, #1
 8006b64:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	689a      	ldr	r2, [r3, #8]
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	4013      	ands	r3, r2
 8006b70:	68ba      	ldr	r2, [r7, #8]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	bf0c      	ite	eq
 8006b76:	2301      	moveq	r3, #1
 8006b78:	2300      	movne	r3, #0
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	79fb      	ldrb	r3, [r7, #7]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d19b      	bne.n	8006abc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3720      	adds	r7, #32
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	2000004c 	.word	0x2000004c

08006b94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b088      	sub	sp, #32
 8006b98:	af02      	add	r7, sp, #8
 8006b9a:	60f8      	str	r0, [r7, #12]
 8006b9c:	60b9      	str	r1, [r7, #8]
 8006b9e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006ba0:	4b1b      	ldr	r3, [pc, #108]	; (8006c10 <SPI_EndRxTxTransaction+0x7c>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a1b      	ldr	r2, [pc, #108]	; (8006c14 <SPI_EndRxTxTransaction+0x80>)
 8006ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8006baa:	0d5b      	lsrs	r3, r3, #21
 8006bac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006bb0:	fb02 f303 	mul.w	r3, r2, r3
 8006bb4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bbe:	d112      	bne.n	8006be6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	9300      	str	r3, [sp, #0]
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	2180      	movs	r1, #128	; 0x80
 8006bca:	68f8      	ldr	r0, [r7, #12]
 8006bcc:	f7ff ff5a 	bl	8006a84 <SPI_WaitFlagStateUntilTimeout>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d016      	beq.n	8006c04 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bda:	f043 0220 	orr.w	r2, r3, #32
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006be2:	2303      	movs	r3, #3
 8006be4:	e00f      	b.n	8006c06 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00a      	beq.n	8006c02 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bfc:	2b80      	cmp	r3, #128	; 0x80
 8006bfe:	d0f2      	beq.n	8006be6 <SPI_EndRxTxTransaction+0x52>
 8006c00:	e000      	b.n	8006c04 <SPI_EndRxTxTransaction+0x70>
        break;
 8006c02:	bf00      	nop
  }

  return HAL_OK;
 8006c04:	2300      	movs	r3, #0
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3718      	adds	r7, #24
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	2000004c 	.word	0x2000004c
 8006c14:	165e9f81 	.word	0x165e9f81

08006c18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d101      	bne.n	8006c2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e03f      	b.n	8006caa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d106      	bne.n	8006c44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f7fb f88e 	bl	8001d60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2224      	movs	r2, #36	; 0x24
 8006c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	68da      	ldr	r2, [r3, #12]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 f829 	bl	8006cb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	691a      	ldr	r2, [r3, #16]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	695a      	ldr	r2, [r3, #20]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	68da      	ldr	r2, [r3, #12]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2220      	movs	r2, #32
 8006c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2220      	movs	r2, #32
 8006ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
	...

08006cb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	691b      	ldr	r3, [r3, #16]
 8006cc2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68da      	ldr	r2, [r3, #12]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	430a      	orrs	r2, r1
 8006cd0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	689a      	ldr	r2, [r3, #8]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	431a      	orrs	r2, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	431a      	orrs	r2, r3
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	69db      	ldr	r3, [r3, #28]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006cf4:	f023 030c 	bic.w	r3, r3, #12
 8006cf8:	687a      	ldr	r2, [r7, #4]
 8006cfa:	6812      	ldr	r2, [r2, #0]
 8006cfc:	68b9      	ldr	r1, [r7, #8]
 8006cfe:	430b      	orrs	r3, r1
 8006d00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	695b      	ldr	r3, [r3, #20]
 8006d08:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	699a      	ldr	r2, [r3, #24]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	430a      	orrs	r2, r1
 8006d16:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a55      	ldr	r2, [pc, #340]	; (8006e74 <UART_SetConfig+0x1c0>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d103      	bne.n	8006d2a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006d22:	f7fe fc51 	bl	80055c8 <HAL_RCC_GetPCLK2Freq>
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	e002      	b.n	8006d30 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006d2a:	f7fe fc39 	bl	80055a0 <HAL_RCC_GetPCLK1Freq>
 8006d2e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	69db      	ldr	r3, [r3, #28]
 8006d34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d38:	d14c      	bne.n	8006dd4 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	4613      	mov	r3, r2
 8006d3e:	009b      	lsls	r3, r3, #2
 8006d40:	4413      	add	r3, r2
 8006d42:	009a      	lsls	r2, r3, #2
 8006d44:	441a      	add	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	005b      	lsls	r3, r3, #1
 8006d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d50:	4a49      	ldr	r2, [pc, #292]	; (8006e78 <UART_SetConfig+0x1c4>)
 8006d52:	fba2 2303 	umull	r2, r3, r2, r3
 8006d56:	095b      	lsrs	r3, r3, #5
 8006d58:	0119      	lsls	r1, r3, #4
 8006d5a:	68fa      	ldr	r2, [r7, #12]
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	4413      	add	r3, r2
 8006d62:	009a      	lsls	r2, r3, #2
 8006d64:	441a      	add	r2, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	005b      	lsls	r3, r3, #1
 8006d6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d70:	4b41      	ldr	r3, [pc, #260]	; (8006e78 <UART_SetConfig+0x1c4>)
 8006d72:	fba3 0302 	umull	r0, r3, r3, r2
 8006d76:	095b      	lsrs	r3, r3, #5
 8006d78:	2064      	movs	r0, #100	; 0x64
 8006d7a:	fb00 f303 	mul.w	r3, r0, r3
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	00db      	lsls	r3, r3, #3
 8006d82:	3332      	adds	r3, #50	; 0x32
 8006d84:	4a3c      	ldr	r2, [pc, #240]	; (8006e78 <UART_SetConfig+0x1c4>)
 8006d86:	fba2 2303 	umull	r2, r3, r2, r3
 8006d8a:	095b      	lsrs	r3, r3, #5
 8006d8c:	005b      	lsls	r3, r3, #1
 8006d8e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d92:	4419      	add	r1, r3
 8006d94:	68fa      	ldr	r2, [r7, #12]
 8006d96:	4613      	mov	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	009a      	lsls	r2, r3, #2
 8006d9e:	441a      	add	r2, r3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	005b      	lsls	r3, r3, #1
 8006da6:	fbb2 f2f3 	udiv	r2, r2, r3
 8006daa:	4b33      	ldr	r3, [pc, #204]	; (8006e78 <UART_SetConfig+0x1c4>)
 8006dac:	fba3 0302 	umull	r0, r3, r3, r2
 8006db0:	095b      	lsrs	r3, r3, #5
 8006db2:	2064      	movs	r0, #100	; 0x64
 8006db4:	fb00 f303 	mul.w	r3, r0, r3
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	00db      	lsls	r3, r3, #3
 8006dbc:	3332      	adds	r3, #50	; 0x32
 8006dbe:	4a2e      	ldr	r2, [pc, #184]	; (8006e78 <UART_SetConfig+0x1c4>)
 8006dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc4:	095b      	lsrs	r3, r3, #5
 8006dc6:	f003 0207 	and.w	r2, r3, #7
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	440a      	add	r2, r1
 8006dd0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006dd2:	e04a      	b.n	8006e6a <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006dd4:	68fa      	ldr	r2, [r7, #12]
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	4413      	add	r3, r2
 8006ddc:	009a      	lsls	r2, r3, #2
 8006dde:	441a      	add	r2, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dea:	4a23      	ldr	r2, [pc, #140]	; (8006e78 <UART_SetConfig+0x1c4>)
 8006dec:	fba2 2303 	umull	r2, r3, r2, r3
 8006df0:	095b      	lsrs	r3, r3, #5
 8006df2:	0119      	lsls	r1, r3, #4
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	4613      	mov	r3, r2
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	4413      	add	r3, r2
 8006dfc:	009a      	lsls	r2, r3, #2
 8006dfe:	441a      	add	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e0a:	4b1b      	ldr	r3, [pc, #108]	; (8006e78 <UART_SetConfig+0x1c4>)
 8006e0c:	fba3 0302 	umull	r0, r3, r3, r2
 8006e10:	095b      	lsrs	r3, r3, #5
 8006e12:	2064      	movs	r0, #100	; 0x64
 8006e14:	fb00 f303 	mul.w	r3, r0, r3
 8006e18:	1ad3      	subs	r3, r2, r3
 8006e1a:	011b      	lsls	r3, r3, #4
 8006e1c:	3332      	adds	r3, #50	; 0x32
 8006e1e:	4a16      	ldr	r2, [pc, #88]	; (8006e78 <UART_SetConfig+0x1c4>)
 8006e20:	fba2 2303 	umull	r2, r3, r2, r3
 8006e24:	095b      	lsrs	r3, r3, #5
 8006e26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e2a:	4419      	add	r1, r3
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	4613      	mov	r3, r2
 8006e30:	009b      	lsls	r3, r3, #2
 8006e32:	4413      	add	r3, r2
 8006e34:	009a      	lsls	r2, r3, #2
 8006e36:	441a      	add	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e42:	4b0d      	ldr	r3, [pc, #52]	; (8006e78 <UART_SetConfig+0x1c4>)
 8006e44:	fba3 0302 	umull	r0, r3, r3, r2
 8006e48:	095b      	lsrs	r3, r3, #5
 8006e4a:	2064      	movs	r0, #100	; 0x64
 8006e4c:	fb00 f303 	mul.w	r3, r0, r3
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	011b      	lsls	r3, r3, #4
 8006e54:	3332      	adds	r3, #50	; 0x32
 8006e56:	4a08      	ldr	r2, [pc, #32]	; (8006e78 <UART_SetConfig+0x1c4>)
 8006e58:	fba2 2303 	umull	r2, r3, r2, r3
 8006e5c:	095b      	lsrs	r3, r3, #5
 8006e5e:	f003 020f 	and.w	r2, r3, #15
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	440a      	add	r2, r1
 8006e68:	609a      	str	r2, [r3, #8]
}
 8006e6a:	bf00      	nop
 8006e6c:	3710      	adds	r7, #16
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	40013800 	.word	0x40013800
 8006e78:	51eb851f 	.word	0x51eb851f

08006e7c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006e80:	4904      	ldr	r1, [pc, #16]	; (8006e94 <MX_FATFS_Init+0x18>)
 8006e82:	4805      	ldr	r0, [pc, #20]	; (8006e98 <MX_FATFS_Init+0x1c>)
 8006e84:	f003 fb86 	bl	800a594 <FATFS_LinkDriver>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	4b03      	ldr	r3, [pc, #12]	; (8006e9c <MX_FATFS_Init+0x20>)
 8006e8e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006e90:	bf00      	nop
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	200025e8 	.word	0x200025e8
 8006e98:	20000058 	.word	0x20000058
 8006e9c:	200025ec 	.word	0x200025ec

08006ea0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006ea4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bc80      	pop	{r7}
 8006eac:	4770      	bx	lr

08006eae <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b082      	sub	sp, #8
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8006eb8:	79fb      	ldrb	r3, [r7, #7]
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f7f9 fd04 	bl	80008c8 <SD_disk_initialize>
 8006ec0:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3708      	adds	r7, #8
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b082      	sub	sp, #8
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 8006ed4:	79fb      	ldrb	r3, [r7, #7]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f7f9 fddc 	bl	8000a94 <SD_disk_status>
 8006edc:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b084      	sub	sp, #16
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	607a      	str	r2, [r7, #4]
 8006ef0:	603b      	str	r3, [r7, #0]
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8006ef6:	7bf8      	ldrb	r0, [r7, #15]
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	68b9      	ldr	r1, [r7, #8]
 8006efe:	f7f9 fddd 	bl	8000abc <SD_disk_read>
 8006f02:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3710      	adds	r7, #16
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60b9      	str	r1, [r7, #8]
 8006f14:	607a      	str	r2, [r7, #4]
 8006f16:	603b      	str	r3, [r7, #0]
 8006f18:	4603      	mov	r3, r0
 8006f1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8006f1c:	7bf8      	ldrb	r0, [r7, #15]
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	68b9      	ldr	r1, [r7, #8]
 8006f24:	f7f9 fe34 	bl	8000b90 <SD_disk_write>
 8006f28:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3710      	adds	r7, #16
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006f32:	b580      	push	{r7, lr}
 8006f34:	b082      	sub	sp, #8
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	4603      	mov	r3, r0
 8006f3a:	603a      	str	r2, [r7, #0]
 8006f3c:	71fb      	strb	r3, [r7, #7]
 8006f3e:	460b      	mov	r3, r1
 8006f40:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 8006f42:	79b9      	ldrb	r1, [r7, #6]
 8006f44:	79fb      	ldrb	r3, [r7, #7]
 8006f46:	683a      	ldr	r2, [r7, #0]
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f7f9 fea5 	bl	8000c98 <SD_disk_ioctl>
 8006f4e:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3708      	adds	r7, #8
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}

08006f58 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	4603      	mov	r3, r0
 8006f60:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006f62:	79fb      	ldrb	r3, [r7, #7]
 8006f64:	4a08      	ldr	r2, [pc, #32]	; (8006f88 <disk_status+0x30>)
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	4413      	add	r3, r2
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	79fa      	ldrb	r2, [r7, #7]
 8006f70:	4905      	ldr	r1, [pc, #20]	; (8006f88 <disk_status+0x30>)
 8006f72:	440a      	add	r2, r1
 8006f74:	7a12      	ldrb	r2, [r2, #8]
 8006f76:	4610      	mov	r0, r2
 8006f78:	4798      	blx	r3
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3710      	adds	r7, #16
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	20000364 	.word	0x20000364

08006f8c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	4603      	mov	r3, r0
 8006f94:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006f96:	2300      	movs	r3, #0
 8006f98:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006f9a:	79fb      	ldrb	r3, [r7, #7]
 8006f9c:	4a0d      	ldr	r2, [pc, #52]	; (8006fd4 <disk_initialize+0x48>)
 8006f9e:	5cd3      	ldrb	r3, [r2, r3]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d111      	bne.n	8006fc8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006fa4:	79fb      	ldrb	r3, [r7, #7]
 8006fa6:	4a0b      	ldr	r2, [pc, #44]	; (8006fd4 <disk_initialize+0x48>)
 8006fa8:	2101      	movs	r1, #1
 8006faa:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006fac:	79fb      	ldrb	r3, [r7, #7]
 8006fae:	4a09      	ldr	r2, [pc, #36]	; (8006fd4 <disk_initialize+0x48>)
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	4413      	add	r3, r2
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	79fa      	ldrb	r2, [r7, #7]
 8006fba:	4906      	ldr	r1, [pc, #24]	; (8006fd4 <disk_initialize+0x48>)
 8006fbc:	440a      	add	r2, r1
 8006fbe:	7a12      	ldrb	r2, [r2, #8]
 8006fc0:	4610      	mov	r0, r2
 8006fc2:	4798      	blx	r3
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	20000364 	.word	0x20000364

08006fd8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006fd8:	b590      	push	{r4, r7, lr}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60b9      	str	r1, [r7, #8]
 8006fe0:	607a      	str	r2, [r7, #4]
 8006fe2:	603b      	str	r3, [r7, #0]
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006fe8:	7bfb      	ldrb	r3, [r7, #15]
 8006fea:	4a0a      	ldr	r2, [pc, #40]	; (8007014 <disk_read+0x3c>)
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	4413      	add	r3, r2
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	689c      	ldr	r4, [r3, #8]
 8006ff4:	7bfb      	ldrb	r3, [r7, #15]
 8006ff6:	4a07      	ldr	r2, [pc, #28]	; (8007014 <disk_read+0x3c>)
 8006ff8:	4413      	add	r3, r2
 8006ffa:	7a18      	ldrb	r0, [r3, #8]
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	68b9      	ldr	r1, [r7, #8]
 8007002:	47a0      	blx	r4
 8007004:	4603      	mov	r3, r0
 8007006:	75fb      	strb	r3, [r7, #23]
  return res;
 8007008:	7dfb      	ldrb	r3, [r7, #23]
}
 800700a:	4618      	mov	r0, r3
 800700c:	371c      	adds	r7, #28
 800700e:	46bd      	mov	sp, r7
 8007010:	bd90      	pop	{r4, r7, pc}
 8007012:	bf00      	nop
 8007014:	20000364 	.word	0x20000364

08007018 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007018:	b590      	push	{r4, r7, lr}
 800701a:	b087      	sub	sp, #28
 800701c:	af00      	add	r7, sp, #0
 800701e:	60b9      	str	r1, [r7, #8]
 8007020:	607a      	str	r2, [r7, #4]
 8007022:	603b      	str	r3, [r7, #0]
 8007024:	4603      	mov	r3, r0
 8007026:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007028:	7bfb      	ldrb	r3, [r7, #15]
 800702a:	4a0a      	ldr	r2, [pc, #40]	; (8007054 <disk_write+0x3c>)
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	4413      	add	r3, r2
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	68dc      	ldr	r4, [r3, #12]
 8007034:	7bfb      	ldrb	r3, [r7, #15]
 8007036:	4a07      	ldr	r2, [pc, #28]	; (8007054 <disk_write+0x3c>)
 8007038:	4413      	add	r3, r2
 800703a:	7a18      	ldrb	r0, [r3, #8]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	68b9      	ldr	r1, [r7, #8]
 8007042:	47a0      	blx	r4
 8007044:	4603      	mov	r3, r0
 8007046:	75fb      	strb	r3, [r7, #23]
  return res;
 8007048:	7dfb      	ldrb	r3, [r7, #23]
}
 800704a:	4618      	mov	r0, r3
 800704c:	371c      	adds	r7, #28
 800704e:	46bd      	mov	sp, r7
 8007050:	bd90      	pop	{r4, r7, pc}
 8007052:	bf00      	nop
 8007054:	20000364 	.word	0x20000364

08007058 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b084      	sub	sp, #16
 800705c:	af00      	add	r7, sp, #0
 800705e:	4603      	mov	r3, r0
 8007060:	603a      	str	r2, [r7, #0]
 8007062:	71fb      	strb	r3, [r7, #7]
 8007064:	460b      	mov	r3, r1
 8007066:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007068:	79fb      	ldrb	r3, [r7, #7]
 800706a:	4a09      	ldr	r2, [pc, #36]	; (8007090 <disk_ioctl+0x38>)
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	4413      	add	r3, r2
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	691b      	ldr	r3, [r3, #16]
 8007074:	79fa      	ldrb	r2, [r7, #7]
 8007076:	4906      	ldr	r1, [pc, #24]	; (8007090 <disk_ioctl+0x38>)
 8007078:	440a      	add	r2, r1
 800707a:	7a10      	ldrb	r0, [r2, #8]
 800707c:	79b9      	ldrb	r1, [r7, #6]
 800707e:	683a      	ldr	r2, [r7, #0]
 8007080:	4798      	blx	r3
 8007082:	4603      	mov	r3, r0
 8007084:	73fb      	strb	r3, [r7, #15]
  return res;
 8007086:	7bfb      	ldrb	r3, [r7, #15]
}
 8007088:	4618      	mov	r0, r3
 800708a:	3710      	adds	r7, #16
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}
 8007090:	20000364 	.word	0x20000364

08007094 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007094:	b480      	push	{r7}
 8007096:	b085      	sub	sp, #20
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	3301      	adds	r3, #1
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80070a4:	89fb      	ldrh	r3, [r7, #14]
 80070a6:	021b      	lsls	r3, r3, #8
 80070a8:	b21a      	sxth	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	b21b      	sxth	r3, r3
 80070b0:	4313      	orrs	r3, r2
 80070b2:	b21b      	sxth	r3, r3
 80070b4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80070b6:	89fb      	ldrh	r3, [r7, #14]
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3714      	adds	r7, #20
 80070bc:	46bd      	mov	sp, r7
 80070be:	bc80      	pop	{r7}
 80070c0:	4770      	bx	lr

080070c2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80070c2:	b480      	push	{r7}
 80070c4:	b085      	sub	sp, #20
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	3303      	adds	r3, #3
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	021b      	lsls	r3, r3, #8
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	3202      	adds	r2, #2
 80070da:	7812      	ldrb	r2, [r2, #0]
 80070dc:	4313      	orrs	r3, r2
 80070de:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	021b      	lsls	r3, r3, #8
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	3201      	adds	r2, #1
 80070e8:	7812      	ldrb	r2, [r2, #0]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	021b      	lsls	r3, r3, #8
 80070f2:	687a      	ldr	r2, [r7, #4]
 80070f4:	7812      	ldrb	r2, [r2, #0]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	60fb      	str	r3, [r7, #12]
	return rv;
 80070fa:	68fb      	ldr	r3, [r7, #12]
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3714      	adds	r7, #20
 8007100:	46bd      	mov	sp, r7
 8007102:	bc80      	pop	{r7}
 8007104:	4770      	bx	lr

08007106 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007106:	b480      	push	{r7}
 8007108:	b083      	sub	sp, #12
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
 800710e:	460b      	mov	r3, r1
 8007110:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	1c5a      	adds	r2, r3, #1
 8007116:	607a      	str	r2, [r7, #4]
 8007118:	887a      	ldrh	r2, [r7, #2]
 800711a:	b2d2      	uxtb	r2, r2
 800711c:	701a      	strb	r2, [r3, #0]
 800711e:	887b      	ldrh	r3, [r7, #2]
 8007120:	0a1b      	lsrs	r3, r3, #8
 8007122:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	1c5a      	adds	r2, r3, #1
 8007128:	607a      	str	r2, [r7, #4]
 800712a:	887a      	ldrh	r2, [r7, #2]
 800712c:	b2d2      	uxtb	r2, r2
 800712e:	701a      	strb	r2, [r3, #0]
}
 8007130:	bf00      	nop
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	bc80      	pop	{r7}
 8007138:	4770      	bx	lr

0800713a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800713a:	b480      	push	{r7}
 800713c:	b083      	sub	sp, #12
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
 8007142:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	1c5a      	adds	r2, r3, #1
 8007148:	607a      	str	r2, [r7, #4]
 800714a:	683a      	ldr	r2, [r7, #0]
 800714c:	b2d2      	uxtb	r2, r2
 800714e:	701a      	strb	r2, [r3, #0]
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	0a1b      	lsrs	r3, r3, #8
 8007154:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	1c5a      	adds	r2, r3, #1
 800715a:	607a      	str	r2, [r7, #4]
 800715c:	683a      	ldr	r2, [r7, #0]
 800715e:	b2d2      	uxtb	r2, r2
 8007160:	701a      	strb	r2, [r3, #0]
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	0a1b      	lsrs	r3, r3, #8
 8007166:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	1c5a      	adds	r2, r3, #1
 800716c:	607a      	str	r2, [r7, #4]
 800716e:	683a      	ldr	r2, [r7, #0]
 8007170:	b2d2      	uxtb	r2, r2
 8007172:	701a      	strb	r2, [r3, #0]
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	0a1b      	lsrs	r3, r3, #8
 8007178:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	1c5a      	adds	r2, r3, #1
 800717e:	607a      	str	r2, [r7, #4]
 8007180:	683a      	ldr	r2, [r7, #0]
 8007182:	b2d2      	uxtb	r2, r2
 8007184:	701a      	strb	r2, [r3, #0]
}
 8007186:	bf00      	nop
 8007188:	370c      	adds	r7, #12
 800718a:	46bd      	mov	sp, r7
 800718c:	bc80      	pop	{r7}
 800718e:	4770      	bx	lr

08007190 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007190:	b480      	push	{r7}
 8007192:	b087      	sub	sp, #28
 8007194:	af00      	add	r7, sp, #0
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	60b9      	str	r1, [r7, #8]
 800719a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d00d      	beq.n	80071c6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80071aa:	693a      	ldr	r2, [r7, #16]
 80071ac:	1c53      	adds	r3, r2, #1
 80071ae:	613b      	str	r3, [r7, #16]
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	1c59      	adds	r1, r3, #1
 80071b4:	6179      	str	r1, [r7, #20]
 80071b6:	7812      	ldrb	r2, [r2, #0]
 80071b8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	3b01      	subs	r3, #1
 80071be:	607b      	str	r3, [r7, #4]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d1f1      	bne.n	80071aa <mem_cpy+0x1a>
	}
}
 80071c6:	bf00      	nop
 80071c8:	371c      	adds	r7, #28
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bc80      	pop	{r7}
 80071ce:	4770      	bx	lr

080071d0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80071d0:	b480      	push	{r7}
 80071d2:	b087      	sub	sp, #28
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	1c5a      	adds	r2, r3, #1
 80071e4:	617a      	str	r2, [r7, #20]
 80071e6:	68ba      	ldr	r2, [r7, #8]
 80071e8:	b2d2      	uxtb	r2, r2
 80071ea:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	3b01      	subs	r3, #1
 80071f0:	607b      	str	r3, [r7, #4]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d1f3      	bne.n	80071e0 <mem_set+0x10>
}
 80071f8:	bf00      	nop
 80071fa:	bf00      	nop
 80071fc:	371c      	adds	r7, #28
 80071fe:	46bd      	mov	sp, r7
 8007200:	bc80      	pop	{r7}
 8007202:	4770      	bx	lr

08007204 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007204:	b480      	push	{r7}
 8007206:	b089      	sub	sp, #36	; 0x24
 8007208:	af00      	add	r7, sp, #0
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	60b9      	str	r1, [r7, #8]
 800720e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	61fb      	str	r3, [r7, #28]
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007218:	2300      	movs	r3, #0
 800721a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	1c5a      	adds	r2, r3, #1
 8007220:	61fa      	str	r2, [r7, #28]
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	4619      	mov	r1, r3
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	1c5a      	adds	r2, r3, #1
 800722a:	61ba      	str	r2, [r7, #24]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	1acb      	subs	r3, r1, r3
 8007230:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	3b01      	subs	r3, #1
 8007236:	607b      	str	r3, [r7, #4]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d002      	beq.n	8007244 <mem_cmp+0x40>
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d0eb      	beq.n	800721c <mem_cmp+0x18>

	return r;
 8007244:	697b      	ldr	r3, [r7, #20]
}
 8007246:	4618      	mov	r0, r3
 8007248:	3724      	adds	r7, #36	; 0x24
 800724a:	46bd      	mov	sp, r7
 800724c:	bc80      	pop	{r7}
 800724e:	4770      	bx	lr

08007250 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800725a:	e002      	b.n	8007262 <chk_chr+0x12>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	3301      	adds	r3, #1
 8007260:	607b      	str	r3, [r7, #4]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d005      	beq.n	8007276 <chk_chr+0x26>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	461a      	mov	r2, r3
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	4293      	cmp	r3, r2
 8007274:	d1f2      	bne.n	800725c <chk_chr+0xc>
	return *str;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	781b      	ldrb	r3, [r3, #0]
}
 800727a:	4618      	mov	r0, r3
 800727c:	370c      	adds	r7, #12
 800727e:	46bd      	mov	sp, r7
 8007280:	bc80      	pop	{r7}
 8007282:	4770      	bx	lr

08007284 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007284:	b480      	push	{r7}
 8007286:	b085      	sub	sp, #20
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800728e:	2300      	movs	r3, #0
 8007290:	60bb      	str	r3, [r7, #8]
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	60fb      	str	r3, [r7, #12]
 8007296:	e029      	b.n	80072ec <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007298:	4a26      	ldr	r2, [pc, #152]	; (8007334 <chk_lock+0xb0>)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	011b      	lsls	r3, r3, #4
 800729e:	4413      	add	r3, r2
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d01d      	beq.n	80072e2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80072a6:	4a23      	ldr	r2, [pc, #140]	; (8007334 <chk_lock+0xb0>)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	011b      	lsls	r3, r3, #4
 80072ac:	4413      	add	r3, r2
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d116      	bne.n	80072e6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80072b8:	4a1e      	ldr	r2, [pc, #120]	; (8007334 <chk_lock+0xb0>)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	011b      	lsls	r3, r3, #4
 80072be:	4413      	add	r3, r2
 80072c0:	3304      	adds	r3, #4
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d10c      	bne.n	80072e6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80072cc:	4a19      	ldr	r2, [pc, #100]	; (8007334 <chk_lock+0xb0>)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	011b      	lsls	r3, r3, #4
 80072d2:	4413      	add	r3, r2
 80072d4:	3308      	adds	r3, #8
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80072dc:	429a      	cmp	r2, r3
 80072de:	d102      	bne.n	80072e6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80072e0:	e007      	b.n	80072f2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80072e2:	2301      	movs	r3, #1
 80072e4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	3301      	adds	r3, #1
 80072ea:	60fb      	str	r3, [r7, #12]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d9d2      	bls.n	8007298 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d109      	bne.n	800730c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d102      	bne.n	8007304 <chk_lock+0x80>
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b02      	cmp	r3, #2
 8007302:	d101      	bne.n	8007308 <chk_lock+0x84>
 8007304:	2300      	movs	r3, #0
 8007306:	e010      	b.n	800732a <chk_lock+0xa6>
 8007308:	2312      	movs	r3, #18
 800730a:	e00e      	b.n	800732a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d108      	bne.n	8007324 <chk_lock+0xa0>
 8007312:	4a08      	ldr	r2, [pc, #32]	; (8007334 <chk_lock+0xb0>)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	011b      	lsls	r3, r3, #4
 8007318:	4413      	add	r3, r2
 800731a:	330c      	adds	r3, #12
 800731c:	881b      	ldrh	r3, [r3, #0]
 800731e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007322:	d101      	bne.n	8007328 <chk_lock+0xa4>
 8007324:	2310      	movs	r3, #16
 8007326:	e000      	b.n	800732a <chk_lock+0xa6>
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3714      	adds	r7, #20
 800732e:	46bd      	mov	sp, r7
 8007330:	bc80      	pop	{r7}
 8007332:	4770      	bx	lr
 8007334:	20000144 	.word	0x20000144

08007338 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800733e:	2300      	movs	r3, #0
 8007340:	607b      	str	r3, [r7, #4]
 8007342:	e002      	b.n	800734a <enq_lock+0x12>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	3301      	adds	r3, #1
 8007348:	607b      	str	r3, [r7, #4]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d806      	bhi.n	800735e <enq_lock+0x26>
 8007350:	4a08      	ldr	r2, [pc, #32]	; (8007374 <enq_lock+0x3c>)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	011b      	lsls	r3, r3, #4
 8007356:	4413      	add	r3, r2
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1f2      	bne.n	8007344 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2b02      	cmp	r3, #2
 8007362:	bf14      	ite	ne
 8007364:	2301      	movne	r3, #1
 8007366:	2300      	moveq	r3, #0
 8007368:	b2db      	uxtb	r3, r3
}
 800736a:	4618      	mov	r0, r3
 800736c:	370c      	adds	r7, #12
 800736e:	46bd      	mov	sp, r7
 8007370:	bc80      	pop	{r7}
 8007372:	4770      	bx	lr
 8007374:	20000144 	.word	0x20000144

08007378 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007382:	2300      	movs	r3, #0
 8007384:	60fb      	str	r3, [r7, #12]
 8007386:	e01f      	b.n	80073c8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007388:	4a41      	ldr	r2, [pc, #260]	; (8007490 <inc_lock+0x118>)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	011b      	lsls	r3, r3, #4
 800738e:	4413      	add	r3, r2
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	429a      	cmp	r2, r3
 8007398:	d113      	bne.n	80073c2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800739a:	4a3d      	ldr	r2, [pc, #244]	; (8007490 <inc_lock+0x118>)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	011b      	lsls	r3, r3, #4
 80073a0:	4413      	add	r3, r2
 80073a2:	3304      	adds	r3, #4
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d109      	bne.n	80073c2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80073ae:	4a38      	ldr	r2, [pc, #224]	; (8007490 <inc_lock+0x118>)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	011b      	lsls	r3, r3, #4
 80073b4:	4413      	add	r3, r2
 80073b6:	3308      	adds	r3, #8
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80073be:	429a      	cmp	r2, r3
 80073c0:	d006      	beq.n	80073d0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	3301      	adds	r3, #1
 80073c6:	60fb      	str	r3, [r7, #12]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d9dc      	bls.n	8007388 <inc_lock+0x10>
 80073ce:	e000      	b.n	80073d2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80073d0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2b02      	cmp	r3, #2
 80073d6:	d132      	bne.n	800743e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80073d8:	2300      	movs	r3, #0
 80073da:	60fb      	str	r3, [r7, #12]
 80073dc:	e002      	b.n	80073e4 <inc_lock+0x6c>
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	3301      	adds	r3, #1
 80073e2:	60fb      	str	r3, [r7, #12]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d806      	bhi.n	80073f8 <inc_lock+0x80>
 80073ea:	4a29      	ldr	r2, [pc, #164]	; (8007490 <inc_lock+0x118>)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	011b      	lsls	r3, r3, #4
 80073f0:	4413      	add	r3, r2
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d1f2      	bne.n	80073de <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d101      	bne.n	8007402 <inc_lock+0x8a>
 80073fe:	2300      	movs	r3, #0
 8007400:	e040      	b.n	8007484 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	4922      	ldr	r1, [pc, #136]	; (8007490 <inc_lock+0x118>)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	011b      	lsls	r3, r3, #4
 800740c:	440b      	add	r3, r1
 800740e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	689a      	ldr	r2, [r3, #8]
 8007414:	491e      	ldr	r1, [pc, #120]	; (8007490 <inc_lock+0x118>)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	011b      	lsls	r3, r3, #4
 800741a:	440b      	add	r3, r1
 800741c:	3304      	adds	r3, #4
 800741e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	695a      	ldr	r2, [r3, #20]
 8007424:	491a      	ldr	r1, [pc, #104]	; (8007490 <inc_lock+0x118>)
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	011b      	lsls	r3, r3, #4
 800742a:	440b      	add	r3, r1
 800742c:	3308      	adds	r3, #8
 800742e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007430:	4a17      	ldr	r2, [pc, #92]	; (8007490 <inc_lock+0x118>)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	011b      	lsls	r3, r3, #4
 8007436:	4413      	add	r3, r2
 8007438:	330c      	adds	r3, #12
 800743a:	2200      	movs	r2, #0
 800743c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d009      	beq.n	8007458 <inc_lock+0xe0>
 8007444:	4a12      	ldr	r2, [pc, #72]	; (8007490 <inc_lock+0x118>)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	011b      	lsls	r3, r3, #4
 800744a:	4413      	add	r3, r2
 800744c:	330c      	adds	r3, #12
 800744e:	881b      	ldrh	r3, [r3, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d001      	beq.n	8007458 <inc_lock+0xe0>
 8007454:	2300      	movs	r3, #0
 8007456:	e015      	b.n	8007484 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d108      	bne.n	8007470 <inc_lock+0xf8>
 800745e:	4a0c      	ldr	r2, [pc, #48]	; (8007490 <inc_lock+0x118>)
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	011b      	lsls	r3, r3, #4
 8007464:	4413      	add	r3, r2
 8007466:	330c      	adds	r3, #12
 8007468:	881b      	ldrh	r3, [r3, #0]
 800746a:	3301      	adds	r3, #1
 800746c:	b29a      	uxth	r2, r3
 800746e:	e001      	b.n	8007474 <inc_lock+0xfc>
 8007470:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007474:	4906      	ldr	r1, [pc, #24]	; (8007490 <inc_lock+0x118>)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	011b      	lsls	r3, r3, #4
 800747a:	440b      	add	r3, r1
 800747c:	330c      	adds	r3, #12
 800747e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	3301      	adds	r3, #1
}
 8007484:	4618      	mov	r0, r3
 8007486:	3714      	adds	r7, #20
 8007488:	46bd      	mov	sp, r7
 800748a:	bc80      	pop	{r7}
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	20000144 	.word	0x20000144

08007494 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007494:	b480      	push	{r7}
 8007496:	b085      	sub	sp, #20
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	3b01      	subs	r3, #1
 80074a0:	607b      	str	r3, [r7, #4]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d825      	bhi.n	80074f4 <dec_lock+0x60>
		n = Files[i].ctr;
 80074a8:	4a16      	ldr	r2, [pc, #88]	; (8007504 <dec_lock+0x70>)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	011b      	lsls	r3, r3, #4
 80074ae:	4413      	add	r3, r2
 80074b0:	330c      	adds	r3, #12
 80074b2:	881b      	ldrh	r3, [r3, #0]
 80074b4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80074b6:	89fb      	ldrh	r3, [r7, #14]
 80074b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074bc:	d101      	bne.n	80074c2 <dec_lock+0x2e>
 80074be:	2300      	movs	r3, #0
 80074c0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80074c2:	89fb      	ldrh	r3, [r7, #14]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d002      	beq.n	80074ce <dec_lock+0x3a>
 80074c8:	89fb      	ldrh	r3, [r7, #14]
 80074ca:	3b01      	subs	r3, #1
 80074cc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80074ce:	4a0d      	ldr	r2, [pc, #52]	; (8007504 <dec_lock+0x70>)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	011b      	lsls	r3, r3, #4
 80074d4:	4413      	add	r3, r2
 80074d6:	330c      	adds	r3, #12
 80074d8:	89fa      	ldrh	r2, [r7, #14]
 80074da:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80074dc:	89fb      	ldrh	r3, [r7, #14]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d105      	bne.n	80074ee <dec_lock+0x5a>
 80074e2:	4a08      	ldr	r2, [pc, #32]	; (8007504 <dec_lock+0x70>)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	011b      	lsls	r3, r3, #4
 80074e8:	4413      	add	r3, r2
 80074ea:	2200      	movs	r2, #0
 80074ec:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80074ee:	2300      	movs	r3, #0
 80074f0:	737b      	strb	r3, [r7, #13]
 80074f2:	e001      	b.n	80074f8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80074f4:	2302      	movs	r3, #2
 80074f6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80074f8:	7b7b      	ldrb	r3, [r7, #13]
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3714      	adds	r7, #20
 80074fe:	46bd      	mov	sp, r7
 8007500:	bc80      	pop	{r7}
 8007502:	4770      	bx	lr
 8007504:	20000144 	.word	0x20000144

08007508 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007508:	b480      	push	{r7}
 800750a:	b085      	sub	sp, #20
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007510:	2300      	movs	r3, #0
 8007512:	60fb      	str	r3, [r7, #12]
 8007514:	e010      	b.n	8007538 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007516:	4a0d      	ldr	r2, [pc, #52]	; (800754c <clear_lock+0x44>)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	011b      	lsls	r3, r3, #4
 800751c:	4413      	add	r3, r2
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	429a      	cmp	r2, r3
 8007524:	d105      	bne.n	8007532 <clear_lock+0x2a>
 8007526:	4a09      	ldr	r2, [pc, #36]	; (800754c <clear_lock+0x44>)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	011b      	lsls	r3, r3, #4
 800752c:	4413      	add	r3, r2
 800752e:	2200      	movs	r2, #0
 8007530:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	3301      	adds	r3, #1
 8007536:	60fb      	str	r3, [r7, #12]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2b01      	cmp	r3, #1
 800753c:	d9eb      	bls.n	8007516 <clear_lock+0xe>
	}
}
 800753e:	bf00      	nop
 8007540:	bf00      	nop
 8007542:	3714      	adds	r7, #20
 8007544:	46bd      	mov	sp, r7
 8007546:	bc80      	pop	{r7}
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	20000144 	.word	0x20000144

08007550 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007558:	2300      	movs	r3, #0
 800755a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	78db      	ldrb	r3, [r3, #3]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d034      	beq.n	80075ce <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007568:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	7858      	ldrb	r0, [r3, #1]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007574:	2301      	movs	r3, #1
 8007576:	697a      	ldr	r2, [r7, #20]
 8007578:	f7ff fd4e 	bl	8007018 <disk_write>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d002      	beq.n	8007588 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007582:	2301      	movs	r3, #1
 8007584:	73fb      	strb	r3, [r7, #15]
 8007586:	e022      	b.n	80075ce <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	1ad2      	subs	r2, r2, r3
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6a1b      	ldr	r3, [r3, #32]
 800759a:	429a      	cmp	r2, r3
 800759c:	d217      	bcs.n	80075ce <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	789b      	ldrb	r3, [r3, #2]
 80075a2:	613b      	str	r3, [r7, #16]
 80075a4:	e010      	b.n	80075c8 <sync_window+0x78>
					wsect += fs->fsize;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6a1b      	ldr	r3, [r3, #32]
 80075aa:	697a      	ldr	r2, [r7, #20]
 80075ac:	4413      	add	r3, r2
 80075ae:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	7858      	ldrb	r0, [r3, #1]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80075ba:	2301      	movs	r3, #1
 80075bc:	697a      	ldr	r2, [r7, #20]
 80075be:	f7ff fd2b 	bl	8007018 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	3b01      	subs	r3, #1
 80075c6:	613b      	str	r3, [r7, #16]
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d8eb      	bhi.n	80075a6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80075ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3718      	adds	r7, #24
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80075e2:	2300      	movs	r3, #0
 80075e4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ea:	683a      	ldr	r2, [r7, #0]
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d01b      	beq.n	8007628 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f7ff ffad 	bl	8007550 <sync_window>
 80075f6:	4603      	mov	r3, r0
 80075f8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80075fa:	7bfb      	ldrb	r3, [r7, #15]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d113      	bne.n	8007628 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	7858      	ldrb	r0, [r3, #1]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800760a:	2301      	movs	r3, #1
 800760c:	683a      	ldr	r2, [r7, #0]
 800760e:	f7ff fce3 	bl	8006fd8 <disk_read>
 8007612:	4603      	mov	r3, r0
 8007614:	2b00      	cmp	r3, #0
 8007616:	d004      	beq.n	8007622 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007618:	f04f 33ff 	mov.w	r3, #4294967295
 800761c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800761e:	2301      	movs	r3, #1
 8007620:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	683a      	ldr	r2, [r7, #0]
 8007626:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8007628:	7bfb      	ldrb	r3, [r7, #15]
}
 800762a:	4618      	mov	r0, r3
 800762c:	3710      	adds	r7, #16
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
	...

08007634 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f7ff ff87 	bl	8007550 <sync_window>
 8007642:	4603      	mov	r3, r0
 8007644:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007646:	7bfb      	ldrb	r3, [r7, #15]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d159      	bne.n	8007700 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	2b03      	cmp	r3, #3
 8007652:	d149      	bne.n	80076e8 <sync_fs+0xb4>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	791b      	ldrb	r3, [r3, #4]
 8007658:	2b01      	cmp	r3, #1
 800765a:	d145      	bne.n	80076e8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	899b      	ldrh	r3, [r3, #12]
 8007666:	461a      	mov	r2, r3
 8007668:	2100      	movs	r1, #0
 800766a:	f7ff fdb1 	bl	80071d0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	3338      	adds	r3, #56	; 0x38
 8007672:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007676:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800767a:	4618      	mov	r0, r3
 800767c:	f7ff fd43 	bl	8007106 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	3338      	adds	r3, #56	; 0x38
 8007684:	4921      	ldr	r1, [pc, #132]	; (800770c <sync_fs+0xd8>)
 8007686:	4618      	mov	r0, r3
 8007688:	f7ff fd57 	bl	800713a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	3338      	adds	r3, #56	; 0x38
 8007690:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007694:	491e      	ldr	r1, [pc, #120]	; (8007710 <sync_fs+0xdc>)
 8007696:	4618      	mov	r0, r3
 8007698:	f7ff fd4f 	bl	800713a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	3338      	adds	r3, #56	; 0x38
 80076a0:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	699b      	ldr	r3, [r3, #24]
 80076a8:	4619      	mov	r1, r3
 80076aa:	4610      	mov	r0, r2
 80076ac:	f7ff fd45 	bl	800713a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	3338      	adds	r3, #56	; 0x38
 80076b4:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	695b      	ldr	r3, [r3, #20]
 80076bc:	4619      	mov	r1, r3
 80076be:	4610      	mov	r0, r2
 80076c0:	f7ff fd3b 	bl	800713a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c8:	1c5a      	adds	r2, r3, #1
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	7858      	ldrb	r0, [r3, #1]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80076dc:	2301      	movs	r3, #1
 80076de:	f7ff fc9b 	bl	8007018 <disk_write>
			fs->fsi_flag = 0;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	785b      	ldrb	r3, [r3, #1]
 80076ec:	2200      	movs	r2, #0
 80076ee:	2100      	movs	r1, #0
 80076f0:	4618      	mov	r0, r3
 80076f2:	f7ff fcb1 	bl	8007058 <disk_ioctl>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d001      	beq.n	8007700 <sync_fs+0xcc>
 80076fc:	2301      	movs	r3, #1
 80076fe:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007700:	7bfb      	ldrb	r3, [r7, #15]
}
 8007702:	4618      	mov	r0, r3
 8007704:	3710      	adds	r7, #16
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop
 800770c:	41615252 	.word	0x41615252
 8007710:	61417272 	.word	0x61417272

08007714 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	3b02      	subs	r3, #2
 8007722:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	69db      	ldr	r3, [r3, #28]
 8007728:	3b02      	subs	r3, #2
 800772a:	683a      	ldr	r2, [r7, #0]
 800772c:	429a      	cmp	r2, r3
 800772e:	d301      	bcc.n	8007734 <clust2sect+0x20>
 8007730:	2300      	movs	r3, #0
 8007732:	e008      	b.n	8007746 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	895b      	ldrh	r3, [r3, #10]
 8007738:	461a      	mov	r2, r3
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	fb03 f202 	mul.w	r2, r3, r2
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007744:	4413      	add	r3, r2
}
 8007746:	4618      	mov	r0, r3
 8007748:	370c      	adds	r7, #12
 800774a:	46bd      	mov	sp, r7
 800774c:	bc80      	pop	{r7}
 800774e:	4770      	bx	lr

08007750 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b086      	sub	sp, #24
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	2b01      	cmp	r3, #1
 8007764:	d904      	bls.n	8007770 <get_fat+0x20>
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	69db      	ldr	r3, [r3, #28]
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	429a      	cmp	r2, r3
 800776e:	d302      	bcc.n	8007776 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007770:	2301      	movs	r3, #1
 8007772:	617b      	str	r3, [r7, #20]
 8007774:	e0bb      	b.n	80078ee <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007776:	f04f 33ff 	mov.w	r3, #4294967295
 800777a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	781b      	ldrb	r3, [r3, #0]
 8007780:	2b03      	cmp	r3, #3
 8007782:	f000 8083 	beq.w	800788c <get_fat+0x13c>
 8007786:	2b03      	cmp	r3, #3
 8007788:	f300 80a7 	bgt.w	80078da <get_fat+0x18a>
 800778c:	2b01      	cmp	r3, #1
 800778e:	d002      	beq.n	8007796 <get_fat+0x46>
 8007790:	2b02      	cmp	r3, #2
 8007792:	d056      	beq.n	8007842 <get_fat+0xf2>
 8007794:	e0a1      	b.n	80078da <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	60fb      	str	r3, [r7, #12]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	085b      	lsrs	r3, r3, #1
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	4413      	add	r3, r2
 80077a2:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	899b      	ldrh	r3, [r3, #12]
 80077ac:	4619      	mov	r1, r3
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	fbb3 f3f1 	udiv	r3, r3, r1
 80077b4:	4413      	add	r3, r2
 80077b6:	4619      	mov	r1, r3
 80077b8:	6938      	ldr	r0, [r7, #16]
 80077ba:	f7ff ff0d 	bl	80075d8 <move_window>
 80077be:	4603      	mov	r3, r0
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f040 808d 	bne.w	80078e0 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	1c5a      	adds	r2, r3, #1
 80077ca:	60fa      	str	r2, [r7, #12]
 80077cc:	693a      	ldr	r2, [r7, #16]
 80077ce:	8992      	ldrh	r2, [r2, #12]
 80077d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80077d4:	fb02 f201 	mul.w	r2, r2, r1
 80077d8:	1a9b      	subs	r3, r3, r2
 80077da:	693a      	ldr	r2, [r7, #16]
 80077dc:	4413      	add	r3, r2
 80077de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80077e2:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	899b      	ldrh	r3, [r3, #12]
 80077ec:	4619      	mov	r1, r3
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	fbb3 f3f1 	udiv	r3, r3, r1
 80077f4:	4413      	add	r3, r2
 80077f6:	4619      	mov	r1, r3
 80077f8:	6938      	ldr	r0, [r7, #16]
 80077fa:	f7ff feed 	bl	80075d8 <move_window>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d16f      	bne.n	80078e4 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	899b      	ldrh	r3, [r3, #12]
 8007808:	461a      	mov	r2, r3
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007810:	fb02 f201 	mul.w	r2, r2, r1
 8007814:	1a9b      	subs	r3, r3, r2
 8007816:	693a      	ldr	r2, [r7, #16]
 8007818:	4413      	add	r3, r2
 800781a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800781e:	021b      	lsls	r3, r3, #8
 8007820:	461a      	mov	r2, r3
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	4313      	orrs	r3, r2
 8007826:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	f003 0301 	and.w	r3, r3, #1
 800782e:	2b00      	cmp	r3, #0
 8007830:	d002      	beq.n	8007838 <get_fat+0xe8>
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	091b      	lsrs	r3, r3, #4
 8007836:	e002      	b.n	800783e <get_fat+0xee>
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800783e:	617b      	str	r3, [r7, #20]
			break;
 8007840:	e055      	b.n	80078ee <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	899b      	ldrh	r3, [r3, #12]
 800784a:	085b      	lsrs	r3, r3, #1
 800784c:	b29b      	uxth	r3, r3
 800784e:	4619      	mov	r1, r3
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	fbb3 f3f1 	udiv	r3, r3, r1
 8007856:	4413      	add	r3, r2
 8007858:	4619      	mov	r1, r3
 800785a:	6938      	ldr	r0, [r7, #16]
 800785c:	f7ff febc 	bl	80075d8 <move_window>
 8007860:	4603      	mov	r3, r0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d140      	bne.n	80078e8 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	005b      	lsls	r3, r3, #1
 8007870:	693a      	ldr	r2, [r7, #16]
 8007872:	8992      	ldrh	r2, [r2, #12]
 8007874:	fbb3 f0f2 	udiv	r0, r3, r2
 8007878:	fb02 f200 	mul.w	r2, r2, r0
 800787c:	1a9b      	subs	r3, r3, r2
 800787e:	440b      	add	r3, r1
 8007880:	4618      	mov	r0, r3
 8007882:	f7ff fc07 	bl	8007094 <ld_word>
 8007886:	4603      	mov	r3, r0
 8007888:	617b      	str	r3, [r7, #20]
			break;
 800788a:	e030      	b.n	80078ee <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	899b      	ldrh	r3, [r3, #12]
 8007894:	089b      	lsrs	r3, r3, #2
 8007896:	b29b      	uxth	r3, r3
 8007898:	4619      	mov	r1, r3
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	fbb3 f3f1 	udiv	r3, r3, r1
 80078a0:	4413      	add	r3, r2
 80078a2:	4619      	mov	r1, r3
 80078a4:	6938      	ldr	r0, [r7, #16]
 80078a6:	f7ff fe97 	bl	80075d8 <move_window>
 80078aa:	4603      	mov	r3, r0
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d11d      	bne.n	80078ec <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	693a      	ldr	r2, [r7, #16]
 80078bc:	8992      	ldrh	r2, [r2, #12]
 80078be:	fbb3 f0f2 	udiv	r0, r3, r2
 80078c2:	fb02 f200 	mul.w	r2, r2, r0
 80078c6:	1a9b      	subs	r3, r3, r2
 80078c8:	440b      	add	r3, r1
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7ff fbf9 	bl	80070c2 <ld_dword>
 80078d0:	4603      	mov	r3, r0
 80078d2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80078d6:	617b      	str	r3, [r7, #20]
			break;
 80078d8:	e009      	b.n	80078ee <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80078da:	2301      	movs	r3, #1
 80078dc:	617b      	str	r3, [r7, #20]
 80078de:	e006      	b.n	80078ee <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80078e0:	bf00      	nop
 80078e2:	e004      	b.n	80078ee <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80078e4:	bf00      	nop
 80078e6:	e002      	b.n	80078ee <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80078e8:	bf00      	nop
 80078ea:	e000      	b.n	80078ee <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80078ec:	bf00      	nop
		}
	}

	return val;
 80078ee:	697b      	ldr	r3, [r7, #20]
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3718      	adds	r7, #24
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80078f8:	b590      	push	{r4, r7, lr}
 80078fa:	b089      	sub	sp, #36	; 0x24
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007904:	2302      	movs	r3, #2
 8007906:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	2b01      	cmp	r3, #1
 800790c:	f240 8102 	bls.w	8007b14 <put_fat+0x21c>
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	69db      	ldr	r3, [r3, #28]
 8007914:	68ba      	ldr	r2, [r7, #8]
 8007916:	429a      	cmp	r2, r3
 8007918:	f080 80fc 	bcs.w	8007b14 <put_fat+0x21c>
		switch (fs->fs_type) {
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	2b03      	cmp	r3, #3
 8007922:	f000 80b6 	beq.w	8007a92 <put_fat+0x19a>
 8007926:	2b03      	cmp	r3, #3
 8007928:	f300 80fd 	bgt.w	8007b26 <put_fat+0x22e>
 800792c:	2b01      	cmp	r3, #1
 800792e:	d003      	beq.n	8007938 <put_fat+0x40>
 8007930:	2b02      	cmp	r3, #2
 8007932:	f000 8083 	beq.w	8007a3c <put_fat+0x144>
 8007936:	e0f6      	b.n	8007b26 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	61bb      	str	r3, [r7, #24]
 800793c:	69bb      	ldr	r3, [r7, #24]
 800793e:	085b      	lsrs	r3, r3, #1
 8007940:	69ba      	ldr	r2, [r7, #24]
 8007942:	4413      	add	r3, r2
 8007944:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	899b      	ldrh	r3, [r3, #12]
 800794e:	4619      	mov	r1, r3
 8007950:	69bb      	ldr	r3, [r7, #24]
 8007952:	fbb3 f3f1 	udiv	r3, r3, r1
 8007956:	4413      	add	r3, r2
 8007958:	4619      	mov	r1, r3
 800795a:	68f8      	ldr	r0, [r7, #12]
 800795c:	f7ff fe3c 	bl	80075d8 <move_window>
 8007960:	4603      	mov	r3, r0
 8007962:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007964:	7ffb      	ldrb	r3, [r7, #31]
 8007966:	2b00      	cmp	r3, #0
 8007968:	f040 80d6 	bne.w	8007b18 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	1c5a      	adds	r2, r3, #1
 8007976:	61ba      	str	r2, [r7, #24]
 8007978:	68fa      	ldr	r2, [r7, #12]
 800797a:	8992      	ldrh	r2, [r2, #12]
 800797c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007980:	fb02 f200 	mul.w	r2, r2, r0
 8007984:	1a9b      	subs	r3, r3, r2
 8007986:	440b      	add	r3, r1
 8007988:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	f003 0301 	and.w	r3, r3, #1
 8007990:	2b00      	cmp	r3, #0
 8007992:	d00d      	beq.n	80079b0 <put_fat+0xb8>
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	781b      	ldrb	r3, [r3, #0]
 8007998:	b25b      	sxtb	r3, r3
 800799a:	f003 030f 	and.w	r3, r3, #15
 800799e:	b25a      	sxtb	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	011b      	lsls	r3, r3, #4
 80079a6:	b25b      	sxtb	r3, r3
 80079a8:	4313      	orrs	r3, r2
 80079aa:	b25b      	sxtb	r3, r3
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	e001      	b.n	80079b4 <put_fat+0xbc>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	697a      	ldr	r2, [r7, #20]
 80079b6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2201      	movs	r2, #1
 80079bc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	899b      	ldrh	r3, [r3, #12]
 80079c6:	4619      	mov	r1, r3
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80079ce:	4413      	add	r3, r2
 80079d0:	4619      	mov	r1, r3
 80079d2:	68f8      	ldr	r0, [r7, #12]
 80079d4:	f7ff fe00 	bl	80075d8 <move_window>
 80079d8:	4603      	mov	r3, r0
 80079da:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80079dc:	7ffb      	ldrb	r3, [r7, #31]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f040 809c 	bne.w	8007b1c <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	899b      	ldrh	r3, [r3, #12]
 80079ee:	461a      	mov	r2, r3
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80079f6:	fb02 f200 	mul.w	r2, r2, r0
 80079fa:	1a9b      	subs	r3, r3, r2
 80079fc:	440b      	add	r3, r1
 80079fe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	f003 0301 	and.w	r3, r3, #1
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d003      	beq.n	8007a12 <put_fat+0x11a>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	091b      	lsrs	r3, r3, #4
 8007a0e:	b2db      	uxtb	r3, r3
 8007a10:	e00e      	b.n	8007a30 <put_fat+0x138>
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	b25b      	sxtb	r3, r3
 8007a18:	f023 030f 	bic.w	r3, r3, #15
 8007a1c:	b25a      	sxtb	r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	0a1b      	lsrs	r3, r3, #8
 8007a22:	b25b      	sxtb	r3, r3
 8007a24:	f003 030f 	and.w	r3, r3, #15
 8007a28:	b25b      	sxtb	r3, r3
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	b25b      	sxtb	r3, r3
 8007a2e:	b2db      	uxtb	r3, r3
 8007a30:	697a      	ldr	r2, [r7, #20]
 8007a32:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2201      	movs	r2, #1
 8007a38:	70da      	strb	r2, [r3, #3]
			break;
 8007a3a:	e074      	b.n	8007b26 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	899b      	ldrh	r3, [r3, #12]
 8007a44:	085b      	lsrs	r3, r3, #1
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	4619      	mov	r1, r3
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a50:	4413      	add	r3, r2
 8007a52:	4619      	mov	r1, r3
 8007a54:	68f8      	ldr	r0, [r7, #12]
 8007a56:	f7ff fdbf 	bl	80075d8 <move_window>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007a5e:	7ffb      	ldrb	r3, [r7, #31]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d15d      	bne.n	8007b20 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	005b      	lsls	r3, r3, #1
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	8992      	ldrh	r2, [r2, #12]
 8007a72:	fbb3 f0f2 	udiv	r0, r3, r2
 8007a76:	fb02 f200 	mul.w	r2, r2, r0
 8007a7a:	1a9b      	subs	r3, r3, r2
 8007a7c:	440b      	add	r3, r1
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	b292      	uxth	r2, r2
 8007a82:	4611      	mov	r1, r2
 8007a84:	4618      	mov	r0, r3
 8007a86:	f7ff fb3e 	bl	8007106 <st_word>
			fs->wflag = 1;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	70da      	strb	r2, [r3, #3]
			break;
 8007a90:	e049      	b.n	8007b26 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	899b      	ldrh	r3, [r3, #12]
 8007a9a:	089b      	lsrs	r3, r3, #2
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8007aa6:	4413      	add	r3, r2
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f7ff fd94 	bl	80075d8 <move_window>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007ab4:	7ffb      	ldrb	r3, [r7, #31]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d134      	bne.n	8007b24 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	68fa      	ldr	r2, [r7, #12]
 8007acc:	8992      	ldrh	r2, [r2, #12]
 8007ace:	fbb3 f0f2 	udiv	r0, r3, r2
 8007ad2:	fb02 f200 	mul.w	r2, r2, r0
 8007ad6:	1a9b      	subs	r3, r3, r2
 8007ad8:	440b      	add	r3, r1
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7ff faf1 	bl	80070c2 <ld_dword>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007ae6:	4323      	orrs	r3, r4
 8007ae8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	68fa      	ldr	r2, [r7, #12]
 8007af6:	8992      	ldrh	r2, [r2, #12]
 8007af8:	fbb3 f0f2 	udiv	r0, r3, r2
 8007afc:	fb02 f200 	mul.w	r2, r2, r0
 8007b00:	1a9b      	subs	r3, r3, r2
 8007b02:	440b      	add	r3, r1
 8007b04:	6879      	ldr	r1, [r7, #4]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7ff fb17 	bl	800713a <st_dword>
			fs->wflag = 1;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	70da      	strb	r2, [r3, #3]
			break;
 8007b12:	e008      	b.n	8007b26 <put_fat+0x22e>
		}
	}
 8007b14:	bf00      	nop
 8007b16:	e006      	b.n	8007b26 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007b18:	bf00      	nop
 8007b1a:	e004      	b.n	8007b26 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007b1c:	bf00      	nop
 8007b1e:	e002      	b.n	8007b26 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007b20:	bf00      	nop
 8007b22:	e000      	b.n	8007b26 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007b24:	bf00      	nop
	return res;
 8007b26:	7ffb      	ldrb	r3, [r7, #31]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3724      	adds	r7, #36	; 0x24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd90      	pop	{r4, r7, pc}

08007b30 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b088      	sub	sp, #32
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d904      	bls.n	8007b56 <remove_chain+0x26>
 8007b4c:	69bb      	ldr	r3, [r7, #24]
 8007b4e:	69db      	ldr	r3, [r3, #28]
 8007b50:	68ba      	ldr	r2, [r7, #8]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d301      	bcc.n	8007b5a <remove_chain+0x2a>
 8007b56:	2302      	movs	r3, #2
 8007b58:	e04b      	b.n	8007bf2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00c      	beq.n	8007b7a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007b60:	f04f 32ff 	mov.w	r2, #4294967295
 8007b64:	6879      	ldr	r1, [r7, #4]
 8007b66:	69b8      	ldr	r0, [r7, #24]
 8007b68:	f7ff fec6 	bl	80078f8 <put_fat>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007b70:	7ffb      	ldrb	r3, [r7, #31]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d001      	beq.n	8007b7a <remove_chain+0x4a>
 8007b76:	7ffb      	ldrb	r3, [r7, #31]
 8007b78:	e03b      	b.n	8007bf2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007b7a:	68b9      	ldr	r1, [r7, #8]
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	f7ff fde7 	bl	8007750 <get_fat>
 8007b82:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d031      	beq.n	8007bee <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d101      	bne.n	8007b94 <remove_chain+0x64>
 8007b90:	2302      	movs	r3, #2
 8007b92:	e02e      	b.n	8007bf2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b9a:	d101      	bne.n	8007ba0 <remove_chain+0x70>
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e028      	b.n	8007bf2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	68b9      	ldr	r1, [r7, #8]
 8007ba4:	69b8      	ldr	r0, [r7, #24]
 8007ba6:	f7ff fea7 	bl	80078f8 <put_fat>
 8007baa:	4603      	mov	r3, r0
 8007bac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007bae:	7ffb      	ldrb	r3, [r7, #31]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d001      	beq.n	8007bb8 <remove_chain+0x88>
 8007bb4:	7ffb      	ldrb	r3, [r7, #31]
 8007bb6:	e01c      	b.n	8007bf2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007bb8:	69bb      	ldr	r3, [r7, #24]
 8007bba:	699a      	ldr	r2, [r3, #24]
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	69db      	ldr	r3, [r3, #28]
 8007bc0:	3b02      	subs	r3, #2
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d20b      	bcs.n	8007bde <remove_chain+0xae>
			fs->free_clst++;
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	699b      	ldr	r3, [r3, #24]
 8007bca:	1c5a      	adds	r2, r3, #1
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	791b      	ldrb	r3, [r3, #4]
 8007bd4:	f043 0301 	orr.w	r3, r3, #1
 8007bd8:	b2da      	uxtb	r2, r3
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	69db      	ldr	r3, [r3, #28]
 8007be6:	68ba      	ldr	r2, [r7, #8]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d3c6      	bcc.n	8007b7a <remove_chain+0x4a>
 8007bec:	e000      	b.n	8007bf0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007bee:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3720      	adds	r7, #32
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b088      	sub	sp, #32
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
 8007c02:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d10d      	bne.n	8007c2c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	695b      	ldr	r3, [r3, #20]
 8007c14:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d004      	beq.n	8007c26 <create_chain+0x2c>
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	69db      	ldr	r3, [r3, #28]
 8007c20:	69ba      	ldr	r2, [r7, #24]
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d31b      	bcc.n	8007c5e <create_chain+0x64>
 8007c26:	2301      	movs	r3, #1
 8007c28:	61bb      	str	r3, [r7, #24]
 8007c2a:	e018      	b.n	8007c5e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007c2c:	6839      	ldr	r1, [r7, #0]
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f7ff fd8e 	bl	8007750 <get_fat>
 8007c34:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d801      	bhi.n	8007c40 <create_chain+0x46>
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e070      	b.n	8007d22 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c46:	d101      	bne.n	8007c4c <create_chain+0x52>
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	e06a      	b.n	8007d22 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	69db      	ldr	r3, [r3, #28]
 8007c50:	68fa      	ldr	r2, [r7, #12]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d201      	bcs.n	8007c5a <create_chain+0x60>
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	e063      	b.n	8007d22 <create_chain+0x128>
		scl = clst;
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007c62:	69fb      	ldr	r3, [r7, #28]
 8007c64:	3301      	adds	r3, #1
 8007c66:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	69db      	ldr	r3, [r3, #28]
 8007c6c:	69fa      	ldr	r2, [r7, #28]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d307      	bcc.n	8007c82 <create_chain+0x88>
				ncl = 2;
 8007c72:	2302      	movs	r3, #2
 8007c74:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007c76:	69fa      	ldr	r2, [r7, #28]
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d901      	bls.n	8007c82 <create_chain+0x88>
 8007c7e:	2300      	movs	r3, #0
 8007c80:	e04f      	b.n	8007d22 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007c82:	69f9      	ldr	r1, [r7, #28]
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f7ff fd63 	bl	8007750 <get_fat>
 8007c8a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00e      	beq.n	8007cb0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d003      	beq.n	8007ca0 <create_chain+0xa6>
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9e:	d101      	bne.n	8007ca4 <create_chain+0xaa>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	e03e      	b.n	8007d22 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007ca4:	69fa      	ldr	r2, [r7, #28]
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d1da      	bne.n	8007c62 <create_chain+0x68>
 8007cac:	2300      	movs	r3, #0
 8007cae:	e038      	b.n	8007d22 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007cb0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8007cb6:	69f9      	ldr	r1, [r7, #28]
 8007cb8:	6938      	ldr	r0, [r7, #16]
 8007cba:	f7ff fe1d 	bl	80078f8 <put_fat>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007cc2:	7dfb      	ldrb	r3, [r7, #23]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d109      	bne.n	8007cdc <create_chain+0xe2>
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d006      	beq.n	8007cdc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007cce:	69fa      	ldr	r2, [r7, #28]
 8007cd0:	6839      	ldr	r1, [r7, #0]
 8007cd2:	6938      	ldr	r0, [r7, #16]
 8007cd4:	f7ff fe10 	bl	80078f8 <put_fat>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007cdc:	7dfb      	ldrb	r3, [r7, #23]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d116      	bne.n	8007d10 <create_chain+0x116>
		fs->last_clst = ncl;
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	69fa      	ldr	r2, [r7, #28]
 8007ce6:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	699a      	ldr	r2, [r3, #24]
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	69db      	ldr	r3, [r3, #28]
 8007cf0:	3b02      	subs	r3, #2
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d804      	bhi.n	8007d00 <create_chain+0x106>
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	699b      	ldr	r3, [r3, #24]
 8007cfa:	1e5a      	subs	r2, r3, #1
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	791b      	ldrb	r3, [r3, #4]
 8007d04:	f043 0301 	orr.w	r3, r3, #1
 8007d08:	b2da      	uxtb	r2, r3
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	711a      	strb	r2, [r3, #4]
 8007d0e:	e007      	b.n	8007d20 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007d10:	7dfb      	ldrb	r3, [r7, #23]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d102      	bne.n	8007d1c <create_chain+0x122>
 8007d16:	f04f 33ff 	mov.w	r3, #4294967295
 8007d1a:	e000      	b.n	8007d1e <create_chain+0x124>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007d20:	69fb      	ldr	r3, [r7, #28]
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3720      	adds	r7, #32
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}

08007d2a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007d2a:	b480      	push	{r7}
 8007d2c:	b087      	sub	sp, #28
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	6078      	str	r0, [r7, #4]
 8007d32:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d3e:	3304      	adds	r3, #4
 8007d40:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	899b      	ldrh	r3, [r3, #12]
 8007d46:	461a      	mov	r2, r3
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d4e:	68fa      	ldr	r2, [r7, #12]
 8007d50:	8952      	ldrh	r2, [r2, #10]
 8007d52:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d56:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	1d1a      	adds	r2, r3, #4
 8007d5c:	613a      	str	r2, [r7, #16]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d101      	bne.n	8007d6c <clmt_clust+0x42>
 8007d68:	2300      	movs	r3, #0
 8007d6a:	e010      	b.n	8007d8e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8007d6c:	697a      	ldr	r2, [r7, #20]
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d307      	bcc.n	8007d84 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8007d74:	697a      	ldr	r2, [r7, #20]
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	617b      	str	r3, [r7, #20]
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	3304      	adds	r3, #4
 8007d80:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007d82:	e7e9      	b.n	8007d58 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8007d84:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	4413      	add	r3, r2
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	371c      	adds	r7, #28
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bc80      	pop	{r7}
 8007d96:	4770      	bx	lr

08007d98 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b086      	sub	sp, #24
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007dae:	d204      	bcs.n	8007dba <dir_sdi+0x22>
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	f003 031f 	and.w	r3, r3, #31
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d001      	beq.n	8007dbe <dir_sdi+0x26>
		return FR_INT_ERR;
 8007dba:	2302      	movs	r3, #2
 8007dbc:	e071      	b.n	8007ea2 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	683a      	ldr	r2, [r7, #0]
 8007dc2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d106      	bne.n	8007dde <dir_sdi+0x46>
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	2b02      	cmp	r3, #2
 8007dd6:	d902      	bls.n	8007dde <dir_sdi+0x46>
		clst = fs->dirbase;
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ddc:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d10c      	bne.n	8007dfe <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	095b      	lsrs	r3, r3, #5
 8007de8:	693a      	ldr	r2, [r7, #16]
 8007dea:	8912      	ldrh	r2, [r2, #8]
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d301      	bcc.n	8007df4 <dir_sdi+0x5c>
 8007df0:	2302      	movs	r3, #2
 8007df2:	e056      	b.n	8007ea2 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	61da      	str	r2, [r3, #28]
 8007dfc:	e02d      	b.n	8007e5a <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	895b      	ldrh	r3, [r3, #10]
 8007e02:	461a      	mov	r2, r3
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	899b      	ldrh	r3, [r3, #12]
 8007e08:	fb03 f302 	mul.w	r3, r3, r2
 8007e0c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007e0e:	e019      	b.n	8007e44 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6979      	ldr	r1, [r7, #20]
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7ff fc9b 	bl	8007750 <get_fat>
 8007e1a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e22:	d101      	bne.n	8007e28 <dir_sdi+0x90>
 8007e24:	2301      	movs	r3, #1
 8007e26:	e03c      	b.n	8007ea2 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d904      	bls.n	8007e38 <dir_sdi+0xa0>
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	69db      	ldr	r3, [r3, #28]
 8007e32:	697a      	ldr	r2, [r7, #20]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d301      	bcc.n	8007e3c <dir_sdi+0xa4>
 8007e38:	2302      	movs	r3, #2
 8007e3a:	e032      	b.n	8007ea2 <dir_sdi+0x10a>
			ofs -= csz;
 8007e3c:	683a      	ldr	r2, [r7, #0]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007e44:	683a      	ldr	r2, [r7, #0]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d2e1      	bcs.n	8007e10 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8007e4c:	6979      	ldr	r1, [r7, #20]
 8007e4e:	6938      	ldr	r0, [r7, #16]
 8007e50:	f7ff fc60 	bl	8007714 <clust2sect>
 8007e54:	4602      	mov	r2, r0
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	697a      	ldr	r2, [r7, #20]
 8007e5e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	69db      	ldr	r3, [r3, #28]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d101      	bne.n	8007e6c <dir_sdi+0xd4>
 8007e68:	2302      	movs	r3, #2
 8007e6a:	e01a      	b.n	8007ea2 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	69da      	ldr	r2, [r3, #28]
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	899b      	ldrh	r3, [r3, #12]
 8007e74:	4619      	mov	r1, r3
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	fbb3 f3f1 	udiv	r3, r3, r1
 8007e7c:	441a      	add	r2, r3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	899b      	ldrh	r3, [r3, #12]
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e94:	fb02 f200 	mul.w	r2, r2, r0
 8007e98:	1a9b      	subs	r3, r3, r2
 8007e9a:	18ca      	adds	r2, r1, r3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3718      	adds	r7, #24
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007eaa:	b580      	push	{r7, lr}
 8007eac:	b086      	sub	sp, #24
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	6078      	str	r0, [r7, #4]
 8007eb2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	695b      	ldr	r3, [r3, #20]
 8007ebe:	3320      	adds	r3, #32
 8007ec0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	69db      	ldr	r3, [r3, #28]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d003      	beq.n	8007ed2 <dir_next+0x28>
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ed0:	d301      	bcc.n	8007ed6 <dir_next+0x2c>
 8007ed2:	2304      	movs	r3, #4
 8007ed4:	e0bb      	b.n	800804e <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	899b      	ldrh	r3, [r3, #12]
 8007eda:	461a      	mov	r2, r3
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ee2:	fb02 f201 	mul.w	r2, r2, r1
 8007ee6:	1a9b      	subs	r3, r3, r2
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	f040 809d 	bne.w	8008028 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	69db      	ldr	r3, [r3, #28]
 8007ef2:	1c5a      	adds	r2, r3, #1
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	699b      	ldr	r3, [r3, #24]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d10b      	bne.n	8007f18 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	095b      	lsrs	r3, r3, #5
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	8912      	ldrh	r2, [r2, #8]
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	f0c0 808d 	bcc.w	8008028 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	61da      	str	r2, [r3, #28]
 8007f14:	2304      	movs	r3, #4
 8007f16:	e09a      	b.n	800804e <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	899b      	ldrh	r3, [r3, #12]
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f24:	68fa      	ldr	r2, [r7, #12]
 8007f26:	8952      	ldrh	r2, [r2, #10]
 8007f28:	3a01      	subs	r2, #1
 8007f2a:	4013      	ands	r3, r2
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d17b      	bne.n	8008028 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	699b      	ldr	r3, [r3, #24]
 8007f36:	4619      	mov	r1, r3
 8007f38:	4610      	mov	r0, r2
 8007f3a:	f7ff fc09 	bl	8007750 <get_fat>
 8007f3e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d801      	bhi.n	8007f4a <dir_next+0xa0>
 8007f46:	2302      	movs	r3, #2
 8007f48:	e081      	b.n	800804e <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f50:	d101      	bne.n	8007f56 <dir_next+0xac>
 8007f52:	2301      	movs	r3, #1
 8007f54:	e07b      	b.n	800804e <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	69db      	ldr	r3, [r3, #28]
 8007f5a:	697a      	ldr	r2, [r7, #20]
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d359      	bcc.n	8008014 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d104      	bne.n	8007f70 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	61da      	str	r2, [r3, #28]
 8007f6c:	2304      	movs	r3, #4
 8007f6e:	e06e      	b.n	800804e <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	699b      	ldr	r3, [r3, #24]
 8007f76:	4619      	mov	r1, r3
 8007f78:	4610      	mov	r0, r2
 8007f7a:	f7ff fe3e 	bl	8007bfa <create_chain>
 8007f7e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d101      	bne.n	8007f8a <dir_next+0xe0>
 8007f86:	2307      	movs	r3, #7
 8007f88:	e061      	b.n	800804e <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d101      	bne.n	8007f94 <dir_next+0xea>
 8007f90:	2302      	movs	r3, #2
 8007f92:	e05c      	b.n	800804e <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f9a:	d101      	bne.n	8007fa0 <dir_next+0xf6>
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	e056      	b.n	800804e <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f7ff fad5 	bl	8007550 <sync_window>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d001      	beq.n	8007fb0 <dir_next+0x106>
 8007fac:	2301      	movs	r3, #1
 8007fae:	e04e      	b.n	800804e <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	899b      	ldrh	r3, [r3, #12]
 8007fba:	461a      	mov	r2, r3
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	f7ff f907 	bl	80071d0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	613b      	str	r3, [r7, #16]
 8007fc6:	6979      	ldr	r1, [r7, #20]
 8007fc8:	68f8      	ldr	r0, [r7, #12]
 8007fca:	f7ff fba3 	bl	8007714 <clust2sect>
 8007fce:	4602      	mov	r2, r0
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	635a      	str	r2, [r3, #52]	; 0x34
 8007fd4:	e012      	b.n	8007ffc <dir_next+0x152>
						fs->wflag = 1;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007fdc:	68f8      	ldr	r0, [r7, #12]
 8007fde:	f7ff fab7 	bl	8007550 <sync_window>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d001      	beq.n	8007fec <dir_next+0x142>
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e030      	b.n	800804e <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	3301      	adds	r3, #1
 8007ff0:	613b      	str	r3, [r7, #16]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ff6:	1c5a      	adds	r2, r3, #1
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	635a      	str	r2, [r3, #52]	; 0x34
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	895b      	ldrh	r3, [r3, #10]
 8008000:	461a      	mov	r2, r3
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	4293      	cmp	r3, r2
 8008006:	d3e6      	bcc.n	8007fd6 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	1ad2      	subs	r2, r2, r3
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800801a:	6979      	ldr	r1, [r7, #20]
 800801c:	68f8      	ldr	r0, [r7, #12]
 800801e:	f7ff fb79 	bl	8007714 <clust2sect>
 8008022:	4602      	mov	r2, r0
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	68ba      	ldr	r2, [r7, #8]
 800802c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	899b      	ldrh	r3, [r3, #12]
 8008038:	461a      	mov	r2, r3
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008040:	fb02 f200 	mul.w	r2, r2, r0
 8008044:	1a9b      	subs	r3, r3, r2
 8008046:	18ca      	adds	r2, r1, r3
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3718      	adds	r7, #24
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}

08008056 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b086      	sub	sp, #24
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
 800805e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008066:	2100      	movs	r1, #0
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f7ff fe95 	bl	8007d98 <dir_sdi>
 800806e:	4603      	mov	r3, r0
 8008070:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008072:	7dfb      	ldrb	r3, [r7, #23]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d12b      	bne.n	80080d0 <dir_alloc+0x7a>
		n = 0;
 8008078:	2300      	movs	r3, #0
 800807a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	69db      	ldr	r3, [r3, #28]
 8008080:	4619      	mov	r1, r3
 8008082:	68f8      	ldr	r0, [r7, #12]
 8008084:	f7ff faa8 	bl	80075d8 <move_window>
 8008088:	4603      	mov	r3, r0
 800808a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800808c:	7dfb      	ldrb	r3, [r7, #23]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d11d      	bne.n	80080ce <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6a1b      	ldr	r3, [r3, #32]
 8008096:	781b      	ldrb	r3, [r3, #0]
 8008098:	2be5      	cmp	r3, #229	; 0xe5
 800809a:	d004      	beq.n	80080a6 <dir_alloc+0x50>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6a1b      	ldr	r3, [r3, #32]
 80080a0:	781b      	ldrb	r3, [r3, #0]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d107      	bne.n	80080b6 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	3301      	adds	r3, #1
 80080aa:	613b      	str	r3, [r7, #16]
 80080ac:	693a      	ldr	r2, [r7, #16]
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d102      	bne.n	80080ba <dir_alloc+0x64>
 80080b4:	e00c      	b.n	80080d0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80080b6:	2300      	movs	r3, #0
 80080b8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80080ba:	2101      	movs	r1, #1
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f7ff fef4 	bl	8007eaa <dir_next>
 80080c2:	4603      	mov	r3, r0
 80080c4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80080c6:	7dfb      	ldrb	r3, [r7, #23]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d0d7      	beq.n	800807c <dir_alloc+0x26>
 80080cc:	e000      	b.n	80080d0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80080ce:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80080d0:	7dfb      	ldrb	r3, [r7, #23]
 80080d2:	2b04      	cmp	r3, #4
 80080d4:	d101      	bne.n	80080da <dir_alloc+0x84>
 80080d6:	2307      	movs	r3, #7
 80080d8:	75fb      	strb	r3, [r7, #23]
	return res;
 80080da:	7dfb      	ldrb	r3, [r7, #23]
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3718      	adds	r7, #24
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	331a      	adds	r3, #26
 80080f2:	4618      	mov	r0, r3
 80080f4:	f7fe ffce 	bl	8007094 <ld_word>
 80080f8:	4603      	mov	r3, r0
 80080fa:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	2b03      	cmp	r3, #3
 8008102:	d109      	bne.n	8008118 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	3314      	adds	r3, #20
 8008108:	4618      	mov	r0, r3
 800810a:	f7fe ffc3 	bl	8007094 <ld_word>
 800810e:	4603      	mov	r3, r0
 8008110:	041b      	lsls	r3, r3, #16
 8008112:	68fa      	ldr	r2, [r7, #12]
 8008114:	4313      	orrs	r3, r2
 8008116:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008118:	68fb      	ldr	r3, [r7, #12]
}
 800811a:	4618      	mov	r0, r3
 800811c:	3710      	adds	r7, #16
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}

08008122 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008122:	b580      	push	{r7, lr}
 8008124:	b084      	sub	sp, #16
 8008126:	af00      	add	r7, sp, #0
 8008128:	60f8      	str	r0, [r7, #12]
 800812a:	60b9      	str	r1, [r7, #8]
 800812c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	331a      	adds	r3, #26
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	b292      	uxth	r2, r2
 8008136:	4611      	mov	r1, r2
 8008138:	4618      	mov	r0, r3
 800813a:	f7fe ffe4 	bl	8007106 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	2b03      	cmp	r3, #3
 8008144:	d109      	bne.n	800815a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	f103 0214 	add.w	r2, r3, #20
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	0c1b      	lsrs	r3, r3, #16
 8008150:	b29b      	uxth	r3, r3
 8008152:	4619      	mov	r1, r3
 8008154:	4610      	mov	r0, r2
 8008156:	f7fe ffd6 	bl	8007106 <st_word>
	}
}
 800815a:	bf00      	nop
 800815c:	3710      	adds	r7, #16
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
	...

08008164 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008164:	b590      	push	{r4, r7, lr}
 8008166:	b087      	sub	sp, #28
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	331a      	adds	r3, #26
 8008172:	4618      	mov	r0, r3
 8008174:	f7fe ff8e 	bl	8007094 <ld_word>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <cmp_lfn+0x1e>
 800817e:	2300      	movs	r3, #0
 8008180:	e059      	b.n	8008236 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	781b      	ldrb	r3, [r3, #0]
 8008186:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800818a:	1e5a      	subs	r2, r3, #1
 800818c:	4613      	mov	r3, r2
 800818e:	005b      	lsls	r3, r3, #1
 8008190:	4413      	add	r3, r2
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	4413      	add	r3, r2
 8008196:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008198:	2301      	movs	r3, #1
 800819a:	81fb      	strh	r3, [r7, #14]
 800819c:	2300      	movs	r3, #0
 800819e:	613b      	str	r3, [r7, #16]
 80081a0:	e033      	b.n	800820a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80081a2:	4a27      	ldr	r2, [pc, #156]	; (8008240 <cmp_lfn+0xdc>)
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	4413      	add	r3, r2
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	461a      	mov	r2, r3
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	4413      	add	r3, r2
 80081b0:	4618      	mov	r0, r3
 80081b2:	f7fe ff6f 	bl	8007094 <ld_word>
 80081b6:	4603      	mov	r3, r0
 80081b8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80081ba:	89fb      	ldrh	r3, [r7, #14]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d01a      	beq.n	80081f6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	2bfe      	cmp	r3, #254	; 0xfe
 80081c4:	d812      	bhi.n	80081ec <cmp_lfn+0x88>
 80081c6:	89bb      	ldrh	r3, [r7, #12]
 80081c8:	4618      	mov	r0, r3
 80081ca:	f002 fa2d 	bl	800a628 <ff_wtoupper>
 80081ce:	4603      	mov	r3, r0
 80081d0:	461c      	mov	r4, r3
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	1c5a      	adds	r2, r3, #1
 80081d6:	617a      	str	r2, [r7, #20]
 80081d8:	005b      	lsls	r3, r3, #1
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	4413      	add	r3, r2
 80081de:	881b      	ldrh	r3, [r3, #0]
 80081e0:	4618      	mov	r0, r3
 80081e2:	f002 fa21 	bl	800a628 <ff_wtoupper>
 80081e6:	4603      	mov	r3, r0
 80081e8:	429c      	cmp	r4, r3
 80081ea:	d001      	beq.n	80081f0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80081ec:	2300      	movs	r3, #0
 80081ee:	e022      	b.n	8008236 <cmp_lfn+0xd2>
			}
			wc = uc;
 80081f0:	89bb      	ldrh	r3, [r7, #12]
 80081f2:	81fb      	strh	r3, [r7, #14]
 80081f4:	e006      	b.n	8008204 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80081f6:	89bb      	ldrh	r3, [r7, #12]
 80081f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d001      	beq.n	8008204 <cmp_lfn+0xa0>
 8008200:	2300      	movs	r3, #0
 8008202:	e018      	b.n	8008236 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	3301      	adds	r3, #1
 8008208:	613b      	str	r3, [r7, #16]
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	2b0c      	cmp	r3, #12
 800820e:	d9c8      	bls.n	80081a2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	781b      	ldrb	r3, [r3, #0]
 8008214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00b      	beq.n	8008234 <cmp_lfn+0xd0>
 800821c:	89fb      	ldrh	r3, [r7, #14]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d008      	beq.n	8008234 <cmp_lfn+0xd0>
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	005b      	lsls	r3, r3, #1
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	4413      	add	r3, r2
 800822a:	881b      	ldrh	r3, [r3, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d001      	beq.n	8008234 <cmp_lfn+0xd0>
 8008230:	2300      	movs	r3, #0
 8008232:	e000      	b.n	8008236 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8008234:	2301      	movs	r3, #1
}
 8008236:	4618      	mov	r0, r3
 8008238:	371c      	adds	r7, #28
 800823a:	46bd      	mov	sp, r7
 800823c:	bd90      	pop	{r4, r7, pc}
 800823e:	bf00      	nop
 8008240:	0800b194 	.word	0x0800b194

08008244 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b088      	sub	sp, #32
 8008248:	af00      	add	r7, sp, #0
 800824a:	60f8      	str	r0, [r7, #12]
 800824c:	60b9      	str	r1, [r7, #8]
 800824e:	4611      	mov	r1, r2
 8008250:	461a      	mov	r2, r3
 8008252:	460b      	mov	r3, r1
 8008254:	71fb      	strb	r3, [r7, #7]
 8008256:	4613      	mov	r3, r2
 8008258:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	330d      	adds	r3, #13
 800825e:	79ba      	ldrb	r2, [r7, #6]
 8008260:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	330b      	adds	r3, #11
 8008266:	220f      	movs	r2, #15
 8008268:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	330c      	adds	r3, #12
 800826e:	2200      	movs	r2, #0
 8008270:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	331a      	adds	r3, #26
 8008276:	2100      	movs	r1, #0
 8008278:	4618      	mov	r0, r3
 800827a:	f7fe ff44 	bl	8007106 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800827e:	79fb      	ldrb	r3, [r7, #7]
 8008280:	1e5a      	subs	r2, r3, #1
 8008282:	4613      	mov	r3, r2
 8008284:	005b      	lsls	r3, r3, #1
 8008286:	4413      	add	r3, r2
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	4413      	add	r3, r2
 800828c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800828e:	2300      	movs	r3, #0
 8008290:	82fb      	strh	r3, [r7, #22]
 8008292:	2300      	movs	r3, #0
 8008294:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8008296:	8afb      	ldrh	r3, [r7, #22]
 8008298:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800829c:	4293      	cmp	r3, r2
 800829e:	d007      	beq.n	80082b0 <put_lfn+0x6c>
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	1c5a      	adds	r2, r3, #1
 80082a4:	61fa      	str	r2, [r7, #28]
 80082a6:	005b      	lsls	r3, r3, #1
 80082a8:	68fa      	ldr	r2, [r7, #12]
 80082aa:	4413      	add	r3, r2
 80082ac:	881b      	ldrh	r3, [r3, #0]
 80082ae:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80082b0:	4a17      	ldr	r2, [pc, #92]	; (8008310 <put_lfn+0xcc>)
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	4413      	add	r3, r2
 80082b6:	781b      	ldrb	r3, [r3, #0]
 80082b8:	461a      	mov	r2, r3
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	4413      	add	r3, r2
 80082be:	8afa      	ldrh	r2, [r7, #22]
 80082c0:	4611      	mov	r1, r2
 80082c2:	4618      	mov	r0, r3
 80082c4:	f7fe ff1f 	bl	8007106 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80082c8:	8afb      	ldrh	r3, [r7, #22]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d102      	bne.n	80082d4 <put_lfn+0x90>
 80082ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80082d2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	3301      	adds	r3, #1
 80082d8:	61bb      	str	r3, [r7, #24]
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	2b0c      	cmp	r3, #12
 80082de:	d9da      	bls.n	8008296 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80082e0:	8afb      	ldrh	r3, [r7, #22]
 80082e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d006      	beq.n	80082f8 <put_lfn+0xb4>
 80082ea:	69fb      	ldr	r3, [r7, #28]
 80082ec:	005b      	lsls	r3, r3, #1
 80082ee:	68fa      	ldr	r2, [r7, #12]
 80082f0:	4413      	add	r3, r2
 80082f2:	881b      	ldrh	r3, [r3, #0]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d103      	bne.n	8008300 <put_lfn+0xbc>
 80082f8:	79fb      	ldrb	r3, [r7, #7]
 80082fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082fe:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	79fa      	ldrb	r2, [r7, #7]
 8008304:	701a      	strb	r2, [r3, #0]
}
 8008306:	bf00      	nop
 8008308:	3720      	adds	r7, #32
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop
 8008310:	0800b194 	.word	0x0800b194

08008314 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b08c      	sub	sp, #48	; 0x30
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	607a      	str	r2, [r7, #4]
 8008320:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008322:	220b      	movs	r2, #11
 8008324:	68b9      	ldr	r1, [r7, #8]
 8008326:	68f8      	ldr	r0, [r7, #12]
 8008328:	f7fe ff32 	bl	8007190 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	2b05      	cmp	r3, #5
 8008330:	d92b      	bls.n	800838a <gen_numname+0x76>
		sr = seq;
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008336:	e022      	b.n	800837e <gen_numname+0x6a>
			wc = *lfn++;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	1c9a      	adds	r2, r3, #2
 800833c:	607a      	str	r2, [r7, #4]
 800833e:	881b      	ldrh	r3, [r3, #0]
 8008340:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8008342:	2300      	movs	r3, #0
 8008344:	62bb      	str	r3, [r7, #40]	; 0x28
 8008346:	e017      	b.n	8008378 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008348:	69fb      	ldr	r3, [r7, #28]
 800834a:	005a      	lsls	r2, r3, #1
 800834c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800834e:	f003 0301 	and.w	r3, r3, #1
 8008352:	4413      	add	r3, r2
 8008354:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008356:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008358:	085b      	lsrs	r3, r3, #1
 800835a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800835c:	69fb      	ldr	r3, [r7, #28]
 800835e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008362:	2b00      	cmp	r3, #0
 8008364:	d005      	beq.n	8008372 <gen_numname+0x5e>
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800836c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008370:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008374:	3301      	adds	r3, #1
 8008376:	62bb      	str	r3, [r7, #40]	; 0x28
 8008378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800837a:	2b0f      	cmp	r3, #15
 800837c:	d9e4      	bls.n	8008348 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	881b      	ldrh	r3, [r3, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d1d8      	bne.n	8008338 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008386:	69fb      	ldr	r3, [r7, #28]
 8008388:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800838a:	2307      	movs	r3, #7
 800838c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	b2db      	uxtb	r3, r3
 8008392:	f003 030f 	and.w	r3, r3, #15
 8008396:	b2db      	uxtb	r3, r3
 8008398:	3330      	adds	r3, #48	; 0x30
 800839a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800839e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80083a2:	2b39      	cmp	r3, #57	; 0x39
 80083a4:	d904      	bls.n	80083b0 <gen_numname+0x9c>
 80083a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80083aa:	3307      	adds	r3, #7
 80083ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80083b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b2:	1e5a      	subs	r2, r3, #1
 80083b4:	62ba      	str	r2, [r7, #40]	; 0x28
 80083b6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80083ba:	4413      	add	r3, r2
 80083bc:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80083c0:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	091b      	lsrs	r3, r3, #4
 80083c8:	603b      	str	r3, [r7, #0]
	} while (seq);
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1de      	bne.n	800838e <gen_numname+0x7a>
	ns[i] = '~';
 80083d0:	f107 0214 	add.w	r2, r7, #20
 80083d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d6:	4413      	add	r3, r2
 80083d8:	227e      	movs	r2, #126	; 0x7e
 80083da:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80083dc:	2300      	movs	r3, #0
 80083de:	627b      	str	r3, [r7, #36]	; 0x24
 80083e0:	e002      	b.n	80083e8 <gen_numname+0xd4>
 80083e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e4:	3301      	adds	r3, #1
 80083e6:	627b      	str	r3, [r7, #36]	; 0x24
 80083e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d205      	bcs.n	80083fc <gen_numname+0xe8>
 80083f0:	68fa      	ldr	r2, [r7, #12]
 80083f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f4:	4413      	add	r3, r2
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	2b20      	cmp	r3, #32
 80083fa:	d1f2      	bne.n	80083e2 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80083fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fe:	2b07      	cmp	r3, #7
 8008400:	d808      	bhi.n	8008414 <gen_numname+0x100>
 8008402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008404:	1c5a      	adds	r2, r3, #1
 8008406:	62ba      	str	r2, [r7, #40]	; 0x28
 8008408:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800840c:	4413      	add	r3, r2
 800840e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008412:	e000      	b.n	8008416 <gen_numname+0x102>
 8008414:	2120      	movs	r1, #32
 8008416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008418:	1c5a      	adds	r2, r3, #1
 800841a:	627a      	str	r2, [r7, #36]	; 0x24
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	4413      	add	r3, r2
 8008420:	460a      	mov	r2, r1
 8008422:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008426:	2b07      	cmp	r3, #7
 8008428:	d9e8      	bls.n	80083fc <gen_numname+0xe8>
}
 800842a:	bf00      	nop
 800842c:	bf00      	nop
 800842e:	3730      	adds	r7, #48	; 0x30
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800843c:	2300      	movs	r3, #0
 800843e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008440:	230b      	movs	r3, #11
 8008442:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008444:	7bfb      	ldrb	r3, [r7, #15]
 8008446:	b2da      	uxtb	r2, r3
 8008448:	0852      	lsrs	r2, r2, #1
 800844a:	01db      	lsls	r3, r3, #7
 800844c:	4313      	orrs	r3, r2
 800844e:	b2da      	uxtb	r2, r3
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	1c59      	adds	r1, r3, #1
 8008454:	6079      	str	r1, [r7, #4]
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	4413      	add	r3, r2
 800845a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	3b01      	subs	r3, #1
 8008460:	60bb      	str	r3, [r7, #8]
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d1ed      	bne.n	8008444 <sum_sfn+0x10>
	return sum;
 8008468:	7bfb      	ldrb	r3, [r7, #15]
}
 800846a:	4618      	mov	r0, r3
 800846c:	3714      	adds	r7, #20
 800846e:	46bd      	mov	sp, r7
 8008470:	bc80      	pop	{r7}
 8008472:	4770      	bx	lr

08008474 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b086      	sub	sp, #24
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008482:	2100      	movs	r1, #0
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f7ff fc87 	bl	8007d98 <dir_sdi>
 800848a:	4603      	mov	r3, r0
 800848c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800848e:	7dfb      	ldrb	r3, [r7, #23]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d001      	beq.n	8008498 <dir_find+0x24>
 8008494:	7dfb      	ldrb	r3, [r7, #23]
 8008496:	e0a9      	b.n	80085ec <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008498:	23ff      	movs	r3, #255	; 0xff
 800849a:	753b      	strb	r3, [r7, #20]
 800849c:	7d3b      	ldrb	r3, [r7, #20]
 800849e:	757b      	strb	r3, [r7, #21]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f04f 32ff 	mov.w	r2, #4294967295
 80084a6:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	69db      	ldr	r3, [r3, #28]
 80084ac:	4619      	mov	r1, r3
 80084ae:	6938      	ldr	r0, [r7, #16]
 80084b0:	f7ff f892 	bl	80075d8 <move_window>
 80084b4:	4603      	mov	r3, r0
 80084b6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80084b8:	7dfb      	ldrb	r3, [r7, #23]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	f040 8090 	bne.w	80085e0 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6a1b      	ldr	r3, [r3, #32]
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80084c8:	7dbb      	ldrb	r3, [r7, #22]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d102      	bne.n	80084d4 <dir_find+0x60>
 80084ce:	2304      	movs	r3, #4
 80084d0:	75fb      	strb	r3, [r7, #23]
 80084d2:	e08a      	b.n	80085ea <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a1b      	ldr	r3, [r3, #32]
 80084d8:	330b      	adds	r3, #11
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80084e0:	73fb      	strb	r3, [r7, #15]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	7bfa      	ldrb	r2, [r7, #15]
 80084e6:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80084e8:	7dbb      	ldrb	r3, [r7, #22]
 80084ea:	2be5      	cmp	r3, #229	; 0xe5
 80084ec:	d007      	beq.n	80084fe <dir_find+0x8a>
 80084ee:	7bfb      	ldrb	r3, [r7, #15]
 80084f0:	f003 0308 	and.w	r3, r3, #8
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d009      	beq.n	800850c <dir_find+0x98>
 80084f8:	7bfb      	ldrb	r3, [r7, #15]
 80084fa:	2b0f      	cmp	r3, #15
 80084fc:	d006      	beq.n	800850c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80084fe:	23ff      	movs	r3, #255	; 0xff
 8008500:	757b      	strb	r3, [r7, #21]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f04f 32ff 	mov.w	r2, #4294967295
 8008508:	631a      	str	r2, [r3, #48]	; 0x30
 800850a:	e05e      	b.n	80085ca <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800850c:	7bfb      	ldrb	r3, [r7, #15]
 800850e:	2b0f      	cmp	r3, #15
 8008510:	d136      	bne.n	8008580 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800851c:	2b00      	cmp	r3, #0
 800851e:	d154      	bne.n	80085ca <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8008520:	7dbb      	ldrb	r3, [r7, #22]
 8008522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008526:	2b00      	cmp	r3, #0
 8008528:	d00d      	beq.n	8008546 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6a1b      	ldr	r3, [r3, #32]
 800852e:	7b5b      	ldrb	r3, [r3, #13]
 8008530:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8008532:	7dbb      	ldrb	r3, [r7, #22]
 8008534:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008538:	75bb      	strb	r3, [r7, #22]
 800853a:	7dbb      	ldrb	r3, [r7, #22]
 800853c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	695a      	ldr	r2, [r3, #20]
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008546:	7dba      	ldrb	r2, [r7, #22]
 8008548:	7d7b      	ldrb	r3, [r7, #21]
 800854a:	429a      	cmp	r2, r3
 800854c:	d115      	bne.n	800857a <dir_find+0x106>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6a1b      	ldr	r3, [r3, #32]
 8008552:	330d      	adds	r3, #13
 8008554:	781b      	ldrb	r3, [r3, #0]
 8008556:	7d3a      	ldrb	r2, [r7, #20]
 8008558:	429a      	cmp	r2, r3
 800855a:	d10e      	bne.n	800857a <dir_find+0x106>
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	691a      	ldr	r2, [r3, #16]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6a1b      	ldr	r3, [r3, #32]
 8008564:	4619      	mov	r1, r3
 8008566:	4610      	mov	r0, r2
 8008568:	f7ff fdfc 	bl	8008164 <cmp_lfn>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d003      	beq.n	800857a <dir_find+0x106>
 8008572:	7d7b      	ldrb	r3, [r7, #21]
 8008574:	3b01      	subs	r3, #1
 8008576:	b2db      	uxtb	r3, r3
 8008578:	e000      	b.n	800857c <dir_find+0x108>
 800857a:	23ff      	movs	r3, #255	; 0xff
 800857c:	757b      	strb	r3, [r7, #21]
 800857e:	e024      	b.n	80085ca <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008580:	7d7b      	ldrb	r3, [r7, #21]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d109      	bne.n	800859a <dir_find+0x126>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6a1b      	ldr	r3, [r3, #32]
 800858a:	4618      	mov	r0, r3
 800858c:	f7ff ff52 	bl	8008434 <sum_sfn>
 8008590:	4603      	mov	r3, r0
 8008592:	461a      	mov	r2, r3
 8008594:	7d3b      	ldrb	r3, [r7, #20]
 8008596:	4293      	cmp	r3, r2
 8008598:	d024      	beq.n	80085e4 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80085a0:	f003 0301 	and.w	r3, r3, #1
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d10a      	bne.n	80085be <dir_find+0x14a>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6a18      	ldr	r0, [r3, #32]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	3324      	adds	r3, #36	; 0x24
 80085b0:	220b      	movs	r2, #11
 80085b2:	4619      	mov	r1, r3
 80085b4:	f7fe fe26 	bl	8007204 <mem_cmp>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d014      	beq.n	80085e8 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80085be:	23ff      	movs	r3, #255	; 0xff
 80085c0:	757b      	strb	r3, [r7, #21]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f04f 32ff 	mov.w	r2, #4294967295
 80085c8:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80085ca:	2100      	movs	r1, #0
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f7ff fc6c 	bl	8007eaa <dir_next>
 80085d2:	4603      	mov	r3, r0
 80085d4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80085d6:	7dfb      	ldrb	r3, [r7, #23]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	f43f af65 	beq.w	80084a8 <dir_find+0x34>
 80085de:	e004      	b.n	80085ea <dir_find+0x176>
		if (res != FR_OK) break;
 80085e0:	bf00      	nop
 80085e2:	e002      	b.n	80085ea <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80085e4:	bf00      	nop
 80085e6:	e000      	b.n	80085ea <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80085e8:	bf00      	nop

	return res;
 80085ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3718      	adds	r7, #24
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b08c      	sub	sp, #48	; 0x30
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008608:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800860c:	2b00      	cmp	r3, #0
 800860e:	d001      	beq.n	8008614 <dir_register+0x20>
 8008610:	2306      	movs	r3, #6
 8008612:	e0e0      	b.n	80087d6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8008614:	2300      	movs	r3, #0
 8008616:	627b      	str	r3, [r7, #36]	; 0x24
 8008618:	e002      	b.n	8008620 <dir_register+0x2c>
 800861a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800861c:	3301      	adds	r3, #1
 800861e:	627b      	str	r3, [r7, #36]	; 0x24
 8008620:	69fb      	ldr	r3, [r7, #28]
 8008622:	691a      	ldr	r2, [r3, #16]
 8008624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008626:	005b      	lsls	r3, r3, #1
 8008628:	4413      	add	r3, r2
 800862a:	881b      	ldrh	r3, [r3, #0]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1f4      	bne.n	800861a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8008636:	f107 030c 	add.w	r3, r7, #12
 800863a:	220c      	movs	r2, #12
 800863c:	4618      	mov	r0, r3
 800863e:	f7fe fda7 	bl	8007190 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8008642:	7dfb      	ldrb	r3, [r7, #23]
 8008644:	f003 0301 	and.w	r3, r3, #1
 8008648:	2b00      	cmp	r3, #0
 800864a:	d032      	beq.n	80086b2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2240      	movs	r2, #64	; 0x40
 8008650:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8008654:	2301      	movs	r3, #1
 8008656:	62bb      	str	r3, [r7, #40]	; 0x28
 8008658:	e016      	b.n	8008688 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	691a      	ldr	r2, [r3, #16]
 8008664:	f107 010c 	add.w	r1, r7, #12
 8008668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866a:	f7ff fe53 	bl	8008314 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f7ff ff00 	bl	8008474 <dir_find>
 8008674:	4603      	mov	r3, r0
 8008676:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800867a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800867e:	2b00      	cmp	r3, #0
 8008680:	d106      	bne.n	8008690 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8008682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008684:	3301      	adds	r3, #1
 8008686:	62bb      	str	r3, [r7, #40]	; 0x28
 8008688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800868a:	2b63      	cmp	r3, #99	; 0x63
 800868c:	d9e5      	bls.n	800865a <dir_register+0x66>
 800868e:	e000      	b.n	8008692 <dir_register+0x9e>
			if (res != FR_OK) break;
 8008690:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8008692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008694:	2b64      	cmp	r3, #100	; 0x64
 8008696:	d101      	bne.n	800869c <dir_register+0xa8>
 8008698:	2307      	movs	r3, #7
 800869a:	e09c      	b.n	80087d6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800869c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80086a0:	2b04      	cmp	r3, #4
 80086a2:	d002      	beq.n	80086aa <dir_register+0xb6>
 80086a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80086a8:	e095      	b.n	80087d6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80086aa:	7dfa      	ldrb	r2, [r7, #23]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80086b2:	7dfb      	ldrb	r3, [r7, #23]
 80086b4:	f003 0302 	and.w	r3, r3, #2
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d007      	beq.n	80086cc <dir_register+0xd8>
 80086bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086be:	330c      	adds	r3, #12
 80086c0:	4a47      	ldr	r2, [pc, #284]	; (80087e0 <dir_register+0x1ec>)
 80086c2:	fba2 2303 	umull	r2, r3, r2, r3
 80086c6:	089b      	lsrs	r3, r3, #2
 80086c8:	3301      	adds	r3, #1
 80086ca:	e000      	b.n	80086ce <dir_register+0xda>
 80086cc:	2301      	movs	r3, #1
 80086ce:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80086d0:	6a39      	ldr	r1, [r7, #32]
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f7ff fcbf 	bl	8008056 <dir_alloc>
 80086d8:	4603      	mov	r3, r0
 80086da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80086de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d148      	bne.n	8008778 <dir_register+0x184>
 80086e6:	6a3b      	ldr	r3, [r7, #32]
 80086e8:	3b01      	subs	r3, #1
 80086ea:	623b      	str	r3, [r7, #32]
 80086ec:	6a3b      	ldr	r3, [r7, #32]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d042      	beq.n	8008778 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	695a      	ldr	r2, [r3, #20]
 80086f6:	6a3b      	ldr	r3, [r7, #32]
 80086f8:	015b      	lsls	r3, r3, #5
 80086fa:	1ad3      	subs	r3, r2, r3
 80086fc:	4619      	mov	r1, r3
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f7ff fb4a 	bl	8007d98 <dir_sdi>
 8008704:	4603      	mov	r3, r0
 8008706:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800870a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800870e:	2b00      	cmp	r3, #0
 8008710:	d132      	bne.n	8008778 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	3324      	adds	r3, #36	; 0x24
 8008716:	4618      	mov	r0, r3
 8008718:	f7ff fe8c 	bl	8008434 <sum_sfn>
 800871c:	4603      	mov	r3, r0
 800871e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	69db      	ldr	r3, [r3, #28]
 8008724:	4619      	mov	r1, r3
 8008726:	69f8      	ldr	r0, [r7, #28]
 8008728:	f7fe ff56 	bl	80075d8 <move_window>
 800872c:	4603      	mov	r3, r0
 800872e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8008732:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008736:	2b00      	cmp	r3, #0
 8008738:	d11d      	bne.n	8008776 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	6918      	ldr	r0, [r3, #16]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6a19      	ldr	r1, [r3, #32]
 8008742:	6a3b      	ldr	r3, [r7, #32]
 8008744:	b2da      	uxtb	r2, r3
 8008746:	7efb      	ldrb	r3, [r7, #27]
 8008748:	f7ff fd7c 	bl	8008244 <put_lfn>
				fs->wflag = 1;
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	2201      	movs	r2, #1
 8008750:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8008752:	2100      	movs	r1, #0
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f7ff fba8 	bl	8007eaa <dir_next>
 800875a:	4603      	mov	r3, r0
 800875c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8008760:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008764:	2b00      	cmp	r3, #0
 8008766:	d107      	bne.n	8008778 <dir_register+0x184>
 8008768:	6a3b      	ldr	r3, [r7, #32]
 800876a:	3b01      	subs	r3, #1
 800876c:	623b      	str	r3, [r7, #32]
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1d5      	bne.n	8008720 <dir_register+0x12c>
 8008774:	e000      	b.n	8008778 <dir_register+0x184>
				if (res != FR_OK) break;
 8008776:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008778:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800877c:	2b00      	cmp	r3, #0
 800877e:	d128      	bne.n	80087d2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	69db      	ldr	r3, [r3, #28]
 8008784:	4619      	mov	r1, r3
 8008786:	69f8      	ldr	r0, [r7, #28]
 8008788:	f7fe ff26 	bl	80075d8 <move_window>
 800878c:	4603      	mov	r3, r0
 800878e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008792:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008796:	2b00      	cmp	r3, #0
 8008798:	d11b      	bne.n	80087d2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a1b      	ldr	r3, [r3, #32]
 800879e:	2220      	movs	r2, #32
 80087a0:	2100      	movs	r1, #0
 80087a2:	4618      	mov	r0, r3
 80087a4:	f7fe fd14 	bl	80071d0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6a18      	ldr	r0, [r3, #32]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	3324      	adds	r3, #36	; 0x24
 80087b0:	220b      	movs	r2, #11
 80087b2:	4619      	mov	r1, r3
 80087b4:	f7fe fcec 	bl	8007190 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	330c      	adds	r3, #12
 80087c4:	f002 0218 	and.w	r2, r2, #24
 80087c8:	b2d2      	uxtb	r2, r2
 80087ca:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80087cc:	69fb      	ldr	r3, [r7, #28]
 80087ce:	2201      	movs	r2, #1
 80087d0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80087d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3730      	adds	r7, #48	; 0x30
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	4ec4ec4f 	.word	0x4ec4ec4f

080087e4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b08a      	sub	sp, #40	; 0x28
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	613b      	str	r3, [r7, #16]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	691b      	ldr	r3, [r3, #16]
 80087fa:	60fb      	str	r3, [r7, #12]
 80087fc:	2300      	movs	r3, #0
 80087fe:	617b      	str	r3, [r7, #20]
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	1c5a      	adds	r2, r3, #1
 8008808:	61ba      	str	r2, [r7, #24]
 800880a:	693a      	ldr	r2, [r7, #16]
 800880c:	4413      	add	r3, r2
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8008812:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008814:	2b1f      	cmp	r3, #31
 8008816:	d940      	bls.n	800889a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008818:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800881a:	2b2f      	cmp	r3, #47	; 0x2f
 800881c:	d006      	beq.n	800882c <create_name+0x48>
 800881e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008820:	2b5c      	cmp	r3, #92	; 0x5c
 8008822:	d110      	bne.n	8008846 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008824:	e002      	b.n	800882c <create_name+0x48>
 8008826:	69bb      	ldr	r3, [r7, #24]
 8008828:	3301      	adds	r3, #1
 800882a:	61bb      	str	r3, [r7, #24]
 800882c:	693a      	ldr	r2, [r7, #16]
 800882e:	69bb      	ldr	r3, [r7, #24]
 8008830:	4413      	add	r3, r2
 8008832:	781b      	ldrb	r3, [r3, #0]
 8008834:	2b2f      	cmp	r3, #47	; 0x2f
 8008836:	d0f6      	beq.n	8008826 <create_name+0x42>
 8008838:	693a      	ldr	r2, [r7, #16]
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	4413      	add	r3, r2
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	2b5c      	cmp	r3, #92	; 0x5c
 8008842:	d0f0      	beq.n	8008826 <create_name+0x42>
			break;
 8008844:	e02a      	b.n	800889c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	2bfe      	cmp	r3, #254	; 0xfe
 800884a:	d901      	bls.n	8008850 <create_name+0x6c>
 800884c:	2306      	movs	r3, #6
 800884e:	e177      	b.n	8008b40 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8008850:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008852:	b2db      	uxtb	r3, r3
 8008854:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008856:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008858:	2101      	movs	r1, #1
 800885a:	4618      	mov	r0, r3
 800885c:	f001 feaa 	bl	800a5b4 <ff_convert>
 8008860:	4603      	mov	r3, r0
 8008862:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008864:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008866:	2b00      	cmp	r3, #0
 8008868:	d101      	bne.n	800886e <create_name+0x8a>
 800886a:	2306      	movs	r3, #6
 800886c:	e168      	b.n	8008b40 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800886e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008870:	2b7f      	cmp	r3, #127	; 0x7f
 8008872:	d809      	bhi.n	8008888 <create_name+0xa4>
 8008874:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008876:	4619      	mov	r1, r3
 8008878:	48b3      	ldr	r0, [pc, #716]	; (8008b48 <create_name+0x364>)
 800887a:	f7fe fce9 	bl	8007250 <chk_chr>
 800887e:	4603      	mov	r3, r0
 8008880:	2b00      	cmp	r3, #0
 8008882:	d001      	beq.n	8008888 <create_name+0xa4>
 8008884:	2306      	movs	r3, #6
 8008886:	e15b      	b.n	8008b40 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	1c5a      	adds	r2, r3, #1
 800888c:	617a      	str	r2, [r7, #20]
 800888e:	005b      	lsls	r3, r3, #1
 8008890:	68fa      	ldr	r2, [r7, #12]
 8008892:	4413      	add	r3, r2
 8008894:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008896:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008898:	e7b4      	b.n	8008804 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800889a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	441a      	add	r2, r3
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80088a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80088a8:	2b1f      	cmp	r3, #31
 80088aa:	d801      	bhi.n	80088b0 <create_name+0xcc>
 80088ac:	2304      	movs	r3, #4
 80088ae:	e000      	b.n	80088b2 <create_name+0xce>
 80088b0:	2300      	movs	r3, #0
 80088b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80088b6:	e011      	b.n	80088dc <create_name+0xf8>
		w = lfn[di - 1];
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80088be:	3b01      	subs	r3, #1
 80088c0:	005b      	lsls	r3, r3, #1
 80088c2:	68fa      	ldr	r2, [r7, #12]
 80088c4:	4413      	add	r3, r2
 80088c6:	881b      	ldrh	r3, [r3, #0]
 80088c8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 80088ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80088cc:	2b20      	cmp	r3, #32
 80088ce:	d002      	beq.n	80088d6 <create_name+0xf2>
 80088d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80088d2:	2b2e      	cmp	r3, #46	; 0x2e
 80088d4:	d106      	bne.n	80088e4 <create_name+0x100>
		di--;
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	3b01      	subs	r3, #1
 80088da:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d1ea      	bne.n	80088b8 <create_name+0xd4>
 80088e2:	e000      	b.n	80088e6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80088e4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	005b      	lsls	r3, r3, #1
 80088ea:	68fa      	ldr	r2, [r7, #12]
 80088ec:	4413      	add	r3, r2
 80088ee:	2200      	movs	r2, #0
 80088f0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d101      	bne.n	80088fc <create_name+0x118>
 80088f8:	2306      	movs	r3, #6
 80088fa:	e121      	b.n	8008b40 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	3324      	adds	r3, #36	; 0x24
 8008900:	220b      	movs	r2, #11
 8008902:	2120      	movs	r1, #32
 8008904:	4618      	mov	r0, r3
 8008906:	f7fe fc63 	bl	80071d0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800890a:	2300      	movs	r3, #0
 800890c:	61bb      	str	r3, [r7, #24]
 800890e:	e002      	b.n	8008916 <create_name+0x132>
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	3301      	adds	r3, #1
 8008914:	61bb      	str	r3, [r7, #24]
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	005b      	lsls	r3, r3, #1
 800891a:	68fa      	ldr	r2, [r7, #12]
 800891c:	4413      	add	r3, r2
 800891e:	881b      	ldrh	r3, [r3, #0]
 8008920:	2b20      	cmp	r3, #32
 8008922:	d0f5      	beq.n	8008910 <create_name+0x12c>
 8008924:	69bb      	ldr	r3, [r7, #24]
 8008926:	005b      	lsls	r3, r3, #1
 8008928:	68fa      	ldr	r2, [r7, #12]
 800892a:	4413      	add	r3, r2
 800892c:	881b      	ldrh	r3, [r3, #0]
 800892e:	2b2e      	cmp	r3, #46	; 0x2e
 8008930:	d0ee      	beq.n	8008910 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8008932:	69bb      	ldr	r3, [r7, #24]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d009      	beq.n	800894c <create_name+0x168>
 8008938:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800893c:	f043 0303 	orr.w	r3, r3, #3
 8008940:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8008944:	e002      	b.n	800894c <create_name+0x168>
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	3b01      	subs	r3, #1
 800894a:	617b      	str	r3, [r7, #20]
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d009      	beq.n	8008966 <create_name+0x182>
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008958:	3b01      	subs	r3, #1
 800895a:	005b      	lsls	r3, r3, #1
 800895c:	68fa      	ldr	r2, [r7, #12]
 800895e:	4413      	add	r3, r2
 8008960:	881b      	ldrh	r3, [r3, #0]
 8008962:	2b2e      	cmp	r3, #46	; 0x2e
 8008964:	d1ef      	bne.n	8008946 <create_name+0x162>

	i = b = 0; ni = 8;
 8008966:	2300      	movs	r3, #0
 8008968:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800896c:	2300      	movs	r3, #0
 800896e:	623b      	str	r3, [r7, #32]
 8008970:	2308      	movs	r3, #8
 8008972:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	1c5a      	adds	r2, r3, #1
 8008978:	61ba      	str	r2, [r7, #24]
 800897a:	005b      	lsls	r3, r3, #1
 800897c:	68fa      	ldr	r2, [r7, #12]
 800897e:	4413      	add	r3, r2
 8008980:	881b      	ldrh	r3, [r3, #0]
 8008982:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8008984:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008986:	2b00      	cmp	r3, #0
 8008988:	f000 8090 	beq.w	8008aac <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800898c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800898e:	2b20      	cmp	r3, #32
 8008990:	d006      	beq.n	80089a0 <create_name+0x1bc>
 8008992:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008994:	2b2e      	cmp	r3, #46	; 0x2e
 8008996:	d10a      	bne.n	80089ae <create_name+0x1ca>
 8008998:	69ba      	ldr	r2, [r7, #24]
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	429a      	cmp	r2, r3
 800899e:	d006      	beq.n	80089ae <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80089a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089a4:	f043 0303 	orr.w	r3, r3, #3
 80089a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80089ac:	e07d      	b.n	8008aaa <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80089ae:	6a3a      	ldr	r2, [r7, #32]
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d203      	bcs.n	80089be <create_name+0x1da>
 80089b6:	69ba      	ldr	r2, [r7, #24]
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d123      	bne.n	8008a06 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80089be:	69fb      	ldr	r3, [r7, #28]
 80089c0:	2b0b      	cmp	r3, #11
 80089c2:	d106      	bne.n	80089d2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80089c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089c8:	f043 0303 	orr.w	r3, r3, #3
 80089cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80089d0:	e06f      	b.n	8008ab2 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80089d2:	69ba      	ldr	r2, [r7, #24]
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d005      	beq.n	80089e6 <create_name+0x202>
 80089da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089de:	f043 0303 	orr.w	r3, r3, #3
 80089e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 80089e6:	69ba      	ldr	r2, [r7, #24]
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d860      	bhi.n	8008ab0 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	61bb      	str	r3, [r7, #24]
 80089f2:	2308      	movs	r3, #8
 80089f4:	623b      	str	r3, [r7, #32]
 80089f6:	230b      	movs	r3, #11
 80089f8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80089fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008a04:	e051      	b.n	8008aaa <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8008a06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a08:	2b7f      	cmp	r3, #127	; 0x7f
 8008a0a:	d914      	bls.n	8008a36 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8008a0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a0e:	2100      	movs	r1, #0
 8008a10:	4618      	mov	r0, r3
 8008a12:	f001 fdcf 	bl	800a5b4 <ff_convert>
 8008a16:	4603      	mov	r3, r0
 8008a18:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8008a1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d004      	beq.n	8008a2a <create_name+0x246>
 8008a20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a22:	3b80      	subs	r3, #128	; 0x80
 8008a24:	4a49      	ldr	r2, [pc, #292]	; (8008b4c <create_name+0x368>)
 8008a26:	5cd3      	ldrb	r3, [r2, r3]
 8008a28:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8008a2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008a2e:	f043 0302 	orr.w	r3, r3, #2
 8008a32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8008a36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d007      	beq.n	8008a4c <create_name+0x268>
 8008a3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a3e:	4619      	mov	r1, r3
 8008a40:	4843      	ldr	r0, [pc, #268]	; (8008b50 <create_name+0x36c>)
 8008a42:	f7fe fc05 	bl	8007250 <chk_chr>
 8008a46:	4603      	mov	r3, r0
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d008      	beq.n	8008a5e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8008a4c:	235f      	movs	r3, #95	; 0x5f
 8008a4e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008a50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008a54:	f043 0303 	orr.w	r3, r3, #3
 8008a58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008a5c:	e01b      	b.n	8008a96 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8008a5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a60:	2b40      	cmp	r3, #64	; 0x40
 8008a62:	d909      	bls.n	8008a78 <create_name+0x294>
 8008a64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a66:	2b5a      	cmp	r3, #90	; 0x5a
 8008a68:	d806      	bhi.n	8008a78 <create_name+0x294>
					b |= 2;
 8008a6a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008a6e:	f043 0302 	orr.w	r3, r3, #2
 8008a72:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008a76:	e00e      	b.n	8008a96 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8008a78:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a7a:	2b60      	cmp	r3, #96	; 0x60
 8008a7c:	d90b      	bls.n	8008a96 <create_name+0x2b2>
 8008a7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a80:	2b7a      	cmp	r3, #122	; 0x7a
 8008a82:	d808      	bhi.n	8008a96 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8008a84:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008a88:	f043 0301 	orr.w	r3, r3, #1
 8008a8c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008a90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a92:	3b20      	subs	r3, #32
 8008a94:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8008a96:	6a3b      	ldr	r3, [r7, #32]
 8008a98:	1c5a      	adds	r2, r3, #1
 8008a9a:	623a      	str	r2, [r7, #32]
 8008a9c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008a9e:	b2d1      	uxtb	r1, r2
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	460a      	mov	r2, r1
 8008aa6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8008aaa:	e763      	b.n	8008974 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8008aac:	bf00      	nop
 8008aae:	e000      	b.n	8008ab2 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8008ab0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008ab8:	2be5      	cmp	r3, #229	; 0xe5
 8008aba:	d103      	bne.n	8008ac4 <create_name+0x2e0>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2205      	movs	r2, #5
 8008ac0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8008ac4:	69fb      	ldr	r3, [r7, #28]
 8008ac6:	2b08      	cmp	r3, #8
 8008ac8:	d104      	bne.n	8008ad4 <create_name+0x2f0>
 8008aca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8008ad4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ad8:	f003 030c 	and.w	r3, r3, #12
 8008adc:	2b0c      	cmp	r3, #12
 8008ade:	d005      	beq.n	8008aec <create_name+0x308>
 8008ae0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ae4:	f003 0303 	and.w	r3, r3, #3
 8008ae8:	2b03      	cmp	r3, #3
 8008aea:	d105      	bne.n	8008af8 <create_name+0x314>
 8008aec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008af0:	f043 0302 	orr.w	r3, r3, #2
 8008af4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8008af8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008afc:	f003 0302 	and.w	r3, r3, #2
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d117      	bne.n	8008b34 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8008b04:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008b08:	f003 0303 	and.w	r3, r3, #3
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d105      	bne.n	8008b1c <create_name+0x338>
 8008b10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008b14:	f043 0310 	orr.w	r3, r3, #16
 8008b18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8008b1c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008b20:	f003 030c 	and.w	r3, r3, #12
 8008b24:	2b04      	cmp	r3, #4
 8008b26:	d105      	bne.n	8008b34 <create_name+0x350>
 8008b28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008b2c:	f043 0308 	orr.w	r3, r3, #8
 8008b30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008b3a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8008b3e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3728      	adds	r7, #40	; 0x28
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}
 8008b48:	0800b078 	.word	0x0800b078
 8008b4c:	0800b114 	.word	0x0800b114
 8008b50:	0800b084 	.word	0x0800b084

08008b54 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b086      	sub	sp, #24
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
 8008b5c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008b68:	e002      	b.n	8008b70 <follow_path+0x1c>
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	603b      	str	r3, [r7, #0]
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	2b2f      	cmp	r3, #47	; 0x2f
 8008b76:	d0f8      	beq.n	8008b6a <follow_path+0x16>
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	781b      	ldrb	r3, [r3, #0]
 8008b7c:	2b5c      	cmp	r3, #92	; 0x5c
 8008b7e:	d0f4      	beq.n	8008b6a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	2200      	movs	r2, #0
 8008b84:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	781b      	ldrb	r3, [r3, #0]
 8008b8a:	2b1f      	cmp	r3, #31
 8008b8c:	d80a      	bhi.n	8008ba4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2280      	movs	r2, #128	; 0x80
 8008b92:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008b96:	2100      	movs	r1, #0
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f7ff f8fd 	bl	8007d98 <dir_sdi>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	75fb      	strb	r3, [r7, #23]
 8008ba2:	e048      	b.n	8008c36 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008ba4:	463b      	mov	r3, r7
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f7ff fe1b 	bl	80087e4 <create_name>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008bb2:	7dfb      	ldrb	r3, [r7, #23]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d139      	bne.n	8008c2c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f7ff fc5b 	bl	8008474 <dir_find>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008bc8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008bca:	7dfb      	ldrb	r3, [r7, #23]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d00a      	beq.n	8008be6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008bd0:	7dfb      	ldrb	r3, [r7, #23]
 8008bd2:	2b04      	cmp	r3, #4
 8008bd4:	d12c      	bne.n	8008c30 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008bd6:	7afb      	ldrb	r3, [r7, #11]
 8008bd8:	f003 0304 	and.w	r3, r3, #4
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d127      	bne.n	8008c30 <follow_path+0xdc>
 8008be0:	2305      	movs	r3, #5
 8008be2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008be4:	e024      	b.n	8008c30 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008be6:	7afb      	ldrb	r3, [r7, #11]
 8008be8:	f003 0304 	and.w	r3, r3, #4
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d121      	bne.n	8008c34 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	799b      	ldrb	r3, [r3, #6]
 8008bf4:	f003 0310 	and.w	r3, r3, #16
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d102      	bne.n	8008c02 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008bfc:	2305      	movs	r3, #5
 8008bfe:	75fb      	strb	r3, [r7, #23]
 8008c00:	e019      	b.n	8008c36 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	695b      	ldr	r3, [r3, #20]
 8008c0c:	68fa      	ldr	r2, [r7, #12]
 8008c0e:	8992      	ldrh	r2, [r2, #12]
 8008c10:	fbb3 f0f2 	udiv	r0, r3, r2
 8008c14:	fb02 f200 	mul.w	r2, r2, r0
 8008c18:	1a9b      	subs	r3, r3, r2
 8008c1a:	440b      	add	r3, r1
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	68f8      	ldr	r0, [r7, #12]
 8008c20:	f7ff fa60 	bl	80080e4 <ld_clust>
 8008c24:	4602      	mov	r2, r0
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008c2a:	e7bb      	b.n	8008ba4 <follow_path+0x50>
			if (res != FR_OK) break;
 8008c2c:	bf00      	nop
 8008c2e:	e002      	b.n	8008c36 <follow_path+0xe2>
				break;
 8008c30:	bf00      	nop
 8008c32:	e000      	b.n	8008c36 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008c34:	bf00      	nop
			}
		}
	}

	return res;
 8008c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3718      	adds	r7, #24
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b087      	sub	sp, #28
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008c48:	f04f 33ff 	mov.w	r3, #4294967295
 8008c4c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d031      	beq.n	8008cba <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	617b      	str	r3, [r7, #20]
 8008c5c:	e002      	b.n	8008c64 <get_ldnumber+0x24>
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	3301      	adds	r3, #1
 8008c62:	617b      	str	r3, [r7, #20]
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	781b      	ldrb	r3, [r3, #0]
 8008c68:	2b1f      	cmp	r3, #31
 8008c6a:	d903      	bls.n	8008c74 <get_ldnumber+0x34>
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	2b3a      	cmp	r3, #58	; 0x3a
 8008c72:	d1f4      	bne.n	8008c5e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	781b      	ldrb	r3, [r3, #0]
 8008c78:	2b3a      	cmp	r3, #58	; 0x3a
 8008c7a:	d11c      	bne.n	8008cb6 <get_ldnumber+0x76>
			tp = *path;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	1c5a      	adds	r2, r3, #1
 8008c86:	60fa      	str	r2, [r7, #12]
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	3b30      	subs	r3, #48	; 0x30
 8008c8c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	2b09      	cmp	r3, #9
 8008c92:	d80e      	bhi.n	8008cb2 <get_ldnumber+0x72>
 8008c94:	68fa      	ldr	r2, [r7, #12]
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	429a      	cmp	r2, r3
 8008c9a:	d10a      	bne.n	8008cb2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d107      	bne.n	8008cb2 <get_ldnumber+0x72>
					vol = (int)i;
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	3301      	adds	r3, #1
 8008caa:	617b      	str	r3, [r7, #20]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	697a      	ldr	r2, [r7, #20]
 8008cb0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	e002      	b.n	8008cbc <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008cba:	693b      	ldr	r3, [r7, #16]
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	371c      	adds	r7, #28
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bc80      	pop	{r7}
 8008cc4:	4770      	bx	lr
	...

08008cc8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
 8008cd0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	70da      	strb	r2, [r3, #3]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f04f 32ff 	mov.w	r2, #4294967295
 8008cde:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008ce0:	6839      	ldr	r1, [r7, #0]
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f7fe fc78 	bl	80075d8 <move_window>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d001      	beq.n	8008cf2 <check_fs+0x2a>
 8008cee:	2304      	movs	r3, #4
 8008cf0:	e038      	b.n	8008d64 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	3338      	adds	r3, #56	; 0x38
 8008cf6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f7fe f9ca 	bl	8007094 <ld_word>
 8008d00:	4603      	mov	r3, r0
 8008d02:	461a      	mov	r2, r3
 8008d04:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008d08:	429a      	cmp	r2, r3
 8008d0a:	d001      	beq.n	8008d10 <check_fs+0x48>
 8008d0c:	2303      	movs	r3, #3
 8008d0e:	e029      	b.n	8008d64 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008d16:	2be9      	cmp	r3, #233	; 0xe9
 8008d18:	d009      	beq.n	8008d2e <check_fs+0x66>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008d20:	2beb      	cmp	r3, #235	; 0xeb
 8008d22:	d11e      	bne.n	8008d62 <check_fs+0x9a>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008d2a:	2b90      	cmp	r3, #144	; 0x90
 8008d2c:	d119      	bne.n	8008d62 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	3338      	adds	r3, #56	; 0x38
 8008d32:	3336      	adds	r3, #54	; 0x36
 8008d34:	4618      	mov	r0, r3
 8008d36:	f7fe f9c4 	bl	80070c2 <ld_dword>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008d40:	4a0a      	ldr	r2, [pc, #40]	; (8008d6c <check_fs+0xa4>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d101      	bne.n	8008d4a <check_fs+0x82>
 8008d46:	2300      	movs	r3, #0
 8008d48:	e00c      	b.n	8008d64 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	3338      	adds	r3, #56	; 0x38
 8008d4e:	3352      	adds	r3, #82	; 0x52
 8008d50:	4618      	mov	r0, r3
 8008d52:	f7fe f9b6 	bl	80070c2 <ld_dword>
 8008d56:	4603      	mov	r3, r0
 8008d58:	4a05      	ldr	r2, [pc, #20]	; (8008d70 <check_fs+0xa8>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d101      	bne.n	8008d62 <check_fs+0x9a>
 8008d5e:	2300      	movs	r3, #0
 8008d60:	e000      	b.n	8008d64 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008d62:	2302      	movs	r3, #2
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3708      	adds	r7, #8
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	00544146 	.word	0x00544146
 8008d70:	33544146 	.word	0x33544146

08008d74 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b096      	sub	sp, #88	; 0x58
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	60f8      	str	r0, [r7, #12]
 8008d7c:	60b9      	str	r1, [r7, #8]
 8008d7e:	4613      	mov	r3, r2
 8008d80:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	2200      	movs	r2, #0
 8008d86:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008d88:	68f8      	ldr	r0, [r7, #12]
 8008d8a:	f7ff ff59 	bl	8008c40 <get_ldnumber>
 8008d8e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008d90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	da01      	bge.n	8008d9a <find_volume+0x26>
 8008d96:	230b      	movs	r3, #11
 8008d98:	e268      	b.n	800926c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008d9a:	4ab0      	ldr	r2, [pc, #704]	; (800905c <find_volume+0x2e8>)
 8008d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008da2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d101      	bne.n	8008dae <find_volume+0x3a>
 8008daa:	230c      	movs	r3, #12
 8008dac:	e25e      	b.n	800926c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008db2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008db4:	79fb      	ldrb	r3, [r7, #7]
 8008db6:	f023 0301 	bic.w	r3, r3, #1
 8008dba:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d01a      	beq.n	8008dfa <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dc6:	785b      	ldrb	r3, [r3, #1]
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f7fe f8c5 	bl	8006f58 <disk_status>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008dd4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008dd8:	f003 0301 	and.w	r3, r3, #1
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d10c      	bne.n	8008dfa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008de0:	79fb      	ldrb	r3, [r7, #7]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d007      	beq.n	8008df6 <find_volume+0x82>
 8008de6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008dea:	f003 0304 	and.w	r3, r3, #4
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d001      	beq.n	8008df6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008df2:	230a      	movs	r3, #10
 8008df4:	e23a      	b.n	800926c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8008df6:	2300      	movs	r3, #0
 8008df8:	e238      	b.n	800926c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008e00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e02:	b2da      	uxtb	r2, r3
 8008e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e06:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e0a:	785b      	ldrb	r3, [r3, #1]
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f7fe f8bd 	bl	8006f8c <disk_initialize>
 8008e12:	4603      	mov	r3, r0
 8008e14:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008e18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e1c:	f003 0301 	and.w	r3, r3, #1
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d001      	beq.n	8008e28 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008e24:	2303      	movs	r3, #3
 8008e26:	e221      	b.n	800926c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008e28:	79fb      	ldrb	r3, [r7, #7]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d007      	beq.n	8008e3e <find_volume+0xca>
 8008e2e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e32:	f003 0304 	and.w	r3, r3, #4
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d001      	beq.n	8008e3e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008e3a:	230a      	movs	r3, #10
 8008e3c:	e216      	b.n	800926c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8008e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e40:	7858      	ldrb	r0, [r3, #1]
 8008e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e44:	330c      	adds	r3, #12
 8008e46:	461a      	mov	r2, r3
 8008e48:	2102      	movs	r1, #2
 8008e4a:	f7fe f905 	bl	8007058 <disk_ioctl>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d001      	beq.n	8008e58 <find_volume+0xe4>
 8008e54:	2301      	movs	r3, #1
 8008e56:	e209      	b.n	800926c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8008e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e5a:	899b      	ldrh	r3, [r3, #12]
 8008e5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e60:	d80d      	bhi.n	8008e7e <find_volume+0x10a>
 8008e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e64:	899b      	ldrh	r3, [r3, #12]
 8008e66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e6a:	d308      	bcc.n	8008e7e <find_volume+0x10a>
 8008e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e6e:	899b      	ldrh	r3, [r3, #12]
 8008e70:	461a      	mov	r2, r3
 8008e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e74:	899b      	ldrh	r3, [r3, #12]
 8008e76:	3b01      	subs	r3, #1
 8008e78:	4013      	ands	r3, r2
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d001      	beq.n	8008e82 <find_volume+0x10e>
 8008e7e:	2301      	movs	r3, #1
 8008e80:	e1f4      	b.n	800926c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008e82:	2300      	movs	r3, #0
 8008e84:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008e86:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008e88:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008e8a:	f7ff ff1d 	bl	8008cc8 <check_fs>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008e94:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008e98:	2b02      	cmp	r3, #2
 8008e9a:	d14b      	bne.n	8008f34 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	643b      	str	r3, [r7, #64]	; 0x40
 8008ea0:	e01f      	b.n	8008ee2 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ea4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8008ea8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008eaa:	011b      	lsls	r3, r3, #4
 8008eac:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008eb0:	4413      	add	r3, r2
 8008eb2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb6:	3304      	adds	r3, #4
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d006      	beq.n	8008ecc <find_volume+0x158>
 8008ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec0:	3308      	adds	r3, #8
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f7fe f8fd 	bl	80070c2 <ld_dword>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	e000      	b.n	8008ece <find_volume+0x15a>
 8008ecc:	2200      	movs	r2, #0
 8008ece:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ed0:	009b      	lsls	r3, r3, #2
 8008ed2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008ed6:	440b      	add	r3, r1
 8008ed8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008edc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ede:	3301      	adds	r3, #1
 8008ee0:	643b      	str	r3, [r7, #64]	; 0x40
 8008ee2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ee4:	2b03      	cmp	r3, #3
 8008ee6:	d9dc      	bls.n	8008ea2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008ee8:	2300      	movs	r3, #0
 8008eea:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008eec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d002      	beq.n	8008ef8 <find_volume+0x184>
 8008ef2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ef4:	3b01      	subs	r3, #1
 8008ef6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008ef8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008f00:	4413      	add	r3, r2
 8008f02:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008f06:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008f08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d005      	beq.n	8008f1a <find_volume+0x1a6>
 8008f0e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008f10:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008f12:	f7ff fed9 	bl	8008cc8 <check_fs>
 8008f16:	4603      	mov	r3, r0
 8008f18:	e000      	b.n	8008f1c <find_volume+0x1a8>
 8008f1a:	2303      	movs	r3, #3
 8008f1c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008f20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d905      	bls.n	8008f34 <find_volume+0x1c0>
 8008f28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	643b      	str	r3, [r7, #64]	; 0x40
 8008f2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f30:	2b03      	cmp	r3, #3
 8008f32:	d9e1      	bls.n	8008ef8 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008f34:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f38:	2b04      	cmp	r3, #4
 8008f3a:	d101      	bne.n	8008f40 <find_volume+0x1cc>
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e195      	b.n	800926c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008f40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d901      	bls.n	8008f4c <find_volume+0x1d8>
 8008f48:	230d      	movs	r3, #13
 8008f4a:	e18f      	b.n	800926c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f4e:	3338      	adds	r3, #56	; 0x38
 8008f50:	330b      	adds	r3, #11
 8008f52:	4618      	mov	r0, r3
 8008f54:	f7fe f89e 	bl	8007094 <ld_word>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f5e:	899b      	ldrh	r3, [r3, #12]
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d001      	beq.n	8008f68 <find_volume+0x1f4>
 8008f64:	230d      	movs	r3, #13
 8008f66:	e181      	b.n	800926c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f6a:	3338      	adds	r3, #56	; 0x38
 8008f6c:	3316      	adds	r3, #22
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f7fe f890 	bl	8007094 <ld_word>
 8008f74:	4603      	mov	r3, r0
 8008f76:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008f78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d106      	bne.n	8008f8c <find_volume+0x218>
 8008f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f80:	3338      	adds	r3, #56	; 0x38
 8008f82:	3324      	adds	r3, #36	; 0x24
 8008f84:	4618      	mov	r0, r3
 8008f86:	f7fe f89c 	bl	80070c2 <ld_dword>
 8008f8a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f8e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008f90:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f94:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8008f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f9a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f9e:	789b      	ldrb	r3, [r3, #2]
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d005      	beq.n	8008fb0 <find_volume+0x23c>
 8008fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa6:	789b      	ldrb	r3, [r3, #2]
 8008fa8:	2b02      	cmp	r3, #2
 8008faa:	d001      	beq.n	8008fb0 <find_volume+0x23c>
 8008fac:	230d      	movs	r3, #13
 8008fae:	e15d      	b.n	800926c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb2:	789b      	ldrb	r3, [r3, #2]
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fb8:	fb02 f303 	mul.w	r3, r2, r3
 8008fbc:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008fc4:	b29a      	uxth	r2, r3
 8008fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fcc:	895b      	ldrh	r3, [r3, #10]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d008      	beq.n	8008fe4 <find_volume+0x270>
 8008fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd4:	895b      	ldrh	r3, [r3, #10]
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fda:	895b      	ldrh	r3, [r3, #10]
 8008fdc:	3b01      	subs	r3, #1
 8008fde:	4013      	ands	r3, r2
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d001      	beq.n	8008fe8 <find_volume+0x274>
 8008fe4:	230d      	movs	r3, #13
 8008fe6:	e141      	b.n	800926c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fea:	3338      	adds	r3, #56	; 0x38
 8008fec:	3311      	adds	r3, #17
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f7fe f850 	bl	8007094 <ld_word>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ffa:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ffe:	891b      	ldrh	r3, [r3, #8]
 8009000:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009002:	8992      	ldrh	r2, [r2, #12]
 8009004:	0952      	lsrs	r2, r2, #5
 8009006:	b292      	uxth	r2, r2
 8009008:	fbb3 f1f2 	udiv	r1, r3, r2
 800900c:	fb02 f201 	mul.w	r2, r2, r1
 8009010:	1a9b      	subs	r3, r3, r2
 8009012:	b29b      	uxth	r3, r3
 8009014:	2b00      	cmp	r3, #0
 8009016:	d001      	beq.n	800901c <find_volume+0x2a8>
 8009018:	230d      	movs	r3, #13
 800901a:	e127      	b.n	800926c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800901c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800901e:	3338      	adds	r3, #56	; 0x38
 8009020:	3313      	adds	r3, #19
 8009022:	4618      	mov	r0, r3
 8009024:	f7fe f836 	bl	8007094 <ld_word>
 8009028:	4603      	mov	r3, r0
 800902a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800902c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800902e:	2b00      	cmp	r3, #0
 8009030:	d106      	bne.n	8009040 <find_volume+0x2cc>
 8009032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009034:	3338      	adds	r3, #56	; 0x38
 8009036:	3320      	adds	r3, #32
 8009038:	4618      	mov	r0, r3
 800903a:	f7fe f842 	bl	80070c2 <ld_dword>
 800903e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009042:	3338      	adds	r3, #56	; 0x38
 8009044:	330e      	adds	r3, #14
 8009046:	4618      	mov	r0, r3
 8009048:	f7fe f824 	bl	8007094 <ld_word>
 800904c:	4603      	mov	r3, r0
 800904e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009050:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009052:	2b00      	cmp	r3, #0
 8009054:	d104      	bne.n	8009060 <find_volume+0x2ec>
 8009056:	230d      	movs	r3, #13
 8009058:	e108      	b.n	800926c <find_volume+0x4f8>
 800905a:	bf00      	nop
 800905c:	2000013c 	.word	0x2000013c

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009060:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009062:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009064:	4413      	add	r3, r2
 8009066:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009068:	8911      	ldrh	r1, [r2, #8]
 800906a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800906c:	8992      	ldrh	r2, [r2, #12]
 800906e:	0952      	lsrs	r2, r2, #5
 8009070:	b292      	uxth	r2, r2
 8009072:	fbb1 f2f2 	udiv	r2, r1, r2
 8009076:	b292      	uxth	r2, r2
 8009078:	4413      	add	r3, r2
 800907a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800907c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800907e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009080:	429a      	cmp	r2, r3
 8009082:	d201      	bcs.n	8009088 <find_volume+0x314>
 8009084:	230d      	movs	r3, #13
 8009086:	e0f1      	b.n	800926c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009088:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800908a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800908c:	1ad3      	subs	r3, r2, r3
 800908e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009090:	8952      	ldrh	r2, [r2, #10]
 8009092:	fbb3 f3f2 	udiv	r3, r3, r2
 8009096:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800909a:	2b00      	cmp	r3, #0
 800909c:	d101      	bne.n	80090a2 <find_volume+0x32e>
 800909e:	230d      	movs	r3, #13
 80090a0:	e0e4      	b.n	800926c <find_volume+0x4f8>
		fmt = FS_FAT32;
 80090a2:	2303      	movs	r3, #3
 80090a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80090a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090aa:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d802      	bhi.n	80090b8 <find_volume+0x344>
 80090b2:	2302      	movs	r3, #2
 80090b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80090b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ba:	f640 72f5 	movw	r2, #4085	; 0xff5
 80090be:	4293      	cmp	r3, r2
 80090c0:	d802      	bhi.n	80090c8 <find_volume+0x354>
 80090c2:	2301      	movs	r3, #1
 80090c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80090c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ca:	1c9a      	adds	r2, r3, #2
 80090cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ce:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80090d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090d2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80090d4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80090d6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80090d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090da:	441a      	add	r2, r3
 80090dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090de:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80090e0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80090e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e4:	441a      	add	r2, r3
 80090e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090e8:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 80090ea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80090ee:	2b03      	cmp	r3, #3
 80090f0:	d11e      	bne.n	8009130 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80090f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f4:	3338      	adds	r3, #56	; 0x38
 80090f6:	332a      	adds	r3, #42	; 0x2a
 80090f8:	4618      	mov	r0, r3
 80090fa:	f7fd ffcb 	bl	8007094 <ld_word>
 80090fe:	4603      	mov	r3, r0
 8009100:	2b00      	cmp	r3, #0
 8009102:	d001      	beq.n	8009108 <find_volume+0x394>
 8009104:	230d      	movs	r3, #13
 8009106:	e0b1      	b.n	800926c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800910a:	891b      	ldrh	r3, [r3, #8]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d001      	beq.n	8009114 <find_volume+0x3a0>
 8009110:	230d      	movs	r3, #13
 8009112:	e0ab      	b.n	800926c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009116:	3338      	adds	r3, #56	; 0x38
 8009118:	332c      	adds	r3, #44	; 0x2c
 800911a:	4618      	mov	r0, r3
 800911c:	f7fd ffd1 	bl	80070c2 <ld_dword>
 8009120:	4602      	mov	r2, r0
 8009122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009124:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009128:	69db      	ldr	r3, [r3, #28]
 800912a:	009b      	lsls	r3, r3, #2
 800912c:	647b      	str	r3, [r7, #68]	; 0x44
 800912e:	e01f      	b.n	8009170 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009132:	891b      	ldrh	r3, [r3, #8]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d101      	bne.n	800913c <find_volume+0x3c8>
 8009138:	230d      	movs	r3, #13
 800913a:	e097      	b.n	800926c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800913c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800913e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009140:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009142:	441a      	add	r2, r3
 8009144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009146:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009148:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800914c:	2b02      	cmp	r3, #2
 800914e:	d103      	bne.n	8009158 <find_volume+0x3e4>
 8009150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009152:	69db      	ldr	r3, [r3, #28]
 8009154:	005b      	lsls	r3, r3, #1
 8009156:	e00a      	b.n	800916e <find_volume+0x3fa>
 8009158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800915a:	69da      	ldr	r2, [r3, #28]
 800915c:	4613      	mov	r3, r2
 800915e:	005b      	lsls	r3, r3, #1
 8009160:	4413      	add	r3, r2
 8009162:	085a      	lsrs	r2, r3, #1
 8009164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009166:	69db      	ldr	r3, [r3, #28]
 8009168:	f003 0301 	and.w	r3, r3, #1
 800916c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800916e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009172:	6a1a      	ldr	r2, [r3, #32]
 8009174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009176:	899b      	ldrh	r3, [r3, #12]
 8009178:	4619      	mov	r1, r3
 800917a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800917c:	440b      	add	r3, r1
 800917e:	3b01      	subs	r3, #1
 8009180:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009182:	8989      	ldrh	r1, [r1, #12]
 8009184:	fbb3 f3f1 	udiv	r3, r3, r1
 8009188:	429a      	cmp	r2, r3
 800918a:	d201      	bcs.n	8009190 <find_volume+0x41c>
 800918c:	230d      	movs	r3, #13
 800918e:	e06d      	b.n	800926c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009192:	f04f 32ff 	mov.w	r2, #4294967295
 8009196:	619a      	str	r2, [r3, #24]
 8009198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800919a:	699a      	ldr	r2, [r3, #24]
 800919c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800919e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80091a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091a2:	2280      	movs	r2, #128	; 0x80
 80091a4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80091a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80091aa:	2b03      	cmp	r3, #3
 80091ac:	d149      	bne.n	8009242 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80091ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091b0:	3338      	adds	r3, #56	; 0x38
 80091b2:	3330      	adds	r3, #48	; 0x30
 80091b4:	4618      	mov	r0, r3
 80091b6:	f7fd ff6d 	bl	8007094 <ld_word>
 80091ba:	4603      	mov	r3, r0
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d140      	bne.n	8009242 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 80091c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091c2:	3301      	adds	r3, #1
 80091c4:	4619      	mov	r1, r3
 80091c6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80091c8:	f7fe fa06 	bl	80075d8 <move_window>
 80091cc:	4603      	mov	r3, r0
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d137      	bne.n	8009242 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 80091d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091d4:	2200      	movs	r2, #0
 80091d6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80091d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091da:	3338      	adds	r3, #56	; 0x38
 80091dc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7fd ff57 	bl	8007094 <ld_word>
 80091e6:	4603      	mov	r3, r0
 80091e8:	461a      	mov	r2, r3
 80091ea:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d127      	bne.n	8009242 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80091f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f4:	3338      	adds	r3, #56	; 0x38
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7fd ff63 	bl	80070c2 <ld_dword>
 80091fc:	4603      	mov	r3, r0
 80091fe:	4a1d      	ldr	r2, [pc, #116]	; (8009274 <find_volume+0x500>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d11e      	bne.n	8009242 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009206:	3338      	adds	r3, #56	; 0x38
 8009208:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800920c:	4618      	mov	r0, r3
 800920e:	f7fd ff58 	bl	80070c2 <ld_dword>
 8009212:	4603      	mov	r3, r0
 8009214:	4a18      	ldr	r2, [pc, #96]	; (8009278 <find_volume+0x504>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d113      	bne.n	8009242 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800921a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800921c:	3338      	adds	r3, #56	; 0x38
 800921e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009222:	4618      	mov	r0, r3
 8009224:	f7fd ff4d 	bl	80070c2 <ld_dword>
 8009228:	4602      	mov	r2, r0
 800922a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800922c:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800922e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009230:	3338      	adds	r3, #56	; 0x38
 8009232:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009236:	4618      	mov	r0, r3
 8009238:	f7fd ff43 	bl	80070c2 <ld_dword>
 800923c:	4602      	mov	r2, r0
 800923e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009240:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009244:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009248:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800924a:	4b0c      	ldr	r3, [pc, #48]	; (800927c <find_volume+0x508>)
 800924c:	881b      	ldrh	r3, [r3, #0]
 800924e:	3301      	adds	r3, #1
 8009250:	b29a      	uxth	r2, r3
 8009252:	4b0a      	ldr	r3, [pc, #40]	; (800927c <find_volume+0x508>)
 8009254:	801a      	strh	r2, [r3, #0]
 8009256:	4b09      	ldr	r3, [pc, #36]	; (800927c <find_volume+0x508>)
 8009258:	881a      	ldrh	r2, [r3, #0]
 800925a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800925c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800925e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009260:	4a07      	ldr	r2, [pc, #28]	; (8009280 <find_volume+0x50c>)
 8009262:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009264:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009266:	f7fe f94f 	bl	8007508 <clear_lock>
#endif
	return FR_OK;
 800926a:	2300      	movs	r3, #0
}
 800926c:	4618      	mov	r0, r3
 800926e:	3758      	adds	r7, #88	; 0x58
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}
 8009274:	41615252 	.word	0x41615252
 8009278:	61417272 	.word	0x61417272
 800927c:	20000140 	.word	0x20000140
 8009280:	20000164 	.word	0x20000164

08009284 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b084      	sub	sp, #16
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800928e:	2309      	movs	r3, #9
 8009290:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d01c      	beq.n	80092d2 <validate+0x4e>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d018      	beq.n	80092d2 <validate+0x4e>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d013      	beq.n	80092d2 <validate+0x4e>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	889a      	ldrh	r2, [r3, #4]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	88db      	ldrh	r3, [r3, #6]
 80092b4:	429a      	cmp	r2, r3
 80092b6:	d10c      	bne.n	80092d2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	785b      	ldrb	r3, [r3, #1]
 80092be:	4618      	mov	r0, r3
 80092c0:	f7fd fe4a 	bl	8006f58 <disk_status>
 80092c4:	4603      	mov	r3, r0
 80092c6:	f003 0301 	and.w	r3, r3, #1
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d101      	bne.n	80092d2 <validate+0x4e>
			res = FR_OK;
 80092ce:	2300      	movs	r3, #0
 80092d0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80092d2:	7bfb      	ldrb	r3, [r7, #15]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d102      	bne.n	80092de <validate+0x5a>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	e000      	b.n	80092e0 <validate+0x5c>
 80092de:	2300      	movs	r3, #0
 80092e0:	683a      	ldr	r2, [r7, #0]
 80092e2:	6013      	str	r3, [r2, #0]
	return res;
 80092e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3710      	adds	r7, #16
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
	...

080092f0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b088      	sub	sp, #32
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	60f8      	str	r0, [r7, #12]
 80092f8:	60b9      	str	r1, [r7, #8]
 80092fa:	4613      	mov	r3, r2
 80092fc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009302:	f107 0310 	add.w	r3, r7, #16
 8009306:	4618      	mov	r0, r3
 8009308:	f7ff fc9a 	bl	8008c40 <get_ldnumber>
 800930c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800930e:	69fb      	ldr	r3, [r7, #28]
 8009310:	2b00      	cmp	r3, #0
 8009312:	da01      	bge.n	8009318 <f_mount+0x28>
 8009314:	230b      	movs	r3, #11
 8009316:	e02b      	b.n	8009370 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009318:	4a17      	ldr	r2, [pc, #92]	; (8009378 <f_mount+0x88>)
 800931a:	69fb      	ldr	r3, [r7, #28]
 800931c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009320:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009322:	69bb      	ldr	r3, [r7, #24]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d005      	beq.n	8009334 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009328:	69b8      	ldr	r0, [r7, #24]
 800932a:	f7fe f8ed 	bl	8007508 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800932e:	69bb      	ldr	r3, [r7, #24]
 8009330:	2200      	movs	r2, #0
 8009332:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d002      	beq.n	8009340 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	2200      	movs	r2, #0
 800933e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009340:	68fa      	ldr	r2, [r7, #12]
 8009342:	490d      	ldr	r1, [pc, #52]	; (8009378 <f_mount+0x88>)
 8009344:	69fb      	ldr	r3, [r7, #28]
 8009346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d002      	beq.n	8009356 <f_mount+0x66>
 8009350:	79fb      	ldrb	r3, [r7, #7]
 8009352:	2b01      	cmp	r3, #1
 8009354:	d001      	beq.n	800935a <f_mount+0x6a>
 8009356:	2300      	movs	r3, #0
 8009358:	e00a      	b.n	8009370 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800935a:	f107 010c 	add.w	r1, r7, #12
 800935e:	f107 0308 	add.w	r3, r7, #8
 8009362:	2200      	movs	r2, #0
 8009364:	4618      	mov	r0, r3
 8009366:	f7ff fd05 	bl	8008d74 <find_volume>
 800936a:	4603      	mov	r3, r0
 800936c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800936e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009370:	4618      	mov	r0, r3
 8009372:	3720      	adds	r7, #32
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}
 8009378:	2000013c 	.word	0x2000013c

0800937c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b09a      	sub	sp, #104	; 0x68
 8009380:	af00      	add	r7, sp, #0
 8009382:	60f8      	str	r0, [r7, #12]
 8009384:	60b9      	str	r1, [r7, #8]
 8009386:	4613      	mov	r3, r2
 8009388:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d101      	bne.n	8009394 <f_open+0x18>
 8009390:	2309      	movs	r3, #9
 8009392:	e1bb      	b.n	800970c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009394:	79fb      	ldrb	r3, [r7, #7]
 8009396:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800939a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800939c:	79fa      	ldrb	r2, [r7, #7]
 800939e:	f107 0114 	add.w	r1, r7, #20
 80093a2:	f107 0308 	add.w	r3, r7, #8
 80093a6:	4618      	mov	r0, r3
 80093a8:	f7ff fce4 	bl	8008d74 <find_volume>
 80093ac:	4603      	mov	r3, r0
 80093ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 80093b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	f040 819f 	bne.w	80096fa <f_open+0x37e>
		dj.obj.fs = fs;
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80093c0:	68ba      	ldr	r2, [r7, #8]
 80093c2:	f107 0318 	add.w	r3, r7, #24
 80093c6:	4611      	mov	r1, r2
 80093c8:	4618      	mov	r0, r3
 80093ca:	f7ff fbc3 	bl	8008b54 <follow_path>
 80093ce:	4603      	mov	r3, r0
 80093d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80093d4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d11a      	bne.n	8009412 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80093dc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80093e0:	b25b      	sxtb	r3, r3
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	da03      	bge.n	80093ee <f_open+0x72>
				res = FR_INVALID_NAME;
 80093e6:	2306      	movs	r3, #6
 80093e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80093ec:	e011      	b.n	8009412 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80093ee:	79fb      	ldrb	r3, [r7, #7]
 80093f0:	f023 0301 	bic.w	r3, r3, #1
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	bf14      	ite	ne
 80093f8:	2301      	movne	r3, #1
 80093fa:	2300      	moveq	r3, #0
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	461a      	mov	r2, r3
 8009400:	f107 0318 	add.w	r3, r7, #24
 8009404:	4611      	mov	r1, r2
 8009406:	4618      	mov	r0, r3
 8009408:	f7fd ff3c 	bl	8007284 <chk_lock>
 800940c:	4603      	mov	r3, r0
 800940e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009412:	79fb      	ldrb	r3, [r7, #7]
 8009414:	f003 031c 	and.w	r3, r3, #28
 8009418:	2b00      	cmp	r3, #0
 800941a:	d07f      	beq.n	800951c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800941c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009420:	2b00      	cmp	r3, #0
 8009422:	d017      	beq.n	8009454 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009424:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009428:	2b04      	cmp	r3, #4
 800942a:	d10e      	bne.n	800944a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800942c:	f7fd ff84 	bl	8007338 <enq_lock>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d006      	beq.n	8009444 <f_open+0xc8>
 8009436:	f107 0318 	add.w	r3, r7, #24
 800943a:	4618      	mov	r0, r3
 800943c:	f7ff f8da 	bl	80085f4 <dir_register>
 8009440:	4603      	mov	r3, r0
 8009442:	e000      	b.n	8009446 <f_open+0xca>
 8009444:	2312      	movs	r3, #18
 8009446:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800944a:	79fb      	ldrb	r3, [r7, #7]
 800944c:	f043 0308 	orr.w	r3, r3, #8
 8009450:	71fb      	strb	r3, [r7, #7]
 8009452:	e010      	b.n	8009476 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009454:	7fbb      	ldrb	r3, [r7, #30]
 8009456:	f003 0311 	and.w	r3, r3, #17
 800945a:	2b00      	cmp	r3, #0
 800945c:	d003      	beq.n	8009466 <f_open+0xea>
					res = FR_DENIED;
 800945e:	2307      	movs	r3, #7
 8009460:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009464:	e007      	b.n	8009476 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009466:	79fb      	ldrb	r3, [r7, #7]
 8009468:	f003 0304 	and.w	r3, r3, #4
 800946c:	2b00      	cmp	r3, #0
 800946e:	d002      	beq.n	8009476 <f_open+0xfa>
 8009470:	2308      	movs	r3, #8
 8009472:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009476:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800947a:	2b00      	cmp	r3, #0
 800947c:	d168      	bne.n	8009550 <f_open+0x1d4>
 800947e:	79fb      	ldrb	r3, [r7, #7]
 8009480:	f003 0308 	and.w	r3, r3, #8
 8009484:	2b00      	cmp	r3, #0
 8009486:	d063      	beq.n	8009550 <f_open+0x1d4>
				dw = GET_FATTIME();
 8009488:	f7fd fd0a 	bl	8006ea0 <get_fattime>
 800948c:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800948e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009490:	330e      	adds	r3, #14
 8009492:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009494:	4618      	mov	r0, r3
 8009496:	f7fd fe50 	bl	800713a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800949a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800949c:	3316      	adds	r3, #22
 800949e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80094a0:	4618      	mov	r0, r3
 80094a2:	f7fd fe4a 	bl	800713a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80094a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a8:	330b      	adds	r3, #11
 80094aa:	2220      	movs	r2, #32
 80094ac:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80094b2:	4611      	mov	r1, r2
 80094b4:	4618      	mov	r0, r3
 80094b6:	f7fe fe15 	bl	80080e4 <ld_clust>
 80094ba:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80094c0:	2200      	movs	r2, #0
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7fe fe2d 	bl	8008122 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80094c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ca:	331c      	adds	r3, #28
 80094cc:	2100      	movs	r1, #0
 80094ce:	4618      	mov	r0, r3
 80094d0:	f7fd fe33 	bl	800713a <st_dword>
					fs->wflag = 1;
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	2201      	movs	r2, #1
 80094d8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80094da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d037      	beq.n	8009550 <f_open+0x1d4>
						dw = fs->winsect;
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094e4:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80094e6:	f107 0318 	add.w	r3, r7, #24
 80094ea:	2200      	movs	r2, #0
 80094ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80094ee:	4618      	mov	r0, r3
 80094f0:	f7fe fb1e 	bl	8007b30 <remove_chain>
 80094f4:	4603      	mov	r3, r0
 80094f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 80094fa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d126      	bne.n	8009550 <f_open+0x1d4>
							res = move_window(fs, dw);
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009506:	4618      	mov	r0, r3
 8009508:	f7fe f866 	bl	80075d8 <move_window>
 800950c:	4603      	mov	r3, r0
 800950e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009516:	3a01      	subs	r2, #1
 8009518:	615a      	str	r2, [r3, #20]
 800951a:	e019      	b.n	8009550 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800951c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009520:	2b00      	cmp	r3, #0
 8009522:	d115      	bne.n	8009550 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009524:	7fbb      	ldrb	r3, [r7, #30]
 8009526:	f003 0310 	and.w	r3, r3, #16
 800952a:	2b00      	cmp	r3, #0
 800952c:	d003      	beq.n	8009536 <f_open+0x1ba>
					res = FR_NO_FILE;
 800952e:	2304      	movs	r3, #4
 8009530:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009534:	e00c      	b.n	8009550 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009536:	79fb      	ldrb	r3, [r7, #7]
 8009538:	f003 0302 	and.w	r3, r3, #2
 800953c:	2b00      	cmp	r3, #0
 800953e:	d007      	beq.n	8009550 <f_open+0x1d4>
 8009540:	7fbb      	ldrb	r3, [r7, #30]
 8009542:	f003 0301 	and.w	r3, r3, #1
 8009546:	2b00      	cmp	r3, #0
 8009548:	d002      	beq.n	8009550 <f_open+0x1d4>
						res = FR_DENIED;
 800954a:	2307      	movs	r3, #7
 800954c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8009550:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009554:	2b00      	cmp	r3, #0
 8009556:	d128      	bne.n	80095aa <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009558:	79fb      	ldrb	r3, [r7, #7]
 800955a:	f003 0308 	and.w	r3, r3, #8
 800955e:	2b00      	cmp	r3, #0
 8009560:	d003      	beq.n	800956a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8009562:	79fb      	ldrb	r3, [r7, #7]
 8009564:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009568:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009572:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009578:	79fb      	ldrb	r3, [r7, #7]
 800957a:	f023 0301 	bic.w	r3, r3, #1
 800957e:	2b00      	cmp	r3, #0
 8009580:	bf14      	ite	ne
 8009582:	2301      	movne	r3, #1
 8009584:	2300      	moveq	r3, #0
 8009586:	b2db      	uxtb	r3, r3
 8009588:	461a      	mov	r2, r3
 800958a:	f107 0318 	add.w	r3, r7, #24
 800958e:	4611      	mov	r1, r2
 8009590:	4618      	mov	r0, r3
 8009592:	f7fd fef1 	bl	8007378 <inc_lock>
 8009596:	4602      	mov	r2, r0
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	691b      	ldr	r3, [r3, #16]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d102      	bne.n	80095aa <f_open+0x22e>
 80095a4:	2302      	movs	r3, #2
 80095a6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80095aa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	f040 80a3 	bne.w	80096fa <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095b8:	4611      	mov	r1, r2
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fe fd92 	bl	80080e4 <ld_clust>
 80095c0:	4602      	mov	r2, r0
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80095c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095c8:	331c      	adds	r3, #28
 80095ca:	4618      	mov	r0, r3
 80095cc:	f7fd fd79 	bl	80070c2 <ld_dword>
 80095d0:	4602      	mov	r2, r0
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	2200      	movs	r2, #0
 80095da:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80095dc:	697a      	ldr	r2, [r7, #20]
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	88da      	ldrh	r2, [r3, #6]
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	79fa      	ldrb	r2, [r7, #7]
 80095ee:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	2200      	movs	r2, #0
 80095f4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2200      	movs	r2, #0
 80095fa:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2200      	movs	r2, #0
 8009600:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	3330      	adds	r3, #48	; 0x30
 8009606:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800960a:	2100      	movs	r1, #0
 800960c:	4618      	mov	r0, r3
 800960e:	f7fd fddf 	bl	80071d0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009612:	79fb      	ldrb	r3, [r7, #7]
 8009614:	f003 0320 	and.w	r3, r3, #32
 8009618:	2b00      	cmp	r3, #0
 800961a:	d06e      	beq.n	80096fa <f_open+0x37e>
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	68db      	ldr	r3, [r3, #12]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d06a      	beq.n	80096fa <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	68da      	ldr	r2, [r3, #12]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	895b      	ldrh	r3, [r3, #10]
 8009630:	461a      	mov	r2, r3
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	899b      	ldrh	r3, [r3, #12]
 8009636:	fb03 f302 	mul.w	r3, r3, r2
 800963a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	68db      	ldr	r3, [r3, #12]
 8009646:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009648:	e016      	b.n	8009678 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800964e:	4618      	mov	r0, r3
 8009650:	f7fe f87e 	bl	8007750 <get_fat>
 8009654:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8009656:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009658:	2b01      	cmp	r3, #1
 800965a:	d802      	bhi.n	8009662 <f_open+0x2e6>
 800965c:	2302      	movs	r3, #2
 800965e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009662:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009668:	d102      	bne.n	8009670 <f_open+0x2f4>
 800966a:	2301      	movs	r3, #1
 800966c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009670:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009672:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009674:	1ad3      	subs	r3, r2, r3
 8009676:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009678:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800967c:	2b00      	cmp	r3, #0
 800967e:	d103      	bne.n	8009688 <f_open+0x30c>
 8009680:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009682:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009684:	429a      	cmp	r2, r3
 8009686:	d8e0      	bhi.n	800964a <f_open+0x2ce>
				}
				fp->clust = clst;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800968c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800968e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009692:	2b00      	cmp	r3, #0
 8009694:	d131      	bne.n	80096fa <f_open+0x37e>
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	899b      	ldrh	r3, [r3, #12]
 800969a:	461a      	mov	r2, r3
 800969c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800969e:	fbb3 f1f2 	udiv	r1, r3, r2
 80096a2:	fb02 f201 	mul.w	r2, r2, r1
 80096a6:	1a9b      	subs	r3, r3, r2
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d026      	beq.n	80096fa <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80096b0:	4618      	mov	r0, r3
 80096b2:	f7fe f82f 	bl	8007714 <clust2sect>
 80096b6:	64f8      	str	r0, [r7, #76]	; 0x4c
 80096b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d103      	bne.n	80096c6 <f_open+0x34a>
						res = FR_INT_ERR;
 80096be:	2302      	movs	r3, #2
 80096c0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80096c4:	e019      	b.n	80096fa <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	899b      	ldrh	r3, [r3, #12]
 80096ca:	461a      	mov	r2, r3
 80096cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80096ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80096d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096d4:	441a      	add	r2, r3
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	7858      	ldrb	r0, [r3, #1]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6a1a      	ldr	r2, [r3, #32]
 80096e8:	2301      	movs	r3, #1
 80096ea:	f7fd fc75 	bl	8006fd8 <disk_read>
 80096ee:	4603      	mov	r3, r0
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d002      	beq.n	80096fa <f_open+0x37e>
 80096f4:	2301      	movs	r3, #1
 80096f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80096fa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d002      	beq.n	8009708 <f_open+0x38c>
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2200      	movs	r2, #0
 8009706:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009708:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800970c:	4618      	mov	r0, r3
 800970e:	3768      	adds	r7, #104	; 0x68
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b08c      	sub	sp, #48	; 0x30
 8009718:	af00      	add	r7, sp, #0
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	60b9      	str	r1, [r7, #8]
 800971e:	607a      	str	r2, [r7, #4]
 8009720:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	2200      	movs	r2, #0
 800972a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	f107 0210 	add.w	r2, r7, #16
 8009732:	4611      	mov	r1, r2
 8009734:	4618      	mov	r0, r3
 8009736:	f7ff fda5 	bl	8009284 <validate>
 800973a:	4603      	mov	r3, r0
 800973c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009740:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009744:	2b00      	cmp	r3, #0
 8009746:	d107      	bne.n	8009758 <f_write+0x44>
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	7d5b      	ldrb	r3, [r3, #21]
 800974c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009750:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009754:	2b00      	cmp	r3, #0
 8009756:	d002      	beq.n	800975e <f_write+0x4a>
 8009758:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800975c:	e16a      	b.n	8009a34 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	7d1b      	ldrb	r3, [r3, #20]
 8009762:	f003 0302 	and.w	r3, r3, #2
 8009766:	2b00      	cmp	r3, #0
 8009768:	d101      	bne.n	800976e <f_write+0x5a>
 800976a:	2307      	movs	r3, #7
 800976c:	e162      	b.n	8009a34 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	699a      	ldr	r2, [r3, #24]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	441a      	add	r2, r3
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	699b      	ldr	r3, [r3, #24]
 800977a:	429a      	cmp	r2, r3
 800977c:	f080 814c 	bcs.w	8009a18 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	699b      	ldr	r3, [r3, #24]
 8009784:	43db      	mvns	r3, r3
 8009786:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009788:	e146      	b.n	8009a18 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	699b      	ldr	r3, [r3, #24]
 800978e:	693a      	ldr	r2, [r7, #16]
 8009790:	8992      	ldrh	r2, [r2, #12]
 8009792:	fbb3 f1f2 	udiv	r1, r3, r2
 8009796:	fb02 f201 	mul.w	r2, r2, r1
 800979a:	1a9b      	subs	r3, r3, r2
 800979c:	2b00      	cmp	r3, #0
 800979e:	f040 80f1 	bne.w	8009984 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	699b      	ldr	r3, [r3, #24]
 80097a6:	693a      	ldr	r2, [r7, #16]
 80097a8:	8992      	ldrh	r2, [r2, #12]
 80097aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80097ae:	693a      	ldr	r2, [r7, #16]
 80097b0:	8952      	ldrh	r2, [r2, #10]
 80097b2:	3a01      	subs	r2, #1
 80097b4:	4013      	ands	r3, r2
 80097b6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d143      	bne.n	8009846 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	699b      	ldr	r3, [r3, #24]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d10c      	bne.n	80097e0 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80097cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d11a      	bne.n	8009808 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	2100      	movs	r1, #0
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7fe fa0f 	bl	8007bfa <create_chain>
 80097dc:	62b8      	str	r0, [r7, #40]	; 0x28
 80097de:	e013      	b.n	8009808 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d007      	beq.n	80097f8 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	699b      	ldr	r3, [r3, #24]
 80097ec:	4619      	mov	r1, r3
 80097ee:	68f8      	ldr	r0, [r7, #12]
 80097f0:	f7fe fa9b 	bl	8007d2a <clmt_clust>
 80097f4:	62b8      	str	r0, [r7, #40]	; 0x28
 80097f6:	e007      	b.n	8009808 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80097f8:	68fa      	ldr	r2, [r7, #12]
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	69db      	ldr	r3, [r3, #28]
 80097fe:	4619      	mov	r1, r3
 8009800:	4610      	mov	r0, r2
 8009802:	f7fe f9fa 	bl	8007bfa <create_chain>
 8009806:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800980a:	2b00      	cmp	r3, #0
 800980c:	f000 8109 	beq.w	8009a22 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009812:	2b01      	cmp	r3, #1
 8009814:	d104      	bne.n	8009820 <f_write+0x10c>
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2202      	movs	r2, #2
 800981a:	755a      	strb	r2, [r3, #21]
 800981c:	2302      	movs	r3, #2
 800981e:	e109      	b.n	8009a34 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009826:	d104      	bne.n	8009832 <f_write+0x11e>
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2201      	movs	r2, #1
 800982c:	755a      	strb	r2, [r3, #21]
 800982e:	2301      	movs	r3, #1
 8009830:	e100      	b.n	8009a34 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009836:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d102      	bne.n	8009846 <f_write+0x132>
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009844:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	7d1b      	ldrb	r3, [r3, #20]
 800984a:	b25b      	sxtb	r3, r3
 800984c:	2b00      	cmp	r3, #0
 800984e:	da18      	bge.n	8009882 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	7858      	ldrb	r0, [r3, #1]
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6a1a      	ldr	r2, [r3, #32]
 800985e:	2301      	movs	r3, #1
 8009860:	f7fd fbda 	bl	8007018 <disk_write>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	d004      	beq.n	8009874 <f_write+0x160>
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2201      	movs	r2, #1
 800986e:	755a      	strb	r2, [r3, #21]
 8009870:	2301      	movs	r3, #1
 8009872:	e0df      	b.n	8009a34 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	7d1b      	ldrb	r3, [r3, #20]
 8009878:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800987c:	b2da      	uxtb	r2, r3
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009882:	693a      	ldr	r2, [r7, #16]
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	69db      	ldr	r3, [r3, #28]
 8009888:	4619      	mov	r1, r3
 800988a:	4610      	mov	r0, r2
 800988c:	f7fd ff42 	bl	8007714 <clust2sect>
 8009890:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d104      	bne.n	80098a2 <f_write+0x18e>
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	2202      	movs	r2, #2
 800989c:	755a      	strb	r2, [r3, #21]
 800989e:	2302      	movs	r3, #2
 80098a0:	e0c8      	b.n	8009a34 <f_write+0x320>
			sect += csect;
 80098a2:	697a      	ldr	r2, [r7, #20]
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	4413      	add	r3, r2
 80098a8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80098aa:	693b      	ldr	r3, [r7, #16]
 80098ac:	899b      	ldrh	r3, [r3, #12]
 80098ae:	461a      	mov	r2, r3
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80098b6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80098b8:	6a3b      	ldr	r3, [r7, #32]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d043      	beq.n	8009946 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80098be:	69ba      	ldr	r2, [r7, #24]
 80098c0:	6a3b      	ldr	r3, [r7, #32]
 80098c2:	4413      	add	r3, r2
 80098c4:	693a      	ldr	r2, [r7, #16]
 80098c6:	8952      	ldrh	r2, [r2, #10]
 80098c8:	4293      	cmp	r3, r2
 80098ca:	d905      	bls.n	80098d8 <f_write+0x1c4>
					cc = fs->csize - csect;
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	895b      	ldrh	r3, [r3, #10]
 80098d0:	461a      	mov	r2, r3
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	1ad3      	subs	r3, r2, r3
 80098d6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	7858      	ldrb	r0, [r3, #1]
 80098dc:	6a3b      	ldr	r3, [r7, #32]
 80098de:	697a      	ldr	r2, [r7, #20]
 80098e0:	69f9      	ldr	r1, [r7, #28]
 80098e2:	f7fd fb99 	bl	8007018 <disk_write>
 80098e6:	4603      	mov	r3, r0
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d004      	beq.n	80098f6 <f_write+0x1e2>
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2201      	movs	r2, #1
 80098f0:	755a      	strb	r2, [r3, #21]
 80098f2:	2301      	movs	r3, #1
 80098f4:	e09e      	b.n	8009a34 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	6a1a      	ldr	r2, [r3, #32]
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	1ad3      	subs	r3, r2, r3
 80098fe:	6a3a      	ldr	r2, [r7, #32]
 8009900:	429a      	cmp	r2, r3
 8009902:	d918      	bls.n	8009936 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	6a1a      	ldr	r2, [r3, #32]
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	1ad3      	subs	r3, r2, r3
 8009912:	693a      	ldr	r2, [r7, #16]
 8009914:	8992      	ldrh	r2, [r2, #12]
 8009916:	fb02 f303 	mul.w	r3, r2, r3
 800991a:	69fa      	ldr	r2, [r7, #28]
 800991c:	18d1      	adds	r1, r2, r3
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	899b      	ldrh	r3, [r3, #12]
 8009922:	461a      	mov	r2, r3
 8009924:	f7fd fc34 	bl	8007190 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	7d1b      	ldrb	r3, [r3, #20]
 800992c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009930:	b2da      	uxtb	r2, r3
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	899b      	ldrh	r3, [r3, #12]
 800993a:	461a      	mov	r2, r3
 800993c:	6a3b      	ldr	r3, [r7, #32]
 800993e:	fb02 f303 	mul.w	r3, r2, r3
 8009942:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009944:	e04b      	b.n	80099de <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	6a1b      	ldr	r3, [r3, #32]
 800994a:	697a      	ldr	r2, [r7, #20]
 800994c:	429a      	cmp	r2, r3
 800994e:	d016      	beq.n	800997e <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	699a      	ldr	r2, [r3, #24]
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009958:	429a      	cmp	r2, r3
 800995a:	d210      	bcs.n	800997e <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	7858      	ldrb	r0, [r3, #1]
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009966:	2301      	movs	r3, #1
 8009968:	697a      	ldr	r2, [r7, #20]
 800996a:	f7fd fb35 	bl	8006fd8 <disk_read>
 800996e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009970:	2b00      	cmp	r3, #0
 8009972:	d004      	beq.n	800997e <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2201      	movs	r2, #1
 8009978:	755a      	strb	r2, [r3, #21]
 800997a:	2301      	movs	r3, #1
 800997c:	e05a      	b.n	8009a34 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	697a      	ldr	r2, [r7, #20]
 8009982:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	899b      	ldrh	r3, [r3, #12]
 8009988:	4618      	mov	r0, r3
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	699b      	ldr	r3, [r3, #24]
 800998e:	693a      	ldr	r2, [r7, #16]
 8009990:	8992      	ldrh	r2, [r2, #12]
 8009992:	fbb3 f1f2 	udiv	r1, r3, r2
 8009996:	fb02 f201 	mul.w	r2, r2, r1
 800999a:	1a9b      	subs	r3, r3, r2
 800999c:	1ac3      	subs	r3, r0, r3
 800999e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80099a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d901      	bls.n	80099ac <f_write+0x298>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	699b      	ldr	r3, [r3, #24]
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	8992      	ldrh	r2, [r2, #12]
 80099ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80099be:	fb02 f200 	mul.w	r2, r2, r0
 80099c2:	1a9b      	subs	r3, r3, r2
 80099c4:	440b      	add	r3, r1
 80099c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099c8:	69f9      	ldr	r1, [r7, #28]
 80099ca:	4618      	mov	r0, r3
 80099cc:	f7fd fbe0 	bl	8007190 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	7d1b      	ldrb	r3, [r3, #20]
 80099d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80099d8:	b2da      	uxtb	r2, r3
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80099de:	69fa      	ldr	r2, [r7, #28]
 80099e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e2:	4413      	add	r3, r2
 80099e4:	61fb      	str	r3, [r7, #28]
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	699a      	ldr	r2, [r3, #24]
 80099ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ec:	441a      	add	r2, r3
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	619a      	str	r2, [r3, #24]
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	68da      	ldr	r2, [r3, #12]
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	699b      	ldr	r3, [r3, #24]
 80099fa:	429a      	cmp	r2, r3
 80099fc:	bf38      	it	cc
 80099fe:	461a      	movcc	r2, r3
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	60da      	str	r2, [r3, #12]
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	681a      	ldr	r2, [r3, #0]
 8009a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a0a:	441a      	add	r2, r3
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	601a      	str	r2, [r3, #0]
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	f47f aeb5 	bne.w	800978a <f_write+0x76>
 8009a20:	e000      	b.n	8009a24 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009a22:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	7d1b      	ldrb	r3, [r3, #20]
 8009a28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a2c:	b2da      	uxtb	r2, r3
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3730      	adds	r7, #48	; 0x30
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b086      	sub	sp, #24
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f107 0208 	add.w	r2, r7, #8
 8009a4a:	4611      	mov	r1, r2
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	f7ff fc19 	bl	8009284 <validate>
 8009a52:	4603      	mov	r3, r0
 8009a54:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009a56:	7dfb      	ldrb	r3, [r7, #23]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d168      	bne.n	8009b2e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	7d1b      	ldrb	r3, [r3, #20]
 8009a60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d062      	beq.n	8009b2e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	7d1b      	ldrb	r3, [r3, #20]
 8009a6c:	b25b      	sxtb	r3, r3
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	da15      	bge.n	8009a9e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	7858      	ldrb	r0, [r3, #1]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6a1a      	ldr	r2, [r3, #32]
 8009a80:	2301      	movs	r3, #1
 8009a82:	f7fd fac9 	bl	8007018 <disk_write>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d001      	beq.n	8009a90 <f_sync+0x54>
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e04f      	b.n	8009b30 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	7d1b      	ldrb	r3, [r3, #20]
 8009a94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a98:	b2da      	uxtb	r2, r3
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009a9e:	f7fd f9ff 	bl	8006ea0 <get_fattime>
 8009aa2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009aa4:	68ba      	ldr	r2, [r7, #8]
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aaa:	4619      	mov	r1, r3
 8009aac:	4610      	mov	r0, r2
 8009aae:	f7fd fd93 	bl	80075d8 <move_window>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009ab6:	7dfb      	ldrb	r3, [r7, #23]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d138      	bne.n	8009b2e <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ac0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	330b      	adds	r3, #11
 8009ac6:	781a      	ldrb	r2, [r3, #0]
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	330b      	adds	r3, #11
 8009acc:	f042 0220 	orr.w	r2, r2, #32
 8009ad0:	b2d2      	uxtb	r2, r2
 8009ad2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6818      	ldr	r0, [r3, #0]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	689b      	ldr	r3, [r3, #8]
 8009adc:	461a      	mov	r2, r3
 8009ade:	68f9      	ldr	r1, [r7, #12]
 8009ae0:	f7fe fb1f 	bl	8008122 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f103 021c 	add.w	r2, r3, #28
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	68db      	ldr	r3, [r3, #12]
 8009aee:	4619      	mov	r1, r3
 8009af0:	4610      	mov	r0, r2
 8009af2:	f7fd fb22 	bl	800713a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	3316      	adds	r3, #22
 8009afa:	6939      	ldr	r1, [r7, #16]
 8009afc:	4618      	mov	r0, r3
 8009afe:	f7fd fb1c 	bl	800713a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	3312      	adds	r3, #18
 8009b06:	2100      	movs	r1, #0
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7fd fafc 	bl	8007106 <st_word>
					fs->wflag = 1;
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	2201      	movs	r2, #1
 8009b12:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	4618      	mov	r0, r3
 8009b18:	f7fd fd8c 	bl	8007634 <sync_fs>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	7d1b      	ldrb	r3, [r3, #20]
 8009b24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b28:	b2da      	uxtb	r2, r3
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009b2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3718      	adds	r7, #24
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}

08009b38 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b084      	sub	sp, #16
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f7ff ff7b 	bl	8009a3c <f_sync>
 8009b46:	4603      	mov	r3, r0
 8009b48:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009b4a:	7bfb      	ldrb	r3, [r7, #15]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d118      	bne.n	8009b82 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f107 0208 	add.w	r2, r7, #8
 8009b56:	4611      	mov	r1, r2
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f7ff fb93 	bl	8009284 <validate>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009b62:	7bfb      	ldrb	r3, [r7, #15]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d10c      	bne.n	8009b82 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	691b      	ldr	r3, [r3, #16]
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f7fd fc91 	bl	8007494 <dec_lock>
 8009b72:	4603      	mov	r3, r0
 8009b74:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009b76:	7bfb      	ldrb	r3, [r7, #15]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d102      	bne.n	8009b82 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3710      	adds	r7, #16
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b090      	sub	sp, #64	; 0x40
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f107 0208 	add.w	r2, r7, #8
 8009b9c:	4611      	mov	r1, r2
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7ff fb70 	bl	8009284 <validate>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8009baa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d103      	bne.n	8009bba <f_lseek+0x2e>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	7d5b      	ldrb	r3, [r3, #21]
 8009bb6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8009bba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d002      	beq.n	8009bc8 <f_lseek+0x3c>
 8009bc2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009bc6:	e201      	b.n	8009fcc <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	f000 80d9 	beq.w	8009d84 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bd8:	d15a      	bne.n	8009c90 <f_lseek+0x104>
			tbl = fp->cltbl;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bde:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be2:	1d1a      	adds	r2, r3, #4
 8009be4:	627a      	str	r2, [r7, #36]	; 0x24
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	617b      	str	r3, [r7, #20]
 8009bea:	2302      	movs	r3, #2
 8009bec:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	689b      	ldr	r3, [r3, #8]
 8009bf2:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8009bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d03a      	beq.n	8009c70 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8009bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bfc:	613b      	str	r3, [r7, #16]
 8009bfe:	2300      	movs	r3, #0
 8009c00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c04:	3302      	adds	r3, #2
 8009c06:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8009c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c0a:	60fb      	str	r3, [r7, #12]
 8009c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c0e:	3301      	adds	r3, #1
 8009c10:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009c16:	4618      	mov	r0, r3
 8009c18:	f7fd fd9a 	bl	8007750 <get_fat>
 8009c1c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8009c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d804      	bhi.n	8009c2e <f_lseek+0xa2>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2202      	movs	r2, #2
 8009c28:	755a      	strb	r2, [r3, #21]
 8009c2a:	2302      	movs	r3, #2
 8009c2c:	e1ce      	b.n	8009fcc <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c34:	d104      	bne.n	8009c40 <f_lseek+0xb4>
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2201      	movs	r2, #1
 8009c3a:	755a      	strb	r2, [r3, #21]
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	e1c5      	b.n	8009fcc <f_lseek+0x440>
					} while (cl == pcl + 1);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	3301      	adds	r3, #1
 8009c44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c46:	429a      	cmp	r2, r3
 8009c48:	d0de      	beq.n	8009c08 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8009c4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	d809      	bhi.n	8009c66 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8009c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c54:	1d1a      	adds	r2, r3, #4
 8009c56:	627a      	str	r2, [r7, #36]	; 0x24
 8009c58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c5a:	601a      	str	r2, [r3, #0]
 8009c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c5e:	1d1a      	adds	r2, r3, #4
 8009c60:	627a      	str	r2, [r7, #36]	; 0x24
 8009c62:	693a      	ldr	r2, [r7, #16]
 8009c64:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	69db      	ldr	r3, [r3, #28]
 8009c6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c6c:	429a      	cmp	r2, r3
 8009c6e:	d3c4      	bcc.n	8009bfa <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009c76:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8009c78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d803      	bhi.n	8009c88 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8009c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c82:	2200      	movs	r2, #0
 8009c84:	601a      	str	r2, [r3, #0]
 8009c86:	e19f      	b.n	8009fc8 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8009c88:	2311      	movs	r3, #17
 8009c8a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8009c8e:	e19b      	b.n	8009fc8 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	68db      	ldr	r3, [r3, #12]
 8009c94:	683a      	ldr	r2, [r7, #0]
 8009c96:	429a      	cmp	r2, r3
 8009c98:	d902      	bls.n	8009ca0 <f_lseek+0x114>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	683a      	ldr	r2, [r7, #0]
 8009ca4:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	f000 818d 	beq.w	8009fc8 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f7fe f838 	bl	8007d2a <clmt_clust>
 8009cba:	4602      	mov	r2, r0
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8009cc0:	68ba      	ldr	r2, [r7, #8]
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	69db      	ldr	r3, [r3, #28]
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	4610      	mov	r0, r2
 8009cca:	f7fd fd23 	bl	8007714 <clust2sect>
 8009cce:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009cd0:	69bb      	ldr	r3, [r7, #24]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d104      	bne.n	8009ce0 <f_lseek+0x154>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2202      	movs	r2, #2
 8009cda:	755a      	strb	r2, [r3, #21]
 8009cdc:	2302      	movs	r3, #2
 8009cde:	e175      	b.n	8009fcc <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	3b01      	subs	r3, #1
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	8992      	ldrh	r2, [r2, #12]
 8009ce8:	fbb3 f3f2 	udiv	r3, r3, r2
 8009cec:	68ba      	ldr	r2, [r7, #8]
 8009cee:	8952      	ldrh	r2, [r2, #10]
 8009cf0:	3a01      	subs	r2, #1
 8009cf2:	4013      	ands	r3, r2
 8009cf4:	69ba      	ldr	r2, [r7, #24]
 8009cf6:	4413      	add	r3, r2
 8009cf8:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	699b      	ldr	r3, [r3, #24]
 8009cfe:	68ba      	ldr	r2, [r7, #8]
 8009d00:	8992      	ldrh	r2, [r2, #12]
 8009d02:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d06:	fb02 f201 	mul.w	r2, r2, r1
 8009d0a:	1a9b      	subs	r3, r3, r2
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	f000 815b 	beq.w	8009fc8 <f_lseek+0x43c>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6a1b      	ldr	r3, [r3, #32]
 8009d16:	69ba      	ldr	r2, [r7, #24]
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	f000 8155 	beq.w	8009fc8 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	7d1b      	ldrb	r3, [r3, #20]
 8009d22:	b25b      	sxtb	r3, r3
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	da18      	bge.n	8009d5a <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	7858      	ldrb	r0, [r3, #1]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6a1a      	ldr	r2, [r3, #32]
 8009d36:	2301      	movs	r3, #1
 8009d38:	f7fd f96e 	bl	8007018 <disk_write>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d004      	beq.n	8009d4c <f_lseek+0x1c0>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2201      	movs	r2, #1
 8009d46:	755a      	strb	r2, [r3, #21]
 8009d48:	2301      	movs	r3, #1
 8009d4a:	e13f      	b.n	8009fcc <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	7d1b      	ldrb	r3, [r3, #20]
 8009d50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d54:	b2da      	uxtb	r2, r3
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	7858      	ldrb	r0, [r3, #1]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009d64:	2301      	movs	r3, #1
 8009d66:	69ba      	ldr	r2, [r7, #24]
 8009d68:	f7fd f936 	bl	8006fd8 <disk_read>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d004      	beq.n	8009d7c <f_lseek+0x1f0>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2201      	movs	r2, #1
 8009d76:	755a      	strb	r2, [r3, #21]
 8009d78:	2301      	movs	r3, #1
 8009d7a:	e127      	b.n	8009fcc <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	69ba      	ldr	r2, [r7, #24]
 8009d80:	621a      	str	r2, [r3, #32]
 8009d82:	e121      	b.n	8009fc8 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	68db      	ldr	r3, [r3, #12]
 8009d88:	683a      	ldr	r2, [r7, #0]
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d908      	bls.n	8009da0 <f_lseek+0x214>
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	7d1b      	ldrb	r3, [r3, #20]
 8009d92:	f003 0302 	and.w	r3, r3, #2
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d102      	bne.n	8009da0 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	68db      	ldr	r3, [r3, #12]
 8009d9e:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	699b      	ldr	r3, [r3, #24]
 8009da4:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8009da6:	2300      	movs	r3, #0
 8009da8:	637b      	str	r3, [r7, #52]	; 0x34
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009dae:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	f000 80b5 	beq.w	8009f22 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	895b      	ldrh	r3, [r3, #10]
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	899b      	ldrh	r3, [r3, #12]
 8009dc2:	fb03 f302 	mul.w	r3, r3, r2
 8009dc6:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8009dc8:	6a3b      	ldr	r3, [r7, #32]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d01b      	beq.n	8009e06 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	1e5a      	subs	r2, r3, #1
 8009dd2:	69fb      	ldr	r3, [r7, #28]
 8009dd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8009dd8:	6a3b      	ldr	r3, [r7, #32]
 8009dda:	1e59      	subs	r1, r3, #1
 8009ddc:	69fb      	ldr	r3, [r7, #28]
 8009dde:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8009de2:	429a      	cmp	r2, r3
 8009de4:	d30f      	bcc.n	8009e06 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8009de6:	6a3b      	ldr	r3, [r7, #32]
 8009de8:	1e5a      	subs	r2, r3, #1
 8009dea:	69fb      	ldr	r3, [r7, #28]
 8009dec:	425b      	negs	r3, r3
 8009dee:	401a      	ands	r2, r3
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	699b      	ldr	r3, [r3, #24]
 8009df8:	683a      	ldr	r2, [r7, #0]
 8009dfa:	1ad3      	subs	r3, r2, r3
 8009dfc:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	69db      	ldr	r3, [r3, #28]
 8009e02:	63bb      	str	r3, [r7, #56]	; 0x38
 8009e04:	e022      	b.n	8009e4c <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	689b      	ldr	r3, [r3, #8]
 8009e0a:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8009e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d119      	bne.n	8009e46 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2100      	movs	r1, #0
 8009e16:	4618      	mov	r0, r3
 8009e18:	f7fd feef 	bl	8007bfa <create_chain>
 8009e1c:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	d104      	bne.n	8009e2e <f_lseek+0x2a2>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2202      	movs	r2, #2
 8009e28:	755a      	strb	r2, [r3, #21]
 8009e2a:	2302      	movs	r3, #2
 8009e2c:	e0ce      	b.n	8009fcc <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e34:	d104      	bne.n	8009e40 <f_lseek+0x2b4>
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2201      	movs	r2, #1
 8009e3a:	755a      	strb	r2, [r3, #21]
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	e0c5      	b.n	8009fcc <f_lseek+0x440>
					fp->obj.sclust = clst;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e44:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e4a:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8009e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d067      	beq.n	8009f22 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8009e52:	e03a      	b.n	8009eca <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8009e54:	683a      	ldr	r2, [r7, #0]
 8009e56:	69fb      	ldr	r3, [r7, #28]
 8009e58:	1ad3      	subs	r3, r2, r3
 8009e5a:	603b      	str	r3, [r7, #0]
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	699a      	ldr	r2, [r3, #24]
 8009e60:	69fb      	ldr	r3, [r7, #28]
 8009e62:	441a      	add	r2, r3
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	7d1b      	ldrb	r3, [r3, #20]
 8009e6c:	f003 0302 	and.w	r3, r3, #2
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d00b      	beq.n	8009e8c <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f7fd febe 	bl	8007bfa <create_chain>
 8009e7e:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8009e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d108      	bne.n	8009e98 <f_lseek+0x30c>
							ofs = 0; break;
 8009e86:	2300      	movs	r3, #0
 8009e88:	603b      	str	r3, [r7, #0]
 8009e8a:	e022      	b.n	8009ed2 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009e90:	4618      	mov	r0, r3
 8009e92:	f7fd fc5d 	bl	8007750 <get_fat>
 8009e96:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e9e:	d104      	bne.n	8009eaa <f_lseek+0x31e>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	755a      	strb	r2, [r3, #21]
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e090      	b.n	8009fcc <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8009eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d904      	bls.n	8009eba <f_lseek+0x32e>
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	69db      	ldr	r3, [r3, #28]
 8009eb4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d304      	bcc.n	8009ec4 <f_lseek+0x338>
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	2202      	movs	r2, #2
 8009ebe:	755a      	strb	r2, [r3, #21]
 8009ec0:	2302      	movs	r3, #2
 8009ec2:	e083      	b.n	8009fcc <f_lseek+0x440>
					fp->clust = clst;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ec8:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8009eca:	683a      	ldr	r2, [r7, #0]
 8009ecc:	69fb      	ldr	r3, [r7, #28]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d8c0      	bhi.n	8009e54 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	699a      	ldr	r2, [r3, #24]
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	441a      	add	r2, r3
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	899b      	ldrh	r3, [r3, #12]
 8009ee2:	461a      	mov	r2, r3
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	fbb3 f1f2 	udiv	r1, r3, r2
 8009eea:	fb02 f201 	mul.w	r2, r2, r1
 8009eee:	1a9b      	subs	r3, r3, r2
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d016      	beq.n	8009f22 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f7fd fc0b 	bl	8007714 <clust2sect>
 8009efe:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8009f00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d104      	bne.n	8009f10 <f_lseek+0x384>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2202      	movs	r2, #2
 8009f0a:	755a      	strb	r2, [r3, #21]
 8009f0c:	2302      	movs	r3, #2
 8009f0e:	e05d      	b.n	8009fcc <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	899b      	ldrh	r3, [r3, #12]
 8009f14:	461a      	mov	r2, r3
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f1e:	4413      	add	r3, r2
 8009f20:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	699a      	ldr	r2, [r3, #24]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	d90a      	bls.n	8009f44 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	699a      	ldr	r2, [r3, #24]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	7d1b      	ldrb	r3, [r3, #20]
 8009f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f3e:	b2da      	uxtb	r2, r3
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	699b      	ldr	r3, [r3, #24]
 8009f48:	68ba      	ldr	r2, [r7, #8]
 8009f4a:	8992      	ldrh	r2, [r2, #12]
 8009f4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f50:	fb02 f201 	mul.w	r2, r2, r1
 8009f54:	1a9b      	subs	r3, r3, r2
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d036      	beq.n	8009fc8 <f_lseek+0x43c>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6a1b      	ldr	r3, [r3, #32]
 8009f5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f60:	429a      	cmp	r2, r3
 8009f62:	d031      	beq.n	8009fc8 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	7d1b      	ldrb	r3, [r3, #20]
 8009f68:	b25b      	sxtb	r3, r3
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	da18      	bge.n	8009fa0 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	7858      	ldrb	r0, [r3, #1]
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6a1a      	ldr	r2, [r3, #32]
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	f7fd f84b 	bl	8007018 <disk_write>
 8009f82:	4603      	mov	r3, r0
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d004      	beq.n	8009f92 <f_lseek+0x406>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	755a      	strb	r2, [r3, #21]
 8009f8e:	2301      	movs	r3, #1
 8009f90:	e01c      	b.n	8009fcc <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	7d1b      	ldrb	r3, [r3, #20]
 8009f96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f9a:	b2da      	uxtb	r2, r3
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	7858      	ldrb	r0, [r3, #1]
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009faa:	2301      	movs	r3, #1
 8009fac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009fae:	f7fd f813 	bl	8006fd8 <disk_read>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d004      	beq.n	8009fc2 <f_lseek+0x436>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2201      	movs	r2, #1
 8009fbc:	755a      	strb	r2, [r3, #21]
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	e004      	b.n	8009fcc <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009fc6:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8009fc8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009fcc:	4618      	mov	r0, r3
 8009fce:	3740      	adds	r7, #64	; 0x40
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	bd80      	pop	{r7, pc}

08009fd4 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b084      	sub	sp, #16
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	460b      	mov	r3, r1
 8009fde:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8009fe0:	78fb      	ldrb	r3, [r7, #3]
 8009fe2:	2b0a      	cmp	r3, #10
 8009fe4:	d103      	bne.n	8009fee <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8009fe6:	210d      	movs	r1, #13
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f7ff fff3 	bl	8009fd4 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	685b      	ldr	r3, [r3, #4]
 8009ff2:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	db25      	blt.n	800a046 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	1c5a      	adds	r2, r3, #1
 8009ffe:	60fa      	str	r2, [r7, #12]
 800a000:	687a      	ldr	r2, [r7, #4]
 800a002:	4413      	add	r3, r2
 800a004:	78fa      	ldrb	r2, [r7, #3]
 800a006:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	2b3c      	cmp	r3, #60	; 0x3c
 800a00c:	dd12      	ble.n	800a034 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6818      	ldr	r0, [r3, #0]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f103 010c 	add.w	r1, r3, #12
 800a018:	68fa      	ldr	r2, [r7, #12]
 800a01a:	f107 0308 	add.w	r3, r7, #8
 800a01e:	f7ff fb79 	bl	8009714 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800a022:	68ba      	ldr	r2, [r7, #8]
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	429a      	cmp	r2, r3
 800a028:	d101      	bne.n	800a02e <putc_bfd+0x5a>
 800a02a:	2300      	movs	r3, #0
 800a02c:	e001      	b.n	800a032 <putc_bfd+0x5e>
 800a02e:	f04f 33ff 	mov.w	r3, #4294967295
 800a032:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	68fa      	ldr	r2, [r7, #12]
 800a038:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	689b      	ldr	r3, [r3, #8]
 800a03e:	1c5a      	adds	r2, r3, #1
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	609a      	str	r2, [r3, #8]
 800a044:	e000      	b.n	800a048 <putc_bfd+0x74>
	if (i < 0) return;
 800a046:	bf00      	nop
}
 800a048:	3710      	adds	r7, #16
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bd80      	pop	{r7, pc}

0800a04e <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800a04e:	b580      	push	{r7, lr}
 800a050:	b084      	sub	sp, #16
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	685b      	ldr	r3, [r3, #4]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	db16      	blt.n	800a08c <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6818      	ldr	r0, [r3, #0]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f103 010c 	add.w	r1, r3, #12
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	461a      	mov	r2, r3
 800a06e:	f107 030c 	add.w	r3, r7, #12
 800a072:	f7ff fb4f 	bl	8009714 <f_write>
 800a076:	4603      	mov	r3, r0
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d107      	bne.n	800a08c <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	685b      	ldr	r3, [r3, #4]
 800a080:	68fa      	ldr	r2, [r7, #12]
 800a082:	4293      	cmp	r3, r2
 800a084:	d102      	bne.n	800a08c <putc_flush+0x3e>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	689b      	ldr	r3, [r3, #8]
 800a08a:	e001      	b.n	800a090 <putc_flush+0x42>
	return EOF;
 800a08c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a090:	4618      	mov	r0, r3
 800a092:	3710      	adds	r7, #16
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}

0800a098 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800a098:	b480      	push	{r7}
 800a09a:	b083      	sub	sp, #12
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	683a      	ldr	r2, [r7, #0]
 800a0a6:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	605a      	str	r2, [r3, #4]
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	685a      	ldr	r2, [r3, #4]
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	609a      	str	r2, [r3, #8]
}
 800a0b6:	bf00      	nop
 800a0b8:	370c      	adds	r7, #12
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bc80      	pop	{r7}
 800a0be:	4770      	bx	lr

0800a0c0 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800a0c0:	b40e      	push	{r1, r2, r3}
 800a0c2:	b580      	push	{r7, lr}
 800a0c4:	b0a7      	sub	sp, #156	; 0x9c
 800a0c6:	af00      	add	r7, sp, #0
 800a0c8:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800a0ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a0ce:	6879      	ldr	r1, [r7, #4]
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f7ff ffe1 	bl	800a098 <putc_init>

	va_start(arp, fmt);
 800a0d6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a0da:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 800a0dc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a0e0:	1c5a      	adds	r2, r3, #1
 800a0e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a0e6:	781b      	ldrb	r3, [r3, #0]
 800a0e8:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 800a0ec:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	f000 81f4 	beq.w	800a4de <f_printf+0x41e>
		if (c != '%') {				/* Non escape character */
 800a0f6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a0fa:	2b25      	cmp	r3, #37	; 0x25
 800a0fc:	d008      	beq.n	800a110 <f_printf+0x50>
			putc_bfd(&pb, c);
 800a0fe:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800a102:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a106:	4611      	mov	r1, r2
 800a108:	4618      	mov	r0, r3
 800a10a:	f7ff ff63 	bl	8009fd4 <putc_bfd>
			continue;
 800a10e:	e1e5      	b.n	800a4dc <f_printf+0x41c>
		}
		w = f = 0;
 800a110:	2300      	movs	r3, #0
 800a112:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a116:	2300      	movs	r3, #0
 800a118:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 800a11c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a120:	1c5a      	adds	r2, r3, #1
 800a122:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800a12c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a130:	2b30      	cmp	r3, #48	; 0x30
 800a132:	d10b      	bne.n	800a14c <f_printf+0x8c>
			f = 1; c = *fmt++;
 800a134:	2301      	movs	r3, #1
 800a136:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a13a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a13e:	1c5a      	adds	r2, r3, #1
 800a140:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a144:	781b      	ldrb	r3, [r3, #0]
 800a146:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800a14a:	e024      	b.n	800a196 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800a14c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a150:	2b2d      	cmp	r3, #45	; 0x2d
 800a152:	d120      	bne.n	800a196 <f_printf+0xd6>
				f = 2; c = *fmt++;
 800a154:	2302      	movs	r3, #2
 800a156:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a15a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a15e:	1c5a      	adds	r2, r3, #1
 800a160:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a164:	781b      	ldrb	r3, [r3, #0]
 800a166:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800a16a:	e014      	b.n	800a196 <f_printf+0xd6>
			w = w * 10 + c - '0';
 800a16c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a170:	4613      	mov	r3, r2
 800a172:	009b      	lsls	r3, r3, #2
 800a174:	4413      	add	r3, r2
 800a176:	005b      	lsls	r3, r3, #1
 800a178:	461a      	mov	r2, r3
 800a17a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a17e:	4413      	add	r3, r2
 800a180:	3b30      	subs	r3, #48	; 0x30
 800a182:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 800a186:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a18a:	1c5a      	adds	r2, r3, #1
 800a18c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a190:	781b      	ldrb	r3, [r3, #0]
 800a192:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 800a196:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a19a:	2b2f      	cmp	r3, #47	; 0x2f
 800a19c:	d903      	bls.n	800a1a6 <f_printf+0xe6>
 800a19e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a1a2:	2b39      	cmp	r3, #57	; 0x39
 800a1a4:	d9e2      	bls.n	800a16c <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800a1a6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a1aa:	2b6c      	cmp	r3, #108	; 0x6c
 800a1ac:	d003      	beq.n	800a1b6 <f_printf+0xf6>
 800a1ae:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a1b2:	2b4c      	cmp	r3, #76	; 0x4c
 800a1b4:	d10d      	bne.n	800a1d2 <f_printf+0x112>
			f |= 4; c = *fmt++;
 800a1b6:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a1ba:	f043 0304 	orr.w	r3, r3, #4
 800a1be:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a1c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a1c6:	1c5a      	adds	r2, r3, #1
 800a1c8:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800a1d2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	f000 8183 	beq.w	800a4e2 <f_printf+0x422>
		d = c;
 800a1dc:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a1e0:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800a1e4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a1e8:	2b60      	cmp	r3, #96	; 0x60
 800a1ea:	d908      	bls.n	800a1fe <f_printf+0x13e>
 800a1ec:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a1f0:	2b7a      	cmp	r3, #122	; 0x7a
 800a1f2:	d804      	bhi.n	800a1fe <f_printf+0x13e>
 800a1f4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a1f8:	3b20      	subs	r3, #32
 800a1fa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 800a1fe:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a202:	3b42      	subs	r3, #66	; 0x42
 800a204:	2b16      	cmp	r3, #22
 800a206:	f200 8098 	bhi.w	800a33a <f_printf+0x27a>
 800a20a:	a201      	add	r2, pc, #4	; (adr r2, 800a210 <f_printf+0x150>)
 800a20c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a210:	0800a31b 	.word	0x0800a31b
 800a214:	0800a303 	.word	0x0800a303
 800a218:	0800a32b 	.word	0x0800a32b
 800a21c:	0800a33b 	.word	0x0800a33b
 800a220:	0800a33b 	.word	0x0800a33b
 800a224:	0800a33b 	.word	0x0800a33b
 800a228:	0800a33b 	.word	0x0800a33b
 800a22c:	0800a33b 	.word	0x0800a33b
 800a230:	0800a33b 	.word	0x0800a33b
 800a234:	0800a33b 	.word	0x0800a33b
 800a238:	0800a33b 	.word	0x0800a33b
 800a23c:	0800a33b 	.word	0x0800a33b
 800a240:	0800a33b 	.word	0x0800a33b
 800a244:	0800a323 	.word	0x0800a323
 800a248:	0800a33b 	.word	0x0800a33b
 800a24c:	0800a33b 	.word	0x0800a33b
 800a250:	0800a33b 	.word	0x0800a33b
 800a254:	0800a26d 	.word	0x0800a26d
 800a258:	0800a33b 	.word	0x0800a33b
 800a25c:	0800a32b 	.word	0x0800a32b
 800a260:	0800a33b 	.word	0x0800a33b
 800a264:	0800a33b 	.word	0x0800a33b
 800a268:	0800a333 	.word	0x0800a333
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800a26c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a26e:	1d1a      	adds	r2, r3, #4
 800a270:	67ba      	str	r2, [r7, #120]	; 0x78
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 800a276:	2300      	movs	r3, #0
 800a278:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a27c:	e004      	b.n	800a288 <f_printf+0x1c8>
 800a27e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a282:	3301      	adds	r3, #1
 800a284:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a288:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800a28a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a28e:	4413      	add	r3, r2
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d1f3      	bne.n	800a27e <f_printf+0x1be>
			if (!(f & 2)) {
 800a296:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a29a:	f003 0302 	and.w	r3, r3, #2
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d11a      	bne.n	800a2d8 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800a2a2:	e005      	b.n	800a2b0 <f_printf+0x1f0>
 800a2a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a2a8:	2120      	movs	r1, #32
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	f7ff fe92 	bl	8009fd4 <putc_bfd>
 800a2b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a2b4:	1c5a      	adds	r2, r3, #1
 800a2b6:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a2ba:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d8f0      	bhi.n	800a2a4 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800a2c2:	e009      	b.n	800a2d8 <f_printf+0x218>
 800a2c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a2c6:	1c5a      	adds	r2, r3, #1
 800a2c8:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a2ca:	781a      	ldrb	r2, [r3, #0]
 800a2cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a2d0:	4611      	mov	r1, r2
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f7ff fe7e 	bl	8009fd4 <putc_bfd>
 800a2d8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d1f1      	bne.n	800a2c4 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800a2e0:	e005      	b.n	800a2ee <f_printf+0x22e>
 800a2e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a2e6:	2120      	movs	r1, #32
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	f7ff fe73 	bl	8009fd4 <putc_bfd>
 800a2ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a2f2:	1c5a      	adds	r2, r3, #1
 800a2f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a2f8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d8f0      	bhi.n	800a2e2 <f_printf+0x222>
			continue;
 800a300:	e0ec      	b.n	800a4dc <f_printf+0x41c>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800a302:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a304:	1d1a      	adds	r2, r3, #4
 800a306:	67ba      	str	r2, [r7, #120]	; 0x78
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	b2da      	uxtb	r2, r3
 800a30c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a310:	4611      	mov	r1, r2
 800a312:	4618      	mov	r0, r3
 800a314:	f7ff fe5e 	bl	8009fd4 <putc_bfd>
 800a318:	e0e0      	b.n	800a4dc <f_printf+0x41c>

		case 'B' :					/* Binary */
			r = 2; break;
 800a31a:	2302      	movs	r3, #2
 800a31c:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800a320:	e014      	b.n	800a34c <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800a322:	2308      	movs	r3, #8
 800a324:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800a328:	e010      	b.n	800a34c <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800a32a:	230a      	movs	r3, #10
 800a32c:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800a330:	e00c      	b.n	800a34c <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800a332:	2310      	movs	r3, #16
 800a334:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800a338:	e008      	b.n	800a34c <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800a33a:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800a33e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a342:	4611      	mov	r1, r2
 800a344:	4618      	mov	r0, r3
 800a346:	f7ff fe45 	bl	8009fd4 <putc_bfd>
 800a34a:	e0c7      	b.n	800a4dc <f_printf+0x41c>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800a34c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a350:	f003 0304 	and.w	r3, r3, #4
 800a354:	2b00      	cmp	r3, #0
 800a356:	d004      	beq.n	800a362 <f_printf+0x2a2>
 800a358:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a35a:	1d1a      	adds	r2, r3, #4
 800a35c:	67ba      	str	r2, [r7, #120]	; 0x78
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	e00c      	b.n	800a37c <f_printf+0x2bc>
 800a362:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a366:	2b44      	cmp	r3, #68	; 0x44
 800a368:	d104      	bne.n	800a374 <f_printf+0x2b4>
 800a36a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a36c:	1d1a      	adds	r2, r3, #4
 800a36e:	67ba      	str	r2, [r7, #120]	; 0x78
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	e003      	b.n	800a37c <f_printf+0x2bc>
 800a374:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a376:	1d1a      	adds	r2, r3, #4
 800a378:	67ba      	str	r2, [r7, #120]	; 0x78
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800a380:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a384:	2b44      	cmp	r3, #68	; 0x44
 800a386:	d10e      	bne.n	800a3a6 <f_printf+0x2e6>
 800a388:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	da0a      	bge.n	800a3a6 <f_printf+0x2e6>
			v = 0 - v;
 800a390:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a394:	425b      	negs	r3, r3
 800a396:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800a39a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a39e:	f043 0308 	orr.w	r3, r3, #8
 800a3a2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800a3ac:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800a3b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a3b4:	fbb3 f1f2 	udiv	r1, r3, r2
 800a3b8:	fb02 f201 	mul.w	r2, r2, r1
 800a3bc:	1a9b      	subs	r3, r3, r2
 800a3be:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800a3c2:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800a3c6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a3ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800a3d2:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a3d6:	2b09      	cmp	r3, #9
 800a3d8:	d90b      	bls.n	800a3f2 <f_printf+0x332>
 800a3da:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a3de:	2b78      	cmp	r3, #120	; 0x78
 800a3e0:	d101      	bne.n	800a3e6 <f_printf+0x326>
 800a3e2:	2227      	movs	r2, #39	; 0x27
 800a3e4:	e000      	b.n	800a3e8 <f_printf+0x328>
 800a3e6:	2207      	movs	r2, #7
 800a3e8:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a3ec:	4413      	add	r3, r2
 800a3ee:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800a3f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a3f6:	1c5a      	adds	r2, r3, #1
 800a3f8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800a3fc:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800a400:	3230      	adds	r2, #48	; 0x30
 800a402:	b2d2      	uxtb	r2, r2
 800a404:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800a408:	440b      	add	r3, r1
 800a40a:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800a40e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a412:	2b00      	cmp	r3, #0
 800a414:	d003      	beq.n	800a41e <f_printf+0x35e>
 800a416:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a41a:	2b1f      	cmp	r3, #31
 800a41c:	d9c6      	bls.n	800a3ac <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800a41e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a422:	f003 0308 	and.w	r3, r3, #8
 800a426:	2b00      	cmp	r3, #0
 800a428:	d00a      	beq.n	800a440 <f_printf+0x380>
 800a42a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a42e:	1c5a      	adds	r2, r3, #1
 800a430:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800a434:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800a438:	4413      	add	r3, r2
 800a43a:	222d      	movs	r2, #45	; 0x2d
 800a43c:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800a440:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a444:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a448:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a44c:	f003 0301 	and.w	r3, r3, #1
 800a450:	2b00      	cmp	r3, #0
 800a452:	d001      	beq.n	800a458 <f_printf+0x398>
 800a454:	2330      	movs	r3, #48	; 0x30
 800a456:	e000      	b.n	800a45a <f_printf+0x39a>
 800a458:	2320      	movs	r3, #32
 800a45a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800a45e:	e007      	b.n	800a470 <f_printf+0x3b0>
 800a460:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800a464:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a468:	4611      	mov	r1, r2
 800a46a:	4618      	mov	r0, r3
 800a46c:	f7ff fdb2 	bl	8009fd4 <putc_bfd>
 800a470:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a474:	f003 0302 	and.w	r3, r3, #2
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d108      	bne.n	800a48e <f_printf+0x3ce>
 800a47c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a480:	1c5a      	adds	r2, r3, #1
 800a482:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a486:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d8e8      	bhi.n	800a460 <f_printf+0x3a0>
		do {
			putc_bfd(&pb, str[--i]);
 800a48e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a492:	3b01      	subs	r3, #1
 800a494:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a498:	f107 020c 	add.w	r2, r7, #12
 800a49c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a4a0:	4413      	add	r3, r2
 800a4a2:	781a      	ldrb	r2, [r3, #0]
 800a4a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a4a8:	4611      	mov	r1, r2
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f7ff fd92 	bl	8009fd4 <putc_bfd>
		} while (i);
 800a4b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d1ea      	bne.n	800a48e <f_printf+0x3ce>
		while (j++ < w) putc_bfd(&pb, d);
 800a4b8:	e007      	b.n	800a4ca <f_printf+0x40a>
 800a4ba:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800a4be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a4c2:	4611      	mov	r1, r2
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7ff fd85 	bl	8009fd4 <putc_bfd>
 800a4ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a4ce:	1c5a      	adds	r2, r3, #1
 800a4d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a4d4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	d8ee      	bhi.n	800a4ba <f_printf+0x3fa>
		c = *fmt++;
 800a4dc:	e5fe      	b.n	800a0dc <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800a4de:	bf00      	nop
 800a4e0:	e000      	b.n	800a4e4 <f_printf+0x424>
		if (!c) break;
 800a4e2:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800a4e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	f7ff fdb0 	bl	800a04e <putc_flush>
 800a4ee:	4603      	mov	r3, r0
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	379c      	adds	r7, #156	; 0x9c
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a4fa:	b003      	add	sp, #12
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop

0800a500 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a500:	b480      	push	{r7}
 800a502:	b087      	sub	sp, #28
 800a504:	af00      	add	r7, sp, #0
 800a506:	60f8      	str	r0, [r7, #12]
 800a508:	60b9      	str	r1, [r7, #8]
 800a50a:	4613      	mov	r3, r2
 800a50c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a50e:	2301      	movs	r3, #1
 800a510:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a512:	2300      	movs	r3, #0
 800a514:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a516:	4b1e      	ldr	r3, [pc, #120]	; (800a590 <FATFS_LinkDriverEx+0x90>)
 800a518:	7a5b      	ldrb	r3, [r3, #9]
 800a51a:	b2db      	uxtb	r3, r3
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d131      	bne.n	800a584 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a520:	4b1b      	ldr	r3, [pc, #108]	; (800a590 <FATFS_LinkDriverEx+0x90>)
 800a522:	7a5b      	ldrb	r3, [r3, #9]
 800a524:	b2db      	uxtb	r3, r3
 800a526:	461a      	mov	r2, r3
 800a528:	4b19      	ldr	r3, [pc, #100]	; (800a590 <FATFS_LinkDriverEx+0x90>)
 800a52a:	2100      	movs	r1, #0
 800a52c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a52e:	4b18      	ldr	r3, [pc, #96]	; (800a590 <FATFS_LinkDriverEx+0x90>)
 800a530:	7a5b      	ldrb	r3, [r3, #9]
 800a532:	b2db      	uxtb	r3, r3
 800a534:	4a16      	ldr	r2, [pc, #88]	; (800a590 <FATFS_LinkDriverEx+0x90>)
 800a536:	009b      	lsls	r3, r3, #2
 800a538:	4413      	add	r3, r2
 800a53a:	68fa      	ldr	r2, [r7, #12]
 800a53c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a53e:	4b14      	ldr	r3, [pc, #80]	; (800a590 <FATFS_LinkDriverEx+0x90>)
 800a540:	7a5b      	ldrb	r3, [r3, #9]
 800a542:	b2db      	uxtb	r3, r3
 800a544:	461a      	mov	r2, r3
 800a546:	4b12      	ldr	r3, [pc, #72]	; (800a590 <FATFS_LinkDriverEx+0x90>)
 800a548:	4413      	add	r3, r2
 800a54a:	79fa      	ldrb	r2, [r7, #7]
 800a54c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a54e:	4b10      	ldr	r3, [pc, #64]	; (800a590 <FATFS_LinkDriverEx+0x90>)
 800a550:	7a5b      	ldrb	r3, [r3, #9]
 800a552:	b2db      	uxtb	r3, r3
 800a554:	1c5a      	adds	r2, r3, #1
 800a556:	b2d1      	uxtb	r1, r2
 800a558:	4a0d      	ldr	r2, [pc, #52]	; (800a590 <FATFS_LinkDriverEx+0x90>)
 800a55a:	7251      	strb	r1, [r2, #9]
 800a55c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a55e:	7dbb      	ldrb	r3, [r7, #22]
 800a560:	3330      	adds	r3, #48	; 0x30
 800a562:	b2da      	uxtb	r2, r3
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	3301      	adds	r3, #1
 800a56c:	223a      	movs	r2, #58	; 0x3a
 800a56e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a570:	68bb      	ldr	r3, [r7, #8]
 800a572:	3302      	adds	r3, #2
 800a574:	222f      	movs	r2, #47	; 0x2f
 800a576:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	3303      	adds	r3, #3
 800a57c:	2200      	movs	r2, #0
 800a57e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a580:	2300      	movs	r3, #0
 800a582:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a584:	7dfb      	ldrb	r3, [r7, #23]
}
 800a586:	4618      	mov	r0, r3
 800a588:	371c      	adds	r7, #28
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bc80      	pop	{r7}
 800a58e:	4770      	bx	lr
 800a590:	20000364 	.word	0x20000364

0800a594 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b082      	sub	sp, #8
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
 800a59c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a59e:	2200      	movs	r2, #0
 800a5a0:	6839      	ldr	r1, [r7, #0]
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f7ff ffac 	bl	800a500 <FATFS_LinkDriverEx>
 800a5a8:	4603      	mov	r3, r0
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3708      	adds	r7, #8
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}
	...

0800a5b4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b085      	sub	sp, #20
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	6039      	str	r1, [r7, #0]
 800a5be:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a5c0:	88fb      	ldrh	r3, [r7, #6]
 800a5c2:	2b7f      	cmp	r3, #127	; 0x7f
 800a5c4:	d802      	bhi.n	800a5cc <ff_convert+0x18>
		c = chr;
 800a5c6:	88fb      	ldrh	r3, [r7, #6]
 800a5c8:	81fb      	strh	r3, [r7, #14]
 800a5ca:	e025      	b.n	800a618 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d00b      	beq.n	800a5ea <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a5d2:	88fb      	ldrh	r3, [r7, #6]
 800a5d4:	2bff      	cmp	r3, #255	; 0xff
 800a5d6:	d805      	bhi.n	800a5e4 <ff_convert+0x30>
 800a5d8:	88fb      	ldrh	r3, [r7, #6]
 800a5da:	3b80      	subs	r3, #128	; 0x80
 800a5dc:	4a11      	ldr	r2, [pc, #68]	; (800a624 <ff_convert+0x70>)
 800a5de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a5e2:	e000      	b.n	800a5e6 <ff_convert+0x32>
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	81fb      	strh	r3, [r7, #14]
 800a5e8:	e016      	b.n	800a618 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	81fb      	strh	r3, [r7, #14]
 800a5ee:	e009      	b.n	800a604 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800a5f0:	89fb      	ldrh	r3, [r7, #14]
 800a5f2:	4a0c      	ldr	r2, [pc, #48]	; (800a624 <ff_convert+0x70>)
 800a5f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a5f8:	88fa      	ldrh	r2, [r7, #6]
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	d006      	beq.n	800a60c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800a5fe:	89fb      	ldrh	r3, [r7, #14]
 800a600:	3301      	adds	r3, #1
 800a602:	81fb      	strh	r3, [r7, #14]
 800a604:	89fb      	ldrh	r3, [r7, #14]
 800a606:	2b7f      	cmp	r3, #127	; 0x7f
 800a608:	d9f2      	bls.n	800a5f0 <ff_convert+0x3c>
 800a60a:	e000      	b.n	800a60e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800a60c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800a60e:	89fb      	ldrh	r3, [r7, #14]
 800a610:	3380      	adds	r3, #128	; 0x80
 800a612:	b29b      	uxth	r3, r3
 800a614:	b2db      	uxtb	r3, r3
 800a616:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800a618:	89fb      	ldrh	r3, [r7, #14]
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3714      	adds	r7, #20
 800a61e:	46bd      	mov	sp, r7
 800a620:	bc80      	pop	{r7}
 800a622:	4770      	bx	lr
 800a624:	0800b1a4 	.word	0x0800b1a4

0800a628 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a628:	b480      	push	{r7}
 800a62a:	b087      	sub	sp, #28
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	4603      	mov	r3, r0
 800a630:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a632:	88fb      	ldrh	r3, [r7, #6]
 800a634:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a638:	d201      	bcs.n	800a63e <ff_wtoupper+0x16>
 800a63a:	4b3d      	ldr	r3, [pc, #244]	; (800a730 <ff_wtoupper+0x108>)
 800a63c:	e000      	b.n	800a640 <ff_wtoupper+0x18>
 800a63e:	4b3d      	ldr	r3, [pc, #244]	; (800a734 <ff_wtoupper+0x10c>)
 800a640:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800a642:	697b      	ldr	r3, [r7, #20]
 800a644:	1c9a      	adds	r2, r3, #2
 800a646:	617a      	str	r2, [r7, #20]
 800a648:	881b      	ldrh	r3, [r3, #0]
 800a64a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800a64c:	8a7b      	ldrh	r3, [r7, #18]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d068      	beq.n	800a724 <ff_wtoupper+0xfc>
 800a652:	88fa      	ldrh	r2, [r7, #6]
 800a654:	8a7b      	ldrh	r3, [r7, #18]
 800a656:	429a      	cmp	r2, r3
 800a658:	d364      	bcc.n	800a724 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	1c9a      	adds	r2, r3, #2
 800a65e:	617a      	str	r2, [r7, #20]
 800a660:	881b      	ldrh	r3, [r3, #0]
 800a662:	823b      	strh	r3, [r7, #16]
 800a664:	8a3b      	ldrh	r3, [r7, #16]
 800a666:	0a1b      	lsrs	r3, r3, #8
 800a668:	81fb      	strh	r3, [r7, #14]
 800a66a:	8a3b      	ldrh	r3, [r7, #16]
 800a66c:	b2db      	uxtb	r3, r3
 800a66e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800a670:	88fa      	ldrh	r2, [r7, #6]
 800a672:	8a79      	ldrh	r1, [r7, #18]
 800a674:	8a3b      	ldrh	r3, [r7, #16]
 800a676:	440b      	add	r3, r1
 800a678:	429a      	cmp	r2, r3
 800a67a:	da49      	bge.n	800a710 <ff_wtoupper+0xe8>
			switch (cmd) {
 800a67c:	89fb      	ldrh	r3, [r7, #14]
 800a67e:	2b08      	cmp	r3, #8
 800a680:	d84f      	bhi.n	800a722 <ff_wtoupper+0xfa>
 800a682:	a201      	add	r2, pc, #4	; (adr r2, 800a688 <ff_wtoupper+0x60>)
 800a684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a688:	0800a6ad 	.word	0x0800a6ad
 800a68c:	0800a6bf 	.word	0x0800a6bf
 800a690:	0800a6d5 	.word	0x0800a6d5
 800a694:	0800a6dd 	.word	0x0800a6dd
 800a698:	0800a6e5 	.word	0x0800a6e5
 800a69c:	0800a6ed 	.word	0x0800a6ed
 800a6a0:	0800a6f5 	.word	0x0800a6f5
 800a6a4:	0800a6fd 	.word	0x0800a6fd
 800a6a8:	0800a705 	.word	0x0800a705
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a6ac:	88fa      	ldrh	r2, [r7, #6]
 800a6ae:	8a7b      	ldrh	r3, [r7, #18]
 800a6b0:	1ad3      	subs	r3, r2, r3
 800a6b2:	005b      	lsls	r3, r3, #1
 800a6b4:	697a      	ldr	r2, [r7, #20]
 800a6b6:	4413      	add	r3, r2
 800a6b8:	881b      	ldrh	r3, [r3, #0]
 800a6ba:	80fb      	strh	r3, [r7, #6]
 800a6bc:	e027      	b.n	800a70e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a6be:	88fa      	ldrh	r2, [r7, #6]
 800a6c0:	8a7b      	ldrh	r3, [r7, #18]
 800a6c2:	1ad3      	subs	r3, r2, r3
 800a6c4:	b29b      	uxth	r3, r3
 800a6c6:	f003 0301 	and.w	r3, r3, #1
 800a6ca:	b29b      	uxth	r3, r3
 800a6cc:	88fa      	ldrh	r2, [r7, #6]
 800a6ce:	1ad3      	subs	r3, r2, r3
 800a6d0:	80fb      	strh	r3, [r7, #6]
 800a6d2:	e01c      	b.n	800a70e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a6d4:	88fb      	ldrh	r3, [r7, #6]
 800a6d6:	3b10      	subs	r3, #16
 800a6d8:	80fb      	strh	r3, [r7, #6]
 800a6da:	e018      	b.n	800a70e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a6dc:	88fb      	ldrh	r3, [r7, #6]
 800a6de:	3b20      	subs	r3, #32
 800a6e0:	80fb      	strh	r3, [r7, #6]
 800a6e2:	e014      	b.n	800a70e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a6e4:	88fb      	ldrh	r3, [r7, #6]
 800a6e6:	3b30      	subs	r3, #48	; 0x30
 800a6e8:	80fb      	strh	r3, [r7, #6]
 800a6ea:	e010      	b.n	800a70e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a6ec:	88fb      	ldrh	r3, [r7, #6]
 800a6ee:	3b1a      	subs	r3, #26
 800a6f0:	80fb      	strh	r3, [r7, #6]
 800a6f2:	e00c      	b.n	800a70e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a6f4:	88fb      	ldrh	r3, [r7, #6]
 800a6f6:	3308      	adds	r3, #8
 800a6f8:	80fb      	strh	r3, [r7, #6]
 800a6fa:	e008      	b.n	800a70e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a6fc:	88fb      	ldrh	r3, [r7, #6]
 800a6fe:	3b50      	subs	r3, #80	; 0x50
 800a700:	80fb      	strh	r3, [r7, #6]
 800a702:	e004      	b.n	800a70e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a704:	88fb      	ldrh	r3, [r7, #6]
 800a706:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800a70a:	80fb      	strh	r3, [r7, #6]
 800a70c:	bf00      	nop
			}
			break;
 800a70e:	e008      	b.n	800a722 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800a710:	89fb      	ldrh	r3, [r7, #14]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d195      	bne.n	800a642 <ff_wtoupper+0x1a>
 800a716:	8a3b      	ldrh	r3, [r7, #16]
 800a718:	005b      	lsls	r3, r3, #1
 800a71a:	697a      	ldr	r2, [r7, #20]
 800a71c:	4413      	add	r3, r2
 800a71e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800a720:	e78f      	b.n	800a642 <ff_wtoupper+0x1a>
			break;
 800a722:	bf00      	nop
	}

	return chr;
 800a724:	88fb      	ldrh	r3, [r7, #6]
}
 800a726:	4618      	mov	r0, r3
 800a728:	371c      	adds	r7, #28
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bc80      	pop	{r7}
 800a72e:	4770      	bx	lr
 800a730:	0800b2a4 	.word	0x0800b2a4
 800a734:	0800b498 	.word	0x0800b498

0800a738 <__errno>:
 800a738:	4b01      	ldr	r3, [pc, #4]	; (800a740 <__errno+0x8>)
 800a73a:	6818      	ldr	r0, [r3, #0]
 800a73c:	4770      	bx	lr
 800a73e:	bf00      	nop
 800a740:	2000006c 	.word	0x2000006c

0800a744 <__libc_init_array>:
 800a744:	b570      	push	{r4, r5, r6, lr}
 800a746:	2600      	movs	r6, #0
 800a748:	4d0c      	ldr	r5, [pc, #48]	; (800a77c <__libc_init_array+0x38>)
 800a74a:	4c0d      	ldr	r4, [pc, #52]	; (800a780 <__libc_init_array+0x3c>)
 800a74c:	1b64      	subs	r4, r4, r5
 800a74e:	10a4      	asrs	r4, r4, #2
 800a750:	42a6      	cmp	r6, r4
 800a752:	d109      	bne.n	800a768 <__libc_init_array+0x24>
 800a754:	f000 fc5c 	bl	800b010 <_init>
 800a758:	2600      	movs	r6, #0
 800a75a:	4d0a      	ldr	r5, [pc, #40]	; (800a784 <__libc_init_array+0x40>)
 800a75c:	4c0a      	ldr	r4, [pc, #40]	; (800a788 <__libc_init_array+0x44>)
 800a75e:	1b64      	subs	r4, r4, r5
 800a760:	10a4      	asrs	r4, r4, #2
 800a762:	42a6      	cmp	r6, r4
 800a764:	d105      	bne.n	800a772 <__libc_init_array+0x2e>
 800a766:	bd70      	pop	{r4, r5, r6, pc}
 800a768:	f855 3b04 	ldr.w	r3, [r5], #4
 800a76c:	4798      	blx	r3
 800a76e:	3601      	adds	r6, #1
 800a770:	e7ee      	b.n	800a750 <__libc_init_array+0xc>
 800a772:	f855 3b04 	ldr.w	r3, [r5], #4
 800a776:	4798      	blx	r3
 800a778:	3601      	adds	r6, #1
 800a77a:	e7f2      	b.n	800a762 <__libc_init_array+0x1e>
 800a77c:	0800b590 	.word	0x0800b590
 800a780:	0800b590 	.word	0x0800b590
 800a784:	0800b590 	.word	0x0800b590
 800a788:	0800b594 	.word	0x0800b594

0800a78c <memcpy>:
 800a78c:	440a      	add	r2, r1
 800a78e:	4291      	cmp	r1, r2
 800a790:	f100 33ff 	add.w	r3, r0, #4294967295
 800a794:	d100      	bne.n	800a798 <memcpy+0xc>
 800a796:	4770      	bx	lr
 800a798:	b510      	push	{r4, lr}
 800a79a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a79e:	4291      	cmp	r1, r2
 800a7a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7a4:	d1f9      	bne.n	800a79a <memcpy+0xe>
 800a7a6:	bd10      	pop	{r4, pc}

0800a7a8 <memset>:
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	4402      	add	r2, r0
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d100      	bne.n	800a7b2 <memset+0xa>
 800a7b0:	4770      	bx	lr
 800a7b2:	f803 1b01 	strb.w	r1, [r3], #1
 800a7b6:	e7f9      	b.n	800a7ac <memset+0x4>

0800a7b8 <siprintf>:
 800a7b8:	b40e      	push	{r1, r2, r3}
 800a7ba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a7be:	b500      	push	{lr}
 800a7c0:	b09c      	sub	sp, #112	; 0x70
 800a7c2:	ab1d      	add	r3, sp, #116	; 0x74
 800a7c4:	9002      	str	r0, [sp, #8]
 800a7c6:	9006      	str	r0, [sp, #24]
 800a7c8:	9107      	str	r1, [sp, #28]
 800a7ca:	9104      	str	r1, [sp, #16]
 800a7cc:	4808      	ldr	r0, [pc, #32]	; (800a7f0 <siprintf+0x38>)
 800a7ce:	4909      	ldr	r1, [pc, #36]	; (800a7f4 <siprintf+0x3c>)
 800a7d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7d4:	9105      	str	r1, [sp, #20]
 800a7d6:	6800      	ldr	r0, [r0, #0]
 800a7d8:	a902      	add	r1, sp, #8
 800a7da:	9301      	str	r3, [sp, #4]
 800a7dc:	f000 f868 	bl	800a8b0 <_svfiprintf_r>
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	9b02      	ldr	r3, [sp, #8]
 800a7e4:	701a      	strb	r2, [r3, #0]
 800a7e6:	b01c      	add	sp, #112	; 0x70
 800a7e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7ec:	b003      	add	sp, #12
 800a7ee:	4770      	bx	lr
 800a7f0:	2000006c 	.word	0x2000006c
 800a7f4:	ffff0208 	.word	0xffff0208

0800a7f8 <__ssputs_r>:
 800a7f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7fc:	688e      	ldr	r6, [r1, #8]
 800a7fe:	4682      	mov	sl, r0
 800a800:	429e      	cmp	r6, r3
 800a802:	460c      	mov	r4, r1
 800a804:	4690      	mov	r8, r2
 800a806:	461f      	mov	r7, r3
 800a808:	d838      	bhi.n	800a87c <__ssputs_r+0x84>
 800a80a:	898a      	ldrh	r2, [r1, #12]
 800a80c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a810:	d032      	beq.n	800a878 <__ssputs_r+0x80>
 800a812:	6825      	ldr	r5, [r4, #0]
 800a814:	6909      	ldr	r1, [r1, #16]
 800a816:	3301      	adds	r3, #1
 800a818:	eba5 0901 	sub.w	r9, r5, r1
 800a81c:	6965      	ldr	r5, [r4, #20]
 800a81e:	444b      	add	r3, r9
 800a820:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a824:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a828:	106d      	asrs	r5, r5, #1
 800a82a:	429d      	cmp	r5, r3
 800a82c:	bf38      	it	cc
 800a82e:	461d      	movcc	r5, r3
 800a830:	0553      	lsls	r3, r2, #21
 800a832:	d531      	bpl.n	800a898 <__ssputs_r+0xa0>
 800a834:	4629      	mov	r1, r5
 800a836:	f000 fb45 	bl	800aec4 <_malloc_r>
 800a83a:	4606      	mov	r6, r0
 800a83c:	b950      	cbnz	r0, 800a854 <__ssputs_r+0x5c>
 800a83e:	230c      	movs	r3, #12
 800a840:	f04f 30ff 	mov.w	r0, #4294967295
 800a844:	f8ca 3000 	str.w	r3, [sl]
 800a848:	89a3      	ldrh	r3, [r4, #12]
 800a84a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a84e:	81a3      	strh	r3, [r4, #12]
 800a850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a854:	464a      	mov	r2, r9
 800a856:	6921      	ldr	r1, [r4, #16]
 800a858:	f7ff ff98 	bl	800a78c <memcpy>
 800a85c:	89a3      	ldrh	r3, [r4, #12]
 800a85e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a862:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a866:	81a3      	strh	r3, [r4, #12]
 800a868:	6126      	str	r6, [r4, #16]
 800a86a:	444e      	add	r6, r9
 800a86c:	6026      	str	r6, [r4, #0]
 800a86e:	463e      	mov	r6, r7
 800a870:	6165      	str	r5, [r4, #20]
 800a872:	eba5 0509 	sub.w	r5, r5, r9
 800a876:	60a5      	str	r5, [r4, #8]
 800a878:	42be      	cmp	r6, r7
 800a87a:	d900      	bls.n	800a87e <__ssputs_r+0x86>
 800a87c:	463e      	mov	r6, r7
 800a87e:	4632      	mov	r2, r6
 800a880:	4641      	mov	r1, r8
 800a882:	6820      	ldr	r0, [r4, #0]
 800a884:	f000 fab8 	bl	800adf8 <memmove>
 800a888:	68a3      	ldr	r3, [r4, #8]
 800a88a:	6822      	ldr	r2, [r4, #0]
 800a88c:	1b9b      	subs	r3, r3, r6
 800a88e:	4432      	add	r2, r6
 800a890:	2000      	movs	r0, #0
 800a892:	60a3      	str	r3, [r4, #8]
 800a894:	6022      	str	r2, [r4, #0]
 800a896:	e7db      	b.n	800a850 <__ssputs_r+0x58>
 800a898:	462a      	mov	r2, r5
 800a89a:	f000 fb6d 	bl	800af78 <_realloc_r>
 800a89e:	4606      	mov	r6, r0
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	d1e1      	bne.n	800a868 <__ssputs_r+0x70>
 800a8a4:	4650      	mov	r0, sl
 800a8a6:	6921      	ldr	r1, [r4, #16]
 800a8a8:	f000 fac0 	bl	800ae2c <_free_r>
 800a8ac:	e7c7      	b.n	800a83e <__ssputs_r+0x46>
	...

0800a8b0 <_svfiprintf_r>:
 800a8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b4:	4698      	mov	r8, r3
 800a8b6:	898b      	ldrh	r3, [r1, #12]
 800a8b8:	4607      	mov	r7, r0
 800a8ba:	061b      	lsls	r3, r3, #24
 800a8bc:	460d      	mov	r5, r1
 800a8be:	4614      	mov	r4, r2
 800a8c0:	b09d      	sub	sp, #116	; 0x74
 800a8c2:	d50e      	bpl.n	800a8e2 <_svfiprintf_r+0x32>
 800a8c4:	690b      	ldr	r3, [r1, #16]
 800a8c6:	b963      	cbnz	r3, 800a8e2 <_svfiprintf_r+0x32>
 800a8c8:	2140      	movs	r1, #64	; 0x40
 800a8ca:	f000 fafb 	bl	800aec4 <_malloc_r>
 800a8ce:	6028      	str	r0, [r5, #0]
 800a8d0:	6128      	str	r0, [r5, #16]
 800a8d2:	b920      	cbnz	r0, 800a8de <_svfiprintf_r+0x2e>
 800a8d4:	230c      	movs	r3, #12
 800a8d6:	603b      	str	r3, [r7, #0]
 800a8d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8dc:	e0d1      	b.n	800aa82 <_svfiprintf_r+0x1d2>
 800a8de:	2340      	movs	r3, #64	; 0x40
 800a8e0:	616b      	str	r3, [r5, #20]
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	9309      	str	r3, [sp, #36]	; 0x24
 800a8e6:	2320      	movs	r3, #32
 800a8e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a8ec:	2330      	movs	r3, #48	; 0x30
 800a8ee:	f04f 0901 	mov.w	r9, #1
 800a8f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800aa9c <_svfiprintf_r+0x1ec>
 800a8fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a8fe:	4623      	mov	r3, r4
 800a900:	469a      	mov	sl, r3
 800a902:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a906:	b10a      	cbz	r2, 800a90c <_svfiprintf_r+0x5c>
 800a908:	2a25      	cmp	r2, #37	; 0x25
 800a90a:	d1f9      	bne.n	800a900 <_svfiprintf_r+0x50>
 800a90c:	ebba 0b04 	subs.w	fp, sl, r4
 800a910:	d00b      	beq.n	800a92a <_svfiprintf_r+0x7a>
 800a912:	465b      	mov	r3, fp
 800a914:	4622      	mov	r2, r4
 800a916:	4629      	mov	r1, r5
 800a918:	4638      	mov	r0, r7
 800a91a:	f7ff ff6d 	bl	800a7f8 <__ssputs_r>
 800a91e:	3001      	adds	r0, #1
 800a920:	f000 80aa 	beq.w	800aa78 <_svfiprintf_r+0x1c8>
 800a924:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a926:	445a      	add	r2, fp
 800a928:	9209      	str	r2, [sp, #36]	; 0x24
 800a92a:	f89a 3000 	ldrb.w	r3, [sl]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	f000 80a2 	beq.w	800aa78 <_svfiprintf_r+0x1c8>
 800a934:	2300      	movs	r3, #0
 800a936:	f04f 32ff 	mov.w	r2, #4294967295
 800a93a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a93e:	f10a 0a01 	add.w	sl, sl, #1
 800a942:	9304      	str	r3, [sp, #16]
 800a944:	9307      	str	r3, [sp, #28]
 800a946:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a94a:	931a      	str	r3, [sp, #104]	; 0x68
 800a94c:	4654      	mov	r4, sl
 800a94e:	2205      	movs	r2, #5
 800a950:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a954:	4851      	ldr	r0, [pc, #324]	; (800aa9c <_svfiprintf_r+0x1ec>)
 800a956:	f000 fa41 	bl	800addc <memchr>
 800a95a:	9a04      	ldr	r2, [sp, #16]
 800a95c:	b9d8      	cbnz	r0, 800a996 <_svfiprintf_r+0xe6>
 800a95e:	06d0      	lsls	r0, r2, #27
 800a960:	bf44      	itt	mi
 800a962:	2320      	movmi	r3, #32
 800a964:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a968:	0711      	lsls	r1, r2, #28
 800a96a:	bf44      	itt	mi
 800a96c:	232b      	movmi	r3, #43	; 0x2b
 800a96e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a972:	f89a 3000 	ldrb.w	r3, [sl]
 800a976:	2b2a      	cmp	r3, #42	; 0x2a
 800a978:	d015      	beq.n	800a9a6 <_svfiprintf_r+0xf6>
 800a97a:	4654      	mov	r4, sl
 800a97c:	2000      	movs	r0, #0
 800a97e:	f04f 0c0a 	mov.w	ip, #10
 800a982:	9a07      	ldr	r2, [sp, #28]
 800a984:	4621      	mov	r1, r4
 800a986:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a98a:	3b30      	subs	r3, #48	; 0x30
 800a98c:	2b09      	cmp	r3, #9
 800a98e:	d94e      	bls.n	800aa2e <_svfiprintf_r+0x17e>
 800a990:	b1b0      	cbz	r0, 800a9c0 <_svfiprintf_r+0x110>
 800a992:	9207      	str	r2, [sp, #28]
 800a994:	e014      	b.n	800a9c0 <_svfiprintf_r+0x110>
 800a996:	eba0 0308 	sub.w	r3, r0, r8
 800a99a:	fa09 f303 	lsl.w	r3, r9, r3
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	46a2      	mov	sl, r4
 800a9a2:	9304      	str	r3, [sp, #16]
 800a9a4:	e7d2      	b.n	800a94c <_svfiprintf_r+0x9c>
 800a9a6:	9b03      	ldr	r3, [sp, #12]
 800a9a8:	1d19      	adds	r1, r3, #4
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	9103      	str	r1, [sp, #12]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	bfbb      	ittet	lt
 800a9b2:	425b      	neglt	r3, r3
 800a9b4:	f042 0202 	orrlt.w	r2, r2, #2
 800a9b8:	9307      	strge	r3, [sp, #28]
 800a9ba:	9307      	strlt	r3, [sp, #28]
 800a9bc:	bfb8      	it	lt
 800a9be:	9204      	strlt	r2, [sp, #16]
 800a9c0:	7823      	ldrb	r3, [r4, #0]
 800a9c2:	2b2e      	cmp	r3, #46	; 0x2e
 800a9c4:	d10c      	bne.n	800a9e0 <_svfiprintf_r+0x130>
 800a9c6:	7863      	ldrb	r3, [r4, #1]
 800a9c8:	2b2a      	cmp	r3, #42	; 0x2a
 800a9ca:	d135      	bne.n	800aa38 <_svfiprintf_r+0x188>
 800a9cc:	9b03      	ldr	r3, [sp, #12]
 800a9ce:	3402      	adds	r4, #2
 800a9d0:	1d1a      	adds	r2, r3, #4
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	9203      	str	r2, [sp, #12]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	bfb8      	it	lt
 800a9da:	f04f 33ff 	movlt.w	r3, #4294967295
 800a9de:	9305      	str	r3, [sp, #20]
 800a9e0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800aaac <_svfiprintf_r+0x1fc>
 800a9e4:	2203      	movs	r2, #3
 800a9e6:	4650      	mov	r0, sl
 800a9e8:	7821      	ldrb	r1, [r4, #0]
 800a9ea:	f000 f9f7 	bl	800addc <memchr>
 800a9ee:	b140      	cbz	r0, 800aa02 <_svfiprintf_r+0x152>
 800a9f0:	2340      	movs	r3, #64	; 0x40
 800a9f2:	eba0 000a 	sub.w	r0, r0, sl
 800a9f6:	fa03 f000 	lsl.w	r0, r3, r0
 800a9fa:	9b04      	ldr	r3, [sp, #16]
 800a9fc:	3401      	adds	r4, #1
 800a9fe:	4303      	orrs	r3, r0
 800aa00:	9304      	str	r3, [sp, #16]
 800aa02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa06:	2206      	movs	r2, #6
 800aa08:	4825      	ldr	r0, [pc, #148]	; (800aaa0 <_svfiprintf_r+0x1f0>)
 800aa0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa0e:	f000 f9e5 	bl	800addc <memchr>
 800aa12:	2800      	cmp	r0, #0
 800aa14:	d038      	beq.n	800aa88 <_svfiprintf_r+0x1d8>
 800aa16:	4b23      	ldr	r3, [pc, #140]	; (800aaa4 <_svfiprintf_r+0x1f4>)
 800aa18:	bb1b      	cbnz	r3, 800aa62 <_svfiprintf_r+0x1b2>
 800aa1a:	9b03      	ldr	r3, [sp, #12]
 800aa1c:	3307      	adds	r3, #7
 800aa1e:	f023 0307 	bic.w	r3, r3, #7
 800aa22:	3308      	adds	r3, #8
 800aa24:	9303      	str	r3, [sp, #12]
 800aa26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa28:	4433      	add	r3, r6
 800aa2a:	9309      	str	r3, [sp, #36]	; 0x24
 800aa2c:	e767      	b.n	800a8fe <_svfiprintf_r+0x4e>
 800aa2e:	460c      	mov	r4, r1
 800aa30:	2001      	movs	r0, #1
 800aa32:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa36:	e7a5      	b.n	800a984 <_svfiprintf_r+0xd4>
 800aa38:	2300      	movs	r3, #0
 800aa3a:	f04f 0c0a 	mov.w	ip, #10
 800aa3e:	4619      	mov	r1, r3
 800aa40:	3401      	adds	r4, #1
 800aa42:	9305      	str	r3, [sp, #20]
 800aa44:	4620      	mov	r0, r4
 800aa46:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa4a:	3a30      	subs	r2, #48	; 0x30
 800aa4c:	2a09      	cmp	r2, #9
 800aa4e:	d903      	bls.n	800aa58 <_svfiprintf_r+0x1a8>
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d0c5      	beq.n	800a9e0 <_svfiprintf_r+0x130>
 800aa54:	9105      	str	r1, [sp, #20]
 800aa56:	e7c3      	b.n	800a9e0 <_svfiprintf_r+0x130>
 800aa58:	4604      	mov	r4, r0
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa60:	e7f0      	b.n	800aa44 <_svfiprintf_r+0x194>
 800aa62:	ab03      	add	r3, sp, #12
 800aa64:	9300      	str	r3, [sp, #0]
 800aa66:	462a      	mov	r2, r5
 800aa68:	4638      	mov	r0, r7
 800aa6a:	4b0f      	ldr	r3, [pc, #60]	; (800aaa8 <_svfiprintf_r+0x1f8>)
 800aa6c:	a904      	add	r1, sp, #16
 800aa6e:	f3af 8000 	nop.w
 800aa72:	1c42      	adds	r2, r0, #1
 800aa74:	4606      	mov	r6, r0
 800aa76:	d1d6      	bne.n	800aa26 <_svfiprintf_r+0x176>
 800aa78:	89ab      	ldrh	r3, [r5, #12]
 800aa7a:	065b      	lsls	r3, r3, #25
 800aa7c:	f53f af2c 	bmi.w	800a8d8 <_svfiprintf_r+0x28>
 800aa80:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa82:	b01d      	add	sp, #116	; 0x74
 800aa84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa88:	ab03      	add	r3, sp, #12
 800aa8a:	9300      	str	r3, [sp, #0]
 800aa8c:	462a      	mov	r2, r5
 800aa8e:	4638      	mov	r0, r7
 800aa90:	4b05      	ldr	r3, [pc, #20]	; (800aaa8 <_svfiprintf_r+0x1f8>)
 800aa92:	a904      	add	r1, sp, #16
 800aa94:	f000 f87c 	bl	800ab90 <_printf_i>
 800aa98:	e7eb      	b.n	800aa72 <_svfiprintf_r+0x1c2>
 800aa9a:	bf00      	nop
 800aa9c:	0800b554 	.word	0x0800b554
 800aaa0:	0800b55e 	.word	0x0800b55e
 800aaa4:	00000000 	.word	0x00000000
 800aaa8:	0800a7f9 	.word	0x0800a7f9
 800aaac:	0800b55a 	.word	0x0800b55a

0800aab0 <_printf_common>:
 800aab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aab4:	4616      	mov	r6, r2
 800aab6:	4699      	mov	r9, r3
 800aab8:	688a      	ldr	r2, [r1, #8]
 800aaba:	690b      	ldr	r3, [r1, #16]
 800aabc:	4607      	mov	r7, r0
 800aabe:	4293      	cmp	r3, r2
 800aac0:	bfb8      	it	lt
 800aac2:	4613      	movlt	r3, r2
 800aac4:	6033      	str	r3, [r6, #0]
 800aac6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aaca:	460c      	mov	r4, r1
 800aacc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aad0:	b10a      	cbz	r2, 800aad6 <_printf_common+0x26>
 800aad2:	3301      	adds	r3, #1
 800aad4:	6033      	str	r3, [r6, #0]
 800aad6:	6823      	ldr	r3, [r4, #0]
 800aad8:	0699      	lsls	r1, r3, #26
 800aada:	bf42      	ittt	mi
 800aadc:	6833      	ldrmi	r3, [r6, #0]
 800aade:	3302      	addmi	r3, #2
 800aae0:	6033      	strmi	r3, [r6, #0]
 800aae2:	6825      	ldr	r5, [r4, #0]
 800aae4:	f015 0506 	ands.w	r5, r5, #6
 800aae8:	d106      	bne.n	800aaf8 <_printf_common+0x48>
 800aaea:	f104 0a19 	add.w	sl, r4, #25
 800aaee:	68e3      	ldr	r3, [r4, #12]
 800aaf0:	6832      	ldr	r2, [r6, #0]
 800aaf2:	1a9b      	subs	r3, r3, r2
 800aaf4:	42ab      	cmp	r3, r5
 800aaf6:	dc28      	bgt.n	800ab4a <_printf_common+0x9a>
 800aaf8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aafc:	1e13      	subs	r3, r2, #0
 800aafe:	6822      	ldr	r2, [r4, #0]
 800ab00:	bf18      	it	ne
 800ab02:	2301      	movne	r3, #1
 800ab04:	0692      	lsls	r2, r2, #26
 800ab06:	d42d      	bmi.n	800ab64 <_printf_common+0xb4>
 800ab08:	4649      	mov	r1, r9
 800ab0a:	4638      	mov	r0, r7
 800ab0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab10:	47c0      	blx	r8
 800ab12:	3001      	adds	r0, #1
 800ab14:	d020      	beq.n	800ab58 <_printf_common+0xa8>
 800ab16:	6823      	ldr	r3, [r4, #0]
 800ab18:	68e5      	ldr	r5, [r4, #12]
 800ab1a:	f003 0306 	and.w	r3, r3, #6
 800ab1e:	2b04      	cmp	r3, #4
 800ab20:	bf18      	it	ne
 800ab22:	2500      	movne	r5, #0
 800ab24:	6832      	ldr	r2, [r6, #0]
 800ab26:	f04f 0600 	mov.w	r6, #0
 800ab2a:	68a3      	ldr	r3, [r4, #8]
 800ab2c:	bf08      	it	eq
 800ab2e:	1aad      	subeq	r5, r5, r2
 800ab30:	6922      	ldr	r2, [r4, #16]
 800ab32:	bf08      	it	eq
 800ab34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	bfc4      	itt	gt
 800ab3c:	1a9b      	subgt	r3, r3, r2
 800ab3e:	18ed      	addgt	r5, r5, r3
 800ab40:	341a      	adds	r4, #26
 800ab42:	42b5      	cmp	r5, r6
 800ab44:	d11a      	bne.n	800ab7c <_printf_common+0xcc>
 800ab46:	2000      	movs	r0, #0
 800ab48:	e008      	b.n	800ab5c <_printf_common+0xac>
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	4652      	mov	r2, sl
 800ab4e:	4649      	mov	r1, r9
 800ab50:	4638      	mov	r0, r7
 800ab52:	47c0      	blx	r8
 800ab54:	3001      	adds	r0, #1
 800ab56:	d103      	bne.n	800ab60 <_printf_common+0xb0>
 800ab58:	f04f 30ff 	mov.w	r0, #4294967295
 800ab5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab60:	3501      	adds	r5, #1
 800ab62:	e7c4      	b.n	800aaee <_printf_common+0x3e>
 800ab64:	2030      	movs	r0, #48	; 0x30
 800ab66:	18e1      	adds	r1, r4, r3
 800ab68:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ab6c:	1c5a      	adds	r2, r3, #1
 800ab6e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ab72:	4422      	add	r2, r4
 800ab74:	3302      	adds	r3, #2
 800ab76:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ab7a:	e7c5      	b.n	800ab08 <_printf_common+0x58>
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	4622      	mov	r2, r4
 800ab80:	4649      	mov	r1, r9
 800ab82:	4638      	mov	r0, r7
 800ab84:	47c0      	blx	r8
 800ab86:	3001      	adds	r0, #1
 800ab88:	d0e6      	beq.n	800ab58 <_printf_common+0xa8>
 800ab8a:	3601      	adds	r6, #1
 800ab8c:	e7d9      	b.n	800ab42 <_printf_common+0x92>
	...

0800ab90 <_printf_i>:
 800ab90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab94:	460c      	mov	r4, r1
 800ab96:	7e27      	ldrb	r7, [r4, #24]
 800ab98:	4691      	mov	r9, r2
 800ab9a:	2f78      	cmp	r7, #120	; 0x78
 800ab9c:	4680      	mov	r8, r0
 800ab9e:	469a      	mov	sl, r3
 800aba0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aba2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aba6:	d807      	bhi.n	800abb8 <_printf_i+0x28>
 800aba8:	2f62      	cmp	r7, #98	; 0x62
 800abaa:	d80a      	bhi.n	800abc2 <_printf_i+0x32>
 800abac:	2f00      	cmp	r7, #0
 800abae:	f000 80d9 	beq.w	800ad64 <_printf_i+0x1d4>
 800abb2:	2f58      	cmp	r7, #88	; 0x58
 800abb4:	f000 80a4 	beq.w	800ad00 <_printf_i+0x170>
 800abb8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800abbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800abc0:	e03a      	b.n	800ac38 <_printf_i+0xa8>
 800abc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800abc6:	2b15      	cmp	r3, #21
 800abc8:	d8f6      	bhi.n	800abb8 <_printf_i+0x28>
 800abca:	a001      	add	r0, pc, #4	; (adr r0, 800abd0 <_printf_i+0x40>)
 800abcc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800abd0:	0800ac29 	.word	0x0800ac29
 800abd4:	0800ac3d 	.word	0x0800ac3d
 800abd8:	0800abb9 	.word	0x0800abb9
 800abdc:	0800abb9 	.word	0x0800abb9
 800abe0:	0800abb9 	.word	0x0800abb9
 800abe4:	0800abb9 	.word	0x0800abb9
 800abe8:	0800ac3d 	.word	0x0800ac3d
 800abec:	0800abb9 	.word	0x0800abb9
 800abf0:	0800abb9 	.word	0x0800abb9
 800abf4:	0800abb9 	.word	0x0800abb9
 800abf8:	0800abb9 	.word	0x0800abb9
 800abfc:	0800ad4b 	.word	0x0800ad4b
 800ac00:	0800ac6d 	.word	0x0800ac6d
 800ac04:	0800ad2d 	.word	0x0800ad2d
 800ac08:	0800abb9 	.word	0x0800abb9
 800ac0c:	0800abb9 	.word	0x0800abb9
 800ac10:	0800ad6d 	.word	0x0800ad6d
 800ac14:	0800abb9 	.word	0x0800abb9
 800ac18:	0800ac6d 	.word	0x0800ac6d
 800ac1c:	0800abb9 	.word	0x0800abb9
 800ac20:	0800abb9 	.word	0x0800abb9
 800ac24:	0800ad35 	.word	0x0800ad35
 800ac28:	680b      	ldr	r3, [r1, #0]
 800ac2a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ac2e:	1d1a      	adds	r2, r3, #4
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	600a      	str	r2, [r1, #0]
 800ac34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac38:	2301      	movs	r3, #1
 800ac3a:	e0a4      	b.n	800ad86 <_printf_i+0x1f6>
 800ac3c:	6825      	ldr	r5, [r4, #0]
 800ac3e:	6808      	ldr	r0, [r1, #0]
 800ac40:	062e      	lsls	r6, r5, #24
 800ac42:	f100 0304 	add.w	r3, r0, #4
 800ac46:	d50a      	bpl.n	800ac5e <_printf_i+0xce>
 800ac48:	6805      	ldr	r5, [r0, #0]
 800ac4a:	600b      	str	r3, [r1, #0]
 800ac4c:	2d00      	cmp	r5, #0
 800ac4e:	da03      	bge.n	800ac58 <_printf_i+0xc8>
 800ac50:	232d      	movs	r3, #45	; 0x2d
 800ac52:	426d      	negs	r5, r5
 800ac54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac58:	230a      	movs	r3, #10
 800ac5a:	485e      	ldr	r0, [pc, #376]	; (800add4 <_printf_i+0x244>)
 800ac5c:	e019      	b.n	800ac92 <_printf_i+0x102>
 800ac5e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ac62:	6805      	ldr	r5, [r0, #0]
 800ac64:	600b      	str	r3, [r1, #0]
 800ac66:	bf18      	it	ne
 800ac68:	b22d      	sxthne	r5, r5
 800ac6a:	e7ef      	b.n	800ac4c <_printf_i+0xbc>
 800ac6c:	680b      	ldr	r3, [r1, #0]
 800ac6e:	6825      	ldr	r5, [r4, #0]
 800ac70:	1d18      	adds	r0, r3, #4
 800ac72:	6008      	str	r0, [r1, #0]
 800ac74:	0628      	lsls	r0, r5, #24
 800ac76:	d501      	bpl.n	800ac7c <_printf_i+0xec>
 800ac78:	681d      	ldr	r5, [r3, #0]
 800ac7a:	e002      	b.n	800ac82 <_printf_i+0xf2>
 800ac7c:	0669      	lsls	r1, r5, #25
 800ac7e:	d5fb      	bpl.n	800ac78 <_printf_i+0xe8>
 800ac80:	881d      	ldrh	r5, [r3, #0]
 800ac82:	2f6f      	cmp	r7, #111	; 0x6f
 800ac84:	bf0c      	ite	eq
 800ac86:	2308      	moveq	r3, #8
 800ac88:	230a      	movne	r3, #10
 800ac8a:	4852      	ldr	r0, [pc, #328]	; (800add4 <_printf_i+0x244>)
 800ac8c:	2100      	movs	r1, #0
 800ac8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ac92:	6866      	ldr	r6, [r4, #4]
 800ac94:	2e00      	cmp	r6, #0
 800ac96:	bfa8      	it	ge
 800ac98:	6821      	ldrge	r1, [r4, #0]
 800ac9a:	60a6      	str	r6, [r4, #8]
 800ac9c:	bfa4      	itt	ge
 800ac9e:	f021 0104 	bicge.w	r1, r1, #4
 800aca2:	6021      	strge	r1, [r4, #0]
 800aca4:	b90d      	cbnz	r5, 800acaa <_printf_i+0x11a>
 800aca6:	2e00      	cmp	r6, #0
 800aca8:	d04d      	beq.n	800ad46 <_printf_i+0x1b6>
 800acaa:	4616      	mov	r6, r2
 800acac:	fbb5 f1f3 	udiv	r1, r5, r3
 800acb0:	fb03 5711 	mls	r7, r3, r1, r5
 800acb4:	5dc7      	ldrb	r7, [r0, r7]
 800acb6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800acba:	462f      	mov	r7, r5
 800acbc:	42bb      	cmp	r3, r7
 800acbe:	460d      	mov	r5, r1
 800acc0:	d9f4      	bls.n	800acac <_printf_i+0x11c>
 800acc2:	2b08      	cmp	r3, #8
 800acc4:	d10b      	bne.n	800acde <_printf_i+0x14e>
 800acc6:	6823      	ldr	r3, [r4, #0]
 800acc8:	07df      	lsls	r7, r3, #31
 800acca:	d508      	bpl.n	800acde <_printf_i+0x14e>
 800accc:	6923      	ldr	r3, [r4, #16]
 800acce:	6861      	ldr	r1, [r4, #4]
 800acd0:	4299      	cmp	r1, r3
 800acd2:	bfde      	ittt	le
 800acd4:	2330      	movle	r3, #48	; 0x30
 800acd6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800acda:	f106 36ff 	addle.w	r6, r6, #4294967295
 800acde:	1b92      	subs	r2, r2, r6
 800ace0:	6122      	str	r2, [r4, #16]
 800ace2:	464b      	mov	r3, r9
 800ace4:	4621      	mov	r1, r4
 800ace6:	4640      	mov	r0, r8
 800ace8:	f8cd a000 	str.w	sl, [sp]
 800acec:	aa03      	add	r2, sp, #12
 800acee:	f7ff fedf 	bl	800aab0 <_printf_common>
 800acf2:	3001      	adds	r0, #1
 800acf4:	d14c      	bne.n	800ad90 <_printf_i+0x200>
 800acf6:	f04f 30ff 	mov.w	r0, #4294967295
 800acfa:	b004      	add	sp, #16
 800acfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad00:	4834      	ldr	r0, [pc, #208]	; (800add4 <_printf_i+0x244>)
 800ad02:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ad06:	680e      	ldr	r6, [r1, #0]
 800ad08:	6823      	ldr	r3, [r4, #0]
 800ad0a:	f856 5b04 	ldr.w	r5, [r6], #4
 800ad0e:	061f      	lsls	r7, r3, #24
 800ad10:	600e      	str	r6, [r1, #0]
 800ad12:	d514      	bpl.n	800ad3e <_printf_i+0x1ae>
 800ad14:	07d9      	lsls	r1, r3, #31
 800ad16:	bf44      	itt	mi
 800ad18:	f043 0320 	orrmi.w	r3, r3, #32
 800ad1c:	6023      	strmi	r3, [r4, #0]
 800ad1e:	b91d      	cbnz	r5, 800ad28 <_printf_i+0x198>
 800ad20:	6823      	ldr	r3, [r4, #0]
 800ad22:	f023 0320 	bic.w	r3, r3, #32
 800ad26:	6023      	str	r3, [r4, #0]
 800ad28:	2310      	movs	r3, #16
 800ad2a:	e7af      	b.n	800ac8c <_printf_i+0xfc>
 800ad2c:	6823      	ldr	r3, [r4, #0]
 800ad2e:	f043 0320 	orr.w	r3, r3, #32
 800ad32:	6023      	str	r3, [r4, #0]
 800ad34:	2378      	movs	r3, #120	; 0x78
 800ad36:	4828      	ldr	r0, [pc, #160]	; (800add8 <_printf_i+0x248>)
 800ad38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ad3c:	e7e3      	b.n	800ad06 <_printf_i+0x176>
 800ad3e:	065e      	lsls	r6, r3, #25
 800ad40:	bf48      	it	mi
 800ad42:	b2ad      	uxthmi	r5, r5
 800ad44:	e7e6      	b.n	800ad14 <_printf_i+0x184>
 800ad46:	4616      	mov	r6, r2
 800ad48:	e7bb      	b.n	800acc2 <_printf_i+0x132>
 800ad4a:	680b      	ldr	r3, [r1, #0]
 800ad4c:	6826      	ldr	r6, [r4, #0]
 800ad4e:	1d1d      	adds	r5, r3, #4
 800ad50:	6960      	ldr	r0, [r4, #20]
 800ad52:	600d      	str	r5, [r1, #0]
 800ad54:	0635      	lsls	r5, r6, #24
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	d501      	bpl.n	800ad5e <_printf_i+0x1ce>
 800ad5a:	6018      	str	r0, [r3, #0]
 800ad5c:	e002      	b.n	800ad64 <_printf_i+0x1d4>
 800ad5e:	0671      	lsls	r1, r6, #25
 800ad60:	d5fb      	bpl.n	800ad5a <_printf_i+0x1ca>
 800ad62:	8018      	strh	r0, [r3, #0]
 800ad64:	2300      	movs	r3, #0
 800ad66:	4616      	mov	r6, r2
 800ad68:	6123      	str	r3, [r4, #16]
 800ad6a:	e7ba      	b.n	800ace2 <_printf_i+0x152>
 800ad6c:	680b      	ldr	r3, [r1, #0]
 800ad6e:	1d1a      	adds	r2, r3, #4
 800ad70:	600a      	str	r2, [r1, #0]
 800ad72:	681e      	ldr	r6, [r3, #0]
 800ad74:	2100      	movs	r1, #0
 800ad76:	4630      	mov	r0, r6
 800ad78:	6862      	ldr	r2, [r4, #4]
 800ad7a:	f000 f82f 	bl	800addc <memchr>
 800ad7e:	b108      	cbz	r0, 800ad84 <_printf_i+0x1f4>
 800ad80:	1b80      	subs	r0, r0, r6
 800ad82:	6060      	str	r0, [r4, #4]
 800ad84:	6863      	ldr	r3, [r4, #4]
 800ad86:	6123      	str	r3, [r4, #16]
 800ad88:	2300      	movs	r3, #0
 800ad8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad8e:	e7a8      	b.n	800ace2 <_printf_i+0x152>
 800ad90:	4632      	mov	r2, r6
 800ad92:	4649      	mov	r1, r9
 800ad94:	4640      	mov	r0, r8
 800ad96:	6923      	ldr	r3, [r4, #16]
 800ad98:	47d0      	blx	sl
 800ad9a:	3001      	adds	r0, #1
 800ad9c:	d0ab      	beq.n	800acf6 <_printf_i+0x166>
 800ad9e:	6823      	ldr	r3, [r4, #0]
 800ada0:	079b      	lsls	r3, r3, #30
 800ada2:	d413      	bmi.n	800adcc <_printf_i+0x23c>
 800ada4:	68e0      	ldr	r0, [r4, #12]
 800ada6:	9b03      	ldr	r3, [sp, #12]
 800ada8:	4298      	cmp	r0, r3
 800adaa:	bfb8      	it	lt
 800adac:	4618      	movlt	r0, r3
 800adae:	e7a4      	b.n	800acfa <_printf_i+0x16a>
 800adb0:	2301      	movs	r3, #1
 800adb2:	4632      	mov	r2, r6
 800adb4:	4649      	mov	r1, r9
 800adb6:	4640      	mov	r0, r8
 800adb8:	47d0      	blx	sl
 800adba:	3001      	adds	r0, #1
 800adbc:	d09b      	beq.n	800acf6 <_printf_i+0x166>
 800adbe:	3501      	adds	r5, #1
 800adc0:	68e3      	ldr	r3, [r4, #12]
 800adc2:	9903      	ldr	r1, [sp, #12]
 800adc4:	1a5b      	subs	r3, r3, r1
 800adc6:	42ab      	cmp	r3, r5
 800adc8:	dcf2      	bgt.n	800adb0 <_printf_i+0x220>
 800adca:	e7eb      	b.n	800ada4 <_printf_i+0x214>
 800adcc:	2500      	movs	r5, #0
 800adce:	f104 0619 	add.w	r6, r4, #25
 800add2:	e7f5      	b.n	800adc0 <_printf_i+0x230>
 800add4:	0800b565 	.word	0x0800b565
 800add8:	0800b576 	.word	0x0800b576

0800addc <memchr>:
 800addc:	4603      	mov	r3, r0
 800adde:	b510      	push	{r4, lr}
 800ade0:	b2c9      	uxtb	r1, r1
 800ade2:	4402      	add	r2, r0
 800ade4:	4293      	cmp	r3, r2
 800ade6:	4618      	mov	r0, r3
 800ade8:	d101      	bne.n	800adee <memchr+0x12>
 800adea:	2000      	movs	r0, #0
 800adec:	e003      	b.n	800adf6 <memchr+0x1a>
 800adee:	7804      	ldrb	r4, [r0, #0]
 800adf0:	3301      	adds	r3, #1
 800adf2:	428c      	cmp	r4, r1
 800adf4:	d1f6      	bne.n	800ade4 <memchr+0x8>
 800adf6:	bd10      	pop	{r4, pc}

0800adf8 <memmove>:
 800adf8:	4288      	cmp	r0, r1
 800adfa:	b510      	push	{r4, lr}
 800adfc:	eb01 0402 	add.w	r4, r1, r2
 800ae00:	d902      	bls.n	800ae08 <memmove+0x10>
 800ae02:	4284      	cmp	r4, r0
 800ae04:	4623      	mov	r3, r4
 800ae06:	d807      	bhi.n	800ae18 <memmove+0x20>
 800ae08:	1e43      	subs	r3, r0, #1
 800ae0a:	42a1      	cmp	r1, r4
 800ae0c:	d008      	beq.n	800ae20 <memmove+0x28>
 800ae0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae12:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae16:	e7f8      	b.n	800ae0a <memmove+0x12>
 800ae18:	4601      	mov	r1, r0
 800ae1a:	4402      	add	r2, r0
 800ae1c:	428a      	cmp	r2, r1
 800ae1e:	d100      	bne.n	800ae22 <memmove+0x2a>
 800ae20:	bd10      	pop	{r4, pc}
 800ae22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ae2a:	e7f7      	b.n	800ae1c <memmove+0x24>

0800ae2c <_free_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4605      	mov	r5, r0
 800ae30:	2900      	cmp	r1, #0
 800ae32:	d043      	beq.n	800aebc <_free_r+0x90>
 800ae34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae38:	1f0c      	subs	r4, r1, #4
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	bfb8      	it	lt
 800ae3e:	18e4      	addlt	r4, r4, r3
 800ae40:	f000 f8d0 	bl	800afe4 <__malloc_lock>
 800ae44:	4a1e      	ldr	r2, [pc, #120]	; (800aec0 <_free_r+0x94>)
 800ae46:	6813      	ldr	r3, [r2, #0]
 800ae48:	4610      	mov	r0, r2
 800ae4a:	b933      	cbnz	r3, 800ae5a <_free_r+0x2e>
 800ae4c:	6063      	str	r3, [r4, #4]
 800ae4e:	6014      	str	r4, [r2, #0]
 800ae50:	4628      	mov	r0, r5
 800ae52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae56:	f000 b8cb 	b.w	800aff0 <__malloc_unlock>
 800ae5a:	42a3      	cmp	r3, r4
 800ae5c:	d90a      	bls.n	800ae74 <_free_r+0x48>
 800ae5e:	6821      	ldr	r1, [r4, #0]
 800ae60:	1862      	adds	r2, r4, r1
 800ae62:	4293      	cmp	r3, r2
 800ae64:	bf01      	itttt	eq
 800ae66:	681a      	ldreq	r2, [r3, #0]
 800ae68:	685b      	ldreq	r3, [r3, #4]
 800ae6a:	1852      	addeq	r2, r2, r1
 800ae6c:	6022      	streq	r2, [r4, #0]
 800ae6e:	6063      	str	r3, [r4, #4]
 800ae70:	6004      	str	r4, [r0, #0]
 800ae72:	e7ed      	b.n	800ae50 <_free_r+0x24>
 800ae74:	461a      	mov	r2, r3
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	b10b      	cbz	r3, 800ae7e <_free_r+0x52>
 800ae7a:	42a3      	cmp	r3, r4
 800ae7c:	d9fa      	bls.n	800ae74 <_free_r+0x48>
 800ae7e:	6811      	ldr	r1, [r2, #0]
 800ae80:	1850      	adds	r0, r2, r1
 800ae82:	42a0      	cmp	r0, r4
 800ae84:	d10b      	bne.n	800ae9e <_free_r+0x72>
 800ae86:	6820      	ldr	r0, [r4, #0]
 800ae88:	4401      	add	r1, r0
 800ae8a:	1850      	adds	r0, r2, r1
 800ae8c:	4283      	cmp	r3, r0
 800ae8e:	6011      	str	r1, [r2, #0]
 800ae90:	d1de      	bne.n	800ae50 <_free_r+0x24>
 800ae92:	6818      	ldr	r0, [r3, #0]
 800ae94:	685b      	ldr	r3, [r3, #4]
 800ae96:	4401      	add	r1, r0
 800ae98:	6011      	str	r1, [r2, #0]
 800ae9a:	6053      	str	r3, [r2, #4]
 800ae9c:	e7d8      	b.n	800ae50 <_free_r+0x24>
 800ae9e:	d902      	bls.n	800aea6 <_free_r+0x7a>
 800aea0:	230c      	movs	r3, #12
 800aea2:	602b      	str	r3, [r5, #0]
 800aea4:	e7d4      	b.n	800ae50 <_free_r+0x24>
 800aea6:	6820      	ldr	r0, [r4, #0]
 800aea8:	1821      	adds	r1, r4, r0
 800aeaa:	428b      	cmp	r3, r1
 800aeac:	bf01      	itttt	eq
 800aeae:	6819      	ldreq	r1, [r3, #0]
 800aeb0:	685b      	ldreq	r3, [r3, #4]
 800aeb2:	1809      	addeq	r1, r1, r0
 800aeb4:	6021      	streq	r1, [r4, #0]
 800aeb6:	6063      	str	r3, [r4, #4]
 800aeb8:	6054      	str	r4, [r2, #4]
 800aeba:	e7c9      	b.n	800ae50 <_free_r+0x24>
 800aebc:	bd38      	pop	{r3, r4, r5, pc}
 800aebe:	bf00      	nop
 800aec0:	20000370 	.word	0x20000370

0800aec4 <_malloc_r>:
 800aec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec6:	1ccd      	adds	r5, r1, #3
 800aec8:	f025 0503 	bic.w	r5, r5, #3
 800aecc:	3508      	adds	r5, #8
 800aece:	2d0c      	cmp	r5, #12
 800aed0:	bf38      	it	cc
 800aed2:	250c      	movcc	r5, #12
 800aed4:	2d00      	cmp	r5, #0
 800aed6:	4606      	mov	r6, r0
 800aed8:	db01      	blt.n	800aede <_malloc_r+0x1a>
 800aeda:	42a9      	cmp	r1, r5
 800aedc:	d903      	bls.n	800aee6 <_malloc_r+0x22>
 800aede:	230c      	movs	r3, #12
 800aee0:	6033      	str	r3, [r6, #0]
 800aee2:	2000      	movs	r0, #0
 800aee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aee6:	f000 f87d 	bl	800afe4 <__malloc_lock>
 800aeea:	4921      	ldr	r1, [pc, #132]	; (800af70 <_malloc_r+0xac>)
 800aeec:	680a      	ldr	r2, [r1, #0]
 800aeee:	4614      	mov	r4, r2
 800aef0:	b99c      	cbnz	r4, 800af1a <_malloc_r+0x56>
 800aef2:	4f20      	ldr	r7, [pc, #128]	; (800af74 <_malloc_r+0xb0>)
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	b923      	cbnz	r3, 800af02 <_malloc_r+0x3e>
 800aef8:	4621      	mov	r1, r4
 800aefa:	4630      	mov	r0, r6
 800aefc:	f000 f862 	bl	800afc4 <_sbrk_r>
 800af00:	6038      	str	r0, [r7, #0]
 800af02:	4629      	mov	r1, r5
 800af04:	4630      	mov	r0, r6
 800af06:	f000 f85d 	bl	800afc4 <_sbrk_r>
 800af0a:	1c43      	adds	r3, r0, #1
 800af0c:	d123      	bne.n	800af56 <_malloc_r+0x92>
 800af0e:	230c      	movs	r3, #12
 800af10:	4630      	mov	r0, r6
 800af12:	6033      	str	r3, [r6, #0]
 800af14:	f000 f86c 	bl	800aff0 <__malloc_unlock>
 800af18:	e7e3      	b.n	800aee2 <_malloc_r+0x1e>
 800af1a:	6823      	ldr	r3, [r4, #0]
 800af1c:	1b5b      	subs	r3, r3, r5
 800af1e:	d417      	bmi.n	800af50 <_malloc_r+0x8c>
 800af20:	2b0b      	cmp	r3, #11
 800af22:	d903      	bls.n	800af2c <_malloc_r+0x68>
 800af24:	6023      	str	r3, [r4, #0]
 800af26:	441c      	add	r4, r3
 800af28:	6025      	str	r5, [r4, #0]
 800af2a:	e004      	b.n	800af36 <_malloc_r+0x72>
 800af2c:	6863      	ldr	r3, [r4, #4]
 800af2e:	42a2      	cmp	r2, r4
 800af30:	bf0c      	ite	eq
 800af32:	600b      	streq	r3, [r1, #0]
 800af34:	6053      	strne	r3, [r2, #4]
 800af36:	4630      	mov	r0, r6
 800af38:	f000 f85a 	bl	800aff0 <__malloc_unlock>
 800af3c:	f104 000b 	add.w	r0, r4, #11
 800af40:	1d23      	adds	r3, r4, #4
 800af42:	f020 0007 	bic.w	r0, r0, #7
 800af46:	1ac2      	subs	r2, r0, r3
 800af48:	d0cc      	beq.n	800aee4 <_malloc_r+0x20>
 800af4a:	1a1b      	subs	r3, r3, r0
 800af4c:	50a3      	str	r3, [r4, r2]
 800af4e:	e7c9      	b.n	800aee4 <_malloc_r+0x20>
 800af50:	4622      	mov	r2, r4
 800af52:	6864      	ldr	r4, [r4, #4]
 800af54:	e7cc      	b.n	800aef0 <_malloc_r+0x2c>
 800af56:	1cc4      	adds	r4, r0, #3
 800af58:	f024 0403 	bic.w	r4, r4, #3
 800af5c:	42a0      	cmp	r0, r4
 800af5e:	d0e3      	beq.n	800af28 <_malloc_r+0x64>
 800af60:	1a21      	subs	r1, r4, r0
 800af62:	4630      	mov	r0, r6
 800af64:	f000 f82e 	bl	800afc4 <_sbrk_r>
 800af68:	3001      	adds	r0, #1
 800af6a:	d1dd      	bne.n	800af28 <_malloc_r+0x64>
 800af6c:	e7cf      	b.n	800af0e <_malloc_r+0x4a>
 800af6e:	bf00      	nop
 800af70:	20000370 	.word	0x20000370
 800af74:	20000374 	.word	0x20000374

0800af78 <_realloc_r>:
 800af78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af7a:	4607      	mov	r7, r0
 800af7c:	4614      	mov	r4, r2
 800af7e:	460e      	mov	r6, r1
 800af80:	b921      	cbnz	r1, 800af8c <_realloc_r+0x14>
 800af82:	4611      	mov	r1, r2
 800af84:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800af88:	f7ff bf9c 	b.w	800aec4 <_malloc_r>
 800af8c:	b922      	cbnz	r2, 800af98 <_realloc_r+0x20>
 800af8e:	f7ff ff4d 	bl	800ae2c <_free_r>
 800af92:	4625      	mov	r5, r4
 800af94:	4628      	mov	r0, r5
 800af96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af98:	f000 f830 	bl	800affc <_malloc_usable_size_r>
 800af9c:	42a0      	cmp	r0, r4
 800af9e:	d20f      	bcs.n	800afc0 <_realloc_r+0x48>
 800afa0:	4621      	mov	r1, r4
 800afa2:	4638      	mov	r0, r7
 800afa4:	f7ff ff8e 	bl	800aec4 <_malloc_r>
 800afa8:	4605      	mov	r5, r0
 800afaa:	2800      	cmp	r0, #0
 800afac:	d0f2      	beq.n	800af94 <_realloc_r+0x1c>
 800afae:	4631      	mov	r1, r6
 800afb0:	4622      	mov	r2, r4
 800afb2:	f7ff fbeb 	bl	800a78c <memcpy>
 800afb6:	4631      	mov	r1, r6
 800afb8:	4638      	mov	r0, r7
 800afba:	f7ff ff37 	bl	800ae2c <_free_r>
 800afbe:	e7e9      	b.n	800af94 <_realloc_r+0x1c>
 800afc0:	4635      	mov	r5, r6
 800afc2:	e7e7      	b.n	800af94 <_realloc_r+0x1c>

0800afc4 <_sbrk_r>:
 800afc4:	b538      	push	{r3, r4, r5, lr}
 800afc6:	2300      	movs	r3, #0
 800afc8:	4d05      	ldr	r5, [pc, #20]	; (800afe0 <_sbrk_r+0x1c>)
 800afca:	4604      	mov	r4, r0
 800afcc:	4608      	mov	r0, r1
 800afce:	602b      	str	r3, [r5, #0]
 800afd0:	f7f6 ff8a 	bl	8001ee8 <_sbrk>
 800afd4:	1c43      	adds	r3, r0, #1
 800afd6:	d102      	bne.n	800afde <_sbrk_r+0x1a>
 800afd8:	682b      	ldr	r3, [r5, #0]
 800afda:	b103      	cbz	r3, 800afde <_sbrk_r+0x1a>
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	bd38      	pop	{r3, r4, r5, pc}
 800afe0:	20004658 	.word	0x20004658

0800afe4 <__malloc_lock>:
 800afe4:	4801      	ldr	r0, [pc, #4]	; (800afec <__malloc_lock+0x8>)
 800afe6:	f000 b811 	b.w	800b00c <__retarget_lock_acquire_recursive>
 800afea:	bf00      	nop
 800afec:	20004660 	.word	0x20004660

0800aff0 <__malloc_unlock>:
 800aff0:	4801      	ldr	r0, [pc, #4]	; (800aff8 <__malloc_unlock+0x8>)
 800aff2:	f000 b80c 	b.w	800b00e <__retarget_lock_release_recursive>
 800aff6:	bf00      	nop
 800aff8:	20004660 	.word	0x20004660

0800affc <_malloc_usable_size_r>:
 800affc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b000:	1f18      	subs	r0, r3, #4
 800b002:	2b00      	cmp	r3, #0
 800b004:	bfbc      	itt	lt
 800b006:	580b      	ldrlt	r3, [r1, r0]
 800b008:	18c0      	addlt	r0, r0, r3
 800b00a:	4770      	bx	lr

0800b00c <__retarget_lock_acquire_recursive>:
 800b00c:	4770      	bx	lr

0800b00e <__retarget_lock_release_recursive>:
 800b00e:	4770      	bx	lr

0800b010 <_init>:
 800b010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b012:	bf00      	nop
 800b014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b016:	bc08      	pop	{r3}
 800b018:	469e      	mov	lr, r3
 800b01a:	4770      	bx	lr

0800b01c <_fini>:
 800b01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b01e:	bf00      	nop
 800b020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b022:	bc08      	pop	{r3}
 800b024:	469e      	mov	lr, r3
 800b026:	4770      	bx	lr
