{:input (genetic.crossover/dumb-crossover 1451207630 (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_12_13 , \\wire1_:missing_12 , \\wire2_11_13_:missing , \\wire:missing_edge , wire4_18, \\wire26_35_37_:missing , \\wire27_36_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_:missing_12_13 ;\n  wire \\wire0_:missing_12_13 ;\n  wire wire10_16;\n  wire wire14_15;\n  input \\wire1_:missing_12 ;\n  wire \\wire1_:missing_12 ;\n  wire wire21;\n  wire wire23;\n  wire wire24;\n  input \\wire26_35_37_:missing ;\n  wire \\wire26_35_37_:missing ;\n  input \\wire27_36_:missing ;\n  wire \\wire27_36_:missing ;\n  wire wire29_41_44_47;\n  input \\wire2_11_13_:missing ;\n  wire \\wire2_11_13_:missing ;\n  wire \\wire30_:missing_45_48_49 ;\n  wire wire31;\n  wire wire32_37;\n  wire \\wire32_:missing ;\n  wire wire33_18;\n  wire \\wire33_:missing ;\n  wire wire34_18;\n  wire wire35_36;\n  wire wire36_39;\n  wire wire38;\n  wire wire38_11;\n  wire wire38_14;\n  wire wire38_18;\n  wire wire38_20;\n  wire \\wire38_21_:missing_23 ;\n  wire \\wire38_35_37_:missing ;\n  wire wire38_42;\n  wire wire38_50;\n  wire wire43_18;\n  wire wire46_18;\n  wire wire49;\n  output wire4_18;\n  wire wire4_18;\n  wire wire50;\n  wire \\wire5_:missing_24 ;\n  wire wire6;\n  wire wire7_14;\n  wire wire8_15;\n  wire wire8_18;\n  wire wire9_18;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_15_25 ;\n  wire \\wire:missing_16_19 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_46 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire7_14 = 2'h1 >> \\wire:missing_edge ;\n  assign wire10_16 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_16_19  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire4_18 = 4'h8 >> { \\wire:missing_edge , wire38_18 };\n  assign wire24 = 2'hx >> \\wire5_:missing_24 ;\n  assign wire8_15 = 2'h1 >> wire8_18;\n  assign \\wire32_:missing  = 2'h1 >> wire32_37;\n  assign \\wire33_:missing  = 2'h1 >> wire33_18;\n  assign \\wire:missing_edge  = 2'h1 >> wire34_18;\n  assign wire35_36 = 4'h6 >> { \\wire26_35_37_:missing , \\wire38_35_37_:missing  };\n  assign wire36_39 = 4'h6 >> { \\wire27_36_:missing , wire35_36 };\n  assign wire32_37 = 4'h8 >> { \\wire26_35_37_:missing , \\wire38_35_37_:missing  };\n  assign wire38_20 = 4'h8 >> { \\wire:missing_edge , wire38 };\n  assign \\wire9_:missing  = 2'h1 >> wire9_18;\n  assign \\wire:missing_edge  = 2'hx >> \\wire30_:missing_45_48_49 ;\n  assign wire49 = 2'hx >> \\wire30_:missing_45_48_49 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire10_16;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire2_11_13_:missing , wire38_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire1_:missing_12 , \\wire0_:missing_12_13  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire2_11_13_:missing , \\wire0_:missing_12_13  };\n  assign wire14_15 = 4'h8 >> { wire7_14, wire38_14 };\n  assign \\wire:missing_15_25  = 4'h8 >> { wire8_15, wire14_15 };\n  assign \\wire5_:missing_24  = 1'h1;\n  assign wire6 = 1'h0;\n  assign wire29_41_44_47 = 1'h0;\n  assign \\wire30_:missing_45_48_49  = 1'h1;\n  assign wire31 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire50 = wire38_50;\n  assign \\wire:missing_edge  = wire29_41_44_47;\n  assign \\wire:missing_46  = wire46_18;\n  assign \\wire:missing_edge  = \\wire30_:missing_45_48_49 ;\n  assign \\wire:missing_edge  = wire29_41_44_47;\n  assign \\wire:missing_43  = wire43_18;\n  assign \\wire:missing_edge  = wire38_42;\n  assign \\wire:missing_edge  = wire29_41_44_47;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_39  = wire36_39;\n  assign \\wire:missing_edge  = \\wire:missing_15_25 ;\n  assign wire23 = \\wire38_21_:missing_23 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire21 = \\wire38_21_:missing_23 ;\n  assign \\wire:missing_edge  = wire38_20;\n  assign \\wire:missing_16_19  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:3.1-104.10\" *)\nmodule postsynth(\\wire0_:missing_12_13 , \\wire1_:missing_12 , \\wire2_11_13_:missing , \\wire:missing_edge , wire4_18, \\wire26_35_37_:missing , \\wire27_36_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:5.9-5.30\" *)\n  input \\wire0_:missing_12_13 ;\n  wire \\wire0_:missing_12_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:7.8-7.17\" *)\n  wire wire10_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:9.9-9.27\" *)\n  input \\wire1_:missing_12 ;\n  wire \\wire1_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:13.8-13.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:14.9-14.31\" *)\n  input \\wire26_35_37_:missing ;\n  wire \\wire26_35_37_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:16.9-16.28\" *)\n  input \\wire27_36_:missing ;\n  wire \\wire27_36_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:18.8-18.23\" *)\n  wire wire29_41_44_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:19.9-19.30\" *)\n  input \\wire2_11_13_:missing ;\n  wire \\wire2_11_13_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:21.8-21.33\" *)\n  wire \\wire30_:missing_45_48_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:22.8-22.14\" *)\n  wire wire31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:33.8-33.17\" *)\n  wire wire38_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:34.8-34.17\" *)\n  wire wire38_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:37.8-37.17\" *)\n  wire wire38_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:41.8-41.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:42.10-42.18\" *)\n  output wire4_18;\n  wire wire4_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:45.8-45.26\" *)\n  wire \\wire5_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:46.8-46.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:47.8-47.16\" *)\n  wire wire7_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:53.8-53.27\" *)\n  wire \\wire:missing_15_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:54.8-54.27\" *)\n  wire \\wire:missing_16_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F55E5B4.v:58.10-58.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_16 = 1'h0;\n  assign wire24 = 1'hx;\n  assign wire29_41_44_47 = 1'h0;\n  assign \\wire30_:missing_45_48_49  = 1'h1;\n  assign wire31 = 1'h0;\n  assign wire38_18 = 1'hx;\n  assign wire38_20 = 1'h0;\n  assign wire38_42 = 1'h0;\n  assign wire49 = 1'hx;\n  assign wire4_18 = 1'hx;\n  assign \\wire5_:missing_24  = 1'h1;\n  assign wire6 = 1'h0;\n  assign wire7_14 = 1'h1;\n  assign \\wire:missing_15_25  = 1'h0;\n  assign \\wire:missing_16_19  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:16:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt/src/top.v'.\nSBY  2:16:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] Copy '/tmp/fuzzmount2DDF5D8C/F55E5B4.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt/src/F55E5B4.v'.\nSBY  2:16:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] Copy '/tmp/fuzzmount2DDF5D8C/F55E5B4.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt/src/F55E5B4.post.v'.\nSBY  2:16:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] engine_0: abc pdr\nSBY  2:16:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F55E5B4.v:77$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F55E5B4.v:77$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F55E5B4.v:72$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F55E5B4.v:72$35.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F55E5B4.v:68$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F55E5B4.v:68$31.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F55E5B4.v:79$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F55E5B4.v:79$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F55E5B4.v:81$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F55E5B4.v:81$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] base: Warning: Wire presynth.\\wire38_18 is used but has no driver.\nSBY  2:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:16:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] base: finished (returncode=0)\nSBY  2:16:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:16:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] aig: Warning: Wire presynth.\\wire38_18 is used but has no driver.\nSBY  2:16:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:16:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] aig: finished (returncode=0)\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] engine_0: Warning: The network has no constraints.\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] engine_0: finished (returncode=0)\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] engine_0: Status returned by engine: FAIL\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt'.\nSBY  2:16:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfwbg4pnt] DONE (FAIL, rc=2)\n", :err ""}}}