#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000029883263bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000029883262050 .scope module, "tb_alu_mul_32" "tb_alu_mul_32" 3 3;
 .timescale -9 -12;
v00000298833938e0_0 .net "ALUFlags", 4 0, v0000029883391cc0_0;  1 drivers
v0000029883393480_0 .var "a", 31 0;
v00000298833930c0_0 .var "b", 31 0;
v0000029883395780_0 .var "expected", 31 0;
v0000029883394380_0 .var "expectedFlags", 4 0;
v0000029883395820_0 .var "op", 1 0;
v00000298833951e0_0 .net "y", 31 0, v00000298833946a0_0;  1 drivers
S_00000298832628f0 .scope module, "DUT" "alu" 3 14, 4 8 0, S_0000029883262050;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_00000298832636d0 .param/l "BS" 1 4 31, +C4<00000000000000000000000000011111>;
P_0000029883263708 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000111>;
P_0000029883263740 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000001000>;
P_0000029883263778 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000010111>;
P_00000298832637b0 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000010110>;
P_00000298832637e8 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000011111>;
P_0000029883263820 .param/l "system" 0 4 8, +C4<00000000000000000000000000100000>;
L_00000298834d6740 .functor NOT 1, L_00000298834a4ff0, C4<0>, C4<0>, C4<0>;
L_00000298834d8030 .functor AND 1, L_00000298834abd50, L_00000298834ab5d0, C4<1>, C4<1>;
L_00000298834d8d50 .functor AND 1, L_00000298834abfd0, L_00000298834acc50, C4<1>, C4<1>;
L_00000298834d9290 .functor OR 1, L_00000298834d8ce0, L_00000298834d88f0, C4<0>, C4<0>;
L_00000298834d7fc0 .functor OR 1, L_00000298834d8e30, L_00000298834d8b20, C4<0>, C4<0>;
v0000029883391cc0_0 .var "ALUFlags", 4 0;
v0000029883390960_0 .net *"_ivl_1", 0 0, L_00000298834a4ff0;  1 drivers
L_00000298833f8e00 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000029883392c60_0 .net/2u *"_ivl_12", 7 0, L_00000298833f8e00;  1 drivers
v0000029883390dc0_0 .net *"_ivl_14", 0 0, L_00000298834abd50;  1 drivers
L_00000298833f8e48 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000298833910e0_0 .net/2u *"_ivl_16", 22 0, L_00000298833f8e48;  1 drivers
v0000029883390e60_0 .net *"_ivl_18", 0 0, L_00000298834ab5d0;  1 drivers
v0000029883391400_0 .net *"_ivl_2", 0 0, L_00000298834d6740;  1 drivers
L_00000298833f8e90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029883391720_0 .net/2u *"_ivl_22", 7 0, L_00000298833f8e90;  1 drivers
v0000029883392e40_0 .net *"_ivl_24", 0 0, L_00000298834abfd0;  1 drivers
L_00000298833f8ed8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883391a40_0 .net/2u *"_ivl_26", 22 0, L_00000298833f8ed8;  1 drivers
v0000029883392760_0 .net *"_ivl_28", 0 0, L_00000298834acc50;  1 drivers
v0000029883390fa0_0 .net *"_ivl_5", 30 0, L_00000298834a2f70;  1 drivers
v0000029883392440_0 .net "a", 31 0, v0000029883393480_0;  1 drivers
v00000298833924e0_0 .var "a_exp", 7 0;
v0000029883391f40_0 .var "a_frac", 22 0;
v0000029883392940_0 .var "a_is_zero", 0 0;
v0000029883391d60_0 .net "add_y", 31 0, L_0000029883492c10;  1 drivers
v0000029883392b20_0 .net "any_neg_inf", 0 0, L_00000298834d7fc0;  1 drivers
v0000029883392620_0 .net "any_pos_inf", 0 0, L_00000298834d9290;  1 drivers
v0000029883392f80_0 .net "b", 31 0, v00000298833930c0_0;  1 drivers
v0000029883392a80_0 .var "b_exp", 7 0;
v0000029883391ea0_0 .var "b_frac", 22 0;
v0000029883392300_0 .var "b_is_zero", 0 0;
v00000298833926c0_0 .net "div_y", 31 0, L_00000298834a8c90;  1 drivers
v0000029883390c80_0 .var "inx", 0 0;
v00000298833923a0_0 .net "is_inv_a", 0 0, L_00000298834d80a0;  1 drivers
v00000298833915e0_0 .net "is_inv_b", 0 0, L_00000298834d9370;  1 drivers
v0000029883392800_0 .net "is_neg_inf_a", 0 0, L_00000298834d8e30;  1 drivers
v00000298833917c0_0 .net "is_neg_inf_b", 0 0, L_00000298834d8b20;  1 drivers
v0000029883392120_0 .net "is_pos_inf_a", 0 0, L_00000298834d8ce0;  1 drivers
v0000029883390b40_0 .net "is_pos_inf_b", 0 0, L_00000298834d88f0;  1 drivers
v0000029883391fe0_0 .net "is_special", 0 0, L_00000298831db370;  1 drivers
v0000029883391860_0 .net "iv_div", 0 0, L_00000298834d6f90;  1 drivers
v0000029883392bc0_0 .net "iv_mul", 0 0, L_00000298834d6900;  1 drivers
v0000029883391040_0 .var "iv_sel", 0 0;
v0000029883391ae0_0 .net "ix_add", 0 0, L_0000029883477e40;  1 drivers
v0000029883392ee0_0 .net "ix_div", 0 0, L_00000298834ab2b0;  1 drivers
v0000029883393020_0 .net "ix_mul", 0 0, L_00000298834a6b70;  1 drivers
v0000029883391180_0 .var "ix_sel", 0 0;
v0000029883391b80_0 .net "ix_sub", 0 0, L_00000298834d6a50;  1 drivers
v00000298833908c0_0 .net "mul_y", 31 0, L_00000298834a6df0;  1 drivers
v0000029883390a00_0 .net "op", 1 0, v0000029883395820_0;  1 drivers
v0000029883390aa0_0 .net "ov_add", 0 0, L_0000029883491e50;  1 drivers
v0000029883391c20_0 .net "ov_div", 0 0, L_00000298834a9eb0;  1 drivers
v0000029883391e00_0 .net "ov_mul", 0 0, L_00000298834a68f0;  1 drivers
v0000029883392080_0 .var "ov_raw", 0 0;
v00000298833937a0_0 .net "ov_sub", 0 0, L_00000298834a3d30;  1 drivers
v00000298833935c0_0 .var "ovf", 0 0;
v0000029883394880_0 .var "r_exp", 7 0;
v0000029883393520_0 .var "r_frac", 22 0;
v0000029883395500_0 .var "r_is_inf", 0 0;
v0000029883394240_0 .var "r_is_sub", 0 0;
v00000298833950a0_0 .var "r_is_zero", 0 0;
v00000298833949c0_0 .var "sign_res", 0 0;
v0000029883394b00_0 .net "sp_exp", 7 0, L_00000298834acbb0;  1 drivers
v00000298833955a0_0 .net "sp_frac", 22 0, L_00000298834acb10;  1 drivers
v0000029883393f20_0 .net "special_div_zero", 0 0, L_00000298831db7d0;  1 drivers
v0000029883394ec0_0 .net "special_invalid", 0 0, L_00000298831db680;  1 drivers
v0000029883394ba0_0 .net "special_is_denorm", 0 0, L_00000298834d8d50;  1 drivers
v0000029883394c40_0 .net "special_is_inf", 0 0, L_00000298834d8030;  1 drivers
v0000029883393340_0 .net "special_result", 31 0, v00000298833914a0_0;  1 drivers
v00000298833933e0_0 .net "sub_y", 31 0, L_00000298834a3510;  1 drivers
v0000029883394ce0_0 .net "un_add", 0 0, L_00000298834784d0;  1 drivers
v0000029883393200_0 .net "un_div", 0 0, L_00000298834ab530;  1 drivers
v0000029883394560_0 .net "un_mul", 0 0, L_00000298834a5c70;  1 drivers
v0000029883394420_0 .var "un_raw", 0 0;
v0000029883395640_0 .net "un_sub", 0 0, L_00000298834d69e0;  1 drivers
v0000029883393a20_0 .var "unf", 0 0;
v00000298833946a0_0 .var "y", 31 0;
v0000029883394f60_0 .var "y_pre", 31 0;
v00000298833956e0_0 .var "y_sel", 31 0;
E_000002988319d0e0/0 .event anyedge, v00000298832fb180_0, v00000298832fa8c0_0, v00000298833924e0_0, v0000029883391f40_0;
E_000002988319d0e0/1 .event anyedge, v0000029883392a80_0, v0000029883391ea0_0, v0000029883392da0_0, v0000029883390d20_0;
E_000002988319d0e0/2 .event anyedge, v0000029883392580_0, v00000298833929e0_0, v000002988338df80_0, v000002988338d260_0;
E_000002988319d0e0/3 .event anyedge, v0000029883394c40_0, v0000029883392b20_0, v0000029883392620_0, v0000029883394ba0_0;
E_000002988319d0e0/4 .event anyedge, v00000298833928a0_0, v00000298832fac80_0, v00000298832ff280_0, v00000298832fece0_0;
E_000002988319d0e0/5 .event anyedge, v00000298832ffc80_0, v00000298833870e0_0, v000002988338a060_0, v000002988338aa60_0;
E_000002988319d0e0/6 .event anyedge, v000002988338a880_0, v000002988330b580_0, v000002988330d420_0, v0000029883306800_0;
E_000002988319d0e0/7 .event anyedge, v000002988330ce80_0, v000002988330e320_0, v00000298833034c0_0, v0000029883305720_0;
E_000002988319d0e0/8 .event anyedge, v0000029883303420_0, v0000029883306760_0, v0000029883307020_0, v00000298833956e0_0;
E_000002988319d0e0/9 .event anyedge, v0000029883392080_0, v00000298833949c0_0, v0000029883394f60_0, v0000029883394880_0;
E_000002988319d0e0/10 .event anyedge, v0000029883393520_0, v0000029883395500_0, v0000029883394240_0, v0000029883394420_0;
E_000002988319d0e0/11 .event anyedge, v00000298833950a0_0, v0000029883392940_0, v0000029883392300_0, v0000029883391180_0;
E_000002988319d0e0/12 .event anyedge, v00000298833935c0_0, v0000029883393a20_0, v0000029883391040_0, v0000029883390c80_0;
E_000002988319d0e0 .event/or E_000002988319d0e0/0, E_000002988319d0e0/1, E_000002988319d0e0/2, E_000002988319d0e0/3, E_000002988319d0e0/4, E_000002988319d0e0/5, E_000002988319d0e0/6, E_000002988319d0e0/7, E_000002988319d0e0/8, E_000002988319d0e0/9, E_000002988319d0e0/10, E_000002988319d0e0/11, E_000002988319d0e0/12;
L_00000298834a4ff0 .part v00000298833930c0_0, 31, 1;
L_00000298834a2f70 .part v00000298833930c0_0, 0, 31;
L_00000298834a38d0 .concat [ 31 1 0 0], L_00000298834a2f70, L_00000298834d6740;
L_00000298834acbb0 .part v00000298833914a0_0, 23, 8;
L_00000298834acb10 .part v00000298833914a0_0, 0, 23;
L_00000298834abd50 .cmp/eq 8, L_00000298834acbb0, L_00000298833f8e00;
L_00000298834ab5d0 .cmp/eq 23, L_00000298834acb10, L_00000298833f8e48;
L_00000298834abfd0 .cmp/eq 8, L_00000298834acbb0, L_00000298833f8e90;
L_00000298834acc50 .cmp/ne 23, L_00000298834acb10, L_00000298833f8ed8;
S_0000029882ce9300 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 219 0, S_00000298832628f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_0000029883262a80 .param/l "BS" 0 5 219, +C4<00000000000000000000000000011111>;
P_0000029883262ab8 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000111>;
P_0000029883262af0 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000010110>;
L_000002988344f620 .functor OR 1, L_0000029883397bc0, L_00000298833987a0, C4<0>, C4<0>;
L_000002988344edd0 .functor OR 1, L_0000029883397c60, L_0000029883399060, C4<0>, C4<0>;
L_000002988344e660 .functor XOR 1, L_0000029883396c20, L_0000029883397940, C4<0>, C4<0>;
L_000002988344f150 .functor AND 1, L_000002988344e660, L_0000029883399240, C4<1>, C4<1>;
L_000002988344e6d0 .functor AND 1, L_000002988344f150, L_0000029883399f60, C4<1>, C4<1>;
L_000002988344f1c0 .functor NOT 23, L_0000029883395280, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002988344f310 .functor AND 1, L_0000029883399b00, L_0000029883399920, C4<1>, C4<1>;
L_000002988344f3f0 .functor NOT 23, L_0000029883395320, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000002988344f4d0 .functor AND 1, L_000002988344f310, L_0000029883398980, C4<1>, C4<1>;
L_000002988344f5b0 .functor NOT 8, L_0000029883395460, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000298834516f0 .functor AND 1, L_000002988344f4d0, L_0000029883399600, C4<1>, C4<1>;
L_00000298834515a0 .functor NOT 8, L_0000029883393160, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000298834506c0 .functor AND 1, L_00000298834516f0, L_00000298833985c0, C4<1>, C4<1>;
L_0000029883450180 .functor OR 1, L_000002988344e6d0, L_00000298834506c0, C4<0>, C4<0>;
L_0000029883478b60 .functor AND 1, L_000002988344e660, L_0000029883450180, C4<1>, C4<1>;
L_0000029883478150 .functor BUFZ 8, L_00000298834927b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000029883478e70 .functor BUFZ 23, L_0000029883491f90, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0000029883477e40 .functor BUFZ 1, L_000002988344edd0, C4<0>, C4<0>, C4<0>;
L_00000298834784d0 .functor AND 1, L_0000029883493390, L_0000029883477e40, C4<1>, C4<1>;
v00000298832fac80_0 .net "F", 31 0, L_0000029883492c10;  alias, 1 drivers
v00000298832fa8c0_0 .net "R", 31 0, v00000298833930c0_0;  alias, 1 drivers
v00000298832fb180_0 .net "S", 31 0, v0000029883393480_0;  alias, 1 drivers
v00000298832fbcc0_0 .net *"_ivl_109", 0 0, L_0000029883478b60;  1 drivers
L_00000298833f6fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298832fbae0_0 .net/2u *"_ivl_110", 0 0, L_00000298833f6fe8;  1 drivers
v00000298832fcb20_0 .net *"_ivl_112", 0 0, L_0000029883491810;  1 drivers
v00000298832fbb80_0 .net *"_ivl_117", 7 0, L_0000029883478150;  1 drivers
v00000298832fcbc0_0 .net *"_ivl_122", 22 0, L_0000029883478e70;  1 drivers
L_00000298833f7030 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000298832fbc20_0 .net/2u *"_ivl_125", 7 0, L_00000298833f7030;  1 drivers
L_00000298833f7078 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000298832fc080_0 .net/2u *"_ivl_129", 7 0, L_00000298833f7078;  1 drivers
v00000298832fc620_0 .net *"_ivl_131", 0 0, L_0000029883493390;  1 drivers
L_00000298833f6970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298832fc3a0_0 .net/2u *"_ivl_16", 0 0, L_00000298833f6970;  1 drivers
v00000298832fc440_0 .net *"_ivl_18", 23 0, L_0000029883399a60;  1 drivers
L_00000298833f69b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298832faa00_0 .net/2u *"_ivl_22", 0 0, L_00000298833f69b8;  1 drivers
v00000298832fabe0_0 .net *"_ivl_24", 23 0, L_0000029883399ce0;  1 drivers
L_00000298833f6a00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298832fad20_0 .net/2u *"_ivl_28", 0 0, L_00000298833f6a00;  1 drivers
L_00000298833f6a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298832fde80_0 .net/2u *"_ivl_32", 0 0, L_00000298833f6a48;  1 drivers
v00000298832ff5a0_0 .net *"_ivl_41", 22 0, L_0000029883399d80;  1 drivers
v00000298832ff640_0 .net *"_ivl_45", 22 0, L_0000029883398f20;  1 drivers
v00000298832ff6e0_0 .net *"_ivl_52", 0 0, L_0000029883398840;  1 drivers
v00000298832fda20_0 .net *"_ivl_54", 0 0, L_0000029883399100;  1 drivers
v00000298832feec0_0 .net *"_ivl_56", 0 0, L_00000298833988e0;  1 drivers
v00000298832fdb60_0 .net *"_ivl_58", 0 0, L_00000298833994c0;  1 drivers
v00000298832fe560_0 .net *"_ivl_60", 0 0, L_0000029883399e20;  1 drivers
v00000298832fd200_0 .net *"_ivl_62", 0 0, L_0000029883399880;  1 drivers
v00000298832fe380_0 .net *"_ivl_66", 0 0, L_0000029883399240;  1 drivers
v00000298832ff780_0 .net *"_ivl_69", 0 0, L_000002988344f150;  1 drivers
v00000298832fe7e0_0 .net *"_ivl_70", 0 0, L_0000029883399f60;  1 drivers
v00000298832fee20_0 .net *"_ivl_73", 0 0, L_000002988344e6d0;  1 drivers
v00000298832fd0c0_0 .net *"_ivl_75", 0 0, L_0000029883399b00;  1 drivers
v00000298832fd340_0 .net *"_ivl_76", 22 0, L_000002988344f1c0;  1 drivers
v00000298832fe4c0_0 .net *"_ivl_79", 0 0, L_0000029883399920;  1 drivers
v00000298832fe420_0 .net *"_ivl_81", 0 0, L_000002988344f310;  1 drivers
v00000298832fdc00_0 .net *"_ivl_82", 22 0, L_000002988344f3f0;  1 drivers
v00000298832fd2a0_0 .net *"_ivl_85", 0 0, L_0000029883398980;  1 drivers
v00000298832fdac0_0 .net *"_ivl_87", 0 0, L_000002988344f4d0;  1 drivers
v00000298832fe060_0 .net *"_ivl_88", 7 0, L_000002988344f5b0;  1 drivers
v00000298832fd5c0_0 .net *"_ivl_91", 0 0, L_0000029883399600;  1 drivers
v00000298832fea60_0 .net *"_ivl_93", 0 0, L_00000298834516f0;  1 drivers
v00000298832fdfc0_0 .net *"_ivl_94", 7 0, L_00000298834515a0;  1 drivers
v00000298832fd480_0 .net *"_ivl_97", 0 0, L_00000298833985c0;  1 drivers
v00000298832fe9c0_0 .net *"_ivl_99", 0 0, L_00000298834506c0;  1 drivers
v00000298832fdca0_0 .net "boolean1", 0 0, L_0000029883396cc0;  1 drivers
v00000298832feb00_0 .net "boolean2", 0 0, L_000002988344e660;  1 drivers
v00000298832fdd40_0 .net "diff_exp1", 7 0, L_00000298833976c0;  1 drivers
v00000298832fdde0_0 .net "diff_exp2", 7 0, L_0000029883396b80;  1 drivers
v00000298832fe6a0_0 .net "e1", 7 0, L_0000029883395460;  1 drivers
v00000298832fec40_0 .net "e2", 7 0, L_0000029883393160;  1 drivers
v00000298832fd7a0_0 .net "exp_aux", 7 0, L_0000029883398520;  1 drivers
v00000298832fdf20_0 .net "exp_sum_add", 7 0, L_0000029883454f60;  1 drivers
v00000298832fe740_0 .net "exp_sum_sub", 7 0, L_00000298834788c0;  1 drivers
v00000298832fd700_0 .net "final_exp", 7 0, L_00000298834927b0;  1 drivers
v00000298832fef60_0 .net "g1", 0 0, L_0000029883398160;  1 drivers
v00000298832ff460_0 .net "g1_shift", 0 0, L_0000029883395960;  1 drivers
v00000298832fed80_0 .net "g2", 0 0, L_0000029883398340;  1 drivers
v00000298832fd3e0_0 .net "g2_shift", 0 0, L_0000029883399420;  1 drivers
v00000298832ff280_0 .net "inexact", 0 0, L_0000029883477e40;  alias, 1 drivers
v00000298832fe100_0 .net "inexact_m1", 0 0, L_0000029883397c60;  1 drivers
v00000298832fe1a0_0 .net "inexact_m2", 0 0, L_0000029883399060;  1 drivers
v00000298832ff000_0 .net "is_same_exp", 0 0, L_0000029883395fa0;  1 drivers
v00000298832fe240_0 .net "is_zero_result", 0 0, L_0000029883450180;  1 drivers
v00000298832ff0a0_0 .net "lost_align", 0 0, L_000002988344edd0;  1 drivers
v00000298832ff140_0 .net "m1_10", 22 0, L_0000029883398480;  1 drivers
v00000298832ff320_0 .net "m1_11", 23 0, L_0000029883398ca0;  1 drivers
v00000298832ff820_0 .net "m1_init", 22 0, L_0000029883395280;  1 drivers
v00000298832ff1e0_0 .net "m1_shift", 23 0, L_0000029883397b20;  1 drivers
v00000298832feba0_0 .net "m2_10", 22 0, L_0000029883398fc0;  1 drivers
v00000298832fe2e0_0 .net "m2_11", 23 0, L_0000029883399740;  1 drivers
v00000298832fe600_0 .net "m2_init", 22 0, L_0000029883395320;  1 drivers
v00000298832ff3c0_0 .net "m2_shift", 23 0, L_0000029883398e80;  1 drivers
v00000298832fe880_0 .net "op_sum", 22 0, L_0000029883491f90;  1 drivers
v00000298832ff500_0 .net "op_sum_add", 22 0, L_0000029883454320;  1 drivers
v00000298832fe920_0 .net "op_sum_sub", 22 0, L_0000029883479810;  1 drivers
v00000298832fece0_0 .net "overflow", 0 0, L_0000029883491e50;  alias, 1 drivers
v00000298832fd520_0 .net "s1", 0 0, L_0000029883396c20;  1 drivers
v00000298832fd160_0 .net "s2", 0 0, L_0000029883397940;  1 drivers
v00000298832fd660_0 .net "sign", 0 0, L_0000029883398ac0;  1 drivers
v00000298832fd840_0 .net "sticky_for_round", 0 0, L_000002988344f620;  1 drivers
v00000298832fd8e0_0 .net "sticky_m1", 0 0, L_0000029883397bc0;  1 drivers
v00000298832fd980_0 .net "sticky_m2", 0 0, L_00000298833987a0;  1 drivers
v00000298832ffc80_0 .net "underflow", 0 0, L_00000298834784d0;  alias, 1 drivers
L_0000029883395280 .part v0000029883393480_0, 0, 23;
L_0000029883395320 .part v00000298833930c0_0, 0, 23;
L_0000029883395460 .part v0000029883393480_0, 23, 8;
L_0000029883393160 .part v00000298833930c0_0, 23, 8;
L_0000029883396c20 .part v0000029883393480_0, 31, 1;
L_0000029883397940 .part v00000298833930c0_0, 31, 1;
L_0000029883396cc0 .cmp/gt 8, L_0000029883395460, L_0000029883393160;
L_0000029883395fa0 .cmp/eq 8, L_0000029883395460, L_0000029883393160;
L_0000029883399a60 .concat [ 23 1 0 0], L_0000029883395280, L_00000298833f6970;
L_0000029883398ca0 .functor MUXZ 24, L_0000029883397b20, L_0000029883399a60, L_0000029883396cc0, C4<>;
L_0000029883399ce0 .concat [ 23 1 0 0], L_0000029883395320, L_00000298833f69b8;
L_0000029883399740 .functor MUXZ 24, L_0000029883399ce0, L_0000029883398e80, L_0000029883396cc0, C4<>;
L_0000029883398160 .functor MUXZ 1, L_0000029883395960, L_00000298833f6a00, L_0000029883396cc0, C4<>;
L_0000029883398340 .functor MUXZ 1, L_00000298833f6a48, L_0000029883399420, L_0000029883396cc0, C4<>;
L_0000029883399d80 .part L_0000029883397b20, 0, 23;
L_0000029883398480 .functor MUXZ 23, L_0000029883399d80, L_0000029883395280, L_0000029883396cc0, C4<>;
L_0000029883398f20 .part L_0000029883398e80, 0, 23;
L_0000029883398fc0 .functor MUXZ 23, L_0000029883395320, L_0000029883398f20, L_0000029883396cc0, C4<>;
L_0000029883398520 .functor MUXZ 8, L_0000029883393160, L_0000029883395460, L_0000029883396cc0, C4<>;
L_0000029883398840 .cmp/gt 8, L_0000029883395460, L_0000029883393160;
L_0000029883399100 .cmp/gt 8, L_0000029883393160, L_0000029883395460;
L_00000298833988e0 .cmp/ge 23, L_0000029883395280, L_0000029883395320;
L_00000298833994c0 .functor MUXZ 1, L_0000029883397940, L_0000029883396c20, L_00000298833988e0, C4<>;
L_0000029883399e20 .functor MUXZ 1, L_00000298833994c0, L_0000029883397940, L_0000029883399100, C4<>;
L_0000029883399880 .functor MUXZ 1, L_0000029883399e20, L_0000029883396c20, L_0000029883398840, C4<>;
L_0000029883398ac0 .functor MUXZ 1, L_0000029883396c20, L_0000029883399880, L_000002988344e660, C4<>;
L_0000029883399240 .cmp/eq 23, L_0000029883395280, L_0000029883395320;
L_0000029883399f60 .cmp/eq 8, L_0000029883395460, L_0000029883393160;
L_0000029883399b00 .reduce/nor L_000002988344e660;
L_0000029883399920 .reduce/and L_000002988344f1c0;
L_0000029883398980 .reduce/and L_000002988344f3f0;
L_0000029883399600 .reduce/and L_000002988344f5b0;
L_00000298833985c0 .reduce/and L_00000298834515a0;
L_0000029883491f90 .functor MUXZ 23, L_0000029883454320, L_0000029883479810, L_000002988344e660, C4<>;
L_00000298834927b0 .functor MUXZ 8, L_0000029883454f60, L_00000298834788c0, L_000002988344e660, C4<>;
L_0000029883491810 .functor MUXZ 1, L_0000029883398ac0, L_00000298833f6fe8, L_0000029883478b60, C4<>;
L_0000029883492c10 .concat8 [ 23 8 1 0], L_0000029883478e70, L_0000029883478150, L_0000029883491810;
L_0000029883491e50 .cmp/eq 8, L_00000298834927b0, L_00000298833f7030;
L_0000029883493390 .cmp/eq 8, L_00000298834927b0, L_00000298833f7078;
S_0000029882ce9490 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_0000029882ce9300;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_00000298831ca010 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_00000298831ca048 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_00000298831ca080 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v00000298831ef740_0 .net "F", 23 0, L_0000029883397b20;  alias, 1 drivers
L_00000298833f6850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298831f0a00_0 .net/2u *"_ivl_0", 0 0, L_00000298833f6850;  1 drivers
v00000298831eec00_0 .net *"_ivl_13", 21 0, L_00000298833960e0;  1 drivers
v00000298831efa60_0 .net *"_ivl_17", 22 0, L_0000029883395a00;  1 drivers
L_00000298833f6898 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000298831f01e0_0 .net/2u *"_ivl_2", 9 0, L_00000298833f6898;  1 drivers
v00000298831ef380_0 .net "full_value", 33 0, L_0000029883396040;  1 drivers
v00000298831f0aa0_0 .net "guard_bit", 0 0, L_0000029883395960;  alias, 1 drivers
v00000298831f0640_0 .net "inexact_flag", 0 0, L_0000029883397c60;  alias, 1 drivers
v00000298831f08c0_0 .net "mantisa", 22 0, L_0000029883395280;  alias, 1 drivers
v00000298831efec0_0 .net "shifted", 33 0, L_00000298833979e0;  1 drivers
v00000298831ee340_0 .net "shifts", 7 0, L_0000029883396b80;  alias, 1 drivers
v00000298831f0960_0 .net "sticky_bits", 0 0, L_0000029883397bc0;  alias, 1 drivers
L_0000029883396040 .concat [ 10 23 1 0], L_00000298833f6898, L_0000029883395280, L_00000298833f6850;
L_00000298833979e0 .shift/r 34, L_0000029883396040, L_0000029883396b80;
L_0000029883397b20 .part L_00000298833979e0, 10, 24;
L_0000029883395960 .part L_00000298833979e0, 22, 1;
L_00000298833960e0 .part L_00000298833979e0, 0, 22;
L_0000029883397bc0 .reduce/or L_00000298833960e0;
L_0000029883395a00 .part L_00000298833979e0, 0, 23;
L_0000029883397c60 .reduce/or L_0000029883395a00;
S_0000029882cfdbb0 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_0000029882ce9300;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_0000029882cf2400 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_0000029882cf2438 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_0000029882cf2470 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v00000298831ee3e0_0 .net "F", 23 0, L_0000029883398e80;  alias, 1 drivers
L_00000298833f68e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298831ee520_0 .net/2u *"_ivl_0", 0 0, L_00000298833f68e0;  1 drivers
v00000298831ee5c0_0 .net *"_ivl_13", 21 0, L_0000029883398a20;  1 drivers
v00000298831ee660_0 .net *"_ivl_17", 22 0, L_00000298833982a0;  1 drivers
L_00000298833f6928 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000298831ee7a0_0 .net/2u *"_ivl_2", 9 0, L_00000298833f6928;  1 drivers
v00000298831ee980_0 .net "full_value", 33 0, L_0000029883398200;  1 drivers
v00000298831eea20_0 .net "guard_bit", 0 0, L_0000029883399420;  alias, 1 drivers
v00000298831eeca0_0 .net "inexact_flag", 0 0, L_0000029883399060;  alias, 1 drivers
v00000298831eed40_0 .net "mantisa", 22 0, L_0000029883395320;  alias, 1 drivers
v00000298831ef420_0 .net "shifted", 33 0, L_00000298833983e0;  1 drivers
v00000298831ef4c0_0 .net "shifts", 7 0, L_00000298833976c0;  alias, 1 drivers
v00000298831ef560_0 .net "sticky_bits", 0 0, L_00000298833987a0;  alias, 1 drivers
L_0000029883398200 .concat [ 10 23 1 0], L_00000298833f6928, L_0000029883395320, L_00000298833f68e0;
L_00000298833983e0 .shift/r 34, L_0000029883398200, L_00000298833976c0;
L_0000029883398e80 .part L_00000298833983e0, 10, 24;
L_0000029883399420 .part L_00000298833983e0, 22, 1;
L_0000029883398a20 .part L_00000298833983e0, 0, 22;
L_00000298833987a0 .reduce/or L_0000029883398a20;
L_00000298833982a0 .part L_00000298833983e0, 0, 23;
L_0000029883399060 .reduce/or L_00000298833982a0;
S_0000029882cfdd40 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_0000029882ce9300;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_00000298831ca6f0 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_00000298831ca728 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_00000298831ca760 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_0000029883484710 .functor AND 1, L_000002988348f830, L_000002988348fc90, C4<1>, C4<1>;
L_0000029883484fd0 .functor AND 1, L_0000029883395fa0, L_00000298834902d0, C4<1>, C4<1>;
L_00000298834850b0 .functor OR 1, L_0000029883484710, L_0000029883484fd0, C4<0>, C4<0>;
L_0000029883485190 .functor AND 1, L_000002988348fdd0, L_0000029883490550, C4<1>, C4<1>;
L_0000029883485270 .functor OR 1, L_0000029883485190, L_0000029883395fa0, C4<0>, C4<0>;
L_0000029883485350 .functor AND 1, L_0000029883396cc0, L_0000029883491270, C4<1>, C4<1>;
L_00000298834853c0 .functor OR 1, L_0000029883485270, L_0000029883485350, C4<0>, C4<0>;
L_00000298834788c0 .functor BUFZ 8, L_0000029883492350, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000029883479810 .functor BUFZ 23, L_0000029883493c50, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v00000298832bc8a0_0 .net "Debe", 23 0, L_000002988348fbf0;  1 drivers
v00000298832bcb20_0 .net "Debe_e", 23 0, L_0000029883490cd0;  1 drivers
v00000298832bcc60_0 .net "ExpAux", 7 0, L_00000298834918b0;  1 drivers
v00000298832bda20_0 .net "ExpFinal", 7 0, L_0000029883492350;  1 drivers
v00000298832bdb60_0 .net "ExpIn", 7 0, L_0000029883398520;  alias, 1 drivers
v00000298832bf780_0 .net "ExpOut", 7 0, L_00000298834788c0;  alias, 1 drivers
v00000298832c16c0_0 .net "ExpOutTemp", 7 0, L_0000029883493110;  1 drivers
v00000298832c1440_0 .net "F", 22 0, L_0000029883479810;  alias, 1 drivers
v00000298832c1760_0 .net "FFinal", 22 0, L_0000029883493c50;  1 drivers
v00000298832bf820_0 .net "FTemp", 22 0, L_0000029883493a70;  1 drivers
v00000298832c0e00_0 .net "FToRound", 27 0, L_00000298834920d0;  1 drivers
v00000298832bfaa0_0 .net "F_aux", 22 0, L_0000029883490050;  1 drivers
v00000298832c0fe0_0 .net "F_aux_e", 22 0, L_0000029883491590;  1 drivers
v00000298832c1260_0 .net "F_to_use", 22 0, L_0000029883490f50;  1 drivers
v00000298832c1620_0 .net "R", 22 0, L_0000029883398fc0;  alias, 1 drivers
v00000298832c14e0_0 .net "S", 22 0, L_0000029883398480;  alias, 1 drivers
L_00000298833f6d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298832c0c20_0 .net/2u *"_ivl_327", 0 0, L_00000298833f6d60;  1 drivers
L_00000298833f6da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298832c04a0_0 .net/2u *"_ivl_332", 0 0, L_00000298833f6da8;  1 drivers
v00000298832c0180_0 .net *"_ivl_339", 0 0, L_000002988348f830;  1 drivers
v00000298832c1300_0 .net *"_ivl_341", 0 0, L_000002988348fc90;  1 drivers
v00000298832bf000_0 .net *"_ivl_343", 0 0, L_0000029883484710;  1 drivers
v00000298832c0d60_0 .net *"_ivl_345", 0 0, L_00000298834902d0;  1 drivers
v00000298832c0220_0 .net *"_ivl_347", 0 0, L_0000029883484fd0;  1 drivers
v00000298832bf140_0 .net *"_ivl_351", 0 0, L_000002988348fdd0;  1 drivers
v00000298832c1080_0 .net *"_ivl_353", 0 0, L_0000029883490550;  1 drivers
v00000298832c0ae0_0 .net *"_ivl_355", 0 0, L_0000029883485190;  1 drivers
v00000298832c0360_0 .net *"_ivl_357", 0 0, L_0000029883485270;  1 drivers
v00000298832c13a0_0 .net *"_ivl_359", 0 0, L_0000029883491270;  1 drivers
v00000298832bf500_0 .net *"_ivl_361", 0 0, L_0000029883485350;  1 drivers
v00000298832bffa0_0 .net *"_ivl_367", 0 0, L_0000029883490e10;  1 drivers
v00000298832c11c0_0 .net *"_ivl_372", 22 0, L_00000298834936b0;  1 drivers
L_00000298833f6e38 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v00000298832c1580_0 .net/2u *"_ivl_376", 31 0, L_00000298833f6e38;  1 drivers
v00000298832c02c0_0 .net *"_ivl_378", 31 0, L_0000029883492990;  1 drivers
L_00000298833f6e80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000298832c0ea0_0 .net *"_ivl_381", 23 0, L_00000298833f6e80;  1 drivers
v00000298832bf0a0_0 .net *"_ivl_382", 31 0, L_0000029883493b10;  1 drivers
v00000298832c0b80_0 .net *"_ivl_387", 4 0, L_0000029883493610;  1 drivers
v00000298832bf3c0_0 .net "cond_F_shift", 0 0, L_00000298834853c0;  1 drivers
v00000298832bf1e0_0 .net "cond_idx", 0 0, L_00000298834850b0;  1 drivers
v00000298832c0680_0 .net "idx", 7 0, L_000002988348fb50;  1 drivers
v00000298832c1120_0 .net "idx_e", 7 0, L_00000298834911d0;  1 drivers
v00000298832bf8c0_0 .net "idx_to_use", 7 0, L_0000029883490870;  1 drivers
v00000298832c0400_0 .net "is_mayus_exp", 0 0, L_0000029883396cc0;  alias, 1 drivers
v00000298832c0720_0 .net "is_same_exp", 0 0, L_0000029883395fa0;  alias, 1 drivers
v00000298832c07c0_0 .net "lost_bits", 22 0, L_00000298834923f0;  1 drivers
L_000002988337d360 .part L_0000029883398480, 0, 1;
L_000002988337ca00 .part L_0000029883398fc0, 0, 1;
L_000002988337d7c0 .part L_000002988348fbf0, 0, 1;
L_000002988337e940 .part L_0000029883398fc0, 0, 1;
L_000002988337d900 .part L_0000029883398480, 0, 1;
L_000002988337c960 .part L_0000029883490cd0, 0, 1;
L_000002988337e8a0 .part L_0000029883398480, 1, 1;
L_000002988337e800 .part L_0000029883398fc0, 1, 1;
L_000002988337e9e0 .part L_000002988348fbf0, 1, 1;
L_000002988337db80 .part L_0000029883398fc0, 1, 1;
L_000002988337e080 .part L_0000029883398480, 1, 1;
L_000002988337eb20 .part L_0000029883490cd0, 1, 1;
L_000002988337d4a0 .part L_0000029883398480, 2, 1;
L_000002988337cbe0 .part L_0000029883398fc0, 2, 1;
L_000002988337eda0 .part L_000002988348fbf0, 2, 1;
L_000002988337ed00 .part L_0000029883398fc0, 2, 1;
L_000002988337dc20 .part L_0000029883398480, 2, 1;
L_000002988337d9a0 .part L_0000029883490cd0, 2, 1;
L_000002988337caa0 .part L_0000029883398480, 3, 1;
L_000002988337d540 .part L_0000029883398fc0, 3, 1;
L_000002988337ef80 .part L_000002988348fbf0, 3, 1;
L_000002988337ebc0 .part L_0000029883398fc0, 3, 1;
L_000002988337ce60 .part L_0000029883398480, 3, 1;
L_000002988337dcc0 .part L_0000029883490cd0, 3, 1;
L_000002988337ec60 .part L_0000029883398480, 4, 1;
L_000002988337d5e0 .part L_0000029883398fc0, 4, 1;
L_000002988337ee40 .part L_000002988348fbf0, 4, 1;
L_000002988337cfa0 .part L_0000029883398fc0, 4, 1;
L_000002988337f020 .part L_0000029883398480, 4, 1;
L_000002988337c8c0 .part L_0000029883490cd0, 4, 1;
L_000002988337df40 .part L_0000029883398480, 5, 1;
L_000002988337cc80 .part L_0000029883398fc0, 5, 1;
L_000002988337d0e0 .part L_000002988348fbf0, 5, 1;
L_000002988337cd20 .part L_0000029883398fc0, 5, 1;
L_000002988337d180 .part L_0000029883398480, 5, 1;
L_000002988337dd60 .part L_0000029883490cd0, 5, 1;
L_000002988337d220 .part L_0000029883398480, 6, 1;
L_000002988337de00 .part L_0000029883398fc0, 6, 1;
L_000002988337dfe0 .part L_000002988348fbf0, 6, 1;
L_0000029883381140 .part L_0000029883398fc0, 6, 1;
L_000002988337f3e0 .part L_0000029883398480, 6, 1;
L_0000029883380ce0 .part L_0000029883490cd0, 6, 1;
L_0000029883381280 .part L_0000029883398480, 7, 1;
L_000002988337f5c0 .part L_0000029883398fc0, 7, 1;
L_0000029883380240 .part L_000002988348fbf0, 7, 1;
L_000002988337f7a0 .part L_0000029883398fc0, 7, 1;
L_00000298833815a0 .part L_0000029883398480, 7, 1;
L_0000029883380c40 .part L_0000029883490cd0, 7, 1;
L_000002988337fa20 .part L_0000029883398480, 8, 1;
L_00000298833802e0 .part L_0000029883398fc0, 8, 1;
L_0000029883380d80 .part L_000002988348fbf0, 8, 1;
L_000002988337ff20 .part L_0000029883398fc0, 8, 1;
L_000002988337f520 .part L_0000029883398480, 8, 1;
L_00000298833811e0 .part L_0000029883490cd0, 8, 1;
L_000002988337f480 .part L_0000029883398480, 9, 1;
L_0000029883380380 .part L_0000029883398fc0, 9, 1;
L_000002988337f660 .part L_000002988348fbf0, 9, 1;
L_000002988337fc00 .part L_0000029883398fc0, 9, 1;
L_000002988337f840 .part L_0000029883398480, 9, 1;
L_0000029883380740 .part L_0000029883490cd0, 9, 1;
L_0000029883381460 .part L_0000029883398480, 10, 1;
L_0000029883380e20 .part L_0000029883398fc0, 10, 1;
L_000002988337f340 .part L_000002988348fbf0, 10, 1;
L_0000029883380560 .part L_0000029883398fc0, 10, 1;
L_0000029883380420 .part L_0000029883398480, 10, 1;
L_0000029883381640 .part L_0000029883490cd0, 10, 1;
L_000002988337f700 .part L_0000029883398480, 11, 1;
L_000002988337fac0 .part L_0000029883398fc0, 11, 1;
L_0000029883380a60 .part L_000002988348fbf0, 11, 1;
L_000002988337fb60 .part L_0000029883398fc0, 11, 1;
L_0000029883380b00 .part L_0000029883398480, 11, 1;
L_000002988337fca0 .part L_0000029883490cd0, 11, 1;
L_00000298833807e0 .part L_0000029883398480, 12, 1;
L_0000029883380880 .part L_0000029883398fc0, 12, 1;
L_00000298833809c0 .part L_000002988348fbf0, 12, 1;
L_0000029883380920 .part L_0000029883398fc0, 12, 1;
L_0000029883380ec0 .part L_0000029883398480, 12, 1;
L_000002988337f0c0 .part L_0000029883490cd0, 12, 1;
L_000002988337f8e0 .part L_0000029883398480, 13, 1;
L_0000029883381500 .part L_0000029883398fc0, 13, 1;
L_00000298833804c0 .part L_000002988348fbf0, 13, 1;
L_00000298833806a0 .part L_0000029883398fc0, 13, 1;
L_000002988337f980 .part L_0000029883398480, 13, 1;
L_000002988337f200 .part L_0000029883490cd0, 13, 1;
L_0000029883380f60 .part L_0000029883398480, 14, 1;
L_0000029883380600 .part L_0000029883398fc0, 14, 1;
L_000002988337fd40 .part L_000002988348fbf0, 14, 1;
L_000002988337fde0 .part L_0000029883398fc0, 14, 1;
L_00000298833801a0 .part L_0000029883398480, 14, 1;
L_000002988337fe80 .part L_0000029883490cd0, 14, 1;
L_0000029883380ba0 .part L_0000029883398480, 15, 1;
L_000002988337ffc0 .part L_0000029883398fc0, 15, 1;
L_0000029883380060 .part L_000002988348fbf0, 15, 1;
L_00000298833816e0 .part L_0000029883398fc0, 15, 1;
L_0000029883381320 .part L_0000029883398480, 15, 1;
L_0000029883381000 .part L_0000029883490cd0, 15, 1;
L_00000298833810a0 .part L_0000029883398480, 16, 1;
L_0000029883381780 .part L_0000029883398fc0, 16, 1;
L_00000298833813c0 .part L_000002988348fbf0, 16, 1;
L_0000029883381820 .part L_0000029883398fc0, 16, 1;
L_0000029883380100 .part L_0000029883398480, 16, 1;
L_000002988337f160 .part L_0000029883490cd0, 16, 1;
L_000002988337f2a0 .part L_0000029883398480, 17, 1;
L_0000029883491090 .part L_0000029883398fc0, 17, 1;
L_0000029883491630 .part L_000002988348fbf0, 17, 1;
L_000002988348f650 .part L_0000029883398fc0, 17, 1;
L_000002988348fa10 .part L_0000029883398480, 17, 1;
L_0000029883490af0 .part L_0000029883490cd0, 17, 1;
L_000002988348ff10 .part L_0000029883398480, 18, 1;
L_00000298834907d0 .part L_0000029883398fc0, 18, 1;
L_000002988348f6f0 .part L_000002988348fbf0, 18, 1;
L_00000298834900f0 .part L_0000029883398fc0, 18, 1;
L_0000029883490b90 .part L_0000029883398480, 18, 1;
L_000002988348ffb0 .part L_0000029883490cd0, 18, 1;
L_000002988348f3d0 .part L_0000029883398480, 19, 1;
L_0000029883491130 .part L_0000029883398fc0, 19, 1;
L_000002988348fab0 .part L_000002988348fbf0, 19, 1;
L_0000029883490190 .part L_0000029883398fc0, 19, 1;
L_000002988348f510 .part L_0000029883398480, 19, 1;
L_0000029883491310 .part L_0000029883490cd0, 19, 1;
L_0000029883490c30 .part L_0000029883398480, 20, 1;
L_000002988348f0b0 .part L_0000029883398fc0, 20, 1;
L_0000029883490410 .part L_000002988348fbf0, 20, 1;
L_0000029883490910 .part L_0000029883398fc0, 20, 1;
L_000002988348fe70 .part L_0000029883398480, 20, 1;
L_0000029883490230 .part L_0000029883490cd0, 20, 1;
L_0000029883490ff0 .part L_0000029883398480, 21, 1;
L_000002988348f290 .part L_0000029883398fc0, 21, 1;
L_000002988348fd30 .part L_000002988348fbf0, 21, 1;
L_00000298834913b0 .part L_0000029883398fc0, 21, 1;
L_00000298834909b0 .part L_0000029883398480, 21, 1;
L_0000029883490d70 .part L_0000029883490cd0, 21, 1;
L_000002988348f470 .part L_0000029883398480, 22, 1;
L_0000029883490730 .part L_0000029883398fc0, 22, 1;
L_0000029883490eb0 .part L_000002988348fbf0, 22, 1;
LS_0000029883490050_0_0 .concat8 [ 1 1 1 1], L_0000029883455510, L_0000029883455190, L_000002988347bb80, L_000002988347cf30;
LS_0000029883490050_0_4 .concat8 [ 1 1 1 1], L_000002988347c360, L_000002988347cd00, L_000002988347d320, L_000002988347d7f0;
LS_0000029883490050_0_8 .concat8 [ 1 1 1 1], L_000002988347e350, L_00000298834800a0, L_000002988347f150, L_0000029883480880;
LS_0000029883490050_0_12 .concat8 [ 1 1 1 1], L_000002988347f770, L_0000029883481e60, L_0000029883480ce0, L_00000298834810d0;
LS_0000029883490050_0_16 .concat8 [ 1 1 1 1], L_0000029883480a40, L_00000298834838a0, L_0000029883482cd0, L_0000029883482a30;
LS_0000029883490050_0_20 .concat8 [ 1 1 1 0], L_0000029883484860, L_00000298834856d0, L_0000029883484ef0;
LS_0000029883490050_1_0 .concat8 [ 4 4 4 4], LS_0000029883490050_0_0, LS_0000029883490050_0_4, LS_0000029883490050_0_8, LS_0000029883490050_0_12;
LS_0000029883490050_1_4 .concat8 [ 4 3 0 0], LS_0000029883490050_0_16, LS_0000029883490050_0_20;
L_0000029883490050 .concat8 [ 16 7 0 0], LS_0000029883490050_1_0, LS_0000029883490050_1_4;
L_000002988348f150 .part L_0000029883398fc0, 22, 1;
L_00000298834914f0 .part L_0000029883398480, 22, 1;
L_000002988348f790 .part L_0000029883490cd0, 22, 1;
LS_0000029883491590_0_0 .concat8 [ 1 1 1 1], L_0000029883455c80, L_0000029883455a50, L_000002988347c670, L_000002988347c1a0;
LS_0000029883491590_0_4 .concat8 [ 1 1 1 1], L_000002988347c4b0, L_000002988347e5f0, L_000002988347dbe0, L_000002988347de80;
LS_0000029883491590_0_8 .concat8 [ 1 1 1 1], L_000002988347e970, L_0000029883480110, L_000002988347fc40, L_0000029883480500;
LS_0000029883491590_0_12 .concat8 [ 1 1 1 1], L_0000029883481840, L_0000029883480dc0, L_00000298834813e0, L_0000029883481b50;
LS_0000029883491590_0_16 .concat8 [ 1 1 1 1], L_0000029883482db0, L_0000029883483fa0, L_0000029883482e20, L_0000029883483750;
LS_0000029883491590_0_20 .concat8 [ 1 1 1 0], L_0000029883484be0, L_0000029883484550, L_00000298834846a0;
LS_0000029883491590_1_0 .concat8 [ 4 4 4 4], LS_0000029883491590_0_0, LS_0000029883491590_0_4, LS_0000029883491590_0_8, LS_0000029883491590_0_12;
LS_0000029883491590_1_4 .concat8 [ 4 3 0 0], LS_0000029883491590_0_16, LS_0000029883491590_0_20;
L_0000029883491590 .concat8 [ 16 7 0 0], LS_0000029883491590_1_0, LS_0000029883491590_1_4;
LS_000002988348fbf0_0_0 .concat8 [ 1 1 1 1], L_00000298833f6d60, L_0000029883455040, L_0000029883455820, L_000002988347b640;
LS_000002988348fbf0_0_4 .concat8 [ 1 1 1 1], L_000002988347cfa0, L_000002988347bb10, L_000002988347c520, L_000002988347e4a0;
LS_000002988348fbf0_0_8 .concat8 [ 1 1 1 1], L_000002988347e3c0, L_000002988347dfd0, L_000002988347d0f0, L_000002988347fe00;
LS_000002988348fbf0_0_12 .concat8 [ 1 1 1 1], L_000002988347fa10, L_000002988347f850, L_00000298834808f0, L_0000029883481c30;
LS_000002988348fbf0_0_16 .concat8 [ 1 1 1 1], L_0000029883481060, L_0000029883482410, L_00000298834828e0, L_0000029883483bb0;
LS_000002988348fbf0_0_20 .concat8 [ 1 1 1 1], L_0000029883482b10, L_0000029883484cc0, L_0000029883484390, L_0000029883484240;
LS_000002988348fbf0_1_0 .concat8 [ 4 4 4 4], LS_000002988348fbf0_0_0, LS_000002988348fbf0_0_4, LS_000002988348fbf0_0_8, LS_000002988348fbf0_0_12;
LS_000002988348fbf0_1_4 .concat8 [ 4 4 0 0], LS_000002988348fbf0_0_16, LS_000002988348fbf0_0_20;
L_000002988348fbf0 .concat8 [ 16 8 0 0], LS_000002988348fbf0_1_0, LS_000002988348fbf0_1_4;
LS_0000029883490cd0_0_0 .concat8 [ 1 1 1 1], L_00000298833f6da8, L_0000029883455200, L_0000029883455890, L_000002988347cad0;
LS_0000029883490cd0_0_4 .concat8 [ 1 1 1 1], L_000002988347ce50, L_000002988347bcd0, L_000002988347d860, L_000002988347e6d0;
LS_0000029883490cd0_0_8 .concat8 [ 1 1 1 1], L_000002988347de10, L_000002988347e890, L_000002988347f000, L_0000029883480180;
LS_0000029883490cd0_0_12 .concat8 [ 1 1 1 1], L_000002988347f4d0, L_000002988347fcb0, L_0000029883480f80, L_00000298834816f0;
LS_0000029883490cd0_0_16 .concat8 [ 1 1 1 1], L_0000029883481a00, L_00000298834831a0, L_0000029883483c90, L_0000029883482560;
LS_0000029883490cd0_0_20 .concat8 [ 1 1 1 1], L_0000029883483520, L_0000029883484b00, L_0000029883484a20, L_0000029883484320;
LS_0000029883490cd0_1_0 .concat8 [ 4 4 4 4], LS_0000029883490cd0_0_0, LS_0000029883490cd0_0_4, LS_0000029883490cd0_0_8, LS_0000029883490cd0_0_12;
LS_0000029883490cd0_1_4 .concat8 [ 4 4 0 0], LS_0000029883490cd0_0_16, LS_0000029883490cd0_0_20;
L_0000029883490cd0 .concat8 [ 16 8 0 0], LS_0000029883490cd0_1_0, LS_0000029883490cd0_1_4;
L_000002988348fb50 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_ADD.rm.first_one_9bits, 8, L_0000029883490050 (v00000298831f2ee0_0) S_0000029882cfded0;
L_00000298834911d0 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_ADD.rm.first_one_9bits, 8, L_0000029883491590 (v00000298831f2ee0_0) S_0000029882cfded0;
L_000002988348f830 .reduce/nor L_0000029883396cc0;
L_000002988348fc90 .reduce/nor L_0000029883395fa0;
L_00000298834902d0 .part L_000002988348fbf0, 23, 1;
L_000002988348fdd0 .reduce/nor L_0000029883396cc0;
L_0000029883490550 .part L_0000029883490cd0, 23, 1;
L_0000029883491270 .part L_000002988348fbf0, 23, 1;
L_0000029883490870 .functor MUXZ 8, L_000002988348fb50, L_00000298834911d0, L_00000298834850b0, C4<>;
L_0000029883490e10 .reduce/nor L_0000029883396cc0;
L_0000029883490f50 .functor MUXZ 23, L_0000029883490050, L_0000029883491590, L_0000029883490e10, C4<>;
L_0000029883493110 .functor MUXZ 8, L_0000029883398520, L_00000298834918b0, L_00000298834853c0, C4<>;
L_00000298834936b0 .shift/l 23, L_0000029883490f50, L_0000029883490870;
L_0000029883493a70 .functor MUXZ 23, L_0000029883490f50, L_00000298834936b0, L_00000298834853c0, C4<>;
L_0000029883492990 .concat [ 8 24 0 0], L_0000029883490870, L_00000298833f6e80;
L_0000029883493b10 .arith/sub 32, L_00000298833f6e38, L_0000029883492990;
L_00000298834923f0 .shift/r 23, L_0000029883490f50, L_0000029883493b10;
L_0000029883493610 .part L_00000298834923f0, 0, 5;
L_00000298834920d0 .concat [ 5 23 0 0], L_0000029883493610, L_0000029883493a70;
L_0000029883491d10 .part L_00000298834920d0, 0, 15;
S_0000029882cfded0 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_0000029882cfdd40;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_0000029882cfded0
v00000298831f1c20_0 .var "found", 0 0;
v00000298831f23a0_0 .var/i "idx", 31 0;
v00000298831f2ee0_0 .var "val", 22 0;
TD_tb_alu_mul_32.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298831f1c20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v00000298831f23a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000298831f23a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000298831f2ee0_0;
    %load/vec4 v00000298831f23a0_0;
    %part/s 1;
    %load/vec4 v00000298831f1c20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v00000298831f23a0_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000298831f1c20_0, 0, 1;
T_0.2 ;
    %load/vec4 v00000298831f23a0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000298831f23a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000029882cff490 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319c4a0 .param/l "i" 0 5 168, +C4<00>;
S_0000029882cff620 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029882cff490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883453590 .functor NOT 1, L_000002988337d360, C4<0>, C4<0>, C4<0>;
L_00000298834544e0 .functor AND 1, L_0000029883453590, L_000002988337ca00, C4<1>, C4<1>;
L_0000029883454550 .functor NOT 1, L_000002988337d360, C4<0>, C4<0>, C4<0>;
L_0000029883454fd0 .functor AND 1, L_0000029883454550, L_000002988337d7c0, C4<1>, C4<1>;
L_0000029883454780 .functor OR 1, L_00000298834544e0, L_0000029883454fd0, C4<0>, C4<0>;
L_0000029883454a20 .functor AND 1, L_000002988337ca00, L_000002988337d7c0, C4<1>, C4<1>;
L_0000029883455040 .functor OR 1, L_0000029883454780, L_0000029883454a20, C4<0>, C4<0>;
L_0000029883455270 .functor XOR 1, L_000002988337d360, L_000002988337ca00, C4<0>, C4<0>;
L_0000029883455510 .functor XOR 1, L_0000029883455270, L_000002988337d7c0, C4<0>, C4<0>;
v00000298831f1a40_0 .net "Debe", 0 0, L_0000029883455040;  1 drivers
v00000298831f1040_0 .net "Din", 0 0, L_000002988337d7c0;  1 drivers
v00000298831f2da0_0 .net "Dout", 0 0, L_0000029883455510;  1 drivers
v00000298831f0b40_0 .net "Ri", 0 0, L_000002988337ca00;  1 drivers
v00000298831f1720_0 .net "Si", 0 0, L_000002988337d360;  1 drivers
v00000298831f0be0_0 .net *"_ivl_0", 0 0, L_0000029883453590;  1 drivers
v00000298831f2bc0_0 .net *"_ivl_10", 0 0, L_0000029883454a20;  1 drivers
v00000298831f2620_0 .net *"_ivl_14", 0 0, L_0000029883455270;  1 drivers
v00000298831f1540_0 .net *"_ivl_2", 0 0, L_00000298834544e0;  1 drivers
v00000298831f1d60_0 .net *"_ivl_4", 0 0, L_0000029883454550;  1 drivers
v00000298831f15e0_0 .net *"_ivl_6", 0 0, L_0000029883454fd0;  1 drivers
v00000298831f1900_0 .net *"_ivl_8", 0 0, L_0000029883454780;  1 drivers
S_0000029882cff7b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029882cff490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883455e40 .functor NOT 1, L_000002988337e940, C4<0>, C4<0>, C4<0>;
L_0000029883455740 .functor AND 1, L_0000029883455e40, L_000002988337d900, C4<1>, C4<1>;
L_00000298834556d0 .functor NOT 1, L_000002988337e940, C4<0>, C4<0>, C4<0>;
L_0000029883455b30 .functor AND 1, L_00000298834556d0, L_000002988337c960, C4<1>, C4<1>;
L_0000029883455430 .functor OR 1, L_0000029883455740, L_0000029883455b30, C4<0>, C4<0>;
L_00000298834554a0 .functor AND 1, L_000002988337d900, L_000002988337c960, C4<1>, C4<1>;
L_0000029883455200 .functor OR 1, L_0000029883455430, L_00000298834554a0, C4<0>, C4<0>;
L_0000029883455eb0 .functor XOR 1, L_000002988337e940, L_000002988337d900, C4<0>, C4<0>;
L_0000029883455c80 .functor XOR 1, L_0000029883455eb0, L_000002988337c960, C4<0>, C4<0>;
v00000298831f26c0_0 .net "Debe", 0 0, L_0000029883455200;  1 drivers
v00000298831f0f00_0 .net "Din", 0 0, L_000002988337c960;  1 drivers
v00000298831f1ea0_0 .net "Dout", 0 0, L_0000029883455c80;  1 drivers
v00000298831f1b80_0 .net "Ri", 0 0, L_000002988337d900;  1 drivers
v00000298831f1680_0 .net "Si", 0 0, L_000002988337e940;  1 drivers
v00000298831f32a0_0 .net *"_ivl_0", 0 0, L_0000029883455e40;  1 drivers
v00000298831f1e00_0 .net *"_ivl_10", 0 0, L_00000298834554a0;  1 drivers
v00000298831f2300_0 .net *"_ivl_14", 0 0, L_0000029883455eb0;  1 drivers
v00000298831f17c0_0 .net *"_ivl_2", 0 0, L_0000029883455740;  1 drivers
v00000298831f0d20_0 .net *"_ivl_4", 0 0, L_00000298834556d0;  1 drivers
v00000298831f2940_0 .net *"_ivl_6", 0 0, L_0000029883455b30;  1 drivers
v00000298831f0fa0_0 .net *"_ivl_8", 0 0, L_0000029883455430;  1 drivers
S_0000029882d171e0 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319c2a0 .param/l "i" 0 5 168, +C4<01>;
S_0000029882d17370 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029882d171e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834557b0 .functor NOT 1, L_000002988337e8a0, C4<0>, C4<0>, C4<0>;
L_0000029883455f20 .functor AND 1, L_00000298834557b0, L_000002988337e800, C4<1>, C4<1>;
L_0000029883455ac0 .functor NOT 1, L_000002988337e8a0, C4<0>, C4<0>, C4<0>;
L_0000029883455350 .functor AND 1, L_0000029883455ac0, L_000002988337e9e0, C4<1>, C4<1>;
L_00000298834550b0 .functor OR 1, L_0000029883455f20, L_0000029883455350, C4<0>, C4<0>;
L_0000029883455580 .functor AND 1, L_000002988337e800, L_000002988337e9e0, C4<1>, C4<1>;
L_0000029883455820 .functor OR 1, L_00000298834550b0, L_0000029883455580, C4<0>, C4<0>;
L_00000298834555f0 .functor XOR 1, L_000002988337e8a0, L_000002988337e800, C4<0>, C4<0>;
L_0000029883455190 .functor XOR 1, L_00000298834555f0, L_000002988337e9e0, C4<0>, C4<0>;
v00000298831f1220_0 .net "Debe", 0 0, L_0000029883455820;  1 drivers
v00000298831f1860_0 .net "Din", 0 0, L_000002988337e9e0;  1 drivers
v00000298831f2760_0 .net "Dout", 0 0, L_0000029883455190;  1 drivers
v00000298831f0c80_0 .net "Ri", 0 0, L_000002988337e800;  1 drivers
v00000298831f1cc0_0 .net "Si", 0 0, L_000002988337e8a0;  1 drivers
v00000298831f10e0_0 .net *"_ivl_0", 0 0, L_00000298834557b0;  1 drivers
v00000298831f12c0_0 .net *"_ivl_10", 0 0, L_0000029883455580;  1 drivers
v00000298831f2120_0 .net *"_ivl_14", 0 0, L_00000298834555f0;  1 drivers
v00000298831f24e0_0 .net *"_ivl_2", 0 0, L_0000029883455f20;  1 drivers
v00000298831f2b20_0 .net *"_ivl_4", 0 0, L_0000029883455ac0;  1 drivers
v00000298831f2440_0 .net *"_ivl_6", 0 0, L_0000029883455350;  1 drivers
v00000298831f2c60_0 .net *"_ivl_8", 0 0, L_00000298834550b0;  1 drivers
S_0000029882d17500 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029882d171e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883455660 .functor NOT 1, L_000002988337db80, C4<0>, C4<0>, C4<0>;
L_0000029883455970 .functor AND 1, L_0000029883455660, L_000002988337e080, C4<1>, C4<1>;
L_00000298834553c0 .functor NOT 1, L_000002988337db80, C4<0>, C4<0>, C4<0>;
L_00000298834559e0 .functor AND 1, L_00000298834553c0, L_000002988337eb20, C4<1>, C4<1>;
L_0000029883455cf0 .functor OR 1, L_0000029883455970, L_00000298834559e0, C4<0>, C4<0>;
L_00000298834552e0 .functor AND 1, L_000002988337e080, L_000002988337eb20, C4<1>, C4<1>;
L_0000029883455890 .functor OR 1, L_0000029883455cf0, L_00000298834552e0, C4<0>, C4<0>;
L_0000029883455900 .functor XOR 1, L_000002988337db80, L_000002988337e080, C4<0>, C4<0>;
L_0000029883455a50 .functor XOR 1, L_0000029883455900, L_000002988337eb20, C4<0>, C4<0>;
v00000298831f2580_0 .net "Debe", 0 0, L_0000029883455890;  1 drivers
v00000298831f19a0_0 .net "Din", 0 0, L_000002988337eb20;  1 drivers
v00000298831f2800_0 .net "Dout", 0 0, L_0000029883455a50;  1 drivers
v00000298831f30c0_0 .net "Ri", 0 0, L_000002988337e080;  1 drivers
v00000298831f1360_0 .net "Si", 0 0, L_000002988337db80;  1 drivers
v00000298831f3200_0 .net *"_ivl_0", 0 0, L_0000029883455660;  1 drivers
v00000298831f2f80_0 .net *"_ivl_10", 0 0, L_00000298834552e0;  1 drivers
v00000298831f0dc0_0 .net *"_ivl_14", 0 0, L_0000029883455900;  1 drivers
v00000298831f1ae0_0 .net *"_ivl_2", 0 0, L_0000029883455970;  1 drivers
v00000298831f29e0_0 .net *"_ivl_4", 0 0, L_00000298834553c0;  1 drivers
v00000298831f1f40_0 .net *"_ivl_6", 0 0, L_00000298834559e0;  1 drivers
v00000298831f2d00_0 .net *"_ivl_8", 0 0, L_0000029883455cf0;  1 drivers
S_0000029882cf62a0 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319d120 .param/l "i" 0 5 168, +C4<010>;
S_0000029882cf6430 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029882cf62a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883455c10 .functor NOT 1, L_000002988337d4a0, C4<0>, C4<0>, C4<0>;
L_0000029883455f90 .functor AND 1, L_0000029883455c10, L_000002988337cbe0, C4<1>, C4<1>;
L_0000029883455d60 .functor NOT 1, L_000002988337d4a0, C4<0>, C4<0>, C4<0>;
L_0000029883455dd0 .functor AND 1, L_0000029883455d60, L_000002988337eda0, C4<1>, C4<1>;
L_0000029883455120 .functor OR 1, L_0000029883455f90, L_0000029883455dd0, C4<0>, C4<0>;
L_000002988347b950 .functor AND 1, L_000002988337cbe0, L_000002988337eda0, C4<1>, C4<1>;
L_000002988347b640 .functor OR 1, L_0000029883455120, L_000002988347b950, C4<0>, C4<0>;
L_000002988347b790 .functor XOR 1, L_000002988337d4a0, L_000002988337cbe0, C4<0>, C4<0>;
L_000002988347bb80 .functor XOR 1, L_000002988347b790, L_000002988337eda0, C4<0>, C4<0>;
v00000298831f1fe0_0 .net "Debe", 0 0, L_000002988347b640;  1 drivers
v00000298831f0e60_0 .net "Din", 0 0, L_000002988337eda0;  1 drivers
v00000298831f2080_0 .net "Dout", 0 0, L_000002988347bb80;  1 drivers
v00000298831f21c0_0 .net "Ri", 0 0, L_000002988337cbe0;  1 drivers
v00000298831f2260_0 .net "Si", 0 0, L_000002988337d4a0;  1 drivers
v00000298831f28a0_0 .net *"_ivl_0", 0 0, L_0000029883455c10;  1 drivers
v00000298831f1180_0 .net *"_ivl_10", 0 0, L_000002988347b950;  1 drivers
v00000298831f2a80_0 .net *"_ivl_14", 0 0, L_000002988347b790;  1 drivers
v00000298831f3160_0 .net *"_ivl_2", 0 0, L_0000029883455f90;  1 drivers
v00000298831f2e40_0 .net *"_ivl_4", 0 0, L_0000029883455d60;  1 drivers
v00000298831f3020_0 .net *"_ivl_6", 0 0, L_0000029883455dd0;  1 drivers
v00000298831f1400_0 .net *"_ivl_8", 0 0, L_0000029883455120;  1 drivers
S_00000298832aaf50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029882cf62a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347c600 .functor NOT 1, L_000002988337ed00, C4<0>, C4<0>, C4<0>;
L_000002988347bdb0 .functor AND 1, L_000002988347c600, L_000002988337dc20, C4<1>, C4<1>;
L_000002988347ba30 .functor NOT 1, L_000002988337ed00, C4<0>, C4<0>, C4<0>;
L_000002988347b800 .functor AND 1, L_000002988347ba30, L_000002988337d9a0, C4<1>, C4<1>;
L_000002988347bf00 .functor OR 1, L_000002988347bdb0, L_000002988347b800, C4<0>, C4<0>;
L_000002988347b9c0 .functor AND 1, L_000002988337dc20, L_000002988337d9a0, C4<1>, C4<1>;
L_000002988347cad0 .functor OR 1, L_000002988347bf00, L_000002988347b9c0, C4<0>, C4<0>;
L_000002988347c130 .functor XOR 1, L_000002988337ed00, L_000002988337dc20, C4<0>, C4<0>;
L_000002988347c670 .functor XOR 1, L_000002988347c130, L_000002988337d9a0, C4<0>, C4<0>;
v00000298831f3340_0 .net "Debe", 0 0, L_000002988347cad0;  1 drivers
v00000298831f3480_0 .net "Din", 0 0, L_000002988337d9a0;  1 drivers
v00000298831f38e0_0 .net "Dout", 0 0, L_000002988347c670;  1 drivers
v00000298831f37a0_0 .net "Ri", 0 0, L_000002988337dc20;  1 drivers
v00000298831f3840_0 .net "Si", 0 0, L_000002988337ed00;  1 drivers
v00000298831f35c0_0 .net *"_ivl_0", 0 0, L_000002988347c600;  1 drivers
v00000298831f3520_0 .net *"_ivl_10", 0 0, L_000002988347b9c0;  1 drivers
v00000298831f3660_0 .net *"_ivl_14", 0 0, L_000002988347c130;  1 drivers
v00000298831f33e0_0 .net *"_ivl_2", 0 0, L_000002988347bdb0;  1 drivers
v00000298831f3700_0 .net *"_ivl_4", 0 0, L_000002988347ba30;  1 drivers
v00000298831f3d40_0 .net *"_ivl_6", 0 0, L_000002988347b800;  1 drivers
v00000298831f3980_0 .net *"_ivl_8", 0 0, L_000002988347bf00;  1 drivers
S_00000298832ab0e0 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319c6e0 .param/l "i" 0 5 168, +C4<011>;
S_00000298832aaaa0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832ab0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347b6b0 .functor NOT 1, L_000002988337caa0, C4<0>, C4<0>, C4<0>;
L_000002988347c440 .functor AND 1, L_000002988347b6b0, L_000002988337d540, C4<1>, C4<1>;
L_000002988347cec0 .functor NOT 1, L_000002988337caa0, C4<0>, C4<0>, C4<0>;
L_000002988347bbf0 .functor AND 1, L_000002988347cec0, L_000002988337ef80, C4<1>, C4<1>;
L_000002988347cb40 .functor OR 1, L_000002988347c440, L_000002988347bbf0, C4<0>, C4<0>;
L_000002988347b870 .functor AND 1, L_000002988337d540, L_000002988337ef80, C4<1>, C4<1>;
L_000002988347cfa0 .functor OR 1, L_000002988347cb40, L_000002988347b870, C4<0>, C4<0>;
L_000002988347b4f0 .functor XOR 1, L_000002988337caa0, L_000002988337d540, C4<0>, C4<0>;
L_000002988347cf30 .functor XOR 1, L_000002988347b4f0, L_000002988337ef80, C4<0>, C4<0>;
v00000298831f3de0_0 .net "Debe", 0 0, L_000002988347cfa0;  1 drivers
v00000298831f3b60_0 .net "Din", 0 0, L_000002988337ef80;  1 drivers
v00000298831f3c00_0 .net "Dout", 0 0, L_000002988347cf30;  1 drivers
v00000298831f3e80_0 .net "Ri", 0 0, L_000002988337d540;  1 drivers
v00000298831f3a20_0 .net "Si", 0 0, L_000002988337caa0;  1 drivers
v00000298831f3ac0_0 .net *"_ivl_0", 0 0, L_000002988347b6b0;  1 drivers
v00000298831f3ca0_0 .net *"_ivl_10", 0 0, L_000002988347b870;  1 drivers
v00000298831f3f20_0 .net *"_ivl_14", 0 0, L_000002988347b4f0;  1 drivers
v00000298831f4060_0 .net *"_ivl_2", 0 0, L_000002988347c440;  1 drivers
v00000298831f3fc0_0 .net *"_ivl_4", 0 0, L_000002988347cec0;  1 drivers
v00000298831f41a0_0 .net *"_ivl_6", 0 0, L_000002988347bbf0;  1 drivers
v00000298831f4100_0 .net *"_ivl_8", 0 0, L_000002988347cb40;  1 drivers
S_00000298832ab270 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832ab0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347b8e0 .functor NOT 1, L_000002988337ebc0, C4<0>, C4<0>, C4<0>;
L_000002988347cbb0 .functor AND 1, L_000002988347b8e0, L_000002988337ce60, C4<1>, C4<1>;
L_000002988347be20 .functor NOT 1, L_000002988337ebc0, C4<0>, C4<0>, C4<0>;
L_000002988347b5d0 .functor AND 1, L_000002988347be20, L_000002988337dcc0, C4<1>, C4<1>;
L_000002988347b720 .functor OR 1, L_000002988347cbb0, L_000002988347b5d0, C4<0>, C4<0>;
L_000002988347c6e0 .functor AND 1, L_000002988337ce60, L_000002988337dcc0, C4<1>, C4<1>;
L_000002988347ce50 .functor OR 1, L_000002988347b720, L_000002988347c6e0, C4<0>, C4<0>;
L_000002988347bf70 .functor XOR 1, L_000002988337ebc0, L_000002988337ce60, C4<0>, C4<0>;
L_000002988347c1a0 .functor XOR 1, L_000002988347bf70, L_000002988337dcc0, C4<0>, C4<0>;
v00000298831e66e0_0 .net "Debe", 0 0, L_000002988347ce50;  1 drivers
v00000298831e5e20_0 .net "Din", 0 0, L_000002988337dcc0;  1 drivers
v00000298831e4700_0 .net "Dout", 0 0, L_000002988347c1a0;  1 drivers
v00000298831e56a0_0 .net "Ri", 0 0, L_000002988337ce60;  1 drivers
v00000298831e4d40_0 .net "Si", 0 0, L_000002988337ebc0;  1 drivers
v00000298831e4e80_0 .net *"_ivl_0", 0 0, L_000002988347b8e0;  1 drivers
v00000298831e5c40_0 .net *"_ivl_10", 0 0, L_000002988347c6e0;  1 drivers
v00000298831e6780_0 .net *"_ivl_14", 0 0, L_000002988347bf70;  1 drivers
v00000298831e57e0_0 .net *"_ivl_2", 0 0, L_000002988347cbb0;  1 drivers
v00000298831e4f20_0 .net *"_ivl_4", 0 0, L_000002988347be20;  1 drivers
v00000298831e4de0_0 .net *"_ivl_6", 0 0, L_000002988347b5d0;  1 drivers
v00000298831e47a0_0 .net *"_ivl_8", 0 0, L_000002988347b720;  1 drivers
S_00000298832ab590 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319c720 .param/l "i" 0 5 168, +C4<0100>;
S_00000298832aa780 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832ab590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347c210 .functor NOT 1, L_000002988337ec60, C4<0>, C4<0>, C4<0>;
L_000002988347be90 .functor AND 1, L_000002988347c210, L_000002988337d5e0, C4<1>, C4<1>;
L_000002988347c280 .functor NOT 1, L_000002988337ec60, C4<0>, C4<0>, C4<0>;
L_000002988347c750 .functor AND 1, L_000002988347c280, L_000002988337ee40, C4<1>, C4<1>;
L_000002988347bc60 .functor OR 1, L_000002988347be90, L_000002988347c750, C4<0>, C4<0>;
L_000002988347baa0 .functor AND 1, L_000002988337d5e0, L_000002988337ee40, C4<1>, C4<1>;
L_000002988347bb10 .functor OR 1, L_000002988347bc60, L_000002988347baa0, C4<0>, C4<0>;
L_000002988347c2f0 .functor XOR 1, L_000002988337ec60, L_000002988337d5e0, C4<0>, C4<0>;
L_000002988347c360 .functor XOR 1, L_000002988347c2f0, L_000002988337ee40, C4<0>, C4<0>;
v00000298831e5ec0_0 .net "Debe", 0 0, L_000002988347bb10;  1 drivers
v00000298831e4ca0_0 .net "Din", 0 0, L_000002988337ee40;  1 drivers
v00000298831e4520_0 .net "Dout", 0 0, L_000002988347c360;  1 drivers
v00000298831e52e0_0 .net "Ri", 0 0, L_000002988337d5e0;  1 drivers
v00000298831e6500_0 .net "Si", 0 0, L_000002988337ec60;  1 drivers
v00000298831e6820_0 .net *"_ivl_0", 0 0, L_000002988347c210;  1 drivers
v00000298831e5600_0 .net *"_ivl_10", 0 0, L_000002988347baa0;  1 drivers
v00000298831e6140_0 .net *"_ivl_14", 0 0, L_000002988347c2f0;  1 drivers
v00000298831e68c0_0 .net *"_ivl_2", 0 0, L_000002988347be90;  1 drivers
v00000298831e60a0_0 .net *"_ivl_4", 0 0, L_000002988347c280;  1 drivers
v00000298831e5ce0_0 .net *"_ivl_6", 0 0, L_000002988347c750;  1 drivers
v00000298831e59c0_0 .net *"_ivl_8", 0 0, L_000002988347bc60;  1 drivers
S_00000298832ab400 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832ab590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347bfe0 .functor NOT 1, L_000002988337cfa0, C4<0>, C4<0>, C4<0>;
L_000002988347c7c0 .functor AND 1, L_000002988347bfe0, L_000002988337f020, C4<1>, C4<1>;
L_000002988347cd70 .functor NOT 1, L_000002988337cfa0, C4<0>, C4<0>, C4<0>;
L_000002988347c3d0 .functor AND 1, L_000002988347cd70, L_000002988337c8c0, C4<1>, C4<1>;
L_000002988347c050 .functor OR 1, L_000002988347c7c0, L_000002988347c3d0, C4<0>, C4<0>;
L_000002988347bd40 .functor AND 1, L_000002988337f020, L_000002988337c8c0, C4<1>, C4<1>;
L_000002988347bcd0 .functor OR 1, L_000002988347c050, L_000002988347bd40, C4<0>, C4<0>;
L_000002988347c8a0 .functor XOR 1, L_000002988337cfa0, L_000002988337f020, C4<0>, C4<0>;
L_000002988347c4b0 .functor XOR 1, L_000002988347c8a0, L_000002988337c8c0, C4<0>, C4<0>;
v00000298831e4840_0 .net "Debe", 0 0, L_000002988347bcd0;  1 drivers
v00000298831e4980_0 .net "Din", 0 0, L_000002988337c8c0;  1 drivers
v00000298831e45c0_0 .net "Dout", 0 0, L_000002988347c4b0;  1 drivers
v00000298831e61e0_0 .net "Ri", 0 0, L_000002988337f020;  1 drivers
v00000298831e6320_0 .net "Si", 0 0, L_000002988337cfa0;  1 drivers
v00000298831e5d80_0 .net *"_ivl_0", 0 0, L_000002988347bfe0;  1 drivers
v00000298831e6460_0 .net *"_ivl_10", 0 0, L_000002988347bd40;  1 drivers
v00000298831e4fc0_0 .net *"_ivl_14", 0 0, L_000002988347c8a0;  1 drivers
v00000298831e5060_0 .net *"_ivl_2", 0 0, L_000002988347c7c0;  1 drivers
v00000298831e6960_0 .net *"_ivl_4", 0 0, L_000002988347cd70;  1 drivers
v00000298831e5ba0_0 .net *"_ivl_6", 0 0, L_000002988347c3d0;  1 drivers
v00000298831e5100_0 .net *"_ivl_8", 0 0, L_000002988347c050;  1 drivers
S_00000298832aac30 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319c9a0 .param/l "i" 0 5 168, +C4<0101>;
S_00000298832aa910 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832aac30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347cc20 .functor NOT 1, L_000002988337df40, C4<0>, C4<0>, C4<0>;
L_000002988347cc90 .functor AND 1, L_000002988347cc20, L_000002988337cc80, C4<1>, C4<1>;
L_000002988347d010 .functor NOT 1, L_000002988337df40, C4<0>, C4<0>, C4<0>;
L_000002988347c0c0 .functor AND 1, L_000002988347d010, L_000002988337d0e0, C4<1>, C4<1>;
L_000002988347d080 .functor OR 1, L_000002988347cc90, L_000002988347c0c0, C4<0>, C4<0>;
L_000002988347c830 .functor AND 1, L_000002988337cc80, L_000002988337d0e0, C4<1>, C4<1>;
L_000002988347c520 .functor OR 1, L_000002988347d080, L_000002988347c830, C4<0>, C4<0>;
L_000002988347c910 .functor XOR 1, L_000002988337df40, L_000002988337cc80, C4<0>, C4<0>;
L_000002988347cd00 .functor XOR 1, L_000002988347c910, L_000002988337d0e0, C4<0>, C4<0>;
v00000298831e4ac0_0 .net "Debe", 0 0, L_000002988347c520;  1 drivers
v00000298831e6280_0 .net "Din", 0 0, L_000002988337d0e0;  1 drivers
v00000298831e51a0_0 .net "Dout", 0 0, L_000002988347cd00;  1 drivers
v00000298831e63c0_0 .net "Ri", 0 0, L_000002988337cc80;  1 drivers
v00000298831e5240_0 .net "Si", 0 0, L_000002988337df40;  1 drivers
v00000298831e6a00_0 .net *"_ivl_0", 0 0, L_000002988347cc20;  1 drivers
v00000298831e5740_0 .net *"_ivl_10", 0 0, L_000002988347c830;  1 drivers
v00000298831e65a0_0 .net *"_ivl_14", 0 0, L_000002988347c910;  1 drivers
v00000298831e6640_0 .net *"_ivl_2", 0 0, L_000002988347cc90;  1 drivers
v00000298831e5f60_0 .net *"_ivl_4", 0 0, L_000002988347d010;  1 drivers
v00000298831e54c0_0 .net *"_ivl_6", 0 0, L_000002988347c0c0;  1 drivers
v00000298831e5380_0 .net *"_ivl_8", 0 0, L_000002988347d080;  1 drivers
S_00000298832aadc0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832aac30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347c590 .functor NOT 1, L_000002988337cd20, C4<0>, C4<0>, C4<0>;
L_000002988347b560 .functor AND 1, L_000002988347c590, L_000002988337d180, C4<1>, C4<1>;
L_000002988347cde0 .functor NOT 1, L_000002988337cd20, C4<0>, C4<0>, C4<0>;
L_000002988347c980 .functor AND 1, L_000002988347cde0, L_000002988337dd60, C4<1>, C4<1>;
L_000002988347c9f0 .functor OR 1, L_000002988347b560, L_000002988347c980, C4<0>, C4<0>;
L_000002988347ca60 .functor AND 1, L_000002988337d180, L_000002988337dd60, C4<1>, C4<1>;
L_000002988347d860 .functor OR 1, L_000002988347c9f0, L_000002988347ca60, C4<0>, C4<0>;
L_000002988347d550 .functor XOR 1, L_000002988337cd20, L_000002988337d180, C4<0>, C4<0>;
L_000002988347e5f0 .functor XOR 1, L_000002988347d550, L_000002988337dd60, C4<0>, C4<0>;
v00000298831e6aa0_0 .net "Debe", 0 0, L_000002988347d860;  1 drivers
v00000298831e4340_0 .net "Din", 0 0, L_000002988337dd60;  1 drivers
v00000298831e43e0_0 .net "Dout", 0 0, L_000002988347e5f0;  1 drivers
v00000298831e48e0_0 .net "Ri", 0 0, L_000002988337d180;  1 drivers
v00000298831e4480_0 .net "Si", 0 0, L_000002988337cd20;  1 drivers
v00000298831e4660_0 .net *"_ivl_0", 0 0, L_000002988347c590;  1 drivers
v00000298831e4b60_0 .net *"_ivl_10", 0 0, L_000002988347ca60;  1 drivers
v00000298831e5420_0 .net *"_ivl_14", 0 0, L_000002988347d550;  1 drivers
v00000298831e4a20_0 .net *"_ivl_2", 0 0, L_000002988347b560;  1 drivers
v00000298831e5560_0 .net *"_ivl_4", 0 0, L_000002988347cde0;  1 drivers
v00000298831e5880_0 .net *"_ivl_6", 0 0, L_000002988347c980;  1 drivers
v00000298831e4c00_0 .net *"_ivl_8", 0 0, L_000002988347c9f0;  1 drivers
S_00000298832abdd0 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319c320 .param/l "i" 0 5 168, +C4<0110>;
S_00000298832ac280 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832abdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347d8d0 .functor NOT 1, L_000002988337d220, C4<0>, C4<0>, C4<0>;
L_000002988347d470 .functor AND 1, L_000002988347d8d0, L_000002988337de00, C4<1>, C4<1>;
L_000002988347db70 .functor NOT 1, L_000002988337d220, C4<0>, C4<0>, C4<0>;
L_000002988347e120 .functor AND 1, L_000002988347db70, L_000002988337dfe0, C4<1>, C4<1>;
L_000002988347d9b0 .functor OR 1, L_000002988347d470, L_000002988347e120, C4<0>, C4<0>;
L_000002988347dd30 .functor AND 1, L_000002988337de00, L_000002988337dfe0, C4<1>, C4<1>;
L_000002988347e4a0 .functor OR 1, L_000002988347d9b0, L_000002988347dd30, C4<0>, C4<0>;
L_000002988347e040 .functor XOR 1, L_000002988337d220, L_000002988337de00, C4<0>, C4<0>;
L_000002988347d320 .functor XOR 1, L_000002988347e040, L_000002988337dfe0, C4<0>, C4<0>;
v00000298831e5920_0 .net "Debe", 0 0, L_000002988347e4a0;  1 drivers
v00000298831e5a60_0 .net "Din", 0 0, L_000002988337dfe0;  1 drivers
v00000298831e5b00_0 .net "Dout", 0 0, L_000002988347d320;  1 drivers
v00000298831e6000_0 .net "Ri", 0 0, L_000002988337de00;  1 drivers
v00000298831e81c0_0 .net "Si", 0 0, L_000002988337d220;  1 drivers
v00000298831e8260_0 .net *"_ivl_0", 0 0, L_000002988347d8d0;  1 drivers
v00000298831e8120_0 .net *"_ivl_10", 0 0, L_000002988347dd30;  1 drivers
v00000298831e86c0_0 .net *"_ivl_14", 0 0, L_000002988347e040;  1 drivers
v00000298831e7220_0 .net *"_ivl_2", 0 0, L_000002988347d470;  1 drivers
v00000298831e8760_0 .net *"_ivl_4", 0 0, L_000002988347db70;  1 drivers
v00000298831e90c0_0 .net *"_ivl_6", 0 0, L_000002988347e120;  1 drivers
v00000298831e7400_0 .net *"_ivl_8", 0 0, L_000002988347d9b0;  1 drivers
S_00000298832ad090 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832abdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347d390 .functor NOT 1, L_0000029883381140, C4<0>, C4<0>, C4<0>;
L_000002988347d1d0 .functor AND 1, L_000002988347d390, L_000002988337f3e0, C4<1>, C4<1>;
L_000002988347def0 .functor NOT 1, L_0000029883381140, C4<0>, C4<0>, C4<0>;
L_000002988347db00 .functor AND 1, L_000002988347def0, L_0000029883380ce0, C4<1>, C4<1>;
L_000002988347d940 .functor OR 1, L_000002988347d1d0, L_000002988347db00, C4<0>, C4<0>;
L_000002988347e2e0 .functor AND 1, L_000002988337f3e0, L_0000029883380ce0, C4<1>, C4<1>;
L_000002988347e6d0 .functor OR 1, L_000002988347d940, L_000002988347e2e0, C4<0>, C4<0>;
L_000002988347da20 .functor XOR 1, L_0000029883381140, L_000002988337f3e0, C4<0>, C4<0>;
L_000002988347dbe0 .functor XOR 1, L_000002988347da20, L_0000029883380ce0, C4<0>, C4<0>;
v00000298831e7ae0_0 .net "Debe", 0 0, L_000002988347e6d0;  1 drivers
v00000298831e7900_0 .net "Din", 0 0, L_0000029883380ce0;  1 drivers
v00000298831e9160_0 .net "Dout", 0 0, L_000002988347dbe0;  1 drivers
v00000298831e7a40_0 .net "Ri", 0 0, L_000002988337f3e0;  1 drivers
v00000298831e7540_0 .net "Si", 0 0, L_0000029883381140;  1 drivers
v00000298831e8c60_0 .net *"_ivl_0", 0 0, L_000002988347d390;  1 drivers
v00000298831e79a0_0 .net *"_ivl_10", 0 0, L_000002988347e2e0;  1 drivers
v00000298831e8300_0 .net *"_ivl_14", 0 0, L_000002988347da20;  1 drivers
v00000298831e6b40_0 .net *"_ivl_2", 0 0, L_000002988347d1d0;  1 drivers
v00000298831e7d60_0 .net *"_ivl_4", 0 0, L_000002988347def0;  1 drivers
v00000298831e7360_0 .net *"_ivl_6", 0 0, L_000002988347db00;  1 drivers
v00000298831e8440_0 .net *"_ivl_8", 0 0, L_000002988347d940;  1 drivers
S_00000298832ab790 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319ca20 .param/l "i" 0 5 168, +C4<0111>;
S_00000298832abf60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832ab790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347d630 .functor NOT 1, L_0000029883381280, C4<0>, C4<0>, C4<0>;
L_000002988347da90 .functor AND 1, L_000002988347d630, L_000002988337f5c0, C4<1>, C4<1>;
L_000002988347e510 .functor NOT 1, L_0000029883381280, C4<0>, C4<0>, C4<0>;
L_000002988347d400 .functor AND 1, L_000002988347e510, L_0000029883380240, C4<1>, C4<1>;
L_000002988347e9e0 .functor OR 1, L_000002988347da90, L_000002988347d400, C4<0>, C4<0>;
L_000002988347d160 .functor AND 1, L_000002988337f5c0, L_0000029883380240, C4<1>, C4<1>;
L_000002988347e3c0 .functor OR 1, L_000002988347e9e0, L_000002988347d160, C4<0>, C4<0>;
L_000002988347e190 .functor XOR 1, L_0000029883381280, L_000002988337f5c0, C4<0>, C4<0>;
L_000002988347d7f0 .functor XOR 1, L_000002988347e190, L_0000029883380240, C4<0>, C4<0>;
v00000298831e8940_0 .net "Debe", 0 0, L_000002988347e3c0;  1 drivers
v00000298831e8f80_0 .net "Din", 0 0, L_0000029883380240;  1 drivers
v00000298831e8a80_0 .net "Dout", 0 0, L_000002988347d7f0;  1 drivers
v00000298831e74a0_0 .net "Ri", 0 0, L_000002988337f5c0;  1 drivers
v00000298831e7b80_0 .net "Si", 0 0, L_0000029883381280;  1 drivers
v00000298831e83a0_0 .net *"_ivl_0", 0 0, L_000002988347d630;  1 drivers
v00000298831e7c20_0 .net *"_ivl_10", 0 0, L_000002988347d160;  1 drivers
v00000298831e7f40_0 .net *"_ivl_14", 0 0, L_000002988347e190;  1 drivers
v00000298831e9020_0 .net *"_ivl_2", 0 0, L_000002988347da90;  1 drivers
v00000298831e84e0_0 .net *"_ivl_4", 0 0, L_000002988347e510;  1 drivers
v00000298831e6e60_0 .net *"_ivl_6", 0 0, L_000002988347d400;  1 drivers
v00000298831e75e0_0 .net *"_ivl_8", 0 0, L_000002988347e9e0;  1 drivers
S_00000298832ab920 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832ab790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347dc50 .functor NOT 1, L_000002988337f7a0, C4<0>, C4<0>, C4<0>;
L_000002988347dcc0 .functor AND 1, L_000002988347dc50, L_00000298833815a0, C4<1>, C4<1>;
L_000002988347dda0 .functor NOT 1, L_000002988337f7a0, C4<0>, C4<0>, C4<0>;
L_000002988347d6a0 .functor AND 1, L_000002988347dda0, L_0000029883380c40, C4<1>, C4<1>;
L_000002988347d4e0 .functor OR 1, L_000002988347dcc0, L_000002988347d6a0, C4<0>, C4<0>;
L_000002988347e0b0 .functor AND 1, L_00000298833815a0, L_0000029883380c40, C4<1>, C4<1>;
L_000002988347de10 .functor OR 1, L_000002988347d4e0, L_000002988347e0b0, C4<0>, C4<0>;
L_000002988347d780 .functor XOR 1, L_000002988337f7a0, L_00000298833815a0, C4<0>, C4<0>;
L_000002988347de80 .functor XOR 1, L_000002988347d780, L_0000029883380c40, C4<0>, C4<0>;
v00000298831e8580_0 .net "Debe", 0 0, L_000002988347de10;  1 drivers
v00000298831e8d00_0 .net "Din", 0 0, L_0000029883380c40;  1 drivers
v00000298831e7680_0 .net "Dout", 0 0, L_000002988347de80;  1 drivers
v00000298831e8620_0 .net "Ri", 0 0, L_00000298833815a0;  1 drivers
v00000298831e8800_0 .net "Si", 0 0, L_000002988337f7a0;  1 drivers
v00000298831e88a0_0 .net *"_ivl_0", 0 0, L_000002988347dc50;  1 drivers
v00000298831e8ee0_0 .net *"_ivl_10", 0 0, L_000002988347e0b0;  1 drivers
v00000298831e7fe0_0 .net *"_ivl_14", 0 0, L_000002988347d780;  1 drivers
v00000298831e70e0_0 .net *"_ivl_2", 0 0, L_000002988347dcc0;  1 drivers
v00000298831e7720_0 .net *"_ivl_4", 0 0, L_000002988347dda0;  1 drivers
v00000298831e6fa0_0 .net *"_ivl_6", 0 0, L_000002988347d6a0;  1 drivers
v00000298831e6f00_0 .net *"_ivl_8", 0 0, L_000002988347d4e0;  1 drivers
S_00000298832ac410 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319c360 .param/l "i" 0 5 168, +C4<01000>;
S_00000298832ad540 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832ac410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347d5c0 .functor NOT 1, L_000002988337fa20, C4<0>, C4<0>, C4<0>;
L_000002988347e200 .functor AND 1, L_000002988347d5c0, L_00000298833802e0, C4<1>, C4<1>;
L_000002988347e660 .functor NOT 1, L_000002988337fa20, C4<0>, C4<0>, C4<0>;
L_000002988347e270 .functor AND 1, L_000002988347e660, L_0000029883380d80, C4<1>, C4<1>;
L_000002988347d710 .functor OR 1, L_000002988347e200, L_000002988347e270, C4<0>, C4<0>;
L_000002988347df60 .functor AND 1, L_00000298833802e0, L_0000029883380d80, C4<1>, C4<1>;
L_000002988347dfd0 .functor OR 1, L_000002988347d710, L_000002988347df60, C4<0>, C4<0>;
L_000002988347e740 .functor XOR 1, L_000002988337fa20, L_00000298833802e0, C4<0>, C4<0>;
L_000002988347e350 .functor XOR 1, L_000002988347e740, L_0000029883380d80, C4<0>, C4<0>;
v00000298831e77c0_0 .net "Debe", 0 0, L_000002988347dfd0;  1 drivers
v00000298831e6d20_0 .net "Din", 0 0, L_0000029883380d80;  1 drivers
v00000298831e7cc0_0 .net "Dout", 0 0, L_000002988347e350;  1 drivers
v00000298831e89e0_0 .net "Ri", 0 0, L_00000298833802e0;  1 drivers
v00000298831e9200_0 .net "Si", 0 0, L_000002988337fa20;  1 drivers
v00000298831e7e00_0 .net *"_ivl_0", 0 0, L_000002988347d5c0;  1 drivers
v00000298831e8b20_0 .net *"_ivl_10", 0 0, L_000002988347df60;  1 drivers
v00000298831e92a0_0 .net *"_ivl_14", 0 0, L_000002988347e740;  1 drivers
v00000298831e8bc0_0 .net *"_ivl_2", 0 0, L_000002988347e200;  1 drivers
v00000298831e8da0_0 .net *"_ivl_4", 0 0, L_000002988347e660;  1 drivers
v00000298831e8e40_0 .net *"_ivl_6", 0 0, L_000002988347e270;  1 drivers
v00000298831e6be0_0 .net *"_ivl_8", 0 0, L_000002988347d710;  1 drivers
S_00000298832ac0f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832ac410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347e430 .functor NOT 1, L_000002988337ff20, C4<0>, C4<0>, C4<0>;
L_000002988347e580 .functor AND 1, L_000002988347e430, L_000002988337f520, C4<1>, C4<1>;
L_000002988347d240 .functor NOT 1, L_000002988337ff20, C4<0>, C4<0>, C4<0>;
L_000002988347e7b0 .functor AND 1, L_000002988347d240, L_00000298833811e0, C4<1>, C4<1>;
L_000002988347e820 .functor OR 1, L_000002988347e580, L_000002988347e7b0, C4<0>, C4<0>;
L_000002988347d2b0 .functor AND 1, L_000002988337f520, L_00000298833811e0, C4<1>, C4<1>;
L_000002988347e890 .functor OR 1, L_000002988347e820, L_000002988347d2b0, C4<0>, C4<0>;
L_000002988347e900 .functor XOR 1, L_000002988337ff20, L_000002988337f520, C4<0>, C4<0>;
L_000002988347e970 .functor XOR 1, L_000002988347e900, L_00000298833811e0, C4<0>, C4<0>;
v00000298831e7180_0 .net "Debe", 0 0, L_000002988347e890;  1 drivers
v00000298831e6dc0_0 .net "Din", 0 0, L_00000298833811e0;  1 drivers
v00000298831e6c80_0 .net "Dout", 0 0, L_000002988347e970;  1 drivers
v00000298831e7040_0 .net "Ri", 0 0, L_000002988337f520;  1 drivers
v00000298831e72c0_0 .net "Si", 0 0, L_000002988337ff20;  1 drivers
v00000298831e7860_0 .net *"_ivl_0", 0 0, L_000002988347e430;  1 drivers
v00000298831e7ea0_0 .net *"_ivl_10", 0 0, L_000002988347d2b0;  1 drivers
v00000298831e8080_0 .net *"_ivl_14", 0 0, L_000002988347e900;  1 drivers
v00000298831eb280_0 .net *"_ivl_2", 0 0, L_000002988347e580;  1 drivers
v00000298831e9660_0 .net *"_ivl_4", 0 0, L_000002988347d240;  1 drivers
v00000298831ea6a0_0 .net *"_ivl_6", 0 0, L_000002988347e7b0;  1 drivers
v00000298831eb8c0_0 .net *"_ivl_8", 0 0, L_000002988347e820;  1 drivers
S_00000298832abab0 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319c3a0 .param/l "i" 0 5 168, +C4<01001>;
S_00000298832ac5a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832abab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347ea50 .functor NOT 1, L_000002988337f480, C4<0>, C4<0>, C4<0>;
L_000002988347eac0 .functor AND 1, L_000002988347ea50, L_0000029883380380, C4<1>, C4<1>;
L_000002988347eb30 .functor NOT 1, L_000002988337f480, C4<0>, C4<0>, C4<0>;
L_000002988347eba0 .functor AND 1, L_000002988347eb30, L_000002988337f660, C4<1>, C4<1>;
L_000002988347ec10 .functor OR 1, L_000002988347eac0, L_000002988347eba0, C4<0>, C4<0>;
L_000002988347ec80 .functor AND 1, L_0000029883380380, L_000002988337f660, C4<1>, C4<1>;
L_000002988347d0f0 .functor OR 1, L_000002988347ec10, L_000002988347ec80, C4<0>, C4<0>;
L_000002988347f540 .functor XOR 1, L_000002988337f480, L_0000029883380380, C4<0>, C4<0>;
L_00000298834800a0 .functor XOR 1, L_000002988347f540, L_000002988337f660, C4<0>, C4<0>;
v00000298831eb820_0 .net "Debe", 0 0, L_000002988347d0f0;  1 drivers
v00000298831ea420_0 .net "Din", 0 0, L_000002988337f660;  1 drivers
v00000298831e95c0_0 .net "Dout", 0 0, L_00000298834800a0;  1 drivers
v00000298831ea740_0 .net "Ri", 0 0, L_0000029883380380;  1 drivers
v00000298831ea600_0 .net "Si", 0 0, L_000002988337f480;  1 drivers
v00000298831e9700_0 .net *"_ivl_0", 0 0, L_000002988347ea50;  1 drivers
v00000298831ea2e0_0 .net *"_ivl_10", 0 0, L_000002988347ec80;  1 drivers
v00000298831eace0_0 .net *"_ivl_14", 0 0, L_000002988347f540;  1 drivers
v00000298831eae20_0 .net *"_ivl_2", 0 0, L_000002988347eac0;  1 drivers
v00000298831eba00_0 .net *"_ivl_4", 0 0, L_000002988347eb30;  1 drivers
v00000298831ebaa0_0 .net *"_ivl_6", 0 0, L_000002988347eba0;  1 drivers
v00000298831ea880_0 .net *"_ivl_8", 0 0, L_000002988347ec10;  1 drivers
S_00000298832ac8c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832abab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834805e0 .functor NOT 1, L_000002988337fc00, C4<0>, C4<0>, C4<0>;
L_000002988347f9a0 .functor AND 1, L_00000298834805e0, L_000002988337f840, C4<1>, C4<1>;
L_000002988347ef20 .functor NOT 1, L_000002988337fc00, C4<0>, C4<0>, C4<0>;
L_000002988347f2a0 .functor AND 1, L_000002988347ef20, L_0000029883380740, C4<1>, C4<1>;
L_000002988347f3f0 .functor OR 1, L_000002988347f9a0, L_000002988347f2a0, C4<0>, C4<0>;
L_0000029883480650 .functor AND 1, L_000002988337f840, L_0000029883380740, C4<1>, C4<1>;
L_000002988347f000 .functor OR 1, L_000002988347f3f0, L_0000029883480650, C4<0>, C4<0>;
L_000002988347f620 .functor XOR 1, L_000002988337fc00, L_000002988337f840, C4<0>, C4<0>;
L_0000029883480110 .functor XOR 1, L_000002988347f620, L_0000029883380740, C4<0>, C4<0>;
v00000298831e9ac0_0 .net "Debe", 0 0, L_000002988347f000;  1 drivers
v00000298831ea060_0 .net "Din", 0 0, L_0000029883380740;  1 drivers
v00000298831e9ca0_0 .net "Dout", 0 0, L_0000029883480110;  1 drivers
v00000298831e9f20_0 .net "Ri", 0 0, L_000002988337f840;  1 drivers
v00000298831eb960_0 .net "Si", 0 0, L_000002988337fc00;  1 drivers
v00000298831e9c00_0 .net *"_ivl_0", 0 0, L_00000298834805e0;  1 drivers
v00000298831ea7e0_0 .net *"_ivl_10", 0 0, L_0000029883480650;  1 drivers
v00000298831ea4c0_0 .net *"_ivl_14", 0 0, L_000002988347f620;  1 drivers
v00000298831eb000_0 .net *"_ivl_2", 0 0, L_000002988347f9a0;  1 drivers
v00000298831e9fc0_0 .net *"_ivl_4", 0 0, L_000002988347ef20;  1 drivers
v00000298831e93e0_0 .net *"_ivl_6", 0 0, L_000002988347f2a0;  1 drivers
v00000298831eb3c0_0 .net *"_ivl_8", 0 0, L_000002988347f3f0;  1 drivers
S_00000298832ac730 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319c7e0 .param/l "i" 0 5 168, +C4<01010>;
S_00000298832aca50 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832ac730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834806c0 .functor NOT 1, L_0000029883381460, C4<0>, C4<0>, C4<0>;
L_000002988347f380 .functor AND 1, L_00000298834806c0, L_0000029883380e20, C4<1>, C4<1>;
L_000002988347fee0 .functor NOT 1, L_0000029883381460, C4<0>, C4<0>, C4<0>;
L_000002988347ef90 .functor AND 1, L_000002988347fee0, L_000002988337f340, C4<1>, C4<1>;
L_000002988347ff50 .functor OR 1, L_000002988347f380, L_000002988347ef90, C4<0>, C4<0>;
L_000002988347eeb0 .functor AND 1, L_0000029883380e20, L_000002988337f340, C4<1>, C4<1>;
L_000002988347fe00 .functor OR 1, L_000002988347ff50, L_000002988347eeb0, C4<0>, C4<0>;
L_0000029883480030 .functor XOR 1, L_0000029883381460, L_0000029883380e20, C4<0>, C4<0>;
L_000002988347f150 .functor XOR 1, L_0000029883480030, L_000002988337f340, C4<0>, C4<0>;
v00000298831eb0a0_0 .net "Debe", 0 0, L_000002988347fe00;  1 drivers
v00000298831ea1a0_0 .net "Din", 0 0, L_000002988337f340;  1 drivers
v00000298831e9340_0 .net "Dout", 0 0, L_000002988347f150;  1 drivers
v00000298831eb140_0 .net "Ri", 0 0, L_0000029883380e20;  1 drivers
v00000298831e97a0_0 .net "Si", 0 0, L_0000029883381460;  1 drivers
v00000298831ea920_0 .net *"_ivl_0", 0 0, L_00000298834806c0;  1 drivers
v00000298831ea380_0 .net *"_ivl_10", 0 0, L_000002988347eeb0;  1 drivers
v00000298831ea9c0_0 .net *"_ivl_14", 0 0, L_0000029883480030;  1 drivers
v00000298831ea560_0 .net *"_ivl_2", 0 0, L_000002988347f380;  1 drivers
v00000298831e98e0_0 .net *"_ivl_4", 0 0, L_000002988347fee0;  1 drivers
v00000298831e9b60_0 .net *"_ivl_6", 0 0, L_000002988347ef90;  1 drivers
v00000298831eaa60_0 .net *"_ivl_8", 0 0, L_000002988347ff50;  1 drivers
S_00000298832abc40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832ac730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883480490 .functor NOT 1, L_0000029883380560, C4<0>, C4<0>, C4<0>;
L_000002988347f7e0 .functor AND 1, L_0000029883480490, L_0000029883380420, C4<1>, C4<1>;
L_000002988347fd90 .functor NOT 1, L_0000029883380560, C4<0>, C4<0>, C4<0>;
L_00000298834807a0 .functor AND 1, L_000002988347fd90, L_0000029883381640, C4<1>, C4<1>;
L_000002988347fe70 .functor OR 1, L_000002988347f7e0, L_00000298834807a0, C4<0>, C4<0>;
L_0000029883480730 .functor AND 1, L_0000029883380420, L_0000029883381640, C4<1>, C4<1>;
L_0000029883480180 .functor OR 1, L_000002988347fe70, L_0000029883480730, C4<0>, C4<0>;
L_00000298834801f0 .functor XOR 1, L_0000029883380560, L_0000029883380420, C4<0>, C4<0>;
L_000002988347fc40 .functor XOR 1, L_00000298834801f0, L_0000029883381640, C4<0>, C4<0>;
v00000298831ead80_0 .net "Debe", 0 0, L_0000029883480180;  1 drivers
v00000298831ea100_0 .net "Din", 0 0, L_0000029883381640;  1 drivers
v00000298831e9840_0 .net "Dout", 0 0, L_000002988347fc40;  1 drivers
v00000298831e9480_0 .net "Ri", 0 0, L_0000029883380420;  1 drivers
v00000298831eaec0_0 .net "Si", 0 0, L_0000029883380560;  1 drivers
v00000298831e9a20_0 .net *"_ivl_0", 0 0, L_0000029883480490;  1 drivers
v00000298831ea240_0 .net *"_ivl_10", 0 0, L_0000029883480730;  1 drivers
v00000298831eaf60_0 .net *"_ivl_14", 0 0, L_00000298834801f0;  1 drivers
v00000298831e9d40_0 .net *"_ivl_2", 0 0, L_000002988347f7e0;  1 drivers
v00000298831eab00_0 .net *"_ivl_4", 0 0, L_000002988347fd90;  1 drivers
v00000298831eb1e0_0 .net *"_ivl_6", 0 0, L_00000298834807a0;  1 drivers
v00000298831eb500_0 .net *"_ivl_8", 0 0, L_000002988347fe70;  1 drivers
S_00000298832ad3b0 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319c560 .param/l "i" 0 5 168, +C4<01011>;
S_00000298832acbe0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832ad3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347f460 .functor NOT 1, L_000002988337f700, C4<0>, C4<0>, C4<0>;
L_0000029883480260 .functor AND 1, L_000002988347f460, L_000002988337fac0, C4<1>, C4<1>;
L_000002988347f310 .functor NOT 1, L_000002988337f700, C4<0>, C4<0>, C4<0>;
L_0000029883480810 .functor AND 1, L_000002988347f310, L_0000029883380a60, C4<1>, C4<1>;
L_000002988347fb60 .functor OR 1, L_0000029883480260, L_0000029883480810, C4<0>, C4<0>;
L_000002988347ffc0 .functor AND 1, L_000002988337fac0, L_0000029883380a60, C4<1>, C4<1>;
L_000002988347fa10 .functor OR 1, L_000002988347fb60, L_000002988347ffc0, C4<0>, C4<0>;
L_000002988347f070 .functor XOR 1, L_000002988337f700, L_000002988337fac0, C4<0>, C4<0>;
L_0000029883480880 .functor XOR 1, L_000002988347f070, L_0000029883380a60, C4<0>, C4<0>;
v00000298831eb320_0 .net "Debe", 0 0, L_000002988347fa10;  1 drivers
v00000298831eb460_0 .net "Din", 0 0, L_0000029883380a60;  1 drivers
v00000298831e9de0_0 .net "Dout", 0 0, L_0000029883480880;  1 drivers
v00000298831eaba0_0 .net "Ri", 0 0, L_000002988337fac0;  1 drivers
v00000298831eac40_0 .net "Si", 0 0, L_000002988337f700;  1 drivers
v00000298831e9e80_0 .net *"_ivl_0", 0 0, L_000002988347f460;  1 drivers
v00000298831eb5a0_0 .net *"_ivl_10", 0 0, L_000002988347ffc0;  1 drivers
v00000298831e9980_0 .net *"_ivl_14", 0 0, L_000002988347f070;  1 drivers
v00000298831e9520_0 .net *"_ivl_2", 0 0, L_0000029883480260;  1 drivers
v00000298831eb640_0 .net *"_ivl_4", 0 0, L_000002988347f310;  1 drivers
v00000298831eb6e0_0 .net *"_ivl_6", 0 0, L_0000029883480810;  1 drivers
v00000298831eb780_0 .net *"_ivl_8", 0 0, L_000002988347fb60;  1 drivers
S_00000298832acd70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832ad3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347ecf0 .functor NOT 1, L_000002988337fb60, C4<0>, C4<0>, C4<0>;
L_0000029883480420 .functor AND 1, L_000002988347ecf0, L_0000029883380b00, C4<1>, C4<1>;
L_000002988347f230 .functor NOT 1, L_000002988337fb60, C4<0>, C4<0>, C4<0>;
L_00000298834802d0 .functor AND 1, L_000002988347f230, L_000002988337fca0, C4<1>, C4<1>;
L_00000298834803b0 .functor OR 1, L_0000029883480420, L_00000298834802d0, C4<0>, C4<0>;
L_000002988347f690 .functor AND 1, L_0000029883380b00, L_000002988337fca0, C4<1>, C4<1>;
L_000002988347f4d0 .functor OR 1, L_00000298834803b0, L_000002988347f690, C4<0>, C4<0>;
L_0000029883480340 .functor XOR 1, L_000002988337fb60, L_0000029883380b00, C4<0>, C4<0>;
L_0000029883480500 .functor XOR 1, L_0000029883480340, L_000002988337fca0, C4<0>, C4<0>;
v0000029882dc8b10_0 .net "Debe", 0 0, L_000002988347f4d0;  1 drivers
v0000029882dc86b0_0 .net "Din", 0 0, L_000002988337fca0;  1 drivers
v0000029882dc8930_0 .net "Dout", 0 0, L_0000029883480500;  1 drivers
v0000029882dc8750_0 .net "Ri", 0 0, L_0000029883380b00;  1 drivers
v0000029882dc70d0_0 .net "Si", 0 0, L_000002988337fb60;  1 drivers
v0000029882dc8a70_0 .net *"_ivl_0", 0 0, L_000002988347ecf0;  1 drivers
v0000029882dc7210_0 .net *"_ivl_10", 0 0, L_000002988347f690;  1 drivers
v0000029882dc8cf0_0 .net *"_ivl_14", 0 0, L_0000029883480340;  1 drivers
v0000029883183d50_0 .net *"_ivl_2", 0 0, L_0000029883480420;  1 drivers
v0000029883184110_0 .net *"_ivl_4", 0 0, L_000002988347f230;  1 drivers
v00000298831847f0_0 .net *"_ivl_6", 0 0, L_00000298834802d0;  1 drivers
v000002988317c2d0_0 .net *"_ivl_8", 0 0, L_00000298834803b0;  1 drivers
S_00000298832acf00 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319cce0 .param/l "i" 0 5 168, +C4<01100>;
S_00000298832ad220 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832acf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883480570 .functor NOT 1, L_00000298833807e0, C4<0>, C4<0>, C4<0>;
L_000002988347ed60 .functor AND 1, L_0000029883480570, L_0000029883380880, C4<1>, C4<1>;
L_000002988347f5b0 .functor NOT 1, L_00000298833807e0, C4<0>, C4<0>, C4<0>;
L_000002988347edd0 .functor AND 1, L_000002988347f5b0, L_00000298833809c0, C4<1>, C4<1>;
L_000002988347ee40 .functor OR 1, L_000002988347ed60, L_000002988347edd0, C4<0>, C4<0>;
L_000002988347f0e0 .functor AND 1, L_0000029883380880, L_00000298833809c0, C4<1>, C4<1>;
L_000002988347f850 .functor OR 1, L_000002988347ee40, L_000002988347f0e0, C4<0>, C4<0>;
L_000002988347f1c0 .functor XOR 1, L_00000298833807e0, L_0000029883380880, C4<0>, C4<0>;
L_000002988347f770 .functor XOR 1, L_000002988347f1c0, L_00000298833809c0, C4<0>, C4<0>;
v00000298831167f0_0 .net "Debe", 0 0, L_000002988347f850;  1 drivers
v00000298831143b0_0 .net "Din", 0 0, L_00000298833809c0;  1 drivers
v000002988310e050_0 .net "Dout", 0 0, L_000002988347f770;  1 drivers
v000002988310e190_0 .net "Ri", 0 0, L_0000029883380880;  1 drivers
v0000029882d78000_0 .net "Si", 0 0, L_00000298833807e0;  1 drivers
v0000029882d783c0_0 .net *"_ivl_0", 0 0, L_0000029883480570;  1 drivers
v0000029882f0bde0_0 .net *"_ivl_10", 0 0, L_000002988347f0e0;  1 drivers
v0000029882f0c920_0 .net *"_ivl_14", 0 0, L_000002988347f1c0;  1 drivers
v00000298832b1680_0 .net *"_ivl_2", 0 0, L_000002988347ed60;  1 drivers
v00000298832b0140_0 .net *"_ivl_4", 0 0, L_000002988347f5b0;  1 drivers
v00000298832b0e60_0 .net *"_ivl_6", 0 0, L_000002988347edd0;  1 drivers
v00000298832b0b40_0 .net *"_ivl_8", 0 0, L_000002988347ee40;  1 drivers
S_00000298832cdad0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832acf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347f700 .functor NOT 1, L_0000029883380920, C4<0>, C4<0>, C4<0>;
L_000002988347f8c0 .functor AND 1, L_000002988347f700, L_0000029883380ec0, C4<1>, C4<1>;
L_000002988347f930 .functor NOT 1, L_0000029883380920, C4<0>, C4<0>, C4<0>;
L_000002988347fa80 .functor AND 1, L_000002988347f930, L_000002988337f0c0, C4<1>, C4<1>;
L_000002988347faf0 .functor OR 1, L_000002988347f8c0, L_000002988347fa80, C4<0>, C4<0>;
L_000002988347fbd0 .functor AND 1, L_0000029883380ec0, L_000002988337f0c0, C4<1>, C4<1>;
L_000002988347fcb0 .functor OR 1, L_000002988347faf0, L_000002988347fbd0, C4<0>, C4<0>;
L_000002988347fd20 .functor XOR 1, L_0000029883380920, L_0000029883380ec0, C4<0>, C4<0>;
L_0000029883481840 .functor XOR 1, L_000002988347fd20, L_000002988337f0c0, C4<0>, C4<0>;
v00000298832b10e0_0 .net "Debe", 0 0, L_000002988347fcb0;  1 drivers
v00000298832b0000_0 .net "Din", 0 0, L_000002988337f0c0;  1 drivers
v00000298832b0a00_0 .net "Dout", 0 0, L_0000029883481840;  1 drivers
v00000298832b17c0_0 .net "Ri", 0 0, L_0000029883380ec0;  1 drivers
v00000298832b0f00_0 .net "Si", 0 0, L_0000029883380920;  1 drivers
v00000298832b1180_0 .net *"_ivl_0", 0 0, L_000002988347f700;  1 drivers
v00000298832b1860_0 .net *"_ivl_10", 0 0, L_000002988347fbd0;  1 drivers
v00000298832b08c0_0 .net *"_ivl_14", 0 0, L_000002988347fd20;  1 drivers
v00000298832b2080_0 .net *"_ivl_2", 0 0, L_000002988347f8c0;  1 drivers
v00000298832b05a0_0 .net *"_ivl_4", 0 0, L_000002988347f930;  1 drivers
v00000298832b2580_0 .net *"_ivl_6", 0 0, L_000002988347fa80;  1 drivers
v00000298832b0960_0 .net *"_ivl_8", 0 0, L_000002988347faf0;  1 drivers
S_00000298832ced90 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319cda0 .param/l "i" 0 5 168, +C4<01101>;
S_00000298832cd7b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832ced90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883480ab0 .functor NOT 1, L_000002988337f8e0, C4<0>, C4<0>, C4<0>;
L_0000029883481610 .functor AND 1, L_0000029883480ab0, L_0000029883381500, C4<1>, C4<1>;
L_0000029883480ea0 .functor NOT 1, L_000002988337f8e0, C4<0>, C4<0>, C4<0>;
L_0000029883481ae0 .functor AND 1, L_0000029883480ea0, L_00000298833804c0, C4<1>, C4<1>;
L_0000029883481ed0 .functor OR 1, L_0000029883481610, L_0000029883481ae0, C4<0>, C4<0>;
L_00000298834811b0 .functor AND 1, L_0000029883381500, L_00000298833804c0, C4<1>, C4<1>;
L_00000298834808f0 .functor OR 1, L_0000029883481ed0, L_00000298834811b0, C4<0>, C4<0>;
L_0000029883481220 .functor XOR 1, L_000002988337f8e0, L_0000029883381500, C4<0>, C4<0>;
L_0000029883481e60 .functor XOR 1, L_0000029883481220, L_00000298833804c0, C4<0>, C4<0>;
v00000298832b0320_0 .net "Debe", 0 0, L_00000298834808f0;  1 drivers
v00000298832b26c0_0 .net "Din", 0 0, L_00000298833804c0;  1 drivers
v00000298832b0460_0 .net "Dout", 0 0, L_0000029883481e60;  1 drivers
v00000298832b2620_0 .net "Ri", 0 0, L_0000029883381500;  1 drivers
v00000298832b0aa0_0 .net "Si", 0 0, L_000002988337f8e0;  1 drivers
v00000298832b0dc0_0 .net *"_ivl_0", 0 0, L_0000029883480ab0;  1 drivers
v00000298832b2440_0 .net *"_ivl_10", 0 0, L_00000298834811b0;  1 drivers
v00000298832b1720_0 .net *"_ivl_14", 0 0, L_0000029883481220;  1 drivers
v00000298832b1900_0 .net *"_ivl_2", 0 0, L_0000029883481610;  1 drivers
v00000298832b1ae0_0 .net *"_ivl_4", 0 0, L_0000029883480ea0;  1 drivers
v00000298832b03c0_0 .net *"_ivl_6", 0 0, L_0000029883481ae0;  1 drivers
v00000298832b1360_0 .net *"_ivl_8", 0 0, L_0000029883481ed0;  1 drivers
S_00000298832ce5c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832ced90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883481f40 .functor NOT 1, L_00000298833806a0, C4<0>, C4<0>, C4<0>;
L_0000029883481290 .functor AND 1, L_0000029883481f40, L_000002988337f980, C4<1>, C4<1>;
L_0000029883481530 .functor NOT 1, L_00000298833806a0, C4<0>, C4<0>, C4<0>;
L_0000029883481bc0 .functor AND 1, L_0000029883481530, L_000002988337f200, C4<1>, C4<1>;
L_0000029883482090 .functor OR 1, L_0000029883481290, L_0000029883481bc0, C4<0>, C4<0>;
L_0000029883481760 .functor AND 1, L_000002988337f980, L_000002988337f200, C4<1>, C4<1>;
L_0000029883480f80 .functor OR 1, L_0000029883482090, L_0000029883481760, C4<0>, C4<0>;
L_0000029883481fb0 .functor XOR 1, L_00000298833806a0, L_000002988337f980, C4<0>, C4<0>;
L_0000029883480dc0 .functor XOR 1, L_0000029883481fb0, L_000002988337f200, C4<0>, C4<0>;
v00000298832b19a0_0 .net "Debe", 0 0, L_0000029883480f80;  1 drivers
v00000298832b0be0_0 .net "Din", 0 0, L_000002988337f200;  1 drivers
v00000298832b24e0_0 .net "Dout", 0 0, L_0000029883480dc0;  1 drivers
v00000298832b14a0_0 .net "Ri", 0 0, L_000002988337f980;  1 drivers
v00000298832b0fa0_0 .net "Si", 0 0, L_00000298833806a0;  1 drivers
v00000298832b1fe0_0 .net *"_ivl_0", 0 0, L_0000029883481f40;  1 drivers
v00000298832b0c80_0 .net *"_ivl_10", 0 0, L_0000029883481760;  1 drivers
v00000298832b01e0_0 .net *"_ivl_14", 0 0, L_0000029883481fb0;  1 drivers
v00000298832b1a40_0 .net *"_ivl_2", 0 0, L_0000029883481290;  1 drivers
v00000298832b2760_0 .net *"_ivl_4", 0 0, L_0000029883481530;  1 drivers
v00000298832b1c20_0 .net *"_ivl_6", 0 0, L_0000029883481bc0;  1 drivers
v00000298832b1b80_0 .net *"_ivl_8", 0 0, L_0000029883482090;  1 drivers
S_00000298832ce2a0 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319cb20 .param/l "i" 0 5 168, +C4<01110>;
S_00000298832ce430 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832ce2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883480b20 .functor NOT 1, L_0000029883380f60, C4<0>, C4<0>, C4<0>;
L_0000029883480b90 .functor AND 1, L_0000029883480b20, L_0000029883380600, C4<1>, C4<1>;
L_0000029883480c00 .functor NOT 1, L_0000029883380f60, C4<0>, C4<0>, C4<0>;
L_0000029883480f10 .functor AND 1, L_0000029883480c00, L_000002988337fd40, C4<1>, C4<1>;
L_0000029883480c70 .functor OR 1, L_0000029883480b90, L_0000029883480f10, C4<0>, C4<0>;
L_00000298834815a0 .functor AND 1, L_0000029883380600, L_000002988337fd40, C4<1>, C4<1>;
L_0000029883481c30 .functor OR 1, L_0000029883480c70, L_00000298834815a0, C4<0>, C4<0>;
L_0000029883482170 .functor XOR 1, L_0000029883380f60, L_0000029883380600, C4<0>, C4<0>;
L_0000029883480ce0 .functor XOR 1, L_0000029883482170, L_000002988337fd40, C4<0>, C4<0>;
v00000298832b0d20_0 .net "Debe", 0 0, L_0000029883481c30;  1 drivers
v00000298832b00a0_0 .net "Din", 0 0, L_000002988337fd40;  1 drivers
v00000298832b1040_0 .net "Dout", 0 0, L_0000029883480ce0;  1 drivers
v00000298832b0280_0 .net "Ri", 0 0, L_0000029883380600;  1 drivers
v00000298832b12c0_0 .net "Si", 0 0, L_0000029883380f60;  1 drivers
v00000298832b0500_0 .net *"_ivl_0", 0 0, L_0000029883480b20;  1 drivers
v00000298832b0640_0 .net *"_ivl_10", 0 0, L_00000298834815a0;  1 drivers
v00000298832b06e0_0 .net *"_ivl_14", 0 0, L_0000029883482170;  1 drivers
v00000298832b0780_0 .net *"_ivl_2", 0 0, L_0000029883480b90;  1 drivers
v00000298832b1cc0_0 .net *"_ivl_4", 0 0, L_0000029883480c00;  1 drivers
v00000298832b21c0_0 .net *"_ivl_6", 0 0, L_0000029883480f10;  1 drivers
v00000298832b1d60_0 .net *"_ivl_8", 0 0, L_0000029883480c70;  1 drivers
S_00000298832cef20 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832ce2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883481140 .functor NOT 1, L_000002988337fde0, C4<0>, C4<0>, C4<0>;
L_0000029883480ff0 .functor AND 1, L_0000029883481140, L_00000298833801a0, C4<1>, C4<1>;
L_0000029883481680 .functor NOT 1, L_000002988337fde0, C4<0>, C4<0>, C4<0>;
L_0000029883482020 .functor AND 1, L_0000029883481680, L_000002988337fe80, C4<1>, C4<1>;
L_00000298834809d0 .functor OR 1, L_0000029883480ff0, L_0000029883482020, C4<0>, C4<0>;
L_0000029883481300 .functor AND 1, L_00000298833801a0, L_000002988337fe80, C4<1>, C4<1>;
L_00000298834816f0 .functor OR 1, L_00000298834809d0, L_0000029883481300, C4<0>, C4<0>;
L_0000029883481370 .functor XOR 1, L_000002988337fde0, L_00000298833801a0, C4<0>, C4<0>;
L_00000298834813e0 .functor XOR 1, L_0000029883481370, L_000002988337fe80, C4<0>, C4<0>;
v00000298832b1400_0 .net "Debe", 0 0, L_00000298834816f0;  1 drivers
v00000298832b1220_0 .net "Din", 0 0, L_000002988337fe80;  1 drivers
v00000298832b1540_0 .net "Dout", 0 0, L_00000298834813e0;  1 drivers
v00000298832b15e0_0 .net "Ri", 0 0, L_00000298833801a0;  1 drivers
v00000298832b1e00_0 .net "Si", 0 0, L_000002988337fde0;  1 drivers
v00000298832b1ea0_0 .net *"_ivl_0", 0 0, L_0000029883481140;  1 drivers
v00000298832b1f40_0 .net *"_ivl_10", 0 0, L_0000029883481300;  1 drivers
v00000298832b0820_0 .net *"_ivl_14", 0 0, L_0000029883481370;  1 drivers
v00000298832b2120_0 .net *"_ivl_2", 0 0, L_0000029883480ff0;  1 drivers
v00000298832b2260_0 .net *"_ivl_4", 0 0, L_0000029883481680;  1 drivers
v00000298832b2300_0 .net *"_ivl_6", 0 0, L_0000029883482020;  1 drivers
v00000298832b23a0_0 .net *"_ivl_8", 0 0, L_00000298834809d0;  1 drivers
S_00000298832cf560 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319db60 .param/l "i" 0 5 168, +C4<01111>;
S_00000298832ce750 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832cf560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883481450 .functor NOT 1, L_0000029883380ba0, C4<0>, C4<0>, C4<0>;
L_00000298834818b0 .functor AND 1, L_0000029883481450, L_000002988337ffc0, C4<1>, C4<1>;
L_0000029883480e30 .functor NOT 1, L_0000029883380ba0, C4<0>, C4<0>, C4<0>;
L_0000029883480960 .functor AND 1, L_0000029883480e30, L_0000029883380060, C4<1>, C4<1>;
L_0000029883480d50 .functor OR 1, L_00000298834818b0, L_0000029883480960, C4<0>, C4<0>;
L_0000029883481df0 .functor AND 1, L_000002988337ffc0, L_0000029883380060, C4<1>, C4<1>;
L_0000029883481060 .functor OR 1, L_0000029883480d50, L_0000029883481df0, C4<0>, C4<0>;
L_00000298834814c0 .functor XOR 1, L_0000029883380ba0, L_000002988337ffc0, C4<0>, C4<0>;
L_00000298834810d0 .functor XOR 1, L_00000298834814c0, L_0000029883380060, C4<0>, C4<0>;
v00000298832b2e40_0 .net "Debe", 0 0, L_0000029883481060;  1 drivers
v00000298832b2ee0_0 .net "Din", 0 0, L_0000029883380060;  1 drivers
v00000298832b4600_0 .net "Dout", 0 0, L_00000298834810d0;  1 drivers
v00000298832b2940_0 .net "Ri", 0 0, L_000002988337ffc0;  1 drivers
v00000298832b49c0_0 .net "Si", 0 0, L_0000029883380ba0;  1 drivers
v00000298832b2f80_0 .net *"_ivl_0", 0 0, L_0000029883481450;  1 drivers
v00000298832b46a0_0 .net *"_ivl_10", 0 0, L_0000029883481df0;  1 drivers
v00000298832b32a0_0 .net *"_ivl_14", 0 0, L_00000298834814c0;  1 drivers
v00000298832b47e0_0 .net *"_ivl_2", 0 0, L_00000298834818b0;  1 drivers
v00000298832b3200_0 .net *"_ivl_4", 0 0, L_0000029883480e30;  1 drivers
v00000298832b4920_0 .net *"_ivl_6", 0 0, L_0000029883480960;  1 drivers
v00000298832b3660_0 .net *"_ivl_8", 0 0, L_0000029883480d50;  1 drivers
S_00000298832ce8e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832cf560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883481ca0 .functor NOT 1, L_00000298833816e0, C4<0>, C4<0>, C4<0>;
L_00000298834817d0 .functor AND 1, L_0000029883481ca0, L_0000029883381320, C4<1>, C4<1>;
L_0000029883481d10 .functor NOT 1, L_00000298833816e0, C4<0>, C4<0>, C4<0>;
L_0000029883481920 .functor AND 1, L_0000029883481d10, L_0000029883381000, C4<1>, C4<1>;
L_0000029883481990 .functor OR 1, L_00000298834817d0, L_0000029883481920, C4<0>, C4<0>;
L_0000029883482100 .functor AND 1, L_0000029883381320, L_0000029883381000, C4<1>, C4<1>;
L_0000029883481a00 .functor OR 1, L_0000029883481990, L_0000029883482100, C4<0>, C4<0>;
L_0000029883481a70 .functor XOR 1, L_00000298833816e0, L_0000029883381320, C4<0>, C4<0>;
L_0000029883481b50 .functor XOR 1, L_0000029883481a70, L_0000029883381000, C4<0>, C4<0>;
v00000298832b3160_0 .net "Debe", 0 0, L_0000029883481a00;  1 drivers
v00000298832b4c40_0 .net "Din", 0 0, L_0000029883381000;  1 drivers
v00000298832b3e80_0 .net "Dout", 0 0, L_0000029883481b50;  1 drivers
v00000298832b42e0_0 .net "Ri", 0 0, L_0000029883381320;  1 drivers
v00000298832b29e0_0 .net "Si", 0 0, L_00000298833816e0;  1 drivers
v00000298832b4ce0_0 .net *"_ivl_0", 0 0, L_0000029883481ca0;  1 drivers
v00000298832b4d80_0 .net *"_ivl_10", 0 0, L_0000029883482100;  1 drivers
v00000298832b4e20_0 .net *"_ivl_14", 0 0, L_0000029883481a70;  1 drivers
v00000298832b2bc0_0 .net *"_ivl_2", 0 0, L_00000298834817d0;  1 drivers
v00000298832b4ec0_0 .net *"_ivl_4", 0 0, L_0000029883481d10;  1 drivers
v00000298832b4740_0 .net *"_ivl_6", 0 0, L_0000029883481920;  1 drivers
v00000298832b30c0_0 .net *"_ivl_8", 0 0, L_0000029883481990;  1 drivers
S_00000298832cea70 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319d4a0 .param/l "i" 0 5 168, +C4<010000>;
S_00000298832cec00 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832cea70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883481d80 .functor NOT 1, L_00000298833810a0, C4<0>, C4<0>, C4<0>;
L_00000298834821e0 .functor AND 1, L_0000029883481d80, L_0000029883381780, C4<1>, C4<1>;
L_0000029883482250 .functor NOT 1, L_00000298833810a0, C4<0>, C4<0>, C4<0>;
L_00000298834822c0 .functor AND 1, L_0000029883482250, L_00000298833813c0, C4<1>, C4<1>;
L_0000029883482330 .functor OR 1, L_00000298834821e0, L_00000298834822c0, C4<0>, C4<0>;
L_00000298834823a0 .functor AND 1, L_0000029883381780, L_00000298833813c0, C4<1>, C4<1>;
L_0000029883482410 .functor OR 1, L_0000029883482330, L_00000298834823a0, C4<0>, C4<0>;
L_0000029883482480 .functor XOR 1, L_00000298833810a0, L_0000029883381780, C4<0>, C4<0>;
L_0000029883480a40 .functor XOR 1, L_0000029883482480, L_00000298833813c0, C4<0>, C4<0>;
v00000298832b2b20_0 .net "Debe", 0 0, L_0000029883482410;  1 drivers
v00000298832b3340_0 .net "Din", 0 0, L_00000298833813c0;  1 drivers
v00000298832b33e0_0 .net "Dout", 0 0, L_0000029883480a40;  1 drivers
v00000298832b2a80_0 .net "Ri", 0 0, L_0000029883381780;  1 drivers
v00000298832b4f60_0 .net "Si", 0 0, L_00000298833810a0;  1 drivers
v00000298832b4a60_0 .net *"_ivl_0", 0 0, L_0000029883481d80;  1 drivers
v00000298832b3fc0_0 .net *"_ivl_10", 0 0, L_00000298834823a0;  1 drivers
v00000298832b4b00_0 .net *"_ivl_14", 0 0, L_0000029883482480;  1 drivers
v00000298832b3480_0 .net *"_ivl_2", 0 0, L_00000298834821e0;  1 drivers
v00000298832b2800_0 .net *"_ivl_4", 0 0, L_0000029883482250;  1 drivers
v00000298832b3f20_0 .net *"_ivl_6", 0 0, L_00000298834822c0;  1 drivers
v00000298832b4380_0 .net *"_ivl_8", 0 0, L_0000029883482330;  1 drivers
S_00000298832cd940 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832cea70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883483980 .functor NOT 1, L_0000029883381820, C4<0>, C4<0>, C4<0>;
L_00000298834825d0 .functor AND 1, L_0000029883483980, L_0000029883380100, C4<1>, C4<1>;
L_0000029883482640 .functor NOT 1, L_0000029883381820, C4<0>, C4<0>, C4<0>;
L_0000029883483c20 .functor AND 1, L_0000029883482640, L_000002988337f160, C4<1>, C4<1>;
L_00000298834826b0 .functor OR 1, L_00000298834825d0, L_0000029883483c20, C4<0>, C4<0>;
L_0000029883483360 .functor AND 1, L_0000029883380100, L_000002988337f160, C4<1>, C4<1>;
L_00000298834831a0 .functor OR 1, L_00000298834826b0, L_0000029883483360, C4<0>, C4<0>;
L_0000029883483050 .functor XOR 1, L_0000029883381820, L_0000029883380100, C4<0>, C4<0>;
L_0000029883482db0 .functor XOR 1, L_0000029883483050, L_000002988337f160, C4<0>, C4<0>;
v00000298832b2c60_0 .net "Debe", 0 0, L_00000298834831a0;  1 drivers
v00000298832b3520_0 .net "Din", 0 0, L_000002988337f160;  1 drivers
v00000298832b3ca0_0 .net "Dout", 0 0, L_0000029883482db0;  1 drivers
v00000298832b2d00_0 .net "Ri", 0 0, L_0000029883380100;  1 drivers
v00000298832b35c0_0 .net "Si", 0 0, L_0000029883381820;  1 drivers
v00000298832b2da0_0 .net *"_ivl_0", 0 0, L_0000029883483980;  1 drivers
v00000298832b4100_0 .net *"_ivl_10", 0 0, L_0000029883483360;  1 drivers
v00000298832b28a0_0 .net *"_ivl_14", 0 0, L_0000029883483050;  1 drivers
v00000298832b3020_0 .net *"_ivl_2", 0 0, L_00000298834825d0;  1 drivers
v00000298832b3ac0_0 .net *"_ivl_4", 0 0, L_0000029883482640;  1 drivers
v00000298832b3700_0 .net *"_ivl_6", 0 0, L_0000029883483c20;  1 drivers
v00000298832b37a0_0 .net *"_ivl_8", 0 0, L_00000298834826b0;  1 drivers
S_00000298832cdc60 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319e120 .param/l "i" 0 5 168, +C4<010001>;
S_00000298832cf0b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832cdc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883483e50 .functor NOT 1, L_000002988337f2a0, C4<0>, C4<0>, C4<0>;
L_0000029883482800 .functor AND 1, L_0000029883483e50, L_0000029883491090, C4<1>, C4<1>;
L_0000029883483a60 .functor NOT 1, L_000002988337f2a0, C4<0>, C4<0>, C4<0>;
L_0000029883483830 .functor AND 1, L_0000029883483a60, L_0000029883491630, C4<1>, C4<1>;
L_0000029883483210 .functor OR 1, L_0000029883482800, L_0000029883483830, C4<0>, C4<0>;
L_0000029883482870 .functor AND 1, L_0000029883491090, L_0000029883491630, C4<1>, C4<1>;
L_00000298834828e0 .functor OR 1, L_0000029883483210, L_0000029883482870, C4<0>, C4<0>;
L_0000029883483ec0 .functor XOR 1, L_000002988337f2a0, L_0000029883491090, C4<0>, C4<0>;
L_00000298834838a0 .functor XOR 1, L_0000029883483ec0, L_0000029883491630, C4<0>, C4<0>;
v00000298832b3840_0 .net "Debe", 0 0, L_00000298834828e0;  1 drivers
v00000298832b4060_0 .net "Din", 0 0, L_0000029883491630;  1 drivers
v00000298832b41a0_0 .net "Dout", 0 0, L_00000298834838a0;  1 drivers
v00000298832b38e0_0 .net "Ri", 0 0, L_0000029883491090;  1 drivers
v00000298832b3980_0 .net "Si", 0 0, L_000002988337f2a0;  1 drivers
v00000298832b3d40_0 .net *"_ivl_0", 0 0, L_0000029883483e50;  1 drivers
v00000298832b3a20_0 .net *"_ivl_10", 0 0, L_0000029883482870;  1 drivers
v00000298832b3b60_0 .net *"_ivl_14", 0 0, L_0000029883483ec0;  1 drivers
v00000298832b3c00_0 .net *"_ivl_2", 0 0, L_0000029883482800;  1 drivers
v00000298832b3de0_0 .net *"_ivl_4", 0 0, L_0000029883483a60;  1 drivers
v00000298832b4240_0 .net *"_ivl_6", 0 0, L_0000029883483830;  1 drivers
v00000298832b4420_0 .net *"_ivl_8", 0 0, L_0000029883483210;  1 drivers
S_00000298832cddf0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832cdc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883482bf0 .functor NOT 1, L_000002988348f650, C4<0>, C4<0>, C4<0>;
L_00000298834830c0 .functor AND 1, L_0000029883482bf0, L_000002988348fa10, C4<1>, C4<1>;
L_00000298834834b0 .functor NOT 1, L_000002988348f650, C4<0>, C4<0>, C4<0>;
L_0000029883483de0 .functor AND 1, L_00000298834834b0, L_0000029883490af0, C4<1>, C4<1>;
L_0000029883483f30 .functor OR 1, L_00000298834830c0, L_0000029883483de0, C4<0>, C4<0>;
L_0000029883483b40 .functor AND 1, L_000002988348fa10, L_0000029883490af0, C4<1>, C4<1>;
L_0000029883483c90 .functor OR 1, L_0000029883483f30, L_0000029883483b40, C4<0>, C4<0>;
L_0000029883482c60 .functor XOR 1, L_000002988348f650, L_000002988348fa10, C4<0>, C4<0>;
L_0000029883483fa0 .functor XOR 1, L_0000029883482c60, L_0000029883490af0, C4<0>, C4<0>;
v00000298832b44c0_0 .net "Debe", 0 0, L_0000029883483c90;  1 drivers
v00000298832b4560_0 .net "Din", 0 0, L_0000029883490af0;  1 drivers
v00000298832b4880_0 .net "Dout", 0 0, L_0000029883483fa0;  1 drivers
v00000298832b4ba0_0 .net "Ri", 0 0, L_000002988348fa10;  1 drivers
v00000298832b5dc0_0 .net "Si", 0 0, L_000002988348f650;  1 drivers
v00000298832b7440_0 .net *"_ivl_0", 0 0, L_0000029883482bf0;  1 drivers
v00000298832b6720_0 .net *"_ivl_10", 0 0, L_0000029883483b40;  1 drivers
v00000298832b6900_0 .net *"_ivl_14", 0 0, L_0000029883482c60;  1 drivers
v00000298832b5000_0 .net *"_ivl_2", 0 0, L_00000298834830c0;  1 drivers
v00000298832b53c0_0 .net *"_ivl_4", 0 0, L_00000298834834b0;  1 drivers
v00000298832b6360_0 .net *"_ivl_6", 0 0, L_0000029883483de0;  1 drivers
v00000298832b6040_0 .net *"_ivl_8", 0 0, L_0000029883483f30;  1 drivers
S_00000298832cf240 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319d860 .param/l "i" 0 5 168, +C4<010010>;
S_00000298832cf3d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832cf240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883483910 .functor NOT 1, L_000002988348ff10, C4<0>, C4<0>, C4<0>;
L_00000298834839f0 .functor AND 1, L_0000029883483910, L_00000298834907d0, C4<1>, C4<1>;
L_0000029883482720 .functor NOT 1, L_000002988348ff10, C4<0>, C4<0>, C4<0>;
L_0000029883482e90 .functor AND 1, L_0000029883482720, L_000002988348f6f0, C4<1>, C4<1>;
L_0000029883482b80 .functor OR 1, L_00000298834839f0, L_0000029883482e90, C4<0>, C4<0>;
L_00000298834836e0 .functor AND 1, L_00000298834907d0, L_000002988348f6f0, C4<1>, C4<1>;
L_0000029883483bb0 .functor OR 1, L_0000029883482b80, L_00000298834836e0, C4<0>, C4<0>;
L_0000029883482790 .functor XOR 1, L_000002988348ff10, L_00000298834907d0, C4<0>, C4<0>;
L_0000029883482cd0 .functor XOR 1, L_0000029883482790, L_000002988348f6f0, C4<0>, C4<0>;
v00000298832b6e00_0 .net "Debe", 0 0, L_0000029883483bb0;  1 drivers
v00000298832b5460_0 .net "Din", 0 0, L_000002988348f6f0;  1 drivers
v00000298832b5320_0 .net "Dout", 0 0, L_0000029883482cd0;  1 drivers
v00000298832b69a0_0 .net "Ri", 0 0, L_00000298834907d0;  1 drivers
v00000298832b5b40_0 .net "Si", 0 0, L_000002988348ff10;  1 drivers
v00000298832b5aa0_0 .net *"_ivl_0", 0 0, L_0000029883483910;  1 drivers
v00000298832b65e0_0 .net *"_ivl_10", 0 0, L_00000298834836e0;  1 drivers
v00000298832b6b80_0 .net *"_ivl_14", 0 0, L_0000029883482790;  1 drivers
v00000298832b56e0_0 .net *"_ivl_2", 0 0, L_00000298834839f0;  1 drivers
v00000298832b6c20_0 .net *"_ivl_4", 0 0, L_0000029883482720;  1 drivers
v00000298832b7580_0 .net *"_ivl_6", 0 0, L_0000029883482e90;  1 drivers
v00000298832b58c0_0 .net *"_ivl_8", 0 0, L_0000029883482b80;  1 drivers
S_00000298832cdf80 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832cf240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883482d40 .functor NOT 1, L_00000298834900f0, C4<0>, C4<0>, C4<0>;
L_0000029883484010 .functor AND 1, L_0000029883482d40, L_0000029883490b90, C4<1>, C4<1>;
L_0000029883484080 .functor NOT 1, L_00000298834900f0, C4<0>, C4<0>, C4<0>;
L_00000298834824f0 .functor AND 1, L_0000029883484080, L_000002988348ffb0, C4<1>, C4<1>;
L_0000029883482fe0 .functor OR 1, L_0000029883484010, L_00000298834824f0, C4<0>, C4<0>;
L_0000029883483590 .functor AND 1, L_0000029883490b90, L_000002988348ffb0, C4<1>, C4<1>;
L_0000029883482560 .functor OR 1, L_0000029883482fe0, L_0000029883483590, C4<0>, C4<0>;
L_0000029883483670 .functor XOR 1, L_00000298834900f0, L_0000029883490b90, C4<0>, C4<0>;
L_0000029883482e20 .functor XOR 1, L_0000029883483670, L_000002988348ffb0, C4<0>, C4<0>;
v00000298832b5fa0_0 .net "Debe", 0 0, L_0000029883482560;  1 drivers
v00000298832b5e60_0 .net "Din", 0 0, L_000002988348ffb0;  1 drivers
v00000298832b7620_0 .net "Dout", 0 0, L_0000029883482e20;  1 drivers
v00000298832b5f00_0 .net "Ri", 0 0, L_0000029883490b90;  1 drivers
v00000298832b5a00_0 .net "Si", 0 0, L_00000298834900f0;  1 drivers
v00000298832b7120_0 .net *"_ivl_0", 0 0, L_0000029883482d40;  1 drivers
v00000298832b60e0_0 .net *"_ivl_10", 0 0, L_0000029883483590;  1 drivers
v00000298832b6680_0 .net *"_ivl_14", 0 0, L_0000029883483670;  1 drivers
v00000298832b50a0_0 .net *"_ivl_2", 0 0, L_0000029883484010;  1 drivers
v00000298832b6220_0 .net *"_ivl_4", 0 0, L_0000029883484080;  1 drivers
v00000298832b5820_0 .net *"_ivl_6", 0 0, L_00000298834824f0;  1 drivers
v00000298832b6180_0 .net *"_ivl_8", 0 0, L_0000029883482fe0;  1 drivers
S_00000298832ce110 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319d1e0 .param/l "i" 0 5 168, +C4<010011>;
S_00000298832d82c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832ce110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883483ad0 .functor NOT 1, L_000002988348f3d0, C4<0>, C4<0>, C4<0>;
L_0000029883483d00 .functor AND 1, L_0000029883483ad0, L_0000029883491130, C4<1>, C4<1>;
L_00000298834833d0 .functor NOT 1, L_000002988348f3d0, C4<0>, C4<0>, C4<0>;
L_0000029883482950 .functor AND 1, L_00000298834833d0, L_000002988348fab0, C4<1>, C4<1>;
L_0000029883483d70 .functor OR 1, L_0000029883483d00, L_0000029883482950, C4<0>, C4<0>;
L_0000029883482aa0 .functor AND 1, L_0000029883491130, L_000002988348fab0, C4<1>, C4<1>;
L_0000029883482b10 .functor OR 1, L_0000029883483d70, L_0000029883482aa0, C4<0>, C4<0>;
L_00000298834829c0 .functor XOR 1, L_000002988348f3d0, L_0000029883491130, C4<0>, C4<0>;
L_0000029883482a30 .functor XOR 1, L_00000298834829c0, L_000002988348fab0, C4<0>, C4<0>;
v00000298832b62c0_0 .net "Debe", 0 0, L_0000029883482b10;  1 drivers
v00000298832b74e0_0 .net "Din", 0 0, L_000002988348fab0;  1 drivers
v00000298832b67c0_0 .net "Dout", 0 0, L_0000029883482a30;  1 drivers
v00000298832b6ae0_0 .net "Ri", 0 0, L_0000029883491130;  1 drivers
v00000298832b5140_0 .net "Si", 0 0, L_000002988348f3d0;  1 drivers
v00000298832b76c0_0 .net *"_ivl_0", 0 0, L_0000029883483ad0;  1 drivers
v00000298832b7760_0 .net *"_ivl_10", 0 0, L_0000029883482aa0;  1 drivers
v00000298832b51e0_0 .net *"_ivl_14", 0 0, L_00000298834829c0;  1 drivers
v00000298832b5500_0 .net *"_ivl_2", 0 0, L_0000029883483d00;  1 drivers
v00000298832b5280_0 .net *"_ivl_4", 0 0, L_00000298834833d0;  1 drivers
v00000298832b6f40_0 .net *"_ivl_6", 0 0, L_0000029883482950;  1 drivers
v00000298832b5960_0 .net *"_ivl_8", 0 0, L_0000029883483d70;  1 drivers
S_00000298832d8900 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832ce110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883482f00 .functor NOT 1, L_0000029883490190, C4<0>, C4<0>, C4<0>;
L_0000029883482f70 .functor AND 1, L_0000029883482f00, L_000002988348f510, C4<1>, C4<1>;
L_0000029883483280 .functor NOT 1, L_0000029883490190, C4<0>, C4<0>, C4<0>;
L_0000029883483130 .functor AND 1, L_0000029883483280, L_0000029883491310, C4<1>, C4<1>;
L_00000298834832f0 .functor OR 1, L_0000029883482f70, L_0000029883483130, C4<0>, C4<0>;
L_0000029883483440 .functor AND 1, L_000002988348f510, L_0000029883491310, C4<1>, C4<1>;
L_0000029883483520 .functor OR 1, L_00000298834832f0, L_0000029883483440, C4<0>, C4<0>;
L_0000029883483600 .functor XOR 1, L_0000029883490190, L_000002988348f510, C4<0>, C4<0>;
L_0000029883483750 .functor XOR 1, L_0000029883483600, L_0000029883491310, C4<0>, C4<0>;
v00000298832b55a0_0 .net "Debe", 0 0, L_0000029883483520;  1 drivers
v00000298832b6400_0 .net "Din", 0 0, L_0000029883491310;  1 drivers
v00000298832b5640_0 .net "Dout", 0 0, L_0000029883483750;  1 drivers
v00000298832b64a0_0 .net "Ri", 0 0, L_000002988348f510;  1 drivers
v00000298832b6860_0 .net "Si", 0 0, L_0000029883490190;  1 drivers
v00000298832b6a40_0 .net *"_ivl_0", 0 0, L_0000029883482f00;  1 drivers
v00000298832b6cc0_0 .net *"_ivl_10", 0 0, L_0000029883483440;  1 drivers
v00000298832b6540_0 .net *"_ivl_14", 0 0, L_0000029883483600;  1 drivers
v00000298832b5780_0 .net *"_ivl_2", 0 0, L_0000029883482f70;  1 drivers
v00000298832b71c0_0 .net *"_ivl_4", 0 0, L_0000029883483280;  1 drivers
v00000298832b5be0_0 .net *"_ivl_6", 0 0, L_0000029883483130;  1 drivers
v00000298832b6d60_0 .net *"_ivl_8", 0 0, L_00000298834832f0;  1 drivers
S_00000298832d7e10 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319d8a0 .param/l "i" 0 5 168, +C4<010100>;
S_00000298832d93f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832d7e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834837c0 .functor NOT 1, L_0000029883490c30, C4<0>, C4<0>, C4<0>;
L_00000298834841d0 .functor AND 1, L_00000298834837c0, L_000002988348f0b0, C4<1>, C4<1>;
L_0000029883484a90 .functor NOT 1, L_0000029883490c30, C4<0>, C4<0>, C4<0>;
L_0000029883485120 .functor AND 1, L_0000029883484a90, L_0000029883490410, C4<1>, C4<1>;
L_00000298834852e0 .functor OR 1, L_00000298834841d0, L_0000029883485120, C4<0>, C4<0>;
L_00000298834854a0 .functor AND 1, L_000002988348f0b0, L_0000029883490410, C4<1>, C4<1>;
L_0000029883484cc0 .functor OR 1, L_00000298834852e0, L_00000298834854a0, C4<0>, C4<0>;
L_00000298834847f0 .functor XOR 1, L_0000029883490c30, L_000002988348f0b0, C4<0>, C4<0>;
L_0000029883484860 .functor XOR 1, L_00000298834847f0, L_0000029883490410, C4<0>, C4<0>;
v00000298832b5c80_0 .net "Debe", 0 0, L_0000029883484cc0;  1 drivers
v00000298832b5d20_0 .net "Din", 0 0, L_0000029883490410;  1 drivers
v00000298832b6ea0_0 .net "Dout", 0 0, L_0000029883484860;  1 drivers
v00000298832b6fe0_0 .net "Ri", 0 0, L_000002988348f0b0;  1 drivers
v00000298832b7080_0 .net "Si", 0 0, L_0000029883490c30;  1 drivers
v00000298832b7260_0 .net *"_ivl_0", 0 0, L_00000298834837c0;  1 drivers
v00000298832b7300_0 .net *"_ivl_10", 0 0, L_00000298834854a0;  1 drivers
v00000298832b73a0_0 .net *"_ivl_14", 0 0, L_00000298834847f0;  1 drivers
v00000298832b9ec0_0 .net *"_ivl_2", 0 0, L_00000298834841d0;  1 drivers
v00000298832b79e0_0 .net *"_ivl_4", 0 0, L_0000029883484a90;  1 drivers
v00000298832b87a0_0 .net *"_ivl_6", 0 0, L_0000029883485120;  1 drivers
v00000298832b91a0_0 .net *"_ivl_8", 0 0, L_00000298834852e0;  1 drivers
S_00000298832d8450 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832d7e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883484e80 .functor NOT 1, L_0000029883490910, C4<0>, C4<0>, C4<0>;
L_0000029883485ba0 .functor AND 1, L_0000029883484e80, L_000002988348fe70, C4<1>, C4<1>;
L_00000298834848d0 .functor NOT 1, L_0000029883490910, C4<0>, C4<0>, C4<0>;
L_0000029883484470 .functor AND 1, L_00000298834848d0, L_0000029883490230, C4<1>, C4<1>;
L_0000029883485c10 .functor OR 1, L_0000029883485ba0, L_0000029883484470, C4<0>, C4<0>;
L_00000298834840f0 .functor AND 1, L_000002988348fe70, L_0000029883490230, C4<1>, C4<1>;
L_0000029883484b00 .functor OR 1, L_0000029883485c10, L_00000298834840f0, C4<0>, C4<0>;
L_0000029883484940 .functor XOR 1, L_0000029883490910, L_000002988348fe70, C4<0>, C4<0>;
L_0000029883484be0 .functor XOR 1, L_0000029883484940, L_0000029883490230, C4<0>, C4<0>;
v00000298832b92e0_0 .net "Debe", 0 0, L_0000029883484b00;  1 drivers
v00000298832b7bc0_0 .net "Din", 0 0, L_0000029883490230;  1 drivers
v00000298832b8b60_0 .net "Dout", 0 0, L_0000029883484be0;  1 drivers
v00000298832b8840_0 .net "Ri", 0 0, L_000002988348fe70;  1 drivers
v00000298832b8340_0 .net "Si", 0 0, L_0000029883490910;  1 drivers
v00000298832b9f60_0 .net *"_ivl_0", 0 0, L_0000029883484e80;  1 drivers
v00000298832b8ac0_0 .net *"_ivl_10", 0 0, L_00000298834840f0;  1 drivers
v00000298832b8fc0_0 .net *"_ivl_14", 0 0, L_0000029883484940;  1 drivers
v00000298832b83e0_0 .net *"_ivl_2", 0 0, L_0000029883485ba0;  1 drivers
v00000298832b7a80_0 .net *"_ivl_4", 0 0, L_00000298834848d0;  1 drivers
v00000298832b9600_0 .net *"_ivl_6", 0 0, L_0000029883484470;  1 drivers
v00000298832b7c60_0 .net *"_ivl_8", 0 0, L_0000029883485c10;  1 drivers
S_00000298832d8130 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319d920 .param/l "i" 0 5 168, +C4<010101>;
S_00000298832d85e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832d8130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883485970 .functor NOT 1, L_0000029883490ff0, C4<0>, C4<0>, C4<0>;
L_0000029883484da0 .functor AND 1, L_0000029883485970, L_000002988348f290, C4<1>, C4<1>;
L_0000029883484c50 .functor NOT 1, L_0000029883490ff0, C4<0>, C4<0>, C4<0>;
L_0000029883485510 .functor AND 1, L_0000029883484c50, L_000002988348fd30, C4<1>, C4<1>;
L_0000029883484780 .functor OR 1, L_0000029883484da0, L_0000029883485510, C4<0>, C4<0>;
L_00000298834849b0 .functor AND 1, L_000002988348f290, L_000002988348fd30, C4<1>, C4<1>;
L_0000029883484390 .functor OR 1, L_0000029883484780, L_00000298834849b0, C4<0>, C4<0>;
L_00000298834859e0 .functor XOR 1, L_0000029883490ff0, L_000002988348f290, C4<0>, C4<0>;
L_00000298834856d0 .functor XOR 1, L_00000298834859e0, L_000002988348fd30, C4<0>, C4<0>;
v00000298832b8480_0 .net "Debe", 0 0, L_0000029883484390;  1 drivers
v00000298832b9380_0 .net "Din", 0 0, L_000002988348fd30;  1 drivers
v00000298832b9d80_0 .net "Dout", 0 0, L_00000298834856d0;  1 drivers
v00000298832b80c0_0 .net "Ri", 0 0, L_000002988348f290;  1 drivers
v00000298832b7800_0 .net "Si", 0 0, L_0000029883490ff0;  1 drivers
v00000298832b9c40_0 .net *"_ivl_0", 0 0, L_0000029883485970;  1 drivers
v00000298832b78a0_0 .net *"_ivl_10", 0 0, L_00000298834849b0;  1 drivers
v00000298832b8520_0 .net *"_ivl_14", 0 0, L_00000298834859e0;  1 drivers
v00000298832b88e0_0 .net *"_ivl_2", 0 0, L_0000029883484da0;  1 drivers
v00000298832b82a0_0 .net *"_ivl_4", 0 0, L_0000029883484c50;  1 drivers
v00000298832b97e0_0 .net *"_ivl_6", 0 0, L_0000029883485510;  1 drivers
v00000298832b7b20_0 .net *"_ivl_8", 0 0, L_0000029883484780;  1 drivers
S_00000298832d7960 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832d8130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883485a50 .functor NOT 1, L_00000298834913b0, C4<0>, C4<0>, C4<0>;
L_00000298834844e0 .functor AND 1, L_0000029883485a50, L_00000298834909b0, C4<1>, C4<1>;
L_0000029883485ac0 .functor NOT 1, L_00000298834913b0, C4<0>, C4<0>, C4<0>;
L_0000029883485820 .functor AND 1, L_0000029883485ac0, L_0000029883490d70, C4<1>, C4<1>;
L_0000029883484630 .functor OR 1, L_00000298834844e0, L_0000029883485820, C4<0>, C4<0>;
L_0000029883484b70 .functor AND 1, L_00000298834909b0, L_0000029883490d70, C4<1>, C4<1>;
L_0000029883484a20 .functor OR 1, L_0000029883484630, L_0000029883484b70, C4<0>, C4<0>;
L_0000029883485b30 .functor XOR 1, L_00000298834913b0, L_00000298834909b0, C4<0>, C4<0>;
L_0000029883484550 .functor XOR 1, L_0000029883485b30, L_0000029883490d70, C4<0>, C4<0>;
v00000298832b9420_0 .net "Debe", 0 0, L_0000029883484a20;  1 drivers
v00000298832b7ee0_0 .net "Din", 0 0, L_0000029883490d70;  1 drivers
v00000298832b85c0_0 .net "Dout", 0 0, L_0000029883484550;  1 drivers
v00000298832b94c0_0 .net "Ri", 0 0, L_00000298834909b0;  1 drivers
v00000298832b7e40_0 .net "Si", 0 0, L_00000298834913b0;  1 drivers
v00000298832b7f80_0 .net *"_ivl_0", 0 0, L_0000029883485a50;  1 drivers
v00000298832b96a0_0 .net *"_ivl_10", 0 0, L_0000029883484b70;  1 drivers
v00000298832b7940_0 .net *"_ivl_14", 0 0, L_0000029883485b30;  1 drivers
v00000298832b8660_0 .net *"_ivl_2", 0 0, L_00000298834844e0;  1 drivers
v00000298832b8980_0 .net *"_ivl_4", 0 0, L_0000029883485ac0;  1 drivers
v00000298832b8700_0 .net *"_ivl_6", 0 0, L_0000029883485820;  1 drivers
v00000298832b9e20_0 .net *"_ivl_8", 0 0, L_0000029883484630;  1 drivers
S_00000298832d8770 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_0000029882cfdd40;
 .timescale -9 -12;
P_000002988319dde0 .param/l "i" 0 5 168, +C4<010110>;
S_00000298832d7c80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298832d8770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883485740 .functor NOT 1, L_000002988348f470, C4<0>, C4<0>, C4<0>;
L_0000029883484d30 .functor AND 1, L_0000029883485740, L_0000029883490730, C4<1>, C4<1>;
L_0000029883485200 .functor NOT 1, L_000002988348f470, C4<0>, C4<0>, C4<0>;
L_0000029883485c80 .functor AND 1, L_0000029883485200, L_0000029883490eb0, C4<1>, C4<1>;
L_0000029883484e10 .functor OR 1, L_0000029883484d30, L_0000029883485c80, C4<0>, C4<0>;
L_0000029883484160 .functor AND 1, L_0000029883490730, L_0000029883490eb0, C4<1>, C4<1>;
L_0000029883484240 .functor OR 1, L_0000029883484e10, L_0000029883484160, C4<0>, C4<0>;
L_0000029883485890 .functor XOR 1, L_000002988348f470, L_0000029883490730, C4<0>, C4<0>;
L_0000029883484ef0 .functor XOR 1, L_0000029883485890, L_0000029883490eb0, C4<0>, C4<0>;
v00000298832b8a20_0 .net "Debe", 0 0, L_0000029883484240;  1 drivers
v00000298832b9560_0 .net "Din", 0 0, L_0000029883490eb0;  1 drivers
v00000298832b9740_0 .net "Dout", 0 0, L_0000029883484ef0;  1 drivers
v00000298832b8020_0 .net "Ri", 0 0, L_0000029883490730;  1 drivers
v00000298832b7d00_0 .net "Si", 0 0, L_000002988348f470;  1 drivers
v00000298832b8c00_0 .net *"_ivl_0", 0 0, L_0000029883485740;  1 drivers
v00000298832b8ca0_0 .net *"_ivl_10", 0 0, L_0000029883484160;  1 drivers
v00000298832b8d40_0 .net *"_ivl_14", 0 0, L_0000029883485890;  1 drivers
v00000298832b8160_0 .net *"_ivl_2", 0 0, L_0000029883484d30;  1 drivers
v00000298832b7da0_0 .net *"_ivl_4", 0 0, L_0000029883485200;  1 drivers
v00000298832b8de0_0 .net *"_ivl_6", 0 0, L_0000029883485c80;  1 drivers
v00000298832b8e80_0 .net *"_ivl_8", 0 0, L_0000029883484e10;  1 drivers
S_00000298832d9580 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298832d8770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834855f0 .functor NOT 1, L_000002988348f150, C4<0>, C4<0>, C4<0>;
L_0000029883485040 .functor AND 1, L_00000298834855f0, L_00000298834914f0, C4<1>, C4<1>;
L_00000298834842b0 .functor NOT 1, L_000002988348f150, C4<0>, C4<0>, C4<0>;
L_0000029883484f60 .functor AND 1, L_00000298834842b0, L_000002988348f790, C4<1>, C4<1>;
L_00000298834857b0 .functor OR 1, L_0000029883485040, L_0000029883484f60, C4<0>, C4<0>;
L_00000298834845c0 .functor AND 1, L_00000298834914f0, L_000002988348f790, C4<1>, C4<1>;
L_0000029883484320 .functor OR 1, L_00000298834857b0, L_00000298834845c0, C4<0>, C4<0>;
L_0000029883484400 .functor XOR 1, L_000002988348f150, L_00000298834914f0, C4<0>, C4<0>;
L_00000298834846a0 .functor XOR 1, L_0000029883484400, L_000002988348f790, C4<0>, C4<0>;
v00000298832b8200_0 .net "Debe", 0 0, L_0000029883484320;  1 drivers
v00000298832b8f20_0 .net "Din", 0 0, L_000002988348f790;  1 drivers
v00000298832b9060_0 .net "Dout", 0 0, L_00000298834846a0;  1 drivers
v00000298832b9100_0 .net "Ri", 0 0, L_00000298834914f0;  1 drivers
v00000298832b9240_0 .net "Si", 0 0, L_000002988348f150;  1 drivers
v00000298832b9880_0 .net *"_ivl_0", 0 0, L_00000298834855f0;  1 drivers
v00000298832b9920_0 .net *"_ivl_10", 0 0, L_00000298834845c0;  1 drivers
v00000298832b99c0_0 .net *"_ivl_14", 0 0, L_0000029883484400;  1 drivers
v00000298832b9a60_0 .net *"_ivl_2", 0 0, L_0000029883485040;  1 drivers
v00000298832b9b00_0 .net *"_ivl_4", 0 0, L_00000298834842b0;  1 drivers
v00000298832b9ba0_0 .net *"_ivl_6", 0 0, L_0000029883484f60;  1 drivers
v00000298832b9ce0_0 .net *"_ivl_8", 0 0, L_00000298834857b0;  1 drivers
S_00000298832d90d0 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_0000029882cfdd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000029883263860 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000029883263898 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_00000298832638d0 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_0000029883263908 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000298834762b0 .functor NOT 1, L_0000029883493070, C4<0>, C4<0>, C4<0>;
L_0000029883477200 .functor OR 1, L_0000029883491c70, L_0000029883492e90, C4<0>, C4<0>;
L_0000029883477270 .functor AND 1, L_0000029883493d90, L_0000029883477200, C4<1>, C4<1>;
v00000298832ba460_0 .net *"_ivl_11", 9 0, L_00000298834919f0;  1 drivers
v00000298832ba500_0 .net *"_ivl_12", 23 0, L_0000029883491a90;  1 drivers
L_00000298833f6ec8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v00000298832bbcc0_0 .net *"_ivl_15", 13 0, L_00000298833f6ec8;  1 drivers
v00000298832babe0_0 .net *"_ivl_17", 0 0, L_0000029883492e90;  1 drivers
v00000298832bb220_0 .net *"_ivl_19", 0 0, L_0000029883477200;  1 drivers
v00000298832bb2c0_0 .net *"_ivl_21", 0 0, L_0000029883477270;  1 drivers
L_00000298833f6f10 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000298832bc3a0_0 .net/2u *"_ivl_22", 23 0, L_00000298833f6f10;  1 drivers
L_00000298833f6f58 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000298832ba140_0 .net/2u *"_ivl_24", 23 0, L_00000298833f6f58;  1 drivers
v00000298832bae60_0 .net *"_ivl_26", 23 0, L_00000298834932f0;  1 drivers
v00000298832bc580_0 .net *"_ivl_3", 3 0, L_0000029883491bd0;  1 drivers
v00000298832bc1c0_0 .net *"_ivl_33", 0 0, L_0000029883492ad0;  1 drivers
v00000298832bc4e0_0 .net *"_ivl_34", 7 0, L_0000029883492170;  1 drivers
L_00000298833f6fa0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000298832bb360_0 .net *"_ivl_37", 6 0, L_00000298833f6fa0;  1 drivers
v00000298832bbe00_0 .net *"_ivl_7", 0 0, L_0000029883493070;  1 drivers
v00000298832bc440_0 .net "boolean", 0 0, L_0000029883491c70;  1 drivers
v00000298832ba000_0 .net "exp", 7 0, L_0000029883493110;  alias, 1 drivers
v00000298832bba40_0 .net "exp_round", 7 0, L_0000029883492350;  alias, 1 drivers
v00000298832bb400_0 .net "guard", 0 0, L_0000029883493d90;  1 drivers
v00000298832baa00_0 .net "is_even", 0 0, L_00000298834762b0;  1 drivers
v00000298832bc080_0 .net "ms", 14 0, L_0000029883491d10;  1 drivers
v00000298832ba780_0 .net "ms_round", 22 0, L_0000029883493c50;  alias, 1 drivers
v00000298832bb180_0 .net "temp", 23 0, L_00000298834937f0;  1 drivers
L_0000029883493d90 .part L_0000029883491d10, 4, 1;
L_0000029883491bd0 .part L_0000029883491d10, 0, 4;
L_0000029883491c70 .reduce/or L_0000029883491bd0;
L_0000029883493070 .part L_0000029883491d10, 5, 1;
L_00000298834919f0 .part L_0000029883491d10, 5, 10;
L_0000029883491a90 .concat [ 10 14 0 0], L_00000298834919f0, L_00000298833f6ec8;
L_0000029883492e90 .reduce/nor L_00000298834762b0;
L_00000298834932f0 .functor MUXZ 24, L_00000298833f6f58, L_00000298833f6f10, L_0000029883477270, C4<>;
L_00000298834937f0 .arith/sum 24, L_0000029883491a90, L_00000298834932f0;
L_0000029883493c50 .part L_00000298834937f0, 0, 23;
L_0000029883492ad0 .part L_00000298834937f0, 23, 1;
L_0000029883492170 .concat [ 1 7 0 0], L_0000029883492ad0, L_00000298833f6fa0;
L_0000029883492350 .arith/sum 8, L_0000029883493110, L_0000029883492170;
S_00000298832d7fa0 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_0000029882cfdd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000029882cf65c0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000029882cf65f8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000029882cf6630 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v00000298832be240_0 .net "Debe", 8 0, L_0000029883492a30;  1 drivers
v00000298832bce40_0 .net "F", 7 0, L_00000298834918b0;  alias, 1 drivers
v00000298832be380_0 .net "R", 7 0, L_0000029883490870;  alias, 1 drivers
v00000298832beb00_0 .net "S", 7 0, L_0000029883398520;  alias, 1 drivers
L_00000298833f6df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298832bc800_0 .net/2u *"_ivl_60", 0 0, L_00000298833f6df0;  1 drivers
L_0000029883491450 .part L_0000029883398520, 0, 1;
L_0000029883490370 .part L_0000029883490870, 0, 1;
L_000002988348f8d0 .part L_0000029883492a30, 0, 1;
L_00000298834916d0 .part L_0000029883398520, 1, 1;
L_000002988348f5b0 .part L_0000029883490870, 1, 1;
L_00000298834904b0 .part L_0000029883492a30, 1, 1;
L_000002988348f970 .part L_0000029883398520, 2, 1;
L_000002988348ef70 .part L_0000029883490870, 2, 1;
L_000002988348f010 .part L_0000029883492a30, 2, 1;
L_000002988348f1f0 .part L_0000029883398520, 3, 1;
L_00000298834905f0 .part L_0000029883490870, 3, 1;
L_0000029883490690 .part L_0000029883492a30, 3, 1;
L_0000029883490a50 .part L_0000029883398520, 4, 1;
L_000002988348f330 .part L_0000029883490870, 4, 1;
L_0000029883492f30 .part L_0000029883492a30, 4, 1;
L_0000029883491770 .part L_0000029883398520, 5, 1;
L_0000029883491db0 .part L_0000029883490870, 5, 1;
L_0000029883492d50 .part L_0000029883492a30, 5, 1;
L_0000029883492710 .part L_0000029883398520, 6, 1;
L_0000029883491950 .part L_0000029883490870, 6, 1;
L_0000029883492fd0 .part L_0000029883492a30, 6, 1;
L_0000029883493bb0 .part L_0000029883398520, 7, 1;
L_0000029883491b30 .part L_0000029883490870, 7, 1;
L_0000029883493cf0 .part L_0000029883492a30, 7, 1;
LS_00000298834918b0_0_0 .concat8 [ 1 1 1 1], L_0000029883485f90, L_0000029883477660, L_0000029883476f60, L_0000029883476630;
LS_00000298834918b0_0_4 .concat8 [ 1 1 1 1], L_0000029883477900, L_0000029883476710, L_0000029883477b30, L_0000029883477190;
L_00000298834918b0 .concat8 [ 4 4 0 0], LS_00000298834918b0_0_0, LS_00000298834918b0_0_4;
LS_0000029883492a30_0_0 .concat8 [ 1 1 1 1], L_00000298833f6df0, L_0000029883485eb0, L_0000029883476470, L_00000298834768d0;
LS_0000029883492a30_0_4 .concat8 [ 1 1 1 1], L_0000029883477c10, L_00000298834766a0, L_0000029883477c80, L_0000029883476780;
LS_0000029883492a30_0_8 .concat8 [ 1 0 0 0], L_00000298834765c0;
L_0000029883492a30 .concat8 [ 4 4 1 0], LS_0000029883492a30_0_0, LS_0000029883492a30_0_4, LS_0000029883492a30_0_8;
S_00000298832d8a90 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000298832d7fa0;
 .timescale -9 -12;
P_000002988319de60 .param/l "i" 0 5 28, +C4<00>;
S_00000298832d8c20 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832d8a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883485430 .functor NOT 1, L_0000029883491450, C4<0>, C4<0>, C4<0>;
L_0000029883485580 .functor AND 1, L_0000029883485430, L_0000029883490370, C4<1>, C4<1>;
L_0000029883485660 .functor NOT 1, L_0000029883491450, C4<0>, C4<0>, C4<0>;
L_0000029883485900 .functor AND 1, L_0000029883485660, L_000002988348f8d0, C4<1>, C4<1>;
L_0000029883485f20 .functor OR 1, L_0000029883485580, L_0000029883485900, C4<0>, C4<0>;
L_0000029883485e40 .functor AND 1, L_0000029883490370, L_000002988348f8d0, C4<1>, C4<1>;
L_0000029883485eb0 .functor OR 1, L_0000029883485f20, L_0000029883485e40, C4<0>, C4<0>;
L_0000029883485dd0 .functor XOR 1, L_0000029883491450, L_0000029883490370, C4<0>, C4<0>;
L_0000029883485f90 .functor XOR 1, L_0000029883485dd0, L_000002988348f8d0, C4<0>, C4<0>;
v00000298832bc6c0_0 .net "Debe", 0 0, L_0000029883485eb0;  1 drivers
v00000298832bad20_0 .net "Din", 0 0, L_000002988348f8d0;  1 drivers
v00000298832bafa0_0 .net "Dout", 0 0, L_0000029883485f90;  1 drivers
v00000298832badc0_0 .net "Ri", 0 0, L_0000029883490370;  1 drivers
v00000298832bbea0_0 .net "Si", 0 0, L_0000029883491450;  1 drivers
v00000298832bbf40_0 .net *"_ivl_0", 0 0, L_0000029883485430;  1 drivers
v00000298832baaa0_0 .net *"_ivl_10", 0 0, L_0000029883485e40;  1 drivers
v00000298832bc120_0 .net *"_ivl_14", 0 0, L_0000029883485dd0;  1 drivers
v00000298832baf00_0 .net *"_ivl_2", 0 0, L_0000029883485580;  1 drivers
v00000298832bc300_0 .net *"_ivl_4", 0 0, L_0000029883485660;  1 drivers
v00000298832bb720_0 .net *"_ivl_6", 0 0, L_0000029883485900;  1 drivers
v00000298832bb4a0_0 .net *"_ivl_8", 0 0, L_0000029883485f20;  1 drivers
S_00000298832d8db0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000298832d7fa0;
 .timescale -9 -12;
P_000002988319ed60 .param/l "i" 0 5 28, +C4<01>;
S_00000298832d8f40 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832d8db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883485cf0 .functor NOT 1, L_00000298834916d0, C4<0>, C4<0>, C4<0>;
L_0000029883485d60 .functor AND 1, L_0000029883485cf0, L_000002988348f5b0, C4<1>, C4<1>;
L_00000298834774a0 .functor NOT 1, L_00000298834916d0, C4<0>, C4<0>, C4<0>;
L_0000029883477ac0 .functor AND 1, L_00000298834774a0, L_00000298834904b0, C4<1>, C4<1>;
L_0000029883477ba0 .functor OR 1, L_0000029883485d60, L_0000029883477ac0, C4<0>, C4<0>;
L_0000029883476860 .functor AND 1, L_000002988348f5b0, L_00000298834904b0, C4<1>, C4<1>;
L_0000029883476470 .functor OR 1, L_0000029883477ba0, L_0000029883476860, C4<0>, C4<0>;
L_00000298834761d0 .functor XOR 1, L_00000298834916d0, L_000002988348f5b0, C4<0>, C4<0>;
L_0000029883477660 .functor XOR 1, L_00000298834761d0, L_00000298834904b0, C4<0>, C4<0>;
v00000298832bc620_0 .net "Debe", 0 0, L_0000029883476470;  1 drivers
v00000298832bb5e0_0 .net "Din", 0 0, L_00000298834904b0;  1 drivers
v00000298832bbfe0_0 .net "Dout", 0 0, L_0000029883477660;  1 drivers
v00000298832bc760_0 .net "Ri", 0 0, L_000002988348f5b0;  1 drivers
v00000298832bb540_0 .net "Si", 0 0, L_00000298834916d0;  1 drivers
v00000298832ba1e0_0 .net *"_ivl_0", 0 0, L_0000029883485cf0;  1 drivers
v00000298832bc260_0 .net *"_ivl_10", 0 0, L_0000029883476860;  1 drivers
v00000298832ba0a0_0 .net *"_ivl_14", 0 0, L_00000298834761d0;  1 drivers
v00000298832ba280_0 .net *"_ivl_2", 0 0, L_0000029883485d60;  1 drivers
v00000298832ba320_0 .net *"_ivl_4", 0 0, L_00000298834774a0;  1 drivers
v00000298832bb680_0 .net *"_ivl_6", 0 0, L_0000029883477ac0;  1 drivers
v00000298832bb7c0_0 .net *"_ivl_8", 0 0, L_0000029883477ba0;  1 drivers
S_00000298832d9260 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000298832d7fa0;
 .timescale -9 -12;
P_000002988319ee20 .param/l "i" 0 5 28, +C4<010>;
S_00000298832d77d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832d9260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883477820 .functor NOT 1, L_000002988348f970, C4<0>, C4<0>, C4<0>;
L_0000029883476b70 .functor AND 1, L_0000029883477820, L_000002988348ef70, C4<1>, C4<1>;
L_0000029883477970 .functor NOT 1, L_000002988348f970, C4<0>, C4<0>, C4<0>;
L_0000029883476da0 .functor AND 1, L_0000029883477970, L_000002988348f010, C4<1>, C4<1>;
L_0000029883476c50 .functor OR 1, L_0000029883476b70, L_0000029883476da0, C4<0>, C4<0>;
L_0000029883476940 .functor AND 1, L_000002988348ef70, L_000002988348f010, C4<1>, C4<1>;
L_00000298834768d0 .functor OR 1, L_0000029883476c50, L_0000029883476940, C4<0>, C4<0>;
L_0000029883477510 .functor XOR 1, L_000002988348f970, L_000002988348ef70, C4<0>, C4<0>;
L_0000029883476f60 .functor XOR 1, L_0000029883477510, L_000002988348f010, C4<0>, C4<0>;
v00000298832bab40_0 .net "Debe", 0 0, L_00000298834768d0;  1 drivers
v00000298832bb860_0 .net "Din", 0 0, L_000002988348f010;  1 drivers
v00000298832ba3c0_0 .net "Dout", 0 0, L_0000029883476f60;  1 drivers
v00000298832bbc20_0 .net "Ri", 0 0, L_000002988348ef70;  1 drivers
v00000298832ba5a0_0 .net "Si", 0 0, L_000002988348f970;  1 drivers
v00000298832ba820_0 .net *"_ivl_0", 0 0, L_0000029883477820;  1 drivers
v00000298832bb040_0 .net *"_ivl_10", 0 0, L_0000029883476940;  1 drivers
v00000298832bac80_0 .net *"_ivl_14", 0 0, L_0000029883477510;  1 drivers
v00000298832ba640_0 .net *"_ivl_2", 0 0, L_0000029883476b70;  1 drivers
v00000298832ba8c0_0 .net *"_ivl_4", 0 0, L_0000029883477970;  1 drivers
v00000298832bb900_0 .net *"_ivl_6", 0 0, L_0000029883476da0;  1 drivers
v00000298832bb9a0_0 .net *"_ivl_8", 0 0, L_0000029883476c50;  1 drivers
S_00000298832d7af0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000298832d7fa0;
 .timescale -9 -12;
P_000002988319eba0 .param/l "i" 0 5 28, +C4<011>;
S_00000298832db400 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832d7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883476240 .functor NOT 1, L_000002988348f1f0, C4<0>, C4<0>, C4<0>;
L_00000298834773c0 .functor AND 1, L_0000029883476240, L_00000298834905f0, C4<1>, C4<1>;
L_0000029883477120 .functor NOT 1, L_000002988348f1f0, C4<0>, C4<0>, C4<0>;
L_0000029883477890 .functor AND 1, L_0000029883477120, L_0000029883490690, C4<1>, C4<1>;
L_00000298834769b0 .functor OR 1, L_00000298834773c0, L_0000029883477890, C4<0>, C4<0>;
L_0000029883476a90 .functor AND 1, L_00000298834905f0, L_0000029883490690, C4<1>, C4<1>;
L_0000029883477c10 .functor OR 1, L_00000298834769b0, L_0000029883476a90, C4<0>, C4<0>;
L_0000029883476cc0 .functor XOR 1, L_000002988348f1f0, L_00000298834905f0, C4<0>, C4<0>;
L_0000029883476630 .functor XOR 1, L_0000029883476cc0, L_0000029883490690, C4<0>, C4<0>;
v00000298832bbae0_0 .net "Debe", 0 0, L_0000029883477c10;  1 drivers
v00000298832bb0e0_0 .net "Din", 0 0, L_0000029883490690;  1 drivers
v00000298832bbb80_0 .net "Dout", 0 0, L_0000029883476630;  1 drivers
v00000298832ba6e0_0 .net "Ri", 0 0, L_00000298834905f0;  1 drivers
v00000298832bbd60_0 .net "Si", 0 0, L_000002988348f1f0;  1 drivers
v00000298832ba960_0 .net *"_ivl_0", 0 0, L_0000029883476240;  1 drivers
v00000298832beba0_0 .net *"_ivl_10", 0 0, L_0000029883476a90;  1 drivers
v00000298832be2e0_0 .net *"_ivl_14", 0 0, L_0000029883476cc0;  1 drivers
v00000298832bcbc0_0 .net *"_ivl_2", 0 0, L_00000298834773c0;  1 drivers
v00000298832bde80_0 .net *"_ivl_4", 0 0, L_0000029883477120;  1 drivers
v00000298832be880_0 .net *"_ivl_6", 0 0, L_0000029883477890;  1 drivers
v00000298832bcf80_0 .net *"_ivl_8", 0 0, L_00000298834769b0;  1 drivers
S_00000298832d9c90 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000298832d7fa0;
 .timescale -9 -12;
P_000002988319e1e0 .param/l "i" 0 5 28, +C4<0100>;
S_00000298832daf50 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832d9c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834772e0 .functor NOT 1, L_0000029883490a50, C4<0>, C4<0>, C4<0>;
L_0000029883476390 .functor AND 1, L_00000298834772e0, L_000002988348f330, C4<1>, C4<1>;
L_0000029883477350 .functor NOT 1, L_0000029883490a50, C4<0>, C4<0>, C4<0>;
L_0000029883476a20 .functor AND 1, L_0000029883477350, L_0000029883492f30, C4<1>, C4<1>;
L_0000029883477430 .functor OR 1, L_0000029883476390, L_0000029883476a20, C4<0>, C4<0>;
L_0000029883476b00 .functor AND 1, L_000002988348f330, L_0000029883492f30, C4<1>, C4<1>;
L_00000298834766a0 .functor OR 1, L_0000029883477430, L_0000029883476b00, C4<0>, C4<0>;
L_0000029883477580 .functor XOR 1, L_0000029883490a50, L_000002988348f330, C4<0>, C4<0>;
L_0000029883477900 .functor XOR 1, L_0000029883477580, L_0000029883492f30, C4<0>, C4<0>;
v00000298832be100_0 .net "Debe", 0 0, L_00000298834766a0;  1 drivers
v00000298832be920_0 .net "Din", 0 0, L_0000029883492f30;  1 drivers
v00000298832bd340_0 .net "Dout", 0 0, L_0000029883477900;  1 drivers
v00000298832bd2a0_0 .net "Ri", 0 0, L_000002988348f330;  1 drivers
v00000298832bcee0_0 .net "Si", 0 0, L_0000029883490a50;  1 drivers
v00000298832bd7a0_0 .net *"_ivl_0", 0 0, L_00000298834772e0;  1 drivers
v00000298832bdde0_0 .net *"_ivl_10", 0 0, L_0000029883476b00;  1 drivers
v00000298832bdac0_0 .net *"_ivl_14", 0 0, L_0000029883477580;  1 drivers
v00000298832be9c0_0 .net *"_ivl_2", 0 0, L_0000029883476390;  1 drivers
v00000298832bd020_0 .net *"_ivl_4", 0 0, L_0000029883477350;  1 drivers
v00000298832be060_0 .net *"_ivl_6", 0 0, L_0000029883476a20;  1 drivers
v00000298832be600_0 .net *"_ivl_8", 0 0, L_0000029883477430;  1 drivers
S_00000298832da910 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_00000298832d7fa0;
 .timescale -9 -12;
P_000002988319ef60 .param/l "i" 0 5 28, +C4<0101>;
S_00000298832da780 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832da910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883476400 .functor NOT 1, L_0000029883491770, C4<0>, C4<0>, C4<0>;
L_0000029883476d30 .functor AND 1, L_0000029883476400, L_0000029883491db0, C4<1>, C4<1>;
L_00000298834775f0 .functor NOT 1, L_0000029883491770, C4<0>, C4<0>, C4<0>;
L_00000298834779e0 .functor AND 1, L_00000298834775f0, L_0000029883492d50, C4<1>, C4<1>;
L_0000029883476be0 .functor OR 1, L_0000029883476d30, L_00000298834779e0, C4<0>, C4<0>;
L_0000029883476e10 .functor AND 1, L_0000029883491db0, L_0000029883492d50, C4<1>, C4<1>;
L_0000029883477c80 .functor OR 1, L_0000029883476be0, L_0000029883476e10, C4<0>, C4<0>;
L_0000029883476e80 .functor XOR 1, L_0000029883491770, L_0000029883491db0, C4<0>, C4<0>;
L_0000029883476710 .functor XOR 1, L_0000029883476e80, L_0000029883492d50, C4<0>, C4<0>;
v00000298832bed80_0 .net "Debe", 0 0, L_0000029883477c80;  1 drivers
v00000298832bdf20_0 .net "Din", 0 0, L_0000029883492d50;  1 drivers
v00000298832be6a0_0 .net "Dout", 0 0, L_0000029883476710;  1 drivers
v00000298832bec40_0 .net "Ri", 0 0, L_0000029883491db0;  1 drivers
v00000298832bdca0_0 .net "Si", 0 0, L_0000029883491770;  1 drivers
v00000298832bc940_0 .net *"_ivl_0", 0 0, L_0000029883476400;  1 drivers
v00000298832be740_0 .net *"_ivl_10", 0 0, L_0000029883476e10;  1 drivers
v00000298832bece0_0 .net *"_ivl_14", 0 0, L_0000029883476e80;  1 drivers
v00000298832be7e0_0 .net *"_ivl_2", 0 0, L_0000029883476d30;  1 drivers
v00000298832bca80_0 .net *"_ivl_4", 0 0, L_00000298834775f0;  1 drivers
v00000298832bdc00_0 .net *"_ivl_6", 0 0, L_00000298834779e0;  1 drivers
v00000298832bdfc0_0 .net *"_ivl_8", 0 0, L_0000029883476be0;  1 drivers
S_00000298832d9fb0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_00000298832d7fa0;
 .timescale -9 -12;
P_000002988319e220 .param/l "i" 0 5 28, +C4<0110>;
S_00000298832da460 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832d9fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834776d0 .functor NOT 1, L_0000029883492710, C4<0>, C4<0>, C4<0>;
L_00000298834764e0 .functor AND 1, L_00000298834776d0, L_0000029883491950, C4<1>, C4<1>;
L_0000029883477740 .functor NOT 1, L_0000029883492710, C4<0>, C4<0>, C4<0>;
L_0000029883476ef0 .functor AND 1, L_0000029883477740, L_0000029883492fd0, C4<1>, C4<1>;
L_00000298834777b0 .functor OR 1, L_00000298834764e0, L_0000029883476ef0, C4<0>, C4<0>;
L_0000029883476fd0 .functor AND 1, L_0000029883491950, L_0000029883492fd0, C4<1>, C4<1>;
L_0000029883476780 .functor OR 1, L_00000298834777b0, L_0000029883476fd0, C4<0>, C4<0>;
L_0000029883477a50 .functor XOR 1, L_0000029883492710, L_0000029883491950, C4<0>, C4<0>;
L_0000029883477b30 .functor XOR 1, L_0000029883477a50, L_0000029883492fd0, C4<0>, C4<0>;
v00000298832bdd40_0 .net "Debe", 0 0, L_0000029883476780;  1 drivers
v00000298832bc9e0_0 .net "Din", 0 0, L_0000029883492fd0;  1 drivers
v00000298832bd660_0 .net "Dout", 0 0, L_0000029883477b30;  1 drivers
v00000298832bd8e0_0 .net "Ri", 0 0, L_0000029883491950;  1 drivers
v00000298832be1a0_0 .net "Si", 0 0, L_0000029883492710;  1 drivers
v00000298832bd3e0_0 .net *"_ivl_0", 0 0, L_00000298834776d0;  1 drivers
v00000298832bd0c0_0 .net *"_ivl_10", 0 0, L_0000029883476fd0;  1 drivers
v00000298832bd160_0 .net *"_ivl_14", 0 0, L_0000029883477a50;  1 drivers
v00000298832bd480_0 .net *"_ivl_2", 0 0, L_00000298834764e0;  1 drivers
v00000298832be420_0 .net *"_ivl_4", 0 0, L_0000029883477740;  1 drivers
v00000298832bd700_0 .net *"_ivl_6", 0 0, L_0000029883476ef0;  1 drivers
v00000298832bcd00_0 .net *"_ivl_8", 0 0, L_00000298834777b0;  1 drivers
S_00000298832db590 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_00000298832d7fa0;
 .timescale -9 -12;
P_000002988319e260 .param/l "i" 0 5 28, +C4<0111>;
S_00000298832d9970 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832db590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883476550 .functor NOT 1, L_0000029883493bb0, C4<0>, C4<0>, C4<0>;
L_0000029883477040 .functor AND 1, L_0000029883476550, L_0000029883491b30, C4<1>, C4<1>;
L_00000298834760f0 .functor NOT 1, L_0000029883493bb0, C4<0>, C4<0>, C4<0>;
L_00000298834767f0 .functor AND 1, L_00000298834760f0, L_0000029883493cf0, C4<1>, C4<1>;
L_00000298834770b0 .functor OR 1, L_0000029883477040, L_00000298834767f0, C4<0>, C4<0>;
L_0000029883476320 .functor AND 1, L_0000029883491b30, L_0000029883493cf0, C4<1>, C4<1>;
L_00000298834765c0 .functor OR 1, L_00000298834770b0, L_0000029883476320, C4<0>, C4<0>;
L_0000029883476160 .functor XOR 1, L_0000029883493bb0, L_0000029883491b30, C4<0>, C4<0>;
L_0000029883477190 .functor XOR 1, L_0000029883476160, L_0000029883493cf0, C4<0>, C4<0>;
v00000298832bee20_0 .net "Debe", 0 0, L_00000298834765c0;  1 drivers
v00000298832bcda0_0 .net "Din", 0 0, L_0000029883493cf0;  1 drivers
v00000298832bd200_0 .net "Dout", 0 0, L_0000029883477190;  1 drivers
v00000298832bd5c0_0 .net "Ri", 0 0, L_0000029883491b30;  1 drivers
v00000298832bea60_0 .net "Si", 0 0, L_0000029883493bb0;  1 drivers
v00000298832be4c0_0 .net *"_ivl_0", 0 0, L_0000029883476550;  1 drivers
v00000298832bd840_0 .net *"_ivl_10", 0 0, L_0000029883476320;  1 drivers
v00000298832beec0_0 .net *"_ivl_14", 0 0, L_0000029883476160;  1 drivers
v00000298832be560_0 .net *"_ivl_2", 0 0, L_0000029883477040;  1 drivers
v00000298832bef60_0 .net *"_ivl_4", 0 0, L_00000298834760f0;  1 drivers
v00000298832bd520_0 .net *"_ivl_6", 0 0, L_00000298834767f0;  1 drivers
v00000298832bd980_0 .net *"_ivl_8", 0 0, L_00000298834770b0;  1 drivers
S_00000298832da2d0 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_0000029882ce9300;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_0000029882cf6670 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_0000029882cf66a8 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_0000029882cf66e0 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_0000029883454320 .functor BUFZ 23, L_000002988337e620, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0000029883454f60 .functor BUFZ 8, L_000002988337dae0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000298832caf40_0 .net "A", 24 0, L_000002988337a0c0;  1 drivers
v00000298832cb3a0_0 .net "B", 24 0, L_000002988337bb00;  1 drivers
v00000298832ca220_0 .net "C", 25 0, L_000002988337a520;  1 drivers
v00000298832cb080_0 .net "ExpIn", 7 0, L_0000029883398520;  alias, 1 drivers
v00000298832cb1c0_0 .net "ExpOut", 7 0, L_0000029883454f60;  alias, 1 drivers
v00000298832c9640_0 .net "F", 22 0, L_0000029883454320;  alias, 1 drivers
v00000298832c96e0_0 .net "R", 23 0, L_0000029883399740;  alias, 1 drivers
v00000298832c9780_0 .net "S", 23 0, L_0000029883398ca0;  alias, 1 drivers
L_00000298833f6a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298832c9820_0 .net/2u *"_ivl_183", 0 0, L_00000298833f6a90;  1 drivers
v00000298832cc160_0 .net *"_ivl_188", 22 0, L_000002988337a7a0;  1 drivers
v00000298832cc480_0 .net *"_ivl_190", 0 0, L_000002988337d680;  1 drivers
v00000298832cc7a0_0 .net *"_ivl_192", 0 0, L_000002988337ea80;  1 drivers
L_00000298833f6ad8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000298832cc520_0 .net/2u *"_ivl_193", 1 0, L_00000298833f6ad8;  1 drivers
v00000298832cc980_0 .net *"_ivl_195", 27 0, L_000002988337da40;  1 drivers
v00000298832cbb20_0 .net *"_ivl_197", 30 0, L_000002988337d040;  1 drivers
L_00000298833f6b20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000298832cbd00_0 .net *"_ivl_200", 2 0, L_00000298833f6b20;  1 drivers
v00000298832cb940_0 .net *"_ivl_202", 22 0, L_000002988337e580;  1 drivers
v00000298832cc2a0_0 .net *"_ivl_204", 0 0, L_000002988337d2c0;  1 drivers
L_00000298833f6b68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000298832cd100_0 .net/2u *"_ivl_205", 2 0, L_00000298833f6b68;  1 drivers
v00000298832cbf80_0 .net *"_ivl_207", 27 0, L_000002988337d400;  1 drivers
v00000298832cb9e0_0 .net *"_ivl_209", 30 0, L_000002988337e440;  1 drivers
L_00000298833f6bb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000298832ccb60_0 .net *"_ivl_212", 2 0, L_00000298833f6bb0;  1 drivers
L_00000298833f6bf8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000298832cbda0_0 .net/2u *"_ivl_215", 7 0, L_00000298833f6bf8;  1 drivers
v00000298832cc3e0_0 .net *"_ivl_217", 7 0, L_000002988337d720;  1 drivers
v00000298832cc8e0_0 .net "carry", 0 0, L_000002988337a700;  1 drivers
v00000298832cc0c0_0 .net "exp_for_round", 7 0, L_000002988337e1c0;  1 drivers
v00000298832ccd40_0 .net "exp_rounded", 7 0, L_000002988337dae0;  1 drivers
v00000298832cd560_0 .net "frac_rounded", 22 0, L_000002988337e620;  1 drivers
v00000298832cbee0_0 .net "guard_R", 0 0, L_0000029883398340;  alias, 1 drivers
v00000298832cd600_0 .net "guard_S", 0 0, L_0000029883398160;  alias, 1 drivers
v00000298832ccfc0_0 .net "ms_for_round", 30 0, L_000002988337cf00;  1 drivers
v00000298832cb8a0_0 .net "sticky_for_round", 0 0, L_000002988344f620;  alias, 1 drivers
v00000298832cd240_0 .net "sum_bits", 24 0, L_000002988337b920;  1 drivers
L_0000029883398b60 .part L_000002988337a0c0, 0, 1;
L_0000029883399ec0 .part L_000002988337bb00, 0, 1;
L_00000298833997e0 .part L_000002988337a520, 0, 1;
L_0000029883398660 .part L_000002988337a0c0, 1, 1;
L_00000298833991a0 .part L_000002988337bb00, 1, 1;
L_00000298833992e0 .part L_000002988337a520, 1, 1;
L_00000298833999c0 .part L_000002988337a0c0, 2, 1;
L_0000029883398c00 .part L_000002988337bb00, 2, 1;
L_0000029883398700 .part L_000002988337a520, 2, 1;
L_0000029883398d40 .part L_000002988337a0c0, 3, 1;
L_0000029883399560 .part L_000002988337bb00, 3, 1;
L_00000298833980c0 .part L_000002988337a520, 3, 1;
L_0000029883399380 .part L_000002988337a0c0, 4, 1;
L_00000298833996a0 .part L_000002988337bb00, 4, 1;
L_0000029883398de0 .part L_000002988337a520, 4, 1;
L_0000029883399ba0 .part L_000002988337a0c0, 5, 1;
L_0000029883399c40 .part L_000002988337bb00, 5, 1;
L_000002988337afc0 .part L_000002988337a520, 5, 1;
L_000002988337bec0 .part L_000002988337a0c0, 6, 1;
L_000002988337bd80 .part L_000002988337bb00, 6, 1;
L_000002988337c780 .part L_000002988337a520, 6, 1;
L_000002988337aca0 .part L_000002988337a0c0, 7, 1;
L_000002988337b6a0 .part L_000002988337bb00, 7, 1;
L_000002988337a200 .part L_000002988337a520, 7, 1;
L_000002988337c1e0 .part L_000002988337a0c0, 8, 1;
L_000002988337ac00 .part L_000002988337bb00, 8, 1;
L_000002988337c280 .part L_000002988337a520, 8, 1;
L_000002988337aac0 .part L_000002988337a0c0, 9, 1;
L_000002988337a980 .part L_000002988337bb00, 9, 1;
L_000002988337b060 .part L_000002988337a520, 9, 1;
L_000002988337b100 .part L_000002988337a0c0, 10, 1;
L_000002988337c320 .part L_000002988337bb00, 10, 1;
L_000002988337a840 .part L_000002988337a520, 10, 1;
L_000002988337a2a0 .part L_000002988337a0c0, 11, 1;
L_000002988337ad40 .part L_000002988337bb00, 11, 1;
L_000002988337ab60 .part L_000002988337a520, 11, 1;
L_000002988337b240 .part L_000002988337a0c0, 12, 1;
L_000002988337c0a0 .part L_000002988337bb00, 12, 1;
L_000002988337b9c0 .part L_000002988337a520, 12, 1;
L_000002988337a340 .part L_000002988337a0c0, 13, 1;
L_000002988337a8e0 .part L_000002988337bb00, 13, 1;
L_000002988337a5c0 .part L_000002988337a520, 13, 1;
L_000002988337ade0 .part L_000002988337a0c0, 14, 1;
L_000002988337b2e0 .part L_000002988337bb00, 14, 1;
L_000002988337b1a0 .part L_000002988337a520, 14, 1;
L_000002988337b380 .part L_000002988337a0c0, 15, 1;
L_000002988337c460 .part L_000002988337bb00, 15, 1;
L_000002988337bba0 .part L_000002988337a520, 15, 1;
L_000002988337be20 .part L_000002988337a0c0, 16, 1;
L_000002988337b420 .part L_000002988337bb00, 16, 1;
L_000002988337c500 .part L_000002988337a520, 16, 1;
L_000002988337a160 .part L_000002988337a0c0, 17, 1;
L_000002988337b4c0 .part L_000002988337bb00, 17, 1;
L_000002988337a3e0 .part L_000002988337a520, 17, 1;
L_000002988337c140 .part L_000002988337a0c0, 18, 1;
L_000002988337b560 .part L_000002988337bb00, 18, 1;
L_000002988337c820 .part L_000002988337a520, 18, 1;
L_000002988337ae80 .part L_000002988337a0c0, 19, 1;
L_000002988337bc40 .part L_000002988337bb00, 19, 1;
L_000002988337bce0 .part L_000002988337a520, 19, 1;
L_000002988337c5a0 .part L_000002988337a0c0, 20, 1;
L_000002988337aa20 .part L_000002988337bb00, 20, 1;
L_000002988337b600 .part L_000002988337a520, 20, 1;
L_000002988337c6e0 .part L_000002988337a0c0, 21, 1;
L_000002988337b7e0 .part L_000002988337bb00, 21, 1;
L_000002988337bf60 .part L_000002988337a520, 21, 1;
L_000002988337c3c0 .part L_000002988337a0c0, 22, 1;
L_000002988337a480 .part L_000002988337bb00, 22, 1;
L_000002988337c000 .part L_000002988337a520, 22, 1;
L_000002988337c640 .part L_000002988337a0c0, 23, 1;
L_000002988337af20 .part L_000002988337bb00, 23, 1;
L_000002988337b740 .part L_000002988337a520, 23, 1;
L_000002988337a660 .part L_000002988337a0c0, 24, 1;
L_000002988337ba60 .part L_000002988337bb00, 24, 1;
L_000002988337b880 .part L_000002988337a520, 24, 1;
LS_000002988337b920_0_0 .concat8 [ 1 1 1 1], L_000002988344fd90, L_0000029883450420, L_0000029883450810, L_0000029883451610;
LS_000002988337b920_0_4 .concat8 [ 1 1 1 1], L_0000029883451140, L_0000029883450880, L_000002988344fd20, L_0000029883451370;
LS_000002988337b920_0_8 .concat8 [ 1 1 1 1], L_0000029883452720, L_0000029883452090, L_0000029883453280, L_0000029883452a30;
LS_000002988337b920_0_12 .concat8 [ 1 1 1 1], L_0000029883451bc0, L_0000029883451c30, L_00000298834525d0, L_0000029883451ed0;
LS_000002988337b920_0_16 .concat8 [ 1 1 1 1], L_00000298834530c0, L_0000029883453c20, L_0000029883453520, L_00000298834547f0;
LS_000002988337b920_0_20 .concat8 [ 1 1 1 1], L_0000029883454630, L_0000029883453830, L_0000029883454080, L_00000298834536e0;
LS_000002988337b920_0_24 .concat8 [ 1 0 0 0], L_0000029883454ef0;
LS_000002988337b920_1_0 .concat8 [ 4 4 4 4], LS_000002988337b920_0_0, LS_000002988337b920_0_4, LS_000002988337b920_0_8, LS_000002988337b920_0_12;
LS_000002988337b920_1_4 .concat8 [ 4 4 1 0], LS_000002988337b920_0_16, LS_000002988337b920_0_20, LS_000002988337b920_0_24;
L_000002988337b920 .concat8 [ 16 9 0 0], LS_000002988337b920_1_0, LS_000002988337b920_1_4;
L_000002988337a0c0 .concat [ 1 24 0 0], L_0000029883398160, L_0000029883398ca0;
L_000002988337bb00 .concat [ 1 24 0 0], L_0000029883398340, L_0000029883399740;
LS_000002988337a520_0_0 .concat8 [ 1 1 1 1], L_00000298833f6a90, L_0000029883450f80, L_0000029883450570, L_0000029883451300;
LS_000002988337a520_0_4 .concat8 [ 1 1 1 1], L_0000029883450960, L_0000029883451060, L_0000029883451840, L_000002988344ffc0;
LS_000002988337a520_0_8 .concat8 [ 1 1 1 1], L_00000298834511b0, L_0000029883451990, L_0000029883452410, L_00000298834528e0;
LS_000002988337a520_0_12 .concat8 [ 1 1 1 1], L_0000029883452800, L_0000029883452100, L_0000029883452790, L_0000029883453360;
LS_000002988337a520_0_16 .concat8 [ 1 1 1 1], L_0000029883452e90, L_00000298834521e0, L_0000029883452640, L_0000029883453f30;
LS_000002988337a520_0_20 .concat8 [ 1 1 1 1], L_0000029883453600, L_0000029883454a90, L_0000029883453b40, L_0000029883454d30;
LS_000002988337a520_0_24 .concat8 [ 1 1 0 0], L_00000298834548d0, L_0000029883454e80;
LS_000002988337a520_1_0 .concat8 [ 4 4 4 4], LS_000002988337a520_0_0, LS_000002988337a520_0_4, LS_000002988337a520_0_8, LS_000002988337a520_0_12;
LS_000002988337a520_1_4 .concat8 [ 4 4 2 0], LS_000002988337a520_0_16, LS_000002988337a520_0_20, LS_000002988337a520_0_24;
L_000002988337a520 .concat8 [ 16 10 0 0], LS_000002988337a520_1_0, LS_000002988337a520_1_4;
L_000002988337a700 .part L_000002988337a520, 25, 1;
L_000002988337a7a0 .part L_000002988337b920, 2, 23;
L_000002988337d680 .part L_000002988337b920, 1, 1;
L_000002988337ea80 .part L_000002988337b920, 0, 1;
LS_000002988337da40_0_0 .concat [ 1 2 1 1], L_000002988344f620, L_00000298833f6ad8, L_000002988337ea80, L_000002988337d680;
LS_000002988337da40_0_4 .concat [ 23 0 0 0], L_000002988337a7a0;
L_000002988337da40 .concat [ 5 23 0 0], LS_000002988337da40_0_0, LS_000002988337da40_0_4;
L_000002988337d040 .concat [ 28 3 0 0], L_000002988337da40, L_00000298833f6b20;
L_000002988337e580 .part L_000002988337b920, 1, 23;
L_000002988337d2c0 .part L_000002988337b920, 0, 1;
L_000002988337d400 .concat [ 1 3 1 23], L_000002988344f620, L_00000298833f6b68, L_000002988337d2c0, L_000002988337e580;
L_000002988337e440 .concat [ 28 3 0 0], L_000002988337d400, L_00000298833f6bb0;
L_000002988337cf00 .functor MUXZ 31, L_000002988337e440, L_000002988337d040, L_000002988337a700, C4<>;
L_000002988337d720 .arith/sum 8, L_0000029883398520, L_00000298833f6bf8;
L_000002988337e1c0 .functor MUXZ 8, L_0000029883398520, L_000002988337d720, L_000002988337a700, C4<>;
L_000002988337e760 .part L_000002988337cf00, 0, 28;
S_00000298832da140 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319c5a0 .param/l "i" 0 5 102, +C4<00>;
S_00000298832daaa0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832da140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883451290 .functor AND 1, L_0000029883398b60, L_0000029883399ec0, C4<1>, C4<1>;
L_00000298834508f0 .functor AND 1, L_0000029883399ec0, L_00000298833997e0, C4<1>, C4<1>;
L_0000029883450f10 .functor OR 1, L_0000029883451290, L_00000298834508f0, C4<0>, C4<0>;
L_0000029883450730 .functor AND 1, L_0000029883398b60, L_00000298833997e0, C4<1>, C4<1>;
L_0000029883450f80 .functor OR 1, L_0000029883450f10, L_0000029883450730, C4<0>, C4<0>;
L_0000029883451450 .functor XOR 1, L_0000029883398b60, L_0000029883399ec0, C4<0>, C4<0>;
L_000002988344fd90 .functor XOR 1, L_0000029883451450, L_00000298833997e0, C4<0>, C4<0>;
v00000298832c0cc0_0 .net "Debe", 0 0, L_0000029883450f80;  1 drivers
v00000298832bf280_0 .net "Din", 0 0, L_00000298833997e0;  1 drivers
v00000298832bf960_0 .net "Dout", 0 0, L_000002988344fd90;  1 drivers
v00000298832c0540_0 .net "Ri", 0 0, L_0000029883399ec0;  1 drivers
v00000298832bf320_0 .net "Si", 0 0, L_0000029883398b60;  1 drivers
v00000298832bf460_0 .net *"_ivl_0", 0 0, L_0000029883451290;  1 drivers
v00000298832bfd20_0 .net *"_ivl_10", 0 0, L_0000029883451450;  1 drivers
v00000298832c0040_0 .net *"_ivl_2", 0 0, L_00000298834508f0;  1 drivers
v00000298832bfdc0_0 .net *"_ivl_4", 0 0, L_0000029883450f10;  1 drivers
v00000298832bf5a0_0 .net *"_ivl_6", 0 0, L_0000029883450730;  1 drivers
S_00000298832db0e0 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319e2a0 .param/l "i" 0 5 102, +C4<01>;
S_00000298832dac30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832db0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988344fe70 .functor AND 1, L_0000029883398660, L_00000298833991a0, C4<1>, C4<1>;
L_0000029883450c00 .functor AND 1, L_00000298833991a0, L_00000298833992e0, C4<1>, C4<1>;
L_000002988344fee0 .functor OR 1, L_000002988344fe70, L_0000029883450c00, C4<0>, C4<0>;
L_0000029883450c70 .functor AND 1, L_0000029883398660, L_00000298833992e0, C4<1>, C4<1>;
L_0000029883450570 .functor OR 1, L_000002988344fee0, L_0000029883450c70, C4<0>, C4<0>;
L_0000029883450340 .functor XOR 1, L_0000029883398660, L_00000298833991a0, C4<0>, C4<0>;
L_0000029883450420 .functor XOR 1, L_0000029883450340, L_00000298833992e0, C4<0>, C4<0>;
v00000298832c0f40_0 .net "Debe", 0 0, L_0000029883450570;  1 drivers
v00000298832bf640_0 .net "Din", 0 0, L_00000298833992e0;  1 drivers
v00000298832bff00_0 .net "Dout", 0 0, L_0000029883450420;  1 drivers
v00000298832bf6e0_0 .net "Ri", 0 0, L_00000298833991a0;  1 drivers
v00000298832bfa00_0 .net "Si", 0 0, L_0000029883398660;  1 drivers
v00000298832bfb40_0 .net *"_ivl_0", 0 0, L_000002988344fe70;  1 drivers
v00000298832c05e0_0 .net *"_ivl_10", 0 0, L_0000029883450340;  1 drivers
v00000298832bfbe0_0 .net *"_ivl_2", 0 0, L_0000029883450c00;  1 drivers
v00000298832c0860_0 .net *"_ivl_4", 0 0, L_000002988344fee0;  1 drivers
v00000298832bfc80_0 .net *"_ivl_6", 0 0, L_0000029883450c70;  1 drivers
S_00000298832da5f0 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319e520 .param/l "i" 0 5 102, +C4<010>;
S_00000298832dadc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832da5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988344fcb0 .functor AND 1, L_00000298833999c0, L_0000029883398c00, C4<1>, C4<1>;
L_00000298834507a0 .functor AND 1, L_0000029883398c00, L_0000029883398700, C4<1>, C4<1>;
L_0000029883450490 .functor OR 1, L_000002988344fcb0, L_00000298834507a0, C4<0>, C4<0>;
L_0000029883450ea0 .functor AND 1, L_00000298833999c0, L_0000029883398700, C4<1>, C4<1>;
L_0000029883451300 .functor OR 1, L_0000029883450490, L_0000029883450ea0, C4<0>, C4<0>;
L_00000298834505e0 .functor XOR 1, L_00000298833999c0, L_0000029883398c00, C4<0>, C4<0>;
L_0000029883450810 .functor XOR 1, L_00000298834505e0, L_0000029883398700, C4<0>, C4<0>;
v00000298832bfe60_0 .net "Debe", 0 0, L_0000029883451300;  1 drivers
v00000298832c0900_0 .net "Din", 0 0, L_0000029883398700;  1 drivers
v00000298832c00e0_0 .net "Dout", 0 0, L_0000029883450810;  1 drivers
v00000298832c09a0_0 .net "Ri", 0 0, L_0000029883398c00;  1 drivers
v00000298832c0a40_0 .net "Si", 0 0, L_00000298833999c0;  1 drivers
v00000298832c31a0_0 .net *"_ivl_0", 0 0, L_000002988344fcb0;  1 drivers
v00000298832c3240_0 .net *"_ivl_10", 0 0, L_00000298834505e0;  1 drivers
v00000298832c28e0_0 .net *"_ivl_2", 0 0, L_00000298834507a0;  1 drivers
v00000298832c1800_0 .net *"_ivl_4", 0 0, L_0000029883450490;  1 drivers
v00000298832c39c0_0 .net *"_ivl_6", 0 0, L_0000029883450ea0;  1 drivers
S_00000298832db270 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319e860 .param/l "i" 0 5 102, +C4<011>;
S_00000298832d97e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832db270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883450b20 .functor AND 1, L_0000029883398d40, L_0000029883399560, C4<1>, C4<1>;
L_0000029883451760 .functor AND 1, L_0000029883399560, L_00000298833980c0, C4<1>, C4<1>;
L_0000029883450b90 .functor OR 1, L_0000029883450b20, L_0000029883451760, C4<0>, C4<0>;
L_0000029883450ab0 .functor AND 1, L_0000029883398d40, L_00000298833980c0, C4<1>, C4<1>;
L_0000029883450960 .functor OR 1, L_0000029883450b90, L_0000029883450ab0, C4<0>, C4<0>;
L_000002988344ff50 .functor XOR 1, L_0000029883398d40, L_0000029883399560, C4<0>, C4<0>;
L_0000029883451610 .functor XOR 1, L_000002988344ff50, L_00000298833980c0, C4<0>, C4<0>;
v00000298832c2980_0 .net "Debe", 0 0, L_0000029883450960;  1 drivers
v00000298832c18a0_0 .net "Din", 0 0, L_00000298833980c0;  1 drivers
v00000298832c2200_0 .net "Dout", 0 0, L_0000029883451610;  1 drivers
v00000298832c2fc0_0 .net "Ri", 0 0, L_0000029883399560;  1 drivers
v00000298832c2660_0 .net "Si", 0 0, L_0000029883398d40;  1 drivers
v00000298832c2a20_0 .net *"_ivl_0", 0 0, L_0000029883450b20;  1 drivers
v00000298832c3d80_0 .net *"_ivl_10", 0 0, L_000002988344ff50;  1 drivers
v00000298832c1f80_0 .net *"_ivl_2", 0 0, L_0000029883451760;  1 drivers
v00000298832c2520_0 .net *"_ivl_4", 0 0, L_0000029883450b90;  1 drivers
v00000298832c1da0_0 .net *"_ivl_6", 0 0, L_0000029883450ab0;  1 drivers
S_00000298832d9b00 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f760 .param/l "i" 0 5 102, +C4<0100>;
S_00000298832d9e20 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832d9b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883450ff0 .functor AND 1, L_0000029883399380, L_00000298833996a0, C4<1>, C4<1>;
L_00000298834501f0 .functor AND 1, L_00000298833996a0, L_0000029883398de0, C4<1>, C4<1>;
L_00000298834510d0 .functor OR 1, L_0000029883450ff0, L_00000298834501f0, C4<0>, C4<0>;
L_0000029883450ce0 .functor AND 1, L_0000029883399380, L_0000029883398de0, C4<1>, C4<1>;
L_0000029883451060 .functor OR 1, L_00000298834510d0, L_0000029883450ce0, C4<0>, C4<0>;
L_0000029883450110 .functor XOR 1, L_0000029883399380, L_00000298833996a0, C4<0>, C4<0>;
L_0000029883451140 .functor XOR 1, L_0000029883450110, L_0000029883398de0, C4<0>, C4<0>;
v00000298832c1940_0 .net "Debe", 0 0, L_0000029883451060;  1 drivers
v00000298832c3880_0 .net "Din", 0 0, L_0000029883398de0;  1 drivers
v00000298832c32e0_0 .net "Dout", 0 0, L_0000029883451140;  1 drivers
v00000298832c3600_0 .net "Ri", 0 0, L_00000298833996a0;  1 drivers
v00000298832c1c60_0 .net "Si", 0 0, L_0000029883399380;  1 drivers
v00000298832c2700_0 .net *"_ivl_0", 0 0, L_0000029883450ff0;  1 drivers
v00000298832c3a60_0 .net *"_ivl_10", 0 0, L_0000029883450110;  1 drivers
v00000298832c3ce0_0 .net *"_ivl_2", 0 0, L_00000298834501f0;  1 drivers
v00000298832c2ac0_0 .net *"_ivl_4", 0 0, L_00000298834510d0;  1 drivers
v00000298832c27a0_0 .net *"_ivl_6", 0 0, L_0000029883450ce0;  1 drivers
S_00000298832dc790 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f7e0 .param/l "i" 0 5 102, +C4<0101>;
S_00000298832dc920 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dc790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883450500 .functor AND 1, L_0000029883399ba0, L_0000029883399c40, C4<1>, C4<1>;
L_0000029883451680 .functor AND 1, L_0000029883399c40, L_000002988337afc0, C4<1>, C4<1>;
L_0000029883450650 .functor OR 1, L_0000029883450500, L_0000029883451680, C4<0>, C4<0>;
L_00000298834517d0 .functor AND 1, L_0000029883399ba0, L_000002988337afc0, C4<1>, C4<1>;
L_0000029883451840 .functor OR 1, L_0000029883450650, L_00000298834517d0, C4<0>, C4<0>;
L_00000298834514c0 .functor XOR 1, L_0000029883399ba0, L_0000029883399c40, C4<0>, C4<0>;
L_0000029883450880 .functor XOR 1, L_00000298834514c0, L_000002988337afc0, C4<0>, C4<0>;
v00000298832c2b60_0 .net "Debe", 0 0, L_0000029883451840;  1 drivers
v00000298832c3060_0 .net "Din", 0 0, L_000002988337afc0;  1 drivers
v00000298832c23e0_0 .net "Dout", 0 0, L_0000029883450880;  1 drivers
v00000298832c3c40_0 .net "Ri", 0 0, L_0000029883399c40;  1 drivers
v00000298832c3380_0 .net "Si", 0 0, L_0000029883399ba0;  1 drivers
v00000298832c25c0_0 .net *"_ivl_0", 0 0, L_0000029883450500;  1 drivers
v00000298832c37e0_0 .net *"_ivl_10", 0 0, L_00000298834514c0;  1 drivers
v00000298832c2160_0 .net *"_ivl_2", 0 0, L_0000029883451680;  1 drivers
v00000298832c19e0_0 .net *"_ivl_4", 0 0, L_0000029883450650;  1 drivers
v00000298832c22a0_0 .net *"_ivl_6", 0 0, L_00000298834517d0;  1 drivers
S_00000298832dbca0 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f960 .param/l "i" 0 5 102, +C4<0110>;
S_00000298832dd410 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dbca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883451530 .functor AND 1, L_000002988337bec0, L_000002988337bd80, C4<1>, C4<1>;
L_0000029883450e30 .functor AND 1, L_000002988337bd80, L_000002988337c780, C4<1>, C4<1>;
L_00000298834503b0 .functor OR 1, L_0000029883451530, L_0000029883450e30, C4<0>, C4<0>;
L_00000298834509d0 .functor AND 1, L_000002988337bec0, L_000002988337c780, C4<1>, C4<1>;
L_000002988344ffc0 .functor OR 1, L_00000298834503b0, L_00000298834509d0, C4<0>, C4<0>;
L_0000029883450a40 .functor XOR 1, L_000002988337bec0, L_000002988337bd80, C4<0>, C4<0>;
L_000002988344fd20 .functor XOR 1, L_0000029883450a40, L_000002988337c780, C4<0>, C4<0>;
v00000298832c3ec0_0 .net "Debe", 0 0, L_000002988344ffc0;  1 drivers
v00000298832c3e20_0 .net "Din", 0 0, L_000002988337c780;  1 drivers
v00000298832c3f60_0 .net "Dout", 0 0, L_000002988344fd20;  1 drivers
v00000298832c2840_0 .net "Ri", 0 0, L_000002988337bd80;  1 drivers
v00000298832c2340_0 .net "Si", 0 0, L_000002988337bec0;  1 drivers
v00000298832c2c00_0 .net *"_ivl_0", 0 0, L_0000029883451530;  1 drivers
v00000298832c36a0_0 .net *"_ivl_10", 0 0, L_0000029883450a40;  1 drivers
v00000298832c3740_0 .net *"_ivl_2", 0 0, L_0000029883450e30;  1 drivers
v00000298832c2480_0 .net *"_ivl_4", 0 0, L_00000298834503b0;  1 drivers
v00000298832c2ca0_0 .net *"_ivl_6", 0 0, L_00000298834509d0;  1 drivers
S_00000298832dcab0 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319fa20 .param/l "i" 0 5 102, +C4<0111>;
S_00000298832dc2e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dcab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883450d50 .functor AND 1, L_000002988337aca0, L_000002988337b6a0, C4<1>, C4<1>;
L_000002988344fe00 .functor AND 1, L_000002988337b6a0, L_000002988337a200, C4<1>, C4<1>;
L_0000029883450030 .functor OR 1, L_0000029883450d50, L_000002988344fe00, C4<0>, C4<0>;
L_0000029883450dc0 .functor AND 1, L_000002988337aca0, L_000002988337a200, C4<1>, C4<1>;
L_00000298834511b0 .functor OR 1, L_0000029883450030, L_0000029883450dc0, C4<0>, C4<0>;
L_0000029883451220 .functor XOR 1, L_000002988337aca0, L_000002988337b6a0, C4<0>, C4<0>;
L_0000029883451370 .functor XOR 1, L_0000029883451220, L_000002988337a200, C4<0>, C4<0>;
v00000298832c1e40_0 .net "Debe", 0 0, L_00000298834511b0;  1 drivers
v00000298832c3920_0 .net "Din", 0 0, L_000002988337a200;  1 drivers
v00000298832c1a80_0 .net "Dout", 0 0, L_0000029883451370;  1 drivers
v00000298832c1b20_0 .net "Ri", 0 0, L_000002988337b6a0;  1 drivers
v00000298832c2d40_0 .net "Si", 0 0, L_000002988337aca0;  1 drivers
v00000298832c2de0_0 .net *"_ivl_0", 0 0, L_0000029883450d50;  1 drivers
v00000298832c2e80_0 .net *"_ivl_10", 0 0, L_0000029883451220;  1 drivers
v00000298832c3b00_0 .net *"_ivl_2", 0 0, L_000002988344fe00;  1 drivers
v00000298832c3ba0_0 .net *"_ivl_4", 0 0, L_0000029883450030;  1 drivers
v00000298832c1bc0_0 .net *"_ivl_6", 0 0, L_0000029883450dc0;  1 drivers
S_00000298832dcf60 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f2a0 .param/l "i" 0 5 102, +C4<01000>;
S_00000298832dc470 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dcf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834500a0 .functor AND 1, L_000002988337c1e0, L_000002988337ac00, C4<1>, C4<1>;
L_0000029883450260 .functor AND 1, L_000002988337ac00, L_000002988337c280, C4<1>, C4<1>;
L_00000298834513e0 .functor OR 1, L_00000298834500a0, L_0000029883450260, C4<0>, C4<0>;
L_00000298834502d0 .functor AND 1, L_000002988337c1e0, L_000002988337c280, C4<1>, C4<1>;
L_0000029883451990 .functor OR 1, L_00000298834513e0, L_00000298834502d0, C4<0>, C4<0>;
L_00000298834526b0 .functor XOR 1, L_000002988337c1e0, L_000002988337ac00, C4<0>, C4<0>;
L_0000029883452720 .functor XOR 1, L_00000298834526b0, L_000002988337c280, C4<0>, C4<0>;
v00000298832c1d00_0 .net "Debe", 0 0, L_0000029883451990;  1 drivers
v00000298832c2f20_0 .net "Din", 0 0, L_000002988337c280;  1 drivers
v00000298832c3100_0 .net "Dout", 0 0, L_0000029883452720;  1 drivers
v00000298832c1ee0_0 .net "Ri", 0 0, L_000002988337ac00;  1 drivers
v00000298832c2020_0 .net "Si", 0 0, L_000002988337c1e0;  1 drivers
v00000298832c20c0_0 .net *"_ivl_0", 0 0, L_00000298834500a0;  1 drivers
v00000298832c3420_0 .net *"_ivl_10", 0 0, L_00000298834526b0;  1 drivers
v00000298832c34c0_0 .net *"_ivl_2", 0 0, L_0000029883450260;  1 drivers
v00000298832c3560_0 .net *"_ivl_4", 0 0, L_00000298834513e0;  1 drivers
v00000298832c64e0_0 .net *"_ivl_6", 0 0, L_00000298834502d0;  1 drivers
S_00000298832dcc40 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f1a0 .param/l "i" 0 5 102, +C4<01001>;
S_00000298832dd5a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dcc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834523a0 .functor AND 1, L_000002988337aac0, L_000002988337a980, C4<1>, C4<1>;
L_0000029883453210 .functor AND 1, L_000002988337a980, L_000002988337b060, C4<1>, C4<1>;
L_0000029883452d40 .functor OR 1, L_00000298834523a0, L_0000029883453210, C4<0>, C4<0>;
L_0000029883452330 .functor AND 1, L_000002988337aac0, L_000002988337b060, C4<1>, C4<1>;
L_0000029883452410 .functor OR 1, L_0000029883452d40, L_0000029883452330, C4<0>, C4<0>;
L_0000029883452e20 .functor XOR 1, L_000002988337aac0, L_000002988337a980, C4<0>, C4<0>;
L_0000029883452090 .functor XOR 1, L_0000029883452e20, L_000002988337b060, C4<0>, C4<0>;
v00000298832c45a0_0 .net "Debe", 0 0, L_0000029883452410;  1 drivers
v00000298832c4780_0 .net "Din", 0 0, L_000002988337b060;  1 drivers
v00000298832c55e0_0 .net "Dout", 0 0, L_0000029883452090;  1 drivers
v00000298832c59a0_0 .net "Ri", 0 0, L_000002988337a980;  1 drivers
v00000298832c5e00_0 .net "Si", 0 0, L_000002988337aac0;  1 drivers
v00000298832c43c0_0 .net *"_ivl_0", 0 0, L_00000298834523a0;  1 drivers
v00000298832c4320_0 .net *"_ivl_10", 0 0, L_0000029883452e20;  1 drivers
v00000298832c5a40_0 .net *"_ivl_2", 0 0, L_0000029883453210;  1 drivers
v00000298832c4be0_0 .net *"_ivl_4", 0 0, L_0000029883452d40;  1 drivers
v00000298832c46e0_0 .net *"_ivl_6", 0 0, L_0000029883452330;  1 drivers
S_00000298832dbfc0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319faa0 .param/l "i" 0 5 102, +C4<01010>;
S_00000298832dbe30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dbfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883451b50 .functor AND 1, L_000002988337b100, L_000002988337c320, C4<1>, C4<1>;
L_0000029883452560 .functor AND 1, L_000002988337c320, L_000002988337a840, C4<1>, C4<1>;
L_0000029883451920 .functor OR 1, L_0000029883451b50, L_0000029883452560, C4<0>, C4<0>;
L_0000029883452b80 .functor AND 1, L_000002988337b100, L_000002988337a840, C4<1>, C4<1>;
L_00000298834528e0 .functor OR 1, L_0000029883451920, L_0000029883452b80, C4<0>, C4<0>;
L_0000029883452aa0 .functor XOR 1, L_000002988337b100, L_000002988337c320, C4<0>, C4<0>;
L_0000029883453280 .functor XOR 1, L_0000029883452aa0, L_000002988337a840, C4<0>, C4<0>;
v00000298832c5ea0_0 .net "Debe", 0 0, L_00000298834528e0;  1 drivers
v00000298832c4140_0 .net "Din", 0 0, L_000002988337a840;  1 drivers
v00000298832c4e60_0 .net "Dout", 0 0, L_0000029883453280;  1 drivers
v00000298832c4b40_0 .net "Ri", 0 0, L_000002988337c320;  1 drivers
v00000298832c5f40_0 .net "Si", 0 0, L_000002988337b100;  1 drivers
v00000298832c4aa0_0 .net *"_ivl_0", 0 0, L_0000029883451b50;  1 drivers
v00000298832c5fe0_0 .net *"_ivl_10", 0 0, L_0000029883452aa0;  1 drivers
v00000298832c6260_0 .net *"_ivl_2", 0 0, L_0000029883452560;  1 drivers
v00000298832c6620_0 .net *"_ivl_4", 0 0, L_0000029883451920;  1 drivers
v00000298832c4f00_0 .net *"_ivl_6", 0 0, L_0000029883452b80;  1 drivers
S_00000298832dc600 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319fce0 .param/l "i" 0 5 102, +C4<01011>;
S_00000298832dcdd0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dc600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883451d10 .functor AND 1, L_000002988337a2a0, L_000002988337ad40, C4<1>, C4<1>;
L_0000029883452870 .functor AND 1, L_000002988337ad40, L_000002988337ab60, C4<1>, C4<1>;
L_0000029883451df0 .functor OR 1, L_0000029883451d10, L_0000029883452870, C4<0>, C4<0>;
L_00000298834532f0 .functor AND 1, L_000002988337a2a0, L_000002988337ab60, C4<1>, C4<1>;
L_0000029883452800 .functor OR 1, L_0000029883451df0, L_00000298834532f0, C4<0>, C4<0>;
L_0000029883452250 .functor XOR 1, L_000002988337a2a0, L_000002988337ad40, C4<0>, C4<0>;
L_0000029883452a30 .functor XOR 1, L_0000029883452250, L_000002988337ab60, C4<0>, C4<0>;
v00000298832c4500_0 .net "Debe", 0 0, L_0000029883452800;  1 drivers
v00000298832c4dc0_0 .net "Din", 0 0, L_000002988337ab60;  1 drivers
v00000298832c54a0_0 .net "Dout", 0 0, L_0000029883452a30;  1 drivers
v00000298832c4c80_0 .net "Ri", 0 0, L_000002988337ad40;  1 drivers
v00000298832c6580_0 .net "Si", 0 0, L_000002988337a2a0;  1 drivers
v00000298832c5680_0 .net *"_ivl_0", 0 0, L_0000029883451d10;  1 drivers
v00000298832c6080_0 .net *"_ivl_10", 0 0, L_0000029883452250;  1 drivers
v00000298832c6440_0 .net *"_ivl_2", 0 0, L_0000029883452870;  1 drivers
v00000298832c6120_0 .net *"_ivl_4", 0 0, L_0000029883451df0;  1 drivers
v00000298832c4d20_0 .net *"_ivl_6", 0 0, L_00000298834532f0;  1 drivers
S_00000298832db7f0 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f220 .param/l "i" 0 5 102, +C4<01100>;
S_00000298832dd0f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832db7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883451d80 .functor AND 1, L_000002988337b240, L_000002988337c0a0, C4<1>, C4<1>;
L_0000029883452950 .functor AND 1, L_000002988337c0a0, L_000002988337b9c0, C4<1>, C4<1>;
L_0000029883452db0 .functor OR 1, L_0000029883451d80, L_0000029883452950, C4<0>, C4<0>;
L_0000029883451a70 .functor AND 1, L_000002988337b240, L_000002988337b9c0, C4<1>, C4<1>;
L_0000029883452100 .functor OR 1, L_0000029883452db0, L_0000029883451a70, C4<0>, C4<0>;
L_0000029883451ca0 .functor XOR 1, L_000002988337b240, L_000002988337c0a0, C4<0>, C4<0>;
L_0000029883451bc0 .functor XOR 1, L_0000029883451ca0, L_000002988337b9c0, C4<0>, C4<0>;
v00000298832c41e0_0 .net "Debe", 0 0, L_0000029883452100;  1 drivers
v00000298832c57c0_0 .net "Din", 0 0, L_000002988337b9c0;  1 drivers
v00000298832c5ae0_0 .net "Dout", 0 0, L_0000029883451bc0;  1 drivers
v00000298832c5b80_0 .net "Ri", 0 0, L_000002988337c0a0;  1 drivers
v00000298832c4fa0_0 .net "Si", 0 0, L_000002988337b240;  1 drivers
v00000298832c6760_0 .net *"_ivl_0", 0 0, L_0000029883451d80;  1 drivers
v00000298832c5540_0 .net *"_ivl_10", 0 0, L_0000029883451ca0;  1 drivers
v00000298832c4280_0 .net *"_ivl_2", 0 0, L_0000029883452950;  1 drivers
v00000298832c5040_0 .net *"_ivl_4", 0 0, L_0000029883452db0;  1 drivers
v00000298832c5c20_0 .net *"_ivl_6", 0 0, L_0000029883451a70;  1 drivers
S_00000298832dd280 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f3e0 .param/l "i" 0 5 102, +C4<01101>;
S_00000298832dc150 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dd280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883452b10 .functor AND 1, L_000002988337a340, L_000002988337a8e0, C4<1>, C4<1>;
L_00000298834522c0 .functor AND 1, L_000002988337a8e0, L_000002988337a5c0, C4<1>, C4<1>;
L_0000029883452bf0 .functor OR 1, L_0000029883452b10, L_00000298834522c0, C4<0>, C4<0>;
L_0000029883453050 .functor AND 1, L_000002988337a340, L_000002988337a5c0, C4<1>, C4<1>;
L_0000029883452790 .functor OR 1, L_0000029883452bf0, L_0000029883453050, C4<0>, C4<0>;
L_0000029883451f40 .functor XOR 1, L_000002988337a340, L_000002988337a8e0, C4<0>, C4<0>;
L_0000029883451c30 .functor XOR 1, L_0000029883451f40, L_000002988337a5c0, C4<0>, C4<0>;
v00000298832c5720_0 .net "Debe", 0 0, L_0000029883452790;  1 drivers
v00000298832c5180_0 .net "Din", 0 0, L_000002988337a5c0;  1 drivers
v00000298832c5cc0_0 .net "Dout", 0 0, L_0000029883451c30;  1 drivers
v00000298832c5d60_0 .net "Ri", 0 0, L_000002988337a8e0;  1 drivers
v00000298832c66c0_0 .net "Si", 0 0, L_000002988337a340;  1 drivers
v00000298832c4460_0 .net *"_ivl_0", 0 0, L_0000029883452b10;  1 drivers
v00000298832c63a0_0 .net *"_ivl_10", 0 0, L_0000029883451f40;  1 drivers
v00000298832c4000_0 .net *"_ivl_2", 0 0, L_00000298834522c0;  1 drivers
v00000298832c40a0_0 .net *"_ivl_4", 0 0, L_0000029883452bf0;  1 drivers
v00000298832c50e0_0 .net *"_ivl_6", 0 0, L_0000029883453050;  1 drivers
S_00000298832db980 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319fb20 .param/l "i" 0 5 102, +C4<01110>;
S_00000298832dbb10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832db980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834529c0 .functor AND 1, L_000002988337ade0, L_000002988337b2e0, C4<1>, C4<1>;
L_0000029883451ae0 .functor AND 1, L_000002988337b2e0, L_000002988337b1a0, C4<1>, C4<1>;
L_0000029883451a00 .functor OR 1, L_00000298834529c0, L_0000029883451ae0, C4<0>, C4<0>;
L_0000029883451e60 .functor AND 1, L_000002988337ade0, L_000002988337b1a0, C4<1>, C4<1>;
L_0000029883453360 .functor OR 1, L_0000029883451a00, L_0000029883451e60, C4<0>, C4<0>;
L_0000029883452c60 .functor XOR 1, L_000002988337ade0, L_000002988337b2e0, C4<0>, C4<0>;
L_00000298834525d0 .functor XOR 1, L_0000029883452c60, L_000002988337b1a0, C4<0>, C4<0>;
v00000298832c4820_0 .net "Debe", 0 0, L_0000029883453360;  1 drivers
v00000298832c61c0_0 .net "Din", 0 0, L_000002988337b1a0;  1 drivers
v00000298832c4640_0 .net "Dout", 0 0, L_00000298834525d0;  1 drivers
v00000298832c5220_0 .net "Ri", 0 0, L_000002988337b2e0;  1 drivers
v00000298832c48c0_0 .net "Si", 0 0, L_000002988337ade0;  1 drivers
v00000298832c6300_0 .net *"_ivl_0", 0 0, L_00000298834529c0;  1 drivers
v00000298832c52c0_0 .net *"_ivl_10", 0 0, L_0000029883452c60;  1 drivers
v00000298832c4960_0 .net *"_ivl_2", 0 0, L_0000029883451ae0;  1 drivers
v00000298832c4a00_0 .net *"_ivl_4", 0 0, L_0000029883451a00;  1 drivers
v00000298832c5360_0 .net *"_ivl_6", 0 0, L_0000029883451e60;  1 drivers
S_00000298832dede0 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319fb60 .param/l "i" 0 5 102, +C4<01111>;
S_00000298832de2f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dede0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834518b0 .functor AND 1, L_000002988337b380, L_000002988337c460, C4<1>, C4<1>;
L_0000029883452170 .functor AND 1, L_000002988337c460, L_000002988337bba0, C4<1>, C4<1>;
L_0000029883452cd0 .functor OR 1, L_00000298834518b0, L_0000029883452170, C4<0>, C4<0>;
L_00000298834533d0 .functor AND 1, L_000002988337b380, L_000002988337bba0, C4<1>, C4<1>;
L_0000029883452e90 .functor OR 1, L_0000029883452cd0, L_00000298834533d0, C4<0>, C4<0>;
L_0000029883452f00 .functor XOR 1, L_000002988337b380, L_000002988337c460, C4<0>, C4<0>;
L_0000029883451ed0 .functor XOR 1, L_0000029883452f00, L_000002988337bba0, C4<0>, C4<0>;
v00000298832c5400_0 .net "Debe", 0 0, L_0000029883452e90;  1 drivers
v00000298832c5860_0 .net "Din", 0 0, L_000002988337bba0;  1 drivers
v00000298832c5900_0 .net "Dout", 0 0, L_0000029883451ed0;  1 drivers
v00000298832c8ce0_0 .net "Ri", 0 0, L_000002988337c460;  1 drivers
v00000298832c7480_0 .net "Si", 0 0, L_000002988337b380;  1 drivers
v00000298832c7160_0 .net *"_ivl_0", 0 0, L_00000298834518b0;  1 drivers
v00000298832c7200_0 .net *"_ivl_10", 0 0, L_0000029883452f00;  1 drivers
v00000298832c87e0_0 .net *"_ivl_2", 0 0, L_0000029883452170;  1 drivers
v00000298832c8880_0 .net *"_ivl_4", 0 0, L_0000029883452cd0;  1 drivers
v00000298832c6940_0 .net *"_ivl_6", 0 0, L_00000298834533d0;  1 drivers
S_00000298832def70 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f3a0 .param/l "i" 0 5 102, +C4<010000>;
S_00000298832de480 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832def70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883451fb0 .functor AND 1, L_000002988337be20, L_000002988337b420, C4<1>, C4<1>;
L_0000029883452020 .functor AND 1, L_000002988337b420, L_000002988337c500, C4<1>, C4<1>;
L_0000029883453440 .functor OR 1, L_0000029883451fb0, L_0000029883452020, C4<0>, C4<0>;
L_0000029883452f70 .functor AND 1, L_000002988337be20, L_000002988337c500, C4<1>, C4<1>;
L_00000298834521e0 .functor OR 1, L_0000029883453440, L_0000029883452f70, C4<0>, C4<0>;
L_0000029883452fe0 .functor XOR 1, L_000002988337be20, L_000002988337b420, C4<0>, C4<0>;
L_00000298834530c0 .functor XOR 1, L_0000029883452fe0, L_000002988337c500, C4<0>, C4<0>;
v00000298832c6b20_0 .net "Debe", 0 0, L_00000298834521e0;  1 drivers
v00000298832c72a0_0 .net "Din", 0 0, L_000002988337c500;  1 drivers
v00000298832c7340_0 .net "Dout", 0 0, L_00000298834530c0;  1 drivers
v00000298832c69e0_0 .net "Ri", 0 0, L_000002988337b420;  1 drivers
v00000298832c8c40_0 .net "Si", 0 0, L_000002988337be20;  1 drivers
v00000298832c8a60_0 .net *"_ivl_0", 0 0, L_0000029883451fb0;  1 drivers
v00000298832c7fc0_0 .net *"_ivl_10", 0 0, L_0000029883452fe0;  1 drivers
v00000298832c89c0_0 .net *"_ivl_2", 0 0, L_0000029883452020;  1 drivers
v00000298832c73e0_0 .net *"_ivl_4", 0 0, L_0000029883453440;  1 drivers
v00000298832c78e0_0 .net *"_ivl_6", 0 0, L_0000029883452f70;  1 drivers
S_00000298832de160 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319fc20 .param/l "i" 0 5 102, +C4<010001>;
S_00000298832df420 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832de160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834531a0 .functor AND 1, L_000002988337a160, L_000002988337b4c0, C4<1>, C4<1>;
L_0000029883452480 .functor AND 1, L_000002988337b4c0, L_000002988337a3e0, C4<1>, C4<1>;
L_00000298834524f0 .functor OR 1, L_00000298834531a0, L_0000029883452480, C4<0>, C4<0>;
L_0000029883453130 .functor AND 1, L_000002988337a160, L_000002988337a3e0, C4<1>, C4<1>;
L_0000029883452640 .functor OR 1, L_00000298834524f0, L_0000029883453130, C4<0>, C4<0>;
L_00000298834545c0 .functor XOR 1, L_000002988337a160, L_000002988337b4c0, C4<0>, C4<0>;
L_0000029883453c20 .functor XOR 1, L_00000298834545c0, L_000002988337a3e0, C4<0>, C4<0>;
v00000298832c7700_0 .net "Debe", 0 0, L_0000029883452640;  1 drivers
v00000298832c6d00_0 .net "Din", 0 0, L_000002988337a3e0;  1 drivers
v00000298832c8b00_0 .net "Dout", 0 0, L_0000029883453c20;  1 drivers
v00000298832c6800_0 .net "Ri", 0 0, L_000002988337b4c0;  1 drivers
v00000298832c7520_0 .net "Si", 0 0, L_000002988337a160;  1 drivers
v00000298832c68a0_0 .net *"_ivl_0", 0 0, L_00000298834531a0;  1 drivers
v00000298832c8920_0 .net *"_ivl_10", 0 0, L_00000298834545c0;  1 drivers
v00000298832c82e0_0 .net *"_ivl_2", 0 0, L_0000029883452480;  1 drivers
v00000298832c8600_0 .net *"_ivl_4", 0 0, L_00000298834524f0;  1 drivers
v00000298832c6da0_0 .net *"_ivl_6", 0 0, L_0000029883453130;  1 drivers
S_00000298832df5b0 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319fe60 .param/l "i" 0 5 102, +C4<010010>;
S_00000298832df290 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832df5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883454b70 .functor AND 1, L_000002988337c140, L_000002988337b560, C4<1>, C4<1>;
L_0000029883454e10 .functor AND 1, L_000002988337b560, L_000002988337c820, C4<1>, C4<1>;
L_0000029883453fa0 .functor OR 1, L_0000029883454b70, L_0000029883454e10, C4<0>, C4<0>;
L_0000029883454c50 .functor AND 1, L_000002988337c140, L_000002988337c820, C4<1>, C4<1>;
L_0000029883453f30 .functor OR 1, L_0000029883453fa0, L_0000029883454c50, C4<0>, C4<0>;
L_0000029883453910 .functor XOR 1, L_000002988337c140, L_000002988337b560, C4<0>, C4<0>;
L_0000029883453520 .functor XOR 1, L_0000029883453910, L_000002988337c820, C4<0>, C4<0>;
v00000298832c8d80_0 .net "Debe", 0 0, L_0000029883453f30;  1 drivers
v00000298832c7ca0_0 .net "Din", 0 0, L_000002988337c820;  1 drivers
v00000298832c75c0_0 .net "Dout", 0 0, L_0000029883453520;  1 drivers
v00000298832c7660_0 .net "Ri", 0 0, L_000002988337b560;  1 drivers
v00000298832c6f80_0 .net "Si", 0 0, L_000002988337c140;  1 drivers
v00000298832c7980_0 .net *"_ivl_0", 0 0, L_0000029883454b70;  1 drivers
v00000298832c6e40_0 .net *"_ivl_10", 0 0, L_0000029883453910;  1 drivers
v00000298832c7020_0 .net *"_ivl_2", 0 0, L_0000029883454e10;  1 drivers
v00000298832c7de0_0 .net *"_ivl_4", 0 0, L_0000029883453fa0;  1 drivers
v00000298832c7d40_0 .net *"_ivl_6", 0 0, L_0000029883454c50;  1 drivers
S_00000298832df100 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f1e0 .param/l "i" 0 5 102, +C4<010011>;
S_00000298832ddfd0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832df100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883454cc0 .functor AND 1, L_000002988337ae80, L_000002988337bc40, C4<1>, C4<1>;
L_0000029883454be0 .functor AND 1, L_000002988337bc40, L_000002988337bce0, C4<1>, C4<1>;
L_00000298834546a0 .functor OR 1, L_0000029883454cc0, L_0000029883454be0, C4<0>, C4<0>;
L_0000029883454b00 .functor AND 1, L_000002988337ae80, L_000002988337bce0, C4<1>, C4<1>;
L_0000029883453600 .functor OR 1, L_00000298834546a0, L_0000029883454b00, C4<0>, C4<0>;
L_0000029883453980 .functor XOR 1, L_000002988337ae80, L_000002988337bc40, C4<0>, C4<0>;
L_00000298834547f0 .functor XOR 1, L_0000029883453980, L_000002988337bce0, C4<0>, C4<0>;
v00000298832c77a0_0 .net "Debe", 0 0, L_0000029883453600;  1 drivers
v00000298832c6c60_0 .net "Din", 0 0, L_000002988337bce0;  1 drivers
v00000298832c6bc0_0 .net "Dout", 0 0, L_00000298834547f0;  1 drivers
v00000298832c7840_0 .net "Ri", 0 0, L_000002988337bc40;  1 drivers
v00000298832c84c0_0 .net "Si", 0 0, L_000002988337ae80;  1 drivers
v00000298832c8560_0 .net *"_ivl_0", 0 0, L_0000029883454cc0;  1 drivers
v00000298832c7a20_0 .net *"_ivl_10", 0 0, L_0000029883453980;  1 drivers
v00000298832c7ac0_0 .net *"_ivl_2", 0 0, L_0000029883454be0;  1 drivers
v00000298832c6ee0_0 .net *"_ivl_4", 0 0, L_00000298834546a0;  1 drivers
v00000298832c86a0_0 .net *"_ivl_6", 0 0, L_0000029883454b00;  1 drivers
S_00000298832deac0 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f260 .param/l "i" 0 5 102, +C4<010100>;
S_00000298832de930 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832deac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834539f0 .functor AND 1, L_000002988337c5a0, L_000002988337aa20, C4<1>, C4<1>;
L_0000029883453750 .functor AND 1, L_000002988337aa20, L_000002988337b600, C4<1>, C4<1>;
L_0000029883453ec0 .functor OR 1, L_00000298834539f0, L_0000029883453750, C4<0>, C4<0>;
L_0000029883453a60 .functor AND 1, L_000002988337c5a0, L_000002988337b600, C4<1>, C4<1>;
L_0000029883454a90 .functor OR 1, L_0000029883453ec0, L_0000029883453a60, C4<0>, C4<0>;
L_00000298834540f0 .functor XOR 1, L_000002988337c5a0, L_000002988337aa20, C4<0>, C4<0>;
L_0000029883454630 .functor XOR 1, L_00000298834540f0, L_000002988337b600, C4<0>, C4<0>;
v00000298832c8e20_0 .net "Debe", 0 0, L_0000029883454a90;  1 drivers
v00000298832c8380_0 .net "Din", 0 0, L_000002988337b600;  1 drivers
v00000298832c8420_0 .net "Dout", 0 0, L_0000029883454630;  1 drivers
v00000298832c7e80_0 .net "Ri", 0 0, L_000002988337aa20;  1 drivers
v00000298832c7b60_0 .net "Si", 0 0, L_000002988337c5a0;  1 drivers
v00000298832c7f20_0 .net *"_ivl_0", 0 0, L_00000298834539f0;  1 drivers
v00000298832c7c00_0 .net *"_ivl_10", 0 0, L_00000298834540f0;  1 drivers
v00000298832c8060_0 .net *"_ivl_2", 0 0, L_0000029883453750;  1 drivers
v00000298832c70c0_0 .net *"_ivl_4", 0 0, L_0000029883453ec0;  1 drivers
v00000298832c8100_0 .net *"_ivl_6", 0 0, L_0000029883453a60;  1 drivers
S_00000298832dd800 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_000002988319f4e0 .param/l "i" 0 5 102, +C4<010101>;
S_00000298832de610 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dd800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883454860 .functor AND 1, L_000002988337c6e0, L_000002988337b7e0, C4<1>, C4<1>;
L_00000298834549b0 .functor AND 1, L_000002988337b7e0, L_000002988337bf60, C4<1>, C4<1>;
L_0000029883454470 .functor OR 1, L_0000029883454860, L_00000298834549b0, C4<0>, C4<0>;
L_0000029883453d70 .functor AND 1, L_000002988337c6e0, L_000002988337bf60, C4<1>, C4<1>;
L_0000029883453b40 .functor OR 1, L_0000029883454470, L_0000029883453d70, C4<0>, C4<0>;
L_0000029883453670 .functor XOR 1, L_000002988337c6e0, L_000002988337b7e0, C4<0>, C4<0>;
L_0000029883453830 .functor XOR 1, L_0000029883453670, L_000002988337bf60, C4<0>, C4<0>;
v00000298832c81a0_0 .net "Debe", 0 0, L_0000029883453b40;  1 drivers
v00000298832c8240_0 .net "Din", 0 0, L_000002988337bf60;  1 drivers
v00000298832c8740_0 .net "Dout", 0 0, L_0000029883453830;  1 drivers
v00000298832c8ba0_0 .net "Ri", 0 0, L_000002988337b7e0;  1 drivers
v00000298832c8ec0_0 .net "Si", 0 0, L_000002988337c6e0;  1 drivers
v00000298832c8f60_0 .net *"_ivl_0", 0 0, L_0000029883454860;  1 drivers
v00000298832c6a80_0 .net *"_ivl_10", 0 0, L_0000029883453670;  1 drivers
v00000298832ca2c0_0 .net *"_ivl_2", 0 0, L_00000298834549b0;  1 drivers
v00000298832caea0_0 .net *"_ivl_4", 0 0, L_0000029883454470;  1 drivers
v00000298832c9e60_0 .net *"_ivl_6", 0 0, L_0000029883453d70;  1 drivers
S_00000298832dd990 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_00000298831a0e60 .param/l "i" 0 5 102, +C4<010110>;
S_00000298832ddb20 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832dd990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834534b0 .functor AND 1, L_000002988337c3c0, L_000002988337a480, C4<1>, C4<1>;
L_0000029883454010 .functor AND 1, L_000002988337a480, L_000002988337c000, C4<1>, C4<1>;
L_0000029883453c90 .functor OR 1, L_00000298834534b0, L_0000029883454010, C4<0>, C4<0>;
L_0000029883454710 .functor AND 1, L_000002988337c3c0, L_000002988337c000, C4<1>, C4<1>;
L_0000029883454d30 .functor OR 1, L_0000029883453c90, L_0000029883454710, C4<0>, C4<0>;
L_0000029883453de0 .functor XOR 1, L_000002988337c3c0, L_000002988337a480, C4<0>, C4<0>;
L_0000029883454080 .functor XOR 1, L_0000029883453de0, L_000002988337c000, C4<0>, C4<0>;
v00000298832c9f00_0 .net "Debe", 0 0, L_0000029883454d30;  1 drivers
v00000298832caa40_0 .net "Din", 0 0, L_000002988337c000;  1 drivers
v00000298832cb440_0 .net "Dout", 0 0, L_0000029883454080;  1 drivers
v00000298832c9fa0_0 .net "Ri", 0 0, L_000002988337a480;  1 drivers
v00000298832cae00_0 .net "Si", 0 0, L_000002988337c3c0;  1 drivers
v00000298832ca040_0 .net *"_ivl_0", 0 0, L_00000298834534b0;  1 drivers
v00000298832cb4e0_0 .net *"_ivl_10", 0 0, L_0000029883453de0;  1 drivers
v00000298832ca680_0 .net *"_ivl_2", 0 0, L_0000029883454010;  1 drivers
v00000298832caae0_0 .net *"_ivl_4", 0 0, L_0000029883453c90;  1 drivers
v00000298832ca4a0_0 .net *"_ivl_6", 0 0, L_0000029883454710;  1 drivers
S_00000298832de7a0 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_00000298831a0ea0 .param/l "i" 0 5 102, +C4<010111>;
S_00000298832dec50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832de7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883453ad0 .functor AND 1, L_000002988337c640, L_000002988337af20, C4<1>, C4<1>;
L_00000298834538a0 .functor AND 1, L_000002988337af20, L_000002988337b740, C4<1>, C4<1>;
L_0000029883453bb0 .functor OR 1, L_0000029883453ad0, L_00000298834538a0, C4<0>, C4<0>;
L_0000029883454160 .functor AND 1, L_000002988337c640, L_000002988337b740, C4<1>, C4<1>;
L_00000298834548d0 .functor OR 1, L_0000029883453bb0, L_0000029883454160, C4<0>, C4<0>;
L_0000029883454400 .functor XOR 1, L_000002988337c640, L_000002988337af20, C4<0>, C4<0>;
L_00000298834536e0 .functor XOR 1, L_0000029883454400, L_000002988337b740, C4<0>, C4<0>;
v00000298832c9be0_0 .net "Debe", 0 0, L_00000298834548d0;  1 drivers
v00000298832c9460_0 .net "Din", 0 0, L_000002988337b740;  1 drivers
v00000298832ca900_0 .net "Dout", 0 0, L_00000298834536e0;  1 drivers
v00000298832c9000_0 .net "Ri", 0 0, L_000002988337af20;  1 drivers
v00000298832c9280_0 .net "Si", 0 0, L_000002988337c640;  1 drivers
v00000298832ca400_0 .net *"_ivl_0", 0 0, L_0000029883453ad0;  1 drivers
v00000298832ca720_0 .net *"_ivl_10", 0 0, L_0000029883454400;  1 drivers
v00000298832c9320_0 .net *"_ivl_2", 0 0, L_00000298834538a0;  1 drivers
v00000298832c9960_0 .net *"_ivl_4", 0 0, L_0000029883453bb0;  1 drivers
v00000298832ca9a0_0 .net *"_ivl_6", 0 0, L_0000029883454160;  1 drivers
S_00000298832ddcb0 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_00000298832da2d0;
 .timescale -9 -12;
P_00000298831a05a0 .param/l "i" 0 5 102, +C4<011000>;
S_00000298832dde40 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298832ddcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834537c0 .functor AND 1, L_000002988337a660, L_000002988337ba60, C4<1>, C4<1>;
L_0000029883453d00 .functor AND 1, L_000002988337ba60, L_000002988337b880, C4<1>, C4<1>;
L_00000298834541d0 .functor OR 1, L_00000298834537c0, L_0000029883453d00, C4<0>, C4<0>;
L_0000029883454940 .functor AND 1, L_000002988337a660, L_000002988337b880, C4<1>, C4<1>;
L_0000029883454e80 .functor OR 1, L_00000298834541d0, L_0000029883454940, C4<0>, C4<0>;
L_0000029883454da0 .functor XOR 1, L_000002988337a660, L_000002988337ba60, C4<0>, C4<0>;
L_0000029883454ef0 .functor XOR 1, L_0000029883454da0, L_000002988337b880, C4<0>, C4<0>;
v00000298832cac20_0 .net "Debe", 0 0, L_0000029883454e80;  1 drivers
v00000298832cb120_0 .net "Din", 0 0, L_000002988337b880;  1 drivers
v00000298832c9c80_0 .net "Dout", 0 0, L_0000029883454ef0;  1 drivers
v00000298832ca540_0 .net "Ri", 0 0, L_000002988337ba60;  1 drivers
v00000298832cab80_0 .net "Si", 0 0, L_000002988337a660;  1 drivers
v00000298832c93c0_0 .net *"_ivl_0", 0 0, L_00000298834537c0;  1 drivers
v00000298832ca360_0 .net *"_ivl_10", 0 0, L_0000029883454da0;  1 drivers
v00000298832cb580_0 .net *"_ivl_2", 0 0, L_0000029883453d00;  1 drivers
v00000298832ca5e0_0 .net *"_ivl_4", 0 0, L_00000298834541d0;  1 drivers
v00000298832cafe0_0 .net *"_ivl_6", 0 0, L_0000029883454940;  1 drivers
S_00000298832e0620 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_00000298832da2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000029882d3bd80 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000029882d3bdb8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000029882d3bdf0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_0000029882d3be28 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_0000029883453e50 .functor NOT 1, L_000002988337e300, C4<0>, C4<0>, C4<0>;
L_0000029883454240 .functor OR 1, L_000002988337dea0, L_000002988337cb40, C4<0>, C4<0>;
L_00000298834542b0 .functor AND 1, L_000002988337e260, L_0000029883454240, C4<1>, C4<1>;
v00000298832ca7c0_0 .net *"_ivl_11", 22 0, L_000002988337e4e0;  1 drivers
v00000298832c9140_0 .net *"_ivl_12", 23 0, L_000002988337cdc0;  1 drivers
L_00000298833f6c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298832ca0e0_0 .net *"_ivl_15", 0 0, L_00000298833f6c40;  1 drivers
v00000298832c91e0_0 .net *"_ivl_17", 0 0, L_000002988337cb40;  1 drivers
v00000298832cb620_0 .net *"_ivl_19", 0 0, L_0000029883454240;  1 drivers
v00000298832cb260_0 .net *"_ivl_21", 0 0, L_00000298834542b0;  1 drivers
L_00000298833f6c88 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000298832c90a0_0 .net/2u *"_ivl_22", 23 0, L_00000298833f6c88;  1 drivers
L_00000298833f6cd0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000298832c9a00_0 .net/2u *"_ivl_24", 23 0, L_00000298833f6cd0;  1 drivers
v00000298832ca860_0 .net *"_ivl_26", 23 0, L_000002988337eee0;  1 drivers
v00000298832cacc0_0 .net *"_ivl_3", 3 0, L_000002988337e120;  1 drivers
v00000298832cad60_0 .net *"_ivl_33", 0 0, L_000002988337e6c0;  1 drivers
v00000298832c9d20_0 .net *"_ivl_34", 7 0, L_000002988337d860;  1 drivers
L_00000298833f6d18 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000298832c98c0_0 .net *"_ivl_37", 6 0, L_00000298833f6d18;  1 drivers
v00000298832c9aa0_0 .net *"_ivl_7", 0 0, L_000002988337e300;  1 drivers
v00000298832c9dc0_0 .net "boolean", 0 0, L_000002988337dea0;  1 drivers
v00000298832cb6c0_0 .net "exp", 7 0, L_000002988337e1c0;  alias, 1 drivers
v00000298832c9b40_0 .net "exp_round", 7 0, L_000002988337dae0;  alias, 1 drivers
v00000298832c9500_0 .net "guard", 0 0, L_000002988337e260;  1 drivers
v00000298832ca180_0 .net "is_even", 0 0, L_0000029883453e50;  1 drivers
v00000298832cb300_0 .net "ms", 27 0, L_000002988337e760;  1 drivers
v00000298832c95a0_0 .net "ms_round", 22 0, L_000002988337e620;  alias, 1 drivers
v00000298832cb760_0 .net "temp", 23 0, L_000002988337e3a0;  1 drivers
L_000002988337e260 .part L_000002988337e760, 4, 1;
L_000002988337e120 .part L_000002988337e760, 0, 4;
L_000002988337dea0 .reduce/or L_000002988337e120;
L_000002988337e300 .part L_000002988337e760, 5, 1;
L_000002988337e4e0 .part L_000002988337e760, 5, 23;
L_000002988337cdc0 .concat [ 23 1 0 0], L_000002988337e4e0, L_00000298833f6c40;
L_000002988337cb40 .reduce/nor L_0000029883453e50;
L_000002988337eee0 .functor MUXZ 24, L_00000298833f6cd0, L_00000298833f6c88, L_00000298834542b0, C4<>;
L_000002988337e3a0 .arith/sum 24, L_000002988337cdc0, L_000002988337eee0;
L_000002988337e620 .part L_000002988337e3a0, 0, 23;
L_000002988337e6c0 .part L_000002988337e3a0, 23, 1;
L_000002988337d860 .concat [ 1 7 0 0], L_000002988337e6c0, L_00000298833f6d18;
L_000002988337dae0 .arith/sum 8, L_000002988337e1c0, L_000002988337d860;
S_00000298832e1110 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_0000029882ce9300;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000029882d3be70 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000029882d3bea8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000029882d3bee0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v00000298832f8660_0 .net "Debe", 8 0, L_0000029883396f40;  1 drivers
v00000298832f8ca0_0 .net "F", 7 0, L_00000298833976c0;  alias, 1 drivers
v00000298832f82a0_0 .net "R", 7 0, L_0000029883393160;  alias, 1 drivers
v00000298832f8e80_0 .net "S", 7 0, L_0000029883395460;  alias, 1 drivers
L_00000298833f67c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298832fa0a0_0 .net/2u *"_ivl_60", 0 0, L_00000298833f67c0;  1 drivers
L_0000029883395aa0 .part L_0000029883395460, 0, 1;
L_0000029883396680 .part L_0000029883393160, 0, 1;
L_00000298833971c0 .part L_0000029883396f40, 0, 1;
L_0000029883397ee0 .part L_0000029883395460, 1, 1;
L_0000029883396a40 .part L_0000029883393160, 1, 1;
L_0000029883397080 .part L_0000029883396f40, 1, 1;
L_0000029883396fe0 .part L_0000029883395460, 2, 1;
L_0000029883397760 .part L_0000029883393160, 2, 1;
L_0000029883395b40 .part L_0000029883396f40, 2, 1;
L_0000029883397e40 .part L_0000029883395460, 3, 1;
L_0000029883396180 .part L_0000029883393160, 3, 1;
L_0000029883396d60 .part L_0000029883396f40, 3, 1;
L_0000029883397f80 .part L_0000029883395460, 4, 1;
L_0000029883395d20 .part L_0000029883393160, 4, 1;
L_0000029883395dc0 .part L_0000029883396f40, 4, 1;
L_0000029883396900 .part L_0000029883395460, 5, 1;
L_0000029883396e00 .part L_0000029883393160, 5, 1;
L_0000029883397580 .part L_0000029883396f40, 5, 1;
L_0000029883395c80 .part L_0000029883395460, 6, 1;
L_0000029883395be0 .part L_0000029883393160, 6, 1;
L_0000029883396720 .part L_0000029883396f40, 6, 1;
L_0000029883397da0 .part L_0000029883395460, 7, 1;
L_0000029883396220 .part L_0000029883393160, 7, 1;
L_0000029883396ea0 .part L_0000029883396f40, 7, 1;
LS_00000298833976c0_0_0 .concat8 [ 1 1 1 1], L_00000298831dc020, L_00000298831dbc30, L_00000298831d5250, L_00000298831d4990;
LS_00000298833976c0_0_4 .concat8 [ 1 1 1 1], L_00000298831d5950, L_00000298831d56b0, L_00000298831d4a70, L_00000298831d4530;
L_00000298833976c0 .concat8 [ 4 4 0 0], LS_00000298833976c0_0_0, LS_00000298833976c0_0_4;
LS_0000029883396f40_0_0 .concat8 [ 1 1 1 1], L_00000298833f67c0, L_00000298831dbae0, L_00000298831dba70, L_00000298831db300;
LS_0000029883396f40_0_4 .concat8 [ 1 1 1 1], L_00000298831d59c0, L_00000298831d4fb0, L_00000298831d5560, L_00000298831d52c0;
LS_0000029883396f40_0_8 .concat8 [ 1 0 0 0], L_00000298831d5790;
L_0000029883396f40 .concat8 [ 4 4 1 0], LS_0000029883396f40_0_0, LS_0000029883396f40_0_4, LS_0000029883396f40_0_8;
S_00000298832e0170 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000298832e1110;
 .timescale -9 -12;
P_00000298831a0660 .param/l "i" 0 5 28, +C4<00>;
S_00000298832e0c60 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832e0170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298831dbd80 .functor NOT 1, L_0000029883395aa0, C4<0>, C4<0>, C4<0>;
L_00000298831db5a0 .functor AND 1, L_00000298831dbd80, L_0000029883396680, C4<1>, C4<1>;
L_00000298831dbdf0 .functor NOT 1, L_0000029883395aa0, C4<0>, C4<0>, C4<0>;
L_00000298831db840 .functor AND 1, L_00000298831dbdf0, L_00000298833971c0, C4<1>, C4<1>;
L_00000298831db610 .functor OR 1, L_00000298831db5a0, L_00000298831db840, C4<0>, C4<0>;
L_00000298831dbed0 .functor AND 1, L_0000029883396680, L_00000298833971c0, C4<1>, C4<1>;
L_00000298831dbae0 .functor OR 1, L_00000298831db610, L_00000298831dbed0, C4<0>, C4<0>;
L_00000298831dbfb0 .functor XOR 1, L_0000029883395aa0, L_0000029883396680, C4<0>, C4<0>;
L_00000298831dc020 .functor XOR 1, L_00000298831dbfb0, L_00000298833971c0, C4<0>, C4<0>;
v00000298832cd420_0 .net "Debe", 0 0, L_00000298831dbae0;  1 drivers
v00000298832cca20_0 .net "Din", 0 0, L_00000298833971c0;  1 drivers
v00000298832cd4c0_0 .net "Dout", 0 0, L_00000298831dc020;  1 drivers
v00000298832cd2e0_0 .net "Ri", 0 0, L_0000029883396680;  1 drivers
v00000298832cb800_0 .net "Si", 0 0, L_0000029883395aa0;  1 drivers
v00000298832cc200_0 .net *"_ivl_0", 0 0, L_00000298831dbd80;  1 drivers
v00000298832ccde0_0 .net *"_ivl_10", 0 0, L_00000298831dbed0;  1 drivers
v00000298832cd6a0_0 .net *"_ivl_14", 0 0, L_00000298831dbfb0;  1 drivers
v00000298832cd060_0 .net *"_ivl_2", 0 0, L_00000298831db5a0;  1 drivers
v00000298832cc5c0_0 .net *"_ivl_4", 0 0, L_00000298831dbdf0;  1 drivers
v00000298832cc340_0 .net *"_ivl_6", 0 0, L_00000298831db840;  1 drivers
v00000298832cc660_0 .net *"_ivl_8", 0 0, L_00000298831db610;  1 drivers
S_00000298832dfb30 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000298832e1110;
 .timescale -9 -12;
P_00000298831a09e0 .param/l "i" 0 5 28, +C4<01>;
S_00000298832e0df0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832dfb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298831dbca0 .functor NOT 1, L_0000029883397ee0, C4<0>, C4<0>, C4<0>;
L_00000298831db920 .functor AND 1, L_00000298831dbca0, L_0000029883396a40, C4<1>, C4<1>;
L_00000298831dc090 .functor NOT 1, L_0000029883397ee0, C4<0>, C4<0>, C4<0>;
L_00000298831db990 .functor AND 1, L_00000298831dc090, L_0000029883397080, C4<1>, C4<1>;
L_00000298831db530 .functor OR 1, L_00000298831db920, L_00000298831db990, C4<0>, C4<0>;
L_00000298831db450 .functor AND 1, L_0000029883396a40, L_0000029883397080, C4<1>, C4<1>;
L_00000298831dba70 .functor OR 1, L_00000298831db530, L_00000298831db450, C4<0>, C4<0>;
L_00000298831dbb50 .functor XOR 1, L_0000029883397ee0, L_0000029883396a40, C4<0>, C4<0>;
L_00000298831dbc30 .functor XOR 1, L_00000298831dbb50, L_0000029883397080, C4<0>, C4<0>;
v00000298832cba80_0 .net "Debe", 0 0, L_00000298831dba70;  1 drivers
v00000298832cbe40_0 .net "Din", 0 0, L_0000029883397080;  1 drivers
v00000298832cbbc0_0 .net "Dout", 0 0, L_00000298831dbc30;  1 drivers
v00000298832cbc60_0 .net "Ri", 0 0, L_0000029883396a40;  1 drivers
v00000298832cc020_0 .net "Si", 0 0, L_0000029883397ee0;  1 drivers
v00000298832cc700_0 .net *"_ivl_0", 0 0, L_00000298831dbca0;  1 drivers
v00000298832cc840_0 .net *"_ivl_10", 0 0, L_00000298831db450;  1 drivers
v00000298832ccac0_0 .net *"_ivl_14", 0 0, L_00000298831dbb50;  1 drivers
v00000298832ccc00_0 .net *"_ivl_2", 0 0, L_00000298831db920;  1 drivers
v00000298832ccca0_0 .net *"_ivl_4", 0 0, L_00000298831dc090;  1 drivers
v00000298832cce80_0 .net *"_ivl_6", 0 0, L_00000298831db990;  1 drivers
v00000298832ccf20_0 .net *"_ivl_8", 0 0, L_00000298831db530;  1 drivers
S_00000298832dffe0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000298832e1110;
 .timescale -9 -12;
P_00000298831a0aa0 .param/l "i" 0 5 28, +C4<010>;
S_00000298832e0490 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832dffe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298831dbd10 .functor NOT 1, L_0000029883396fe0, C4<0>, C4<0>, C4<0>;
L_00000298831dc100 .functor AND 1, L_00000298831dbd10, L_0000029883397760, C4<1>, C4<1>;
L_00000298831dc170 .functor NOT 1, L_0000029883396fe0, C4<0>, C4<0>, C4<0>;
L_00000298831db3e0 .functor AND 1, L_00000298831dc170, L_0000029883395b40, C4<1>, C4<1>;
L_00000298831db4c0 .functor OR 1, L_00000298831dc100, L_00000298831db3e0, C4<0>, C4<0>;
L_00000298831dc1e0 .functor AND 1, L_0000029883397760, L_0000029883395b40, C4<1>, C4<1>;
L_00000298831db300 .functor OR 1, L_00000298831db4c0, L_00000298831dc1e0, C4<0>, C4<0>;
L_00000298831d48b0 .functor XOR 1, L_0000029883396fe0, L_0000029883397760, C4<0>, C4<0>;
L_00000298831d5250 .functor XOR 1, L_00000298831d48b0, L_0000029883395b40, C4<0>, C4<0>;
v00000298832cd1a0_0 .net "Debe", 0 0, L_00000298831db300;  1 drivers
v00000298832cd380_0 .net "Din", 0 0, L_0000029883395b40;  1 drivers
v00000298832ad9e0_0 .net "Dout", 0 0, L_00000298831d5250;  1 drivers
v00000298832af600_0 .net "Ri", 0 0, L_0000029883397760;  1 drivers
v00000298832af7e0_0 .net "Si", 0 0, L_0000029883396fe0;  1 drivers
v00000298832af100_0 .net *"_ivl_0", 0 0, L_00000298831dbd10;  1 drivers
v00000298832af920_0 .net *"_ivl_10", 0 0, L_00000298831dc1e0;  1 drivers
v00000298832ae340_0 .net *"_ivl_14", 0 0, L_00000298831d48b0;  1 drivers
v00000298832ae2a0_0 .net *"_ivl_2", 0 0, L_00000298831dc100;  1 drivers
v00000298832afce0_0 .net *"_ivl_4", 0 0, L_00000298831dc170;  1 drivers
v00000298832af060_0 .net *"_ivl_6", 0 0, L_00000298831db3e0;  1 drivers
v00000298832ae3e0_0 .net *"_ivl_8", 0 0, L_00000298831db4c0;  1 drivers
S_00000298832e0940 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000298832e1110;
 .timescale -9 -12;
P_00000298831a0da0 .param/l "i" 0 5 28, +C4<011>;
S_00000298832e15c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832e0940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298831d5100 .functor NOT 1, L_0000029883397e40, C4<0>, C4<0>, C4<0>;
L_00000298831d5a30 .functor AND 1, L_00000298831d5100, L_0000029883396180, C4<1>, C4<1>;
L_00000298831d4df0 .functor NOT 1, L_0000029883397e40, C4<0>, C4<0>, C4<0>;
L_00000298831d54f0 .functor AND 1, L_00000298831d4df0, L_0000029883396d60, C4<1>, C4<1>;
L_00000298831d5b80 .functor OR 1, L_00000298831d5a30, L_00000298831d54f0, C4<0>, C4<0>;
L_00000298831d47d0 .functor AND 1, L_0000029883396180, L_0000029883396d60, C4<1>, C4<1>;
L_00000298831d59c0 .functor OR 1, L_00000298831d5b80, L_00000298831d47d0, C4<0>, C4<0>;
L_00000298831d4840 .functor XOR 1, L_0000029883397e40, L_0000029883396180, C4<0>, C4<0>;
L_00000298831d4990 .functor XOR 1, L_00000298831d4840, L_0000029883396d60, C4<0>, C4<0>;
v00000298832ae480_0 .net "Debe", 0 0, L_00000298831d59c0;  1 drivers
v00000298832aec00_0 .net "Din", 0 0, L_0000029883396d60;  1 drivers
v00000298832af6a0_0 .net "Dout", 0 0, L_00000298831d4990;  1 drivers
v00000298832af740_0 .net "Ri", 0 0, L_0000029883396180;  1 drivers
v00000298832afa60_0 .net "Si", 0 0, L_0000029883397e40;  1 drivers
v00000298832afe20_0 .net *"_ivl_0", 0 0, L_00000298831d5100;  1 drivers
v00000298832af880_0 .net *"_ivl_10", 0 0, L_00000298831d47d0;  1 drivers
v00000298832af1a0_0 .net *"_ivl_14", 0 0, L_00000298831d4840;  1 drivers
v00000298832ae520_0 .net *"_ivl_2", 0 0, L_00000298831d5a30;  1 drivers
v00000298832ae660_0 .net *"_ivl_4", 0 0, L_00000298831d4df0;  1 drivers
v00000298832af380_0 .net *"_ivl_6", 0 0, L_00000298831d54f0;  1 drivers
v00000298832af2e0_0 .net *"_ivl_8", 0 0, L_00000298831d5b80;  1 drivers
S_00000298832e0300 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000298832e1110;
 .timescale -9 -12;
P_00000298831a10a0 .param/l "i" 0 5 28, +C4<0100>;
S_00000298832e1430 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832e0300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298831d5720 .functor NOT 1, L_0000029883397f80, C4<0>, C4<0>, C4<0>;
L_00000298831d5170 .functor AND 1, L_00000298831d5720, L_0000029883395d20, C4<1>, C4<1>;
L_00000298831d5020 .functor NOT 1, L_0000029883397f80, C4<0>, C4<0>, C4<0>;
L_00000298831d4ca0 .functor AND 1, L_00000298831d5020, L_0000029883395dc0, C4<1>, C4<1>;
L_00000298831d5090 .functor OR 1, L_00000298831d5170, L_00000298831d4ca0, C4<0>, C4<0>;
L_00000298831d4d10 .functor AND 1, L_0000029883395d20, L_0000029883395dc0, C4<1>, C4<1>;
L_00000298831d4fb0 .functor OR 1, L_00000298831d5090, L_00000298831d4d10, C4<0>, C4<0>;
L_00000298831d4920 .functor XOR 1, L_0000029883397f80, L_0000029883395d20, C4<0>, C4<0>;
L_00000298831d5950 .functor XOR 1, L_00000298831d4920, L_0000029883395dc0, C4<0>, C4<0>;
v00000298832adbc0_0 .net "Debe", 0 0, L_00000298831d4fb0;  1 drivers
v00000298832ae5c0_0 .net "Din", 0 0, L_0000029883395dc0;  1 drivers
v00000298832aeca0_0 .net "Dout", 0 0, L_00000298831d5950;  1 drivers
v00000298832ad940_0 .net "Ri", 0 0, L_0000029883395d20;  1 drivers
v00000298832ae700_0 .net "Si", 0 0, L_0000029883397f80;  1 drivers
v00000298832afec0_0 .net *"_ivl_0", 0 0, L_00000298831d5720;  1 drivers
v00000298832ada80_0 .net *"_ivl_10", 0 0, L_00000298831d4d10;  1 drivers
v00000298832ad800_0 .net *"_ivl_14", 0 0, L_00000298831d4920;  1 drivers
v00000298832adb20_0 .net *"_ivl_2", 0 0, L_00000298831d5170;  1 drivers
v00000298832aeac0_0 .net *"_ivl_4", 0 0, L_00000298831d5020;  1 drivers
v00000298832adc60_0 .net *"_ivl_6", 0 0, L_00000298831d4ca0;  1 drivers
v00000298832ae7a0_0 .net *"_ivl_8", 0 0, L_00000298831d5090;  1 drivers
S_00000298832e07b0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_00000298832e1110;
 .timescale -9 -12;
P_00000298831a0ee0 .param/l "i" 0 5 28, +C4<0101>;
S_00000298832df810 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832e07b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298831d55d0 .functor NOT 1, L_0000029883396900, C4<0>, C4<0>, C4<0>;
L_00000298831d4370 .functor AND 1, L_00000298831d55d0, L_0000029883396e00, C4<1>, C4<1>;
L_00000298831d5aa0 .functor NOT 1, L_0000029883396900, C4<0>, C4<0>, C4<0>;
L_00000298831d4610 .functor AND 1, L_00000298831d5aa0, L_0000029883397580, C4<1>, C4<1>;
L_00000298831d4680 .functor OR 1, L_00000298831d4370, L_00000298831d4610, C4<0>, C4<0>;
L_00000298831d5cd0 .functor AND 1, L_0000029883396e00, L_0000029883397580, C4<1>, C4<1>;
L_00000298831d5560 .functor OR 1, L_00000298831d4680, L_00000298831d5cd0, C4<0>, C4<0>;
L_00000298831d45a0 .functor XOR 1, L_0000029883396900, L_0000029883396e00, C4<0>, C4<0>;
L_00000298831d56b0 .functor XOR 1, L_00000298831d45a0, L_0000029883397580, C4<0>, C4<0>;
v00000298832ae840_0 .net "Debe", 0 0, L_00000298831d5560;  1 drivers
v00000298832ae160_0 .net "Din", 0 0, L_0000029883397580;  1 drivers
v00000298832ae200_0 .net "Dout", 0 0, L_00000298831d56b0;  1 drivers
v00000298832af9c0_0 .net "Ri", 0 0, L_0000029883396e00;  1 drivers
v00000298832afc40_0 .net "Si", 0 0, L_0000029883396900;  1 drivers
v00000298832afb00_0 .net *"_ivl_0", 0 0, L_00000298831d55d0;  1 drivers
v00000298832ae0c0_0 .net *"_ivl_10", 0 0, L_00000298831d5cd0;  1 drivers
v00000298832ae020_0 .net *"_ivl_14", 0 0, L_00000298831d45a0;  1 drivers
v00000298832aef20_0 .net *"_ivl_2", 0 0, L_00000298831d4370;  1 drivers
v00000298832ad8a0_0 .net *"_ivl_4", 0 0, L_00000298831d5aa0;  1 drivers
v00000298832add00_0 .net *"_ivl_6", 0 0, L_00000298831d4610;  1 drivers
v00000298832ae8e0_0 .net *"_ivl_8", 0 0, L_00000298831d4680;  1 drivers
S_00000298832e0f80 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_00000298832e1110;
 .timescale -9 -12;
P_00000298831a1020 .param/l "i" 0 5 28, +C4<0110>;
S_00000298832df9a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832e0f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298831d5640 .functor NOT 1, L_0000029883395c80, C4<0>, C4<0>, C4<0>;
L_00000298831d4b50 .functor AND 1, L_00000298831d5640, L_0000029883395be0, C4<1>, C4<1>;
L_00000298831d51e0 .functor NOT 1, L_0000029883395c80, C4<0>, C4<0>, C4<0>;
L_00000298831d5b10 .functor AND 1, L_00000298831d51e0, L_0000029883396720, C4<1>, C4<1>;
L_00000298831d4450 .functor OR 1, L_00000298831d4b50, L_00000298831d5b10, C4<0>, C4<0>;
L_00000298831d4a00 .functor AND 1, L_0000029883395be0, L_0000029883396720, C4<1>, C4<1>;
L_00000298831d52c0 .functor OR 1, L_00000298831d4450, L_00000298831d4a00, C4<0>, C4<0>;
L_00000298831d5330 .functor XOR 1, L_0000029883395c80, L_0000029883395be0, C4<0>, C4<0>;
L_00000298831d4a70 .functor XOR 1, L_00000298831d5330, L_0000029883396720, C4<0>, C4<0>;
v00000298832adda0_0 .net "Debe", 0 0, L_00000298831d52c0;  1 drivers
v00000298832ae980_0 .net "Din", 0 0, L_0000029883396720;  1 drivers
v00000298832aefc0_0 .net "Dout", 0 0, L_00000298831d4a70;  1 drivers
v00000298832afd80_0 .net "Ri", 0 0, L_0000029883395be0;  1 drivers
v00000298832aea20_0 .net "Si", 0 0, L_0000029883395c80;  1 drivers
v00000298832aff60_0 .net *"_ivl_0", 0 0, L_00000298831d5640;  1 drivers
v00000298832adf80_0 .net *"_ivl_10", 0 0, L_00000298831d4a00;  1 drivers
v00000298832aeb60_0 .net *"_ivl_14", 0 0, L_00000298831d5330;  1 drivers
v00000298832aed40_0 .net *"_ivl_2", 0 0, L_00000298831d4b50;  1 drivers
v00000298832ade40_0 .net *"_ivl_4", 0 0, L_00000298831d51e0;  1 drivers
v00000298832aede0_0 .net *"_ivl_6", 0 0, L_00000298831d5b10;  1 drivers
v00000298832aee80_0 .net *"_ivl_8", 0 0, L_00000298831d4450;  1 drivers
S_00000298832e12a0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_00000298832e1110;
 .timescale -9 -12;
P_00000298831a1960 .param/l "i" 0 5 28, +C4<0111>;
S_00000298832dfcc0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832e12a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298831d4ae0 .functor NOT 1, L_0000029883397da0, C4<0>, C4<0>, C4<0>;
L_00000298831d46f0 .functor AND 1, L_00000298831d4ae0, L_0000029883396220, C4<1>, C4<1>;
L_00000298831d4d80 .functor NOT 1, L_0000029883397da0, C4<0>, C4<0>, C4<0>;
L_00000298831d53a0 .functor AND 1, L_00000298831d4d80, L_0000029883396ea0, C4<1>, C4<1>;
L_00000298831d4bc0 .functor OR 1, L_00000298831d46f0, L_00000298831d53a0, C4<0>, C4<0>;
L_00000298831d4f40 .functor AND 1, L_0000029883396220, L_0000029883396ea0, C4<1>, C4<1>;
L_00000298831d5790 .functor OR 1, L_00000298831d4bc0, L_00000298831d4f40, C4<0>, C4<0>;
L_00000298831d5410 .functor XOR 1, L_0000029883397da0, L_0000029883396220, C4<0>, C4<0>;
L_00000298831d4530 .functor XOR 1, L_00000298831d5410, L_0000029883396ea0, C4<0>, C4<0>;
v00000298832af240_0 .net "Debe", 0 0, L_00000298831d5790;  1 drivers
v00000298832adee0_0 .net "Din", 0 0, L_0000029883396ea0;  1 drivers
v00000298832af420_0 .net "Dout", 0 0, L_00000298831d4530;  1 drivers
v00000298832afba0_0 .net "Ri", 0 0, L_0000029883396220;  1 drivers
v00000298832af4c0_0 .net "Si", 0 0, L_0000029883397da0;  1 drivers
v00000298832af560_0 .net *"_ivl_0", 0 0, L_00000298831d4ae0;  1 drivers
v00000298832f9b00_0 .net *"_ivl_10", 0 0, L_00000298831d4f40;  1 drivers
v00000298832fa320_0 .net *"_ivl_14", 0 0, L_00000298831d5410;  1 drivers
v00000298832f8480_0 .net *"_ivl_2", 0 0, L_00000298831d46f0;  1 drivers
v00000298832f9ce0_0 .net *"_ivl_4", 0 0, L_00000298831d4d80;  1 drivers
v00000298832f9740_0 .net *"_ivl_6", 0 0, L_00000298831d53a0;  1 drivers
v00000298832fa140_0 .net *"_ivl_8", 0 0, L_00000298831d4bc0;  1 drivers
S_00000298832e0ad0 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_0000029882ce9300;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000029882d3bf20 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000029882d3bf58 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000029882d3bf90 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v00000298832fb900_0 .net "Debe", 8 0, L_0000029883397d00;  1 drivers
v00000298832fd020_0 .net "F", 7 0, L_0000029883396b80;  alias, 1 drivers
v00000298832fbfe0_0 .net "R", 7 0, L_0000029883395460;  alias, 1 drivers
v00000298832fb9a0_0 .net "S", 7 0, L_0000029883393160;  alias, 1 drivers
L_00000298833f6808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298832fc580_0 .net/2u *"_ivl_60", 0 0, L_00000298833f6808;  1 drivers
L_00000298833964a0 .part L_0000029883393160, 0, 1;
L_00000298833969a0 .part L_0000029883395460, 0, 1;
L_0000029883395e60 .part L_0000029883397d00, 0, 1;
L_0000029883397a80 .part L_0000029883393160, 1, 1;
L_0000029883397260 .part L_0000029883395460, 1, 1;
L_00000298833967c0 .part L_0000029883397d00, 1, 1;
L_0000029883396860 .part L_0000029883393160, 2, 1;
L_0000029883397120 .part L_0000029883395460, 2, 1;
L_0000029883396360 .part L_0000029883397d00, 2, 1;
L_00000298833973a0 .part L_0000029883393160, 3, 1;
L_00000298833974e0 .part L_0000029883395460, 3, 1;
L_0000029883396540 .part L_0000029883397d00, 3, 1;
L_0000029883398020 .part L_0000029883393160, 4, 1;
L_0000029883397300 .part L_0000029883395460, 4, 1;
L_0000029883397440 .part L_0000029883397d00, 4, 1;
L_0000029883397620 .part L_0000029883393160, 5, 1;
L_00000298833958c0 .part L_0000029883395460, 5, 1;
L_0000029883395f00 .part L_0000029883397d00, 5, 1;
L_00000298833962c0 .part L_0000029883393160, 6, 1;
L_00000298833965e0 .part L_0000029883395460, 6, 1;
L_0000029883396400 .part L_0000029883397d00, 6, 1;
L_0000029883396ae0 .part L_0000029883393160, 7, 1;
L_0000029883397800 .part L_0000029883395460, 7, 1;
L_00000298833978a0 .part L_0000029883397d00, 7, 1;
LS_0000029883396b80_0_0 .concat8 [ 1 1 1 1], L_00000298831d58e0, L_00000298831d6910, L_000002988344e820, L_000002988344e740;
LS_0000029883396b80_0_4 .concat8 [ 1 1 1 1], L_000002988344f850, L_000002988344e580, L_000002988344e900, L_000002988344fc40;
L_0000029883396b80 .concat8 [ 4 4 0 0], LS_0000029883396b80_0_0, LS_0000029883396b80_0_4;
LS_0000029883397d00_0_0 .concat8 [ 1 1 1 1], L_00000298833f6808, L_00000298831d5c60, L_00000298831d5e90, L_000002988344f700;
LS_0000029883397d00_0_4 .concat8 [ 1 1 1 1], L_000002988344f0e0, L_000002988344e0b0, L_000002988344e7b0, L_000002988344eb30;
LS_0000029883397d00_0_8 .concat8 [ 1 0 0 0], L_000002988344ec80;
L_0000029883397d00 .concat8 [ 4 4 1 0], LS_0000029883397d00_0_0, LS_0000029883397d00_0_4, LS_0000029883397d00_0_8;
S_00000298832dfe50 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000298832e0ad0;
 .timescale -9 -12;
P_00000298831a1d20 .param/l "i" 0 5 28, +C4<00>;
S_00000298833147e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298832dfe50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298831d43e0 .functor NOT 1, L_00000298833964a0, C4<0>, C4<0>, C4<0>;
L_00000298831d4760 .functor AND 1, L_00000298831d43e0, L_00000298833969a0, C4<1>, C4<1>;
L_00000298831d5bf0 .functor NOT 1, L_00000298833964a0, C4<0>, C4<0>, C4<0>;
L_00000298831d4c30 .functor AND 1, L_00000298831d5bf0, L_0000029883395e60, C4<1>, C4<1>;
L_00000298831d5480 .functor OR 1, L_00000298831d4760, L_00000298831d4c30, C4<0>, C4<0>;
L_00000298831d5800 .functor AND 1, L_00000298833969a0, L_0000029883395e60, C4<1>, C4<1>;
L_00000298831d5c60 .functor OR 1, L_00000298831d5480, L_00000298831d5800, C4<0>, C4<0>;
L_00000298831d5870 .functor XOR 1, L_00000298833964a0, L_00000298833969a0, C4<0>, C4<0>;
L_00000298831d58e0 .functor XOR 1, L_00000298831d5870, L_0000029883395e60, C4<0>, C4<0>;
v00000298832f99c0_0 .net "Debe", 0 0, L_00000298831d5c60;  1 drivers
v00000298832fa280_0 .net "Din", 0 0, L_0000029883395e60;  1 drivers
v00000298832f8840_0 .net "Dout", 0 0, L_00000298831d58e0;  1 drivers
v00000298832f9ec0_0 .net "Ri", 0 0, L_00000298833969a0;  1 drivers
v00000298832f8f20_0 .net "Si", 0 0, L_00000298833964a0;  1 drivers
v00000298832fa6e0_0 .net *"_ivl_0", 0 0, L_00000298831d43e0;  1 drivers
v00000298832f8fc0_0 .net *"_ivl_10", 0 0, L_00000298831d5800;  1 drivers
v00000298832fa780_0 .net *"_ivl_14", 0 0, L_00000298831d5870;  1 drivers
v00000298832f9380_0 .net *"_ivl_2", 0 0, L_00000298831d4760;  1 drivers
v00000298832f9a60_0 .net *"_ivl_4", 0 0, L_00000298831d5bf0;  1 drivers
v00000298832f8d40_0 .net *"_ivl_6", 0 0, L_00000298831d4c30;  1 drivers
v00000298832f8a20_0 .net *"_ivl_8", 0 0, L_00000298831d5480;  1 drivers
S_0000029883314c90 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000298832e0ad0;
 .timescale -9 -12;
P_00000298831a1420 .param/l "i" 0 5 28, +C4<01>;
S_00000298833144c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883314c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298831d4e60 .functor NOT 1, L_0000029883397a80, C4<0>, C4<0>, C4<0>;
L_00000298831d4ed0 .functor AND 1, L_00000298831d4e60, L_0000029883397260, C4<1>, C4<1>;
L_00000298831d5d40 .functor NOT 1, L_0000029883397a80, C4<0>, C4<0>, C4<0>;
L_00000298831d5db0 .functor AND 1, L_00000298831d5d40, L_00000298833967c0, C4<1>, C4<1>;
L_00000298831d5e20 .functor OR 1, L_00000298831d4ed0, L_00000298831d5db0, C4<0>, C4<0>;
L_00000298831d44c0 .functor AND 1, L_0000029883397260, L_00000298833967c0, C4<1>, C4<1>;
L_00000298831d5e90 .functor OR 1, L_00000298831d5e20, L_00000298831d44c0, C4<0>, C4<0>;
L_00000298831d4300 .functor XOR 1, L_0000029883397a80, L_0000029883397260, C4<0>, C4<0>;
L_00000298831d6910 .functor XOR 1, L_00000298831d4300, L_00000298833967c0, C4<0>, C4<0>;
v00000298832fa5a0_0 .net "Debe", 0 0, L_00000298831d5e90;  1 drivers
v00000298832fa640_0 .net "Din", 0 0, L_00000298833967c0;  1 drivers
v00000298832fa820_0 .net "Dout", 0 0, L_00000298831d6910;  1 drivers
v00000298832f8520_0 .net "Ri", 0 0, L_0000029883397260;  1 drivers
v00000298832fa1e0_0 .net "Si", 0 0, L_0000029883397a80;  1 drivers
v00000298832fa3c0_0 .net *"_ivl_0", 0 0, L_00000298831d4e60;  1 drivers
v00000298832f88e0_0 .net *"_ivl_10", 0 0, L_00000298831d44c0;  1 drivers
v00000298832f8de0_0 .net *"_ivl_14", 0 0, L_00000298831d4300;  1 drivers
v00000298832f80c0_0 .net *"_ivl_2", 0 0, L_00000298831d4ed0;  1 drivers
v00000298832f9e20_0 .net *"_ivl_4", 0 0, L_00000298831d5d40;  1 drivers
v00000298832f94c0_0 .net *"_ivl_6", 0 0, L_00000298831d5db0;  1 drivers
v00000298832f8160_0 .net *"_ivl_8", 0 0, L_00000298831d5e20;  1 drivers
S_0000029883313b60 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000298832e0ad0;
 .timescale -9 -12;
P_00000298831a18a0 .param/l "i" 0 5 28, +C4<010>;
S_0000029883314330 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883313b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988344e5f0 .functor NOT 1, L_0000029883396860, C4<0>, C4<0>, C4<0>;
L_000002988344e120 .functor AND 1, L_000002988344e5f0, L_0000029883397120, C4<1>, C4<1>;
L_000002988344e890 .functor NOT 1, L_0000029883396860, C4<0>, C4<0>, C4<0>;
L_000002988344f8c0 .functor AND 1, L_000002988344e890, L_0000029883396360, C4<1>, C4<1>;
L_000002988344f7e0 .functor OR 1, L_000002988344e120, L_000002988344f8c0, C4<0>, C4<0>;
L_000002988344f2a0 .functor AND 1, L_0000029883397120, L_0000029883396360, C4<1>, C4<1>;
L_000002988344f700 .functor OR 1, L_000002988344f7e0, L_000002988344f2a0, C4<0>, C4<0>;
L_000002988344e200 .functor XOR 1, L_0000029883396860, L_0000029883397120, C4<0>, C4<0>;
L_000002988344e820 .functor XOR 1, L_000002988344e200, L_0000029883396360, C4<0>, C4<0>;
v00000298832f9060_0 .net "Debe", 0 0, L_000002988344f700;  1 drivers
v00000298832f9ba0_0 .net "Din", 0 0, L_0000029883396360;  1 drivers
v00000298832f9880_0 .net "Dout", 0 0, L_000002988344e820;  1 drivers
v00000298832fa500_0 .net "Ri", 0 0, L_0000029883397120;  1 drivers
v00000298832f91a0_0 .net "Si", 0 0, L_0000029883396860;  1 drivers
v00000298832f8200_0 .net *"_ivl_0", 0 0, L_000002988344e5f0;  1 drivers
v00000298832f8980_0 .net *"_ivl_10", 0 0, L_000002988344f2a0;  1 drivers
v00000298832f9100_0 .net *"_ivl_14", 0 0, L_000002988344e200;  1 drivers
v00000298832f8c00_0 .net *"_ivl_2", 0 0, L_000002988344e120;  1 drivers
v00000298832f8340_0 .net *"_ivl_4", 0 0, L_000002988344e890;  1 drivers
v00000298832f8ac0_0 .net *"_ivl_6", 0 0, L_000002988344f8c0;  1 drivers
v00000298832f9560_0 .net *"_ivl_8", 0 0, L_000002988344f7e0;  1 drivers
S_0000029883314650 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000298832e0ad0;
 .timescale -9 -12;
P_00000298831a1ba0 .param/l "i" 0 5 28, +C4<011>;
S_0000029883314970 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883314650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988344f000 .functor NOT 1, L_00000298833973a0, C4<0>, C4<0>, C4<0>;
L_000002988344e430 .functor AND 1, L_000002988344f000, L_00000298833974e0, C4<1>, C4<1>;
L_000002988344f230 .functor NOT 1, L_00000298833973a0, C4<0>, C4<0>, C4<0>;
L_000002988344e9e0 .functor AND 1, L_000002988344f230, L_0000029883396540, C4<1>, C4<1>;
L_000002988344e270 .functor OR 1, L_000002988344e430, L_000002988344e9e0, C4<0>, C4<0>;
L_000002988344e3c0 .functor AND 1, L_00000298833974e0, L_0000029883396540, C4<1>, C4<1>;
L_000002988344f0e0 .functor OR 1, L_000002988344e270, L_000002988344e3c0, C4<0>, C4<0>;
L_000002988344e970 .functor XOR 1, L_00000298833973a0, L_00000298833974e0, C4<0>, C4<0>;
L_000002988344e740 .functor XOR 1, L_000002988344e970, L_0000029883396540, C4<0>, C4<0>;
v00000298832f9420_0 .net "Debe", 0 0, L_000002988344f0e0;  1 drivers
v00000298832f85c0_0 .net "Din", 0 0, L_0000029883396540;  1 drivers
v00000298832f9240_0 .net "Dout", 0 0, L_000002988344e740;  1 drivers
v00000298832fa460_0 .net "Ri", 0 0, L_00000298833974e0;  1 drivers
v00000298832f92e0_0 .net "Si", 0 0, L_00000298833973a0;  1 drivers
v00000298832f83e0_0 .net *"_ivl_0", 0 0, L_000002988344f000;  1 drivers
v00000298832f9600_0 .net *"_ivl_10", 0 0, L_000002988344e3c0;  1 drivers
v00000298832f9f60_0 .net *"_ivl_14", 0 0, L_000002988344e970;  1 drivers
v00000298832f8b60_0 .net *"_ivl_2", 0 0, L_000002988344e430;  1 drivers
v00000298832f8700_0 .net *"_ivl_4", 0 0, L_000002988344f230;  1 drivers
v00000298832f96a0_0 .net *"_ivl_6", 0 0, L_000002988344e9e0;  1 drivers
v00000298832f97e0_0 .net *"_ivl_8", 0 0, L_000002988344e270;  1 drivers
S_00000298833141a0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000298832e0ad0;
 .timescale -9 -12;
P_00000298831a14a0 .param/l "i" 0 5 28, +C4<0100>;
S_0000029883314e20 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298833141a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988344f460 .functor NOT 1, L_0000029883398020, C4<0>, C4<0>, C4<0>;
L_000002988344fa80 .functor AND 1, L_000002988344f460, L_0000029883397300, C4<1>, C4<1>;
L_000002988344fb60 .functor NOT 1, L_0000029883398020, C4<0>, C4<0>, C4<0>;
L_000002988344f770 .functor AND 1, L_000002988344fb60, L_0000029883397440, C4<1>, C4<1>;
L_000002988344e4a0 .functor OR 1, L_000002988344fa80, L_000002988344f770, C4<0>, C4<0>;
L_000002988344fbd0 .functor AND 1, L_0000029883397300, L_0000029883397440, C4<1>, C4<1>;
L_000002988344e0b0 .functor OR 1, L_000002988344e4a0, L_000002988344fbd0, C4<0>, C4<0>;
L_000002988344eac0 .functor XOR 1, L_0000029883398020, L_0000029883397300, C4<0>, C4<0>;
L_000002988344f850 .functor XOR 1, L_000002988344eac0, L_0000029883397440, C4<0>, C4<0>;
v00000298832f9920_0 .net "Debe", 0 0, L_000002988344e0b0;  1 drivers
v00000298832f87a0_0 .net "Din", 0 0, L_0000029883397440;  1 drivers
v00000298832f9c40_0 .net "Dout", 0 0, L_000002988344f850;  1 drivers
v00000298832f9d80_0 .net "Ri", 0 0, L_0000029883397300;  1 drivers
v00000298832fa000_0 .net "Si", 0 0, L_0000029883398020;  1 drivers
v00000298832fab40_0 .net *"_ivl_0", 0 0, L_000002988344f460;  1 drivers
v00000298832fcda0_0 .net *"_ivl_10", 0 0, L_000002988344fbd0;  1 drivers
v00000298832fc120_0 .net *"_ivl_14", 0 0, L_000002988344eac0;  1 drivers
v00000298832fb400_0 .net *"_ivl_2", 0 0, L_000002988344fa80;  1 drivers
v00000298832fbea0_0 .net *"_ivl_4", 0 0, L_000002988344fb60;  1 drivers
v00000298832faf00_0 .net *"_ivl_6", 0 0, L_000002988344f770;  1 drivers
v00000298832fc6c0_0 .net *"_ivl_8", 0 0, L_000002988344e4a0;  1 drivers
S_0000029883313cf0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_00000298832e0ad0;
 .timescale -9 -12;
P_00000298831a1f60 .param/l "i" 0 5 28, +C4<0101>;
S_00000298833139d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883313cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988344f690 .functor NOT 1, L_0000029883397620, C4<0>, C4<0>, C4<0>;
L_000002988344f070 .functor AND 1, L_000002988344f690, L_00000298833958c0, C4<1>, C4<1>;
L_000002988344e190 .functor NOT 1, L_0000029883397620, C4<0>, C4<0>, C4<0>;
L_000002988344f380 .functor AND 1, L_000002988344e190, L_0000029883395f00, C4<1>, C4<1>;
L_000002988344f930 .functor OR 1, L_000002988344f070, L_000002988344f380, C4<0>, C4<0>;
L_000002988344ef20 .functor AND 1, L_00000298833958c0, L_0000029883395f00, C4<1>, C4<1>;
L_000002988344e7b0 .functor OR 1, L_000002988344f930, L_000002988344ef20, C4<0>, C4<0>;
L_000002988344f9a0 .functor XOR 1, L_0000029883397620, L_00000298833958c0, C4<0>, C4<0>;
L_000002988344e580 .functor XOR 1, L_000002988344f9a0, L_0000029883395f00, C4<0>, C4<0>;
v00000298832fc800_0 .net "Debe", 0 0, L_000002988344e7b0;  1 drivers
v00000298832fb2c0_0 .net "Din", 0 0, L_0000029883395f00;  1 drivers
v00000298832fc9e0_0 .net "Dout", 0 0, L_000002988344e580;  1 drivers
v00000298832fb720_0 .net "Ri", 0 0, L_00000298833958c0;  1 drivers
v00000298832fc1c0_0 .net "Si", 0 0, L_0000029883397620;  1 drivers
v00000298832fb540_0 .net *"_ivl_0", 0 0, L_000002988344f690;  1 drivers
v00000298832fb220_0 .net *"_ivl_10", 0 0, L_000002988344ef20;  1 drivers
v00000298832fc760_0 .net *"_ivl_14", 0 0, L_000002988344f9a0;  1 drivers
v00000298832fb860_0 .net *"_ivl_2", 0 0, L_000002988344f070;  1 drivers
v00000298832fc260_0 .net *"_ivl_4", 0 0, L_000002988344e190;  1 drivers
v00000298832fc8a0_0 .net *"_ivl_6", 0 0, L_000002988344f380;  1 drivers
v00000298832faaa0_0 .net *"_ivl_8", 0 0, L_000002988344f930;  1 drivers
S_0000029883313070 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_00000298832e0ad0;
 .timescale -9 -12;
P_00000298831a14e0 .param/l "i" 0 5 28, +C4<0110>;
S_0000029883314b00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883313070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988344e2e0 .functor NOT 1, L_00000298833962c0, C4<0>, C4<0>, C4<0>;
L_000002988344eeb0 .functor AND 1, L_000002988344e2e0, L_00000298833965e0, C4<1>, C4<1>;
L_000002988344faf0 .functor NOT 1, L_00000298833962c0, C4<0>, C4<0>, C4<0>;
L_000002988344eba0 .functor AND 1, L_000002988344faf0, L_0000029883396400, C4<1>, C4<1>;
L_000002988344fa10 .functor OR 1, L_000002988344eeb0, L_000002988344eba0, C4<0>, C4<0>;
L_000002988344f540 .functor AND 1, L_00000298833965e0, L_0000029883396400, C4<1>, C4<1>;
L_000002988344eb30 .functor OR 1, L_000002988344fa10, L_000002988344f540, C4<0>, C4<0>;
L_000002988344ec10 .functor XOR 1, L_00000298833962c0, L_00000298833965e0, C4<0>, C4<0>;
L_000002988344e900 .functor XOR 1, L_000002988344ec10, L_0000029883396400, C4<0>, C4<0>;
v00000298832fcd00_0 .net "Debe", 0 0, L_000002988344eb30;  1 drivers
v00000298832fc4e0_0 .net "Din", 0 0, L_0000029883396400;  1 drivers
v00000298832fb7c0_0 .net "Dout", 0 0, L_000002988344e900;  1 drivers
v00000298832fadc0_0 .net "Ri", 0 0, L_00000298833965e0;  1 drivers
v00000298832fb4a0_0 .net "Si", 0 0, L_00000298833962c0;  1 drivers
v00000298832fcee0_0 .net *"_ivl_0", 0 0, L_000002988344e2e0;  1 drivers
v00000298832fb5e0_0 .net *"_ivl_10", 0 0, L_000002988344f540;  1 drivers
v00000298832fa960_0 .net *"_ivl_14", 0 0, L_000002988344ec10;  1 drivers
v00000298832fc940_0 .net *"_ivl_2", 0 0, L_000002988344eeb0;  1 drivers
v00000298832fcc60_0 .net *"_ivl_4", 0 0, L_000002988344faf0;  1 drivers
v00000298832fce40_0 .net *"_ivl_6", 0 0, L_000002988344eba0;  1 drivers
v00000298832fae60_0 .net *"_ivl_8", 0 0, L_000002988344fa10;  1 drivers
S_0000029883313200 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_00000298832e0ad0;
 .timescale -9 -12;
P_00000298831a2020 .param/l "i" 0 5 28, +C4<0111>;
S_0000029883313390 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883313200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988344e510 .functor NOT 1, L_0000029883396ae0, C4<0>, C4<0>, C4<0>;
L_000002988344ecf0 .functor AND 1, L_000002988344e510, L_0000029883397800, C4<1>, C4<1>;
L_000002988344ef90 .functor NOT 1, L_0000029883396ae0, C4<0>, C4<0>, C4<0>;
L_000002988344e350 .functor AND 1, L_000002988344ef90, L_00000298833978a0, C4<1>, C4<1>;
L_000002988344ea50 .functor OR 1, L_000002988344ecf0, L_000002988344e350, C4<0>, C4<0>;
L_000002988344ee40 .functor AND 1, L_0000029883397800, L_00000298833978a0, C4<1>, C4<1>;
L_000002988344ec80 .functor OR 1, L_000002988344ea50, L_000002988344ee40, C4<0>, C4<0>;
L_000002988344ed60 .functor XOR 1, L_0000029883396ae0, L_0000029883397800, C4<0>, C4<0>;
L_000002988344fc40 .functor XOR 1, L_000002988344ed60, L_00000298833978a0, C4<0>, C4<0>;
v00000298832fcf80_0 .net "Debe", 0 0, L_000002988344ec80;  1 drivers
v00000298832fbd60_0 .net "Din", 0 0, L_00000298833978a0;  1 drivers
v00000298832fb360_0 .net "Dout", 0 0, L_000002988344fc40;  1 drivers
v00000298832fb680_0 .net "Ri", 0 0, L_0000029883397800;  1 drivers
v00000298832fb040_0 .net "Si", 0 0, L_0000029883396ae0;  1 drivers
v00000298832fba40_0 .net *"_ivl_0", 0 0, L_000002988344e510;  1 drivers
v00000298832fafa0_0 .net *"_ivl_10", 0 0, L_000002988344ee40;  1 drivers
v00000298832fb0e0_0 .net *"_ivl_14", 0 0, L_000002988344ed60;  1 drivers
v00000298832fbf40_0 .net *"_ivl_2", 0 0, L_000002988344ecf0;  1 drivers
v00000298832fbe00_0 .net *"_ivl_4", 0 0, L_000002988344ef90;  1 drivers
v00000298832fca80_0 .net *"_ivl_6", 0 0, L_000002988344e350;  1 drivers
v00000298832fc300_0 .net *"_ivl_8", 0 0, L_000002988344ea50;  1 drivers
S_0000029883313520 .scope module, "U_DIV" "DivHP" 4 72, 7 70 0, S_00000298832628f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_0000029882d248b0 .param/l "BS" 0 7 70, +C4<00000000000000000000000000011111>;
P_0000029882d248e8 .param/l "EBS" 0 7 70, +C4<00000000000000000000000000000111>;
P_0000029882d24920 .param/l "MBS" 0 7 70, +C4<00000000000000000000000000010110>;
L_00000298834d70e0 .functor XOR 1, L_00000298834a6ad0, L_00000298834a6850, C4<0>, C4<0>;
L_00000298834d73f0 .functor AND 1, L_00000298834a5ef0, L_00000298834a5f90, C4<1>, C4<1>;
L_00000298834d6970 .functor AND 1, L_00000298834a7070, L_00000298834a59f0, C4<1>, C4<1>;
L_00000298834d65f0 .functor AND 1, L_00000298834d73f0, L_00000298834aa3b0, C4<1>, C4<1>;
L_00000298834d6c80 .functor AND 1, L_00000298834d73f0, L_00000298834a80b0, C4<1>, C4<1>;
L_00000298834d62e0 .functor AND 1, L_00000298834d73f0, L_00000298834a9cd0, C4<1>, C4<1>;
L_00000298834d6eb0 .functor AND 1, L_00000298834a9230, L_00000298834a92d0, C4<1>, C4<1>;
L_00000298834d6f20 .functor AND 1, L_00000298834d73f0, L_00000298834a9e10, C4<1>, C4<1>;
L_00000298833f8d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000298834d72a0 .functor OR 1, L_00000298833f8d28, L_00000298834d6eb0, C4<0>, C4<0>;
L_00000298834d7310 .functor AND 1, L_00000298834d73f0, L_00000298834abc10, C4<1>, C4<1>;
L_00000298834d7380 .functor OR 1, L_00000298834d6b30, L_00000298834a9a50, C4<0>, C4<0>;
L_00000298834d85e0 .functor AND 1, L_00000298834d73f0, L_00000298834aab30, C4<1>, C4<1>;
v00000298833034c0_0 .net "F", 31 0, L_00000298834a8c90;  alias, 1 drivers
v0000029883304280_0 .net "R", 31 0, v00000298833930c0_0;  alias, 1 drivers
v0000029883304460_0 .net "S", 31 0, v0000029883393480_0;  alias, 1 drivers
v0000029883303600_0 .net *"_ivl_100", 0 0, L_00000298834d62e0;  1 drivers
L_00000298833f8bc0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883302340_0 .net/2u *"_ivl_101", 22 0, L_00000298833f8bc0;  1 drivers
v0000029883303e20_0 .net *"_ivl_103", 22 0, L_00000298834a9d70;  1 drivers
v00000298833036a0_0 .net *"_ivl_105", 8 0, L_00000298834a90f0;  1 drivers
L_00000298833f8c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298833023e0_0 .net *"_ivl_108", 0 0, L_00000298833f8c08;  1 drivers
v00000298833037e0_0 .net *"_ivl_109", 0 0, L_00000298834a9230;  1 drivers
L_00000298833f8c50 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0000029883302480_0 .net/2u *"_ivl_111", 8 0, L_00000298833f8c50;  1 drivers
v0000029883303880_0 .net *"_ivl_113", 0 0, L_00000298834a92d0;  1 drivers
v0000029883303920_0 .net *"_ivl_117", 8 0, L_00000298834a9910;  1 drivers
L_00000298833f8c98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883303ce0_0 .net *"_ivl_120", 0 0, L_00000298833f8c98;  1 drivers
v0000029883303f60_0 .net *"_ivl_124", 0 0, L_00000298834a9e10;  1 drivers
v00000298833043c0_0 .net *"_ivl_126", 0 0, L_00000298834d6f20;  1 drivers
L_00000298833f8ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883302520_0 .net/2u *"_ivl_127", 0 0, L_00000298833f8ce0;  1 drivers
v0000029883302700_0 .net/2u *"_ivl_129", 0 0, L_00000298833f8d28;  1 drivers
v00000298833027a0_0 .net *"_ivl_132", 0 0, L_00000298834d72a0;  1 drivers
v0000029883302840_0 .net *"_ivl_136", 0 0, L_00000298834abc10;  1 drivers
v00000298833028e0_0 .net *"_ivl_138", 0 0, L_00000298834d7310;  1 drivers
L_00000298833f8d70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883305900_0 .net/2u *"_ivl_139", 0 0, L_00000298833f8d70;  1 drivers
L_00000298833f8398 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029883306e40_0 .net/2u *"_ivl_14", 7 0, L_00000298833f8398;  1 drivers
v0000029883305040_0 .net *"_ivl_142", 0 0, L_00000298834d7380;  1 drivers
v0000029883305180_0 .net *"_ivl_146", 0 0, L_00000298834aab30;  1 drivers
v0000029883305d60_0 .net *"_ivl_148", 0 0, L_00000298834d85e0;  1 drivers
L_00000298833f8db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883305400_0 .net/2u *"_ivl_149", 0 0, L_00000298833f8db8;  1 drivers
v0000029883306d00_0 .net *"_ivl_16", 0 0, L_00000298834a5ef0;  1 drivers
L_00000298833f83e0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000298833052c0_0 .net/2u *"_ivl_18", 22 0, L_00000298833f83e0;  1 drivers
v0000029883304d20_0 .net *"_ivl_20", 0 0, L_00000298834a5f90;  1 drivers
L_00000298833f8428 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029883305e00_0 .net/2u *"_ivl_24", 7 0, L_00000298833f8428;  1 drivers
v0000029883305a40_0 .net *"_ivl_26", 0 0, L_00000298834a7070;  1 drivers
L_00000298833f8470 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883306b20_0 .net/2u *"_ivl_28", 22 0, L_00000298833f8470;  1 drivers
v00000298833048c0_0 .net *"_ivl_30", 0 0, L_00000298834a59f0;  1 drivers
v00000298833054a0_0 .net *"_ivl_36", 7 0, L_00000298834a6fd0;  1 drivers
v0000029883304960_0 .net *"_ivl_40", 8 0, L_00000298834a6030;  1 drivers
L_00000298833f8500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883306940_0 .net *"_ivl_43", 0 0, L_00000298833f8500;  1 drivers
L_00000298833f9040 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v00000298833063a0_0 .net *"_ivl_44", 8 0, L_00000298833f9040;  1 drivers
v00000298833066c0_0 .net *"_ivl_50", 8 0, L_00000298834a6cb0;  1 drivers
L_00000298833f8548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883305ae0_0 .net *"_ivl_53", 0 0, L_00000298833f8548;  1 drivers
v0000029883305860_0 .net *"_ivl_54", 8 0, L_00000298834a60d0;  1 drivers
L_00000298833f8590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883306260_0 .net *"_ivl_57", 0 0, L_00000298833f8590;  1 drivers
v0000029883306a80_0 .net *"_ivl_58", 8 0, L_00000298834a6990;  1 drivers
L_00000298833f9088 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v00000298833061c0_0 .net *"_ivl_60", 8 0, L_00000298833f9088;  1 drivers
L_00000298833f85d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298833057c0_0 .net/2u *"_ivl_66", 0 0, L_00000298833f85d8;  1 drivers
L_00000298833f8620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029883304e60_0 .net/2u *"_ivl_70", 0 0, L_00000298833f8620;  1 drivers
v0000029883306440_0 .net *"_ivl_77", 0 0, L_00000298834aa3b0;  1 drivers
v00000298833068a0_0 .net *"_ivl_79", 0 0, L_00000298834d65f0;  1 drivers
L_00000298833f8b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883305ea0_0 .net/2u *"_ivl_80", 0 0, L_00000298833f8b30;  1 drivers
v0000029883305360_0 .net *"_ivl_82", 0 0, L_00000298834a8650;  1 drivers
v0000029883305540_0 .net *"_ivl_87", 0 0, L_00000298834a80b0;  1 drivers
v00000298833050e0_0 .net *"_ivl_89", 0 0, L_00000298834d6c80;  1 drivers
L_00000298833f8b78 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000298833059a0_0 .net/2u *"_ivl_90", 7 0, L_00000298833f8b78;  1 drivers
v0000029883305f40_0 .net *"_ivl_92", 7 0, L_00000298834aa1d0;  1 drivers
v0000029883304c80_0 .net *"_ivl_98", 0 0, L_00000298834a9cd0;  1 drivers
L_00000298833f84b8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000298833055e0_0 .net "bias", 7 0, L_00000298833f84b8;  1 drivers
v0000029883306da0_0 .net "despues_la_borro", 8 0, L_00000298834a7a70;  1 drivers
v0000029883305fe0_0 .net "e1", 7 0, L_00000298834a7930;  1 drivers
v00000298833069e0_0 .net "e2", 7 0, L_00000298834a5b30;  1 drivers
v0000029883306300_0 .net "evaluate_flags", 8 0, L_00000298834a7250;  1 drivers
v0000029883306bc0_0 .net "exp_final", 7 0, L_00000298834aa310;  1 drivers
v0000029883305680_0 .net "exp_to_use", 7 0, L_00000298834a79d0;  1 drivers
v0000029883305720_0 .net "inexact", 0 0, L_00000298834ab2b0;  alias, 1 drivers
v0000029883304fa0_0 .net "inv_op", 0 0, L_00000298834d6f90;  alias, 1 drivers
v0000029883306ee0_0 .net "is_zero_dividend", 0 0, L_00000298834d73f0;  1 drivers
v00000298833064e0_0 .net "is_zero_divisor", 0 0, L_00000298834d6970;  1 drivers
v0000029883306080_0 .net "ix_core", 0 0, L_00000298834d6270;  1 drivers
v0000029883305b80_0 .net "m1", 22 0, L_00000298834a5d10;  1 drivers
v0000029883306580_0 .net "m2", 22 0, L_00000298834a67b0;  1 drivers
v0000029883306f80_0 .net "m_final", 22 0, L_00000298834aa4f0;  1 drivers
v0000029883304dc0_0 .net "over_op_handle", 0 0, L_00000298834d6eb0;  1 drivers
v0000029883306760_0 .net "overflow", 0 0, L_00000298834a9eb0;  alias, 1 drivers
v0000029883304f00_0 .net "param_m1", 23 0, L_00000298834a7bb0;  1 drivers
v0000029883304b40_0 .net "param_m2", 23 0, L_00000298834a7ed0;  1 drivers
v0000029883305c20_0 .net "s1", 0 0, L_00000298834a6ad0;  1 drivers
v0000029883305220_0 .net "s2", 0 0, L_00000298834a6850;  1 drivers
v0000029883305cc0_0 .net "sign", 0 0, L_00000298834d70e0;  1 drivers
v0000029883306120_0 .net "uf_core", 0 0, L_00000298834d6b30;  1 drivers
v0000029883306620_0 .net "under_op_handle", 0 0, L_00000298834a9a50;  1 drivers
v0000029883307020_0 .net "underflow", 0 0, L_00000298834ab530;  alias, 1 drivers
L_00000298834a5d10 .part v0000029883393480_0, 0, 23;
L_00000298834a67b0 .part v00000298833930c0_0, 0, 23;
L_00000298834a7930 .part v0000029883393480_0, 23, 8;
L_00000298834a5b30 .part v00000298833930c0_0, 23, 8;
L_00000298834a6ad0 .part v0000029883393480_0, 31, 1;
L_00000298834a6850 .part v00000298833930c0_0, 31, 1;
L_00000298834a5ef0 .cmp/eq 8, L_00000298834a7930, L_00000298833f8398;
L_00000298834a5f90 .cmp/eq 23, L_00000298834a5d10, L_00000298833f83e0;
L_00000298834a7070 .cmp/eq 8, L_00000298834a5b30, L_00000298833f8428;
L_00000298834a59f0 .cmp/eq 23, L_00000298834a67b0, L_00000298833f8470;
L_00000298834a6fd0 .arith/sub 8, L_00000298834a7930, L_00000298834a5b30;
L_00000298834a79d0 .arith/sum 8, L_00000298834a6fd0, L_00000298833f84b8;
L_00000298834a6030 .concat [ 8 1 0 0], L_00000298834a7930, L_00000298833f8500;
L_00000298834a7250 .arith/sum 9, L_00000298834a6030, L_00000298833f9040;
L_00000298834a6cb0 .concat [ 8 1 0 0], L_00000298834a7930, L_00000298833f8548;
L_00000298834a60d0 .concat [ 8 1 0 0], L_00000298834a5b30, L_00000298833f8590;
L_00000298834a6990 .arith/sub 9, L_00000298834a6cb0, L_00000298834a60d0;
L_00000298834a7a70 .arith/sum 9, L_00000298834a6990, L_00000298833f9088;
L_00000298834a7bb0 .concat [ 23 1 0 0], L_00000298834a5d10, L_00000298833f85d8;
L_00000298834a7ed0 .concat [ 23 1 0 0], L_00000298834a67b0, L_00000298833f8620;
L_00000298834aa3b0 .reduce/nor L_00000298834d6970;
L_00000298834a8650 .functor MUXZ 1, L_00000298834d70e0, L_00000298833f8b30, L_00000298834d65f0, C4<>;
L_00000298834a80b0 .reduce/nor L_00000298834d6970;
L_00000298834aa1d0 .functor MUXZ 8, L_00000298834aa310, L_00000298833f8b78, L_00000298834d6c80, C4<>;
L_00000298834a8c90 .concat8 [ 23 8 1 0], L_00000298834a9d70, L_00000298834aa1d0, L_00000298834a8650;
L_00000298834a9cd0 .reduce/nor L_00000298834d6970;
L_00000298834a9d70 .functor MUXZ 23, L_00000298834aa4f0, L_00000298833f8bc0, L_00000298834d62e0, C4<>;
L_00000298834a90f0 .concat [ 8 1 0 0], L_00000298834a5b30, L_00000298833f8c08;
L_00000298834a9230 .cmp/ge 9, L_00000298834a7250, L_00000298834a90f0;
L_00000298834a92d0 .cmp/ge 9, L_00000298834a7a70, L_00000298833f8c50;
L_00000298834a9910 .concat [ 8 1 0 0], L_00000298834a5b30, L_00000298833f8c98;
L_00000298834a9a50 .cmp/gt 9, L_00000298834a9910, L_00000298834a7250;
L_00000298834a9e10 .reduce/nor L_00000298834d6970;
L_00000298834a9eb0 .functor MUXZ 1, L_00000298834d72a0, L_00000298833f8ce0, L_00000298834d6f20, C4<>;
L_00000298834abc10 .reduce/nor L_00000298834d6970;
L_00000298834ab530 .functor MUXZ 1, L_00000298834d7380, L_00000298833f8d70, L_00000298834d7310, C4<>;
L_00000298834aab30 .reduce/nor L_00000298834d6970;
L_00000298834ab2b0 .functor MUXZ 1, L_00000298834d6270, L_00000298833f8db8, L_00000298834d85e0, C4<>;
S_00000298833136b0 .scope module, "div" "Division" 7 108, 7 3 0, S_0000029883313520;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_0000029882d2f060 .param/l "BS" 0 7 3, +C4<00000000000000000000000000011111>;
P_0000029882d2f098 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000111>;
P_0000029882d2f0d0 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000011011>;
P_0000029882d2f108 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000010110>;
L_00000298834d6e40 .functor AND 1, L_00000298834a5810, L_00000298834a8e70, C4<1>, C4<1>;
L_00000298834d7460 .functor AND 1, L_00000298834a8f10, L_00000298834a85b0, C4<1>, C4<1>;
L_00000298834d79a0 .functor AND 30, L_00000298834a6e90, L_00000298834a9ff0, C4<111111111111111111111111111111>, C4<111111111111111111111111111111>;
L_00000298834d7150 .functor OR 1, L_00000298834a9af0, L_00000298834a8ab0, C4<0>, C4<0>;
L_00000298834d7bd0 .functor OR 1, L_00000298834d7150, L_00000298834a8d30, C4<0>, C4<0>;
L_00000298834d6430 .functor OR 1, L_00000298834d7bd0, L_00000298834a8a10, C4<0>, C4<0>;
L_00000298834d6270 .functor OR 1, L_00000298834d6430, L_00000298834a9690, C4<0>, C4<0>;
L_00000298834d6b30 .functor AND 1, L_00000298834a9c30, L_00000298834d6270, C4<1>, C4<1>;
v00000298832fff00_0 .net "Debe", 0 0, L_00000298834a6f30;  1 drivers
v00000298832fffa0_0 .net "ExpIn", 7 0, L_00000298834a79d0;  alias, 1 drivers
v0000029883301260_0 .net "ExpOut", 7 0, L_00000298834aa310;  alias, 1 drivers
v0000029883300b80_0 .net "ExpOut_temp", 7 0, L_00000298834a8bf0;  1 drivers
v00000298833009a0_0 .net "Faux", 29 0, L_00000298834a6e90;  1 drivers
v0000029883300680_0 .net "Fm", 22 0, L_00000298834aa4f0;  alias, 1 drivers
v0000029883301e40_0 .net "Fm_out", 27 0, L_00000298834a7f70;  1 drivers
v0000029883300c20_0 .net "Result", 37 0, L_00000298834a6c10;  1 drivers
v0000029883301800_0 .net "Rm", 23 0, L_00000298834a7ed0;  alias, 1 drivers
v0000029883300180_0 .net "ShiftCondition", 0 0, L_00000298834d6e40;  1 drivers
v0000029883301f80_0 .net "Sm", 23 0, L_00000298834a7bb0;  alias, 1 drivers
L_00000298833f8668 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883300e00_0 .net/2u *"_ivl_0", 27 0, L_00000298833f8668;  1 drivers
v0000029883300360_0 .net *"_ivl_100", 0 0, L_00000298834d7150;  1 drivers
v0000029883300400_0 .net *"_ivl_102", 0 0, L_00000298834d7bd0;  1 drivers
v0000029883302020_0 .net *"_ivl_104", 0 0, L_00000298834d6430;  1 drivers
L_00000298833f8ae8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029883300cc0_0 .net/2u *"_ivl_108", 7 0, L_00000298833f8ae8;  1 drivers
v0000029883301080_0 .net *"_ivl_110", 0 0, L_00000298834a9c30;  1 drivers
v0000029883300540_0 .net *"_ivl_17", 0 0, L_00000298834a5810;  1 drivers
v0000029883300ea0_0 .net *"_ivl_19", 0 0, L_00000298834aa630;  1 drivers
v00000298833013a0_0 .net *"_ivl_2", 51 0, L_00000298834a5a90;  1 drivers
v0000029883300720_0 .net *"_ivl_21", 0 0, L_00000298834a8e70;  1 drivers
v00000298833005e0_0 .net *"_ivl_25", 7 0, L_00000298834a99b0;  1 drivers
L_00000298833f86f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000298832ffbe0_0 .net/2u *"_ivl_26", 7 0, L_00000298833f86f8;  1 drivers
v0000029883301440_0 .net *"_ivl_31", 27 0, L_00000298834a9b90;  1 drivers
v0000029883300fe0_0 .net *"_ivl_33", 27 0, L_00000298834a8b50;  1 drivers
v00000298832ffb40_0 .net *"_ivl_34", 27 0, L_00000298834a9550;  1 drivers
L_00000298833f8740 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000298832ff8c0_0 .net/2u *"_ivl_38", 7 0, L_00000298833f8740;  1 drivers
v0000029883301120_0 .net *"_ivl_4", 51 0, L_00000298834a6170;  1 drivers
v00000298833011c0_0 .net *"_ivl_40", 7 0, L_00000298834aa590;  1 drivers
v00000298833014e0_0 .net *"_ivl_42", 7 0, L_00000298834a9f50;  1 drivers
L_00000298833f88a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000298832ff960_0 .net/2u *"_ivl_46", 27 0, L_00000298833f88a8;  1 drivers
v0000029883301580_0 .net *"_ivl_48", 51 0, L_00000298834a9190;  1 drivers
v00000298832ffaa0_0 .net *"_ivl_50", 51 0, L_00000298834a8330;  1 drivers
L_00000298833f88f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000298833016c0_0 .net *"_ivl_53", 27 0, L_00000298833f88f0;  1 drivers
v0000029883301b20_0 .net *"_ivl_54", 51 0, L_00000298834a8510;  1 drivers
v00000298833019e0_0 .net *"_ivl_61", 0 0, L_00000298834aa130;  1 drivers
L_00000298833f8938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883301bc0_0 .net/2u *"_ivl_62", 0 0, L_00000298833f8938;  1 drivers
L_00000298833f8980 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029883302b60_0 .net/2s *"_ivl_66", 29 0, L_00000298833f8980;  1 drivers
v00000298833040a0_0 .net *"_ivl_68", 29 0, L_00000298834a88d0;  1 drivers
L_00000298833f86b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883304320_0 .net *"_ivl_7", 27 0, L_00000298833f86b0;  1 drivers
L_00000298833f89c8 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000298833046e0_0 .net/2s *"_ivl_70", 29 0, L_00000298833f89c8;  1 drivers
v0000029883303ec0_0 .net *"_ivl_75", 0 0, L_00000298834a8f10;  1 drivers
v00000298833039c0_0 .net *"_ivl_76", 31 0, L_00000298834a8010;  1 drivers
L_00000298833f8a10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883302d40_0 .net *"_ivl_79", 23 0, L_00000298833f8a10;  1 drivers
v0000029883303d80_0 .net *"_ivl_8", 51 0, L_00000298834a7e30;  1 drivers
L_00000298833f8a58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883303240_0 .net/2u *"_ivl_80", 31 0, L_00000298833f8a58;  1 drivers
v0000029883303ba0_0 .net *"_ivl_82", 0 0, L_00000298834a85b0;  1 drivers
v0000029883303c40_0 .net *"_ivl_85", 0 0, L_00000298834d7460;  1 drivers
v0000029883304500_0 .net *"_ivl_86", 29 0, L_00000298834d79a0;  1 drivers
v0000029883303740_0 .net *"_ivl_89", 0 0, L_00000298834a8150;  1 drivers
L_00000298833f8aa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883304000_0 .net/2u *"_ivl_90", 0 0, L_00000298833f8aa0;  1 drivers
v0000029883302200_0 .net *"_ivl_97", 3 0, L_00000298834a9730;  1 drivers
v00000298833045a0_0 .net "guard_bit", 0 0, L_00000298834a9af0;  1 drivers
v0000029883302de0_0 .net "inexact", 0 0, L_00000298834d6270;  alias, 1 drivers
v0000029883304640_0 .net "lost_pre_bit", 0 0, L_00000298834a8d30;  1 drivers
v0000029883304780_0 .net "lost_shift_bits", 0 0, L_00000298834a8a10;  1 drivers
v0000029883302a20_0 .net "low_mask", 29 0, L_00000298834a9ff0;  1 drivers
v0000029883304140_0 .net "rem_nz", 0 0, L_00000298834a9690;  1 drivers
v0000029883304820_0 .net "remainder", 23 0, L_00000298834a86f0;  1 drivers
v00000298833041e0_0 .net "shifts", 7 0, L_00000298834a8dd0;  1 drivers
v0000029883302980_0 .net "tail_bits_nz", 0 0, L_00000298834a8ab0;  1 drivers
v0000029883303380_0 .net "underflow", 0 0, L_00000298834d6b30;  alias, 1 drivers
L_00000298834a5a90 .concat [ 28 24 0 0], L_00000298833f8668, L_00000298834a7bb0;
L_00000298834a6170 .concat [ 24 28 0 0], L_00000298834a7ed0, L_00000298833f86b0;
L_00000298834a7e30 .arith/div 52, L_00000298834a5a90, L_00000298834a6170;
L_00000298834a6c10 .part L_00000298834a7e30, 0, 38;
L_00000298834a6e90 .part L_00000298834a6c10, 0, 30;
L_00000298834a6f30 .part L_00000298834a6e90, 29, 1;
L_00000298834a5810 .reduce/nor L_00000298834a6f30;
L_00000298834aa630 .part L_00000298834a6e90, 28, 1;
L_00000298834a8e70 .reduce/nor L_00000298834aa630;
L_00000298834a99b0 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_DIV.div.first_one_div, 8, L_00000298834a6e90 (v00000298833007c0_0) S_0000029883313840;
L_00000298834a8dd0 .functor MUXZ 8, L_00000298833f86f8, L_00000298834a99b0, L_00000298834d6e40, C4<>;
L_00000298834a9b90 .part L_00000298834a6e90, 1, 28;
L_00000298834a8b50 .part L_00000298834a6e90, 0, 28;
L_00000298834a9550 .shift/l 28, L_00000298834a8b50, L_00000298834a8dd0;
L_00000298834a7f70 .functor MUXZ 28, L_00000298834a9550, L_00000298834a9b90, L_00000298834a6f30, C4<>;
L_00000298834aa590 .arith/sum 8, L_00000298834a79d0, L_00000298833f8740;
L_00000298834a9f50 .arith/sum 8, L_00000298834a79d0, L_00000298834a8dd0;
L_00000298834a8bf0 .functor MUXZ 8, L_00000298834a9f50, L_00000298834aa590, L_00000298834a6f30, C4<>;
L_00000298834a9190 .concat [ 28 24 0 0], L_00000298833f88a8, L_00000298834a7bb0;
L_00000298834a8330 .concat [ 24 28 0 0], L_00000298834a7ed0, L_00000298833f88f0;
L_00000298834a8510 .arith/mod 52, L_00000298834a9190, L_00000298834a8330;
L_00000298834a86f0 .part L_00000298834a8510, 0, 24;
L_00000298834a9690 .reduce/or L_00000298834a86f0;
L_00000298834aa130 .part L_00000298834a6e90, 0, 1;
L_00000298834a8d30 .functor MUXZ 1, L_00000298833f8938, L_00000298834aa130, L_00000298834a6f30, C4<>;
L_00000298834a88d0 .shift/l 30, L_00000298833f8980, L_00000298834a8dd0;
L_00000298834a9ff0 .arith/sub 30, L_00000298834a88d0, L_00000298833f89c8;
L_00000298834a8f10 .reduce/nor L_00000298834a6f30;
L_00000298834a8010 .concat [ 8 24 0 0], L_00000298834a8dd0, L_00000298833f8a10;
L_00000298834a85b0 .cmp/ne 32, L_00000298834a8010, L_00000298833f8a58;
L_00000298834a8150 .reduce/or L_00000298834d79a0;
L_00000298834a8a10 .functor MUXZ 1, L_00000298833f8aa0, L_00000298834a8150, L_00000298834d7460, C4<>;
L_00000298834a9af0 .part L_00000298834a7f70, 4, 1;
L_00000298834a9730 .part L_00000298834a7f70, 0, 4;
L_00000298834a8ab0 .reduce/or L_00000298834a9730;
L_00000298834a9c30 .cmp/eq 8, L_00000298834aa310, L_00000298833f8ae8;
S_0000029883313840 .scope function.vec4.s8, "first_one_div" "first_one_div" 7 14, 7 14 0, S_00000298833136b0;
 .timescale -9 -12;
v00000298833007c0_0 .var "bits", 29 0;
; Variable first_one_div is vec4 return value of scope S_0000029883313840
v00000298832ffdc0_0 .var "found", 0 0;
v0000029883300220_0 .var/i "idx", 31 0;
TD_tb_alu_mul_32.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298832ffdc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 27, 0, 32;
    %store/vec4 v0000029883300220_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000029883300220_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000298832ffdc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v00000298833007c0_0;
    %load/vec4 v0000029883300220_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 28, 0, 33;
    %load/vec4 v0000029883300220_0;
    %pad/s 33;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000298832ffdc0_0, 0, 1;
T_1.6 ;
    %load/vec4 v0000029883300220_0;
    %subi 1, 0, 32;
    %store/vec4 v0000029883300220_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0000029883313e80 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_00000298833136b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000029882d2f150 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000029882d2f188 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000029882d2f1c0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_0000029882d2f1f8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000298834d6580 .functor NOT 1, L_00000298834a9410, C4<0>, C4<0>, C4<0>;
L_00000298834d7af0 .functor OR 1, L_00000298834a9370, L_00000298834a8290, C4<0>, C4<0>;
L_00000298834d7770 .functor AND 1, L_00000298834aa6d0, L_00000298834d7af0, C4<1>, C4<1>;
v00000298833002c0_0 .net *"_ivl_11", 22 0, L_00000298834a8790;  1 drivers
v0000029883300860_0 .net *"_ivl_12", 23 0, L_00000298834aa090;  1 drivers
L_00000298833f8788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883300a40_0 .net *"_ivl_15", 0 0, L_00000298833f8788;  1 drivers
v0000029883301ee0_0 .net *"_ivl_17", 0 0, L_00000298834a8290;  1 drivers
v0000029883301620_0 .net *"_ivl_19", 0 0, L_00000298834d7af0;  1 drivers
v0000029883300ae0_0 .net *"_ivl_21", 0 0, L_00000298834d7770;  1 drivers
L_00000298833f87d0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000298832ffa00_0 .net/2u *"_ivl_22", 23 0, L_00000298833f87d0;  1 drivers
L_00000298833f8818 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883301c60_0 .net/2u *"_ivl_24", 23 0, L_00000298833f8818;  1 drivers
v0000029883301d00_0 .net *"_ivl_26", 23 0, L_00000298834a83d0;  1 drivers
v00000298832ffd20_0 .net *"_ivl_3", 3 0, L_00000298834a81f0;  1 drivers
v0000029883300900_0 .net *"_ivl_33", 0 0, L_00000298834a8830;  1 drivers
v0000029883301a80_0 .net *"_ivl_34", 7 0, L_00000298834a95f0;  1 drivers
L_00000298833f8860 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000029883301da0_0 .net *"_ivl_37", 6 0, L_00000298833f8860;  1 drivers
v00000298832ffe60_0 .net *"_ivl_7", 0 0, L_00000298834a9410;  1 drivers
v0000029883301300_0 .net "boolean", 0 0, L_00000298834a9370;  1 drivers
v0000029883301760_0 .net "exp", 7 0, L_00000298834a8bf0;  alias, 1 drivers
v0000029883300040_0 .net "exp_round", 7 0, L_00000298834aa310;  alias, 1 drivers
v00000298833018a0_0 .net "guard", 0 0, L_00000298834aa6d0;  1 drivers
v0000029883300d60_0 .net "is_even", 0 0, L_00000298834d6580;  1 drivers
v0000029883300f40_0 .net "ms", 27 0, L_00000298834a7f70;  alias, 1 drivers
v0000029883301940_0 .net "ms_round", 22 0, L_00000298834aa4f0;  alias, 1 drivers
v00000298833000e0_0 .net "temp", 23 0, L_00000298834a94b0;  1 drivers
L_00000298834aa6d0 .part L_00000298834a7f70, 4, 1;
L_00000298834a81f0 .part L_00000298834a7f70, 0, 4;
L_00000298834a9370 .reduce/or L_00000298834a81f0;
L_00000298834a9410 .part L_00000298834a7f70, 5, 1;
L_00000298834a8790 .part L_00000298834a7f70, 5, 23;
L_00000298834aa090 .concat [ 23 1 0 0], L_00000298834a8790, L_00000298833f8788;
L_00000298834a8290 .reduce/nor L_00000298834d6580;
L_00000298834a83d0 .functor MUXZ 24, L_00000298833f8818, L_00000298833f87d0, L_00000298834d7770, C4<>;
L_00000298834a94b0 .arith/sum 24, L_00000298834aa090, L_00000298834a83d0;
L_00000298834aa4f0 .part L_00000298834a94b0, 0, 23;
L_00000298834a8830 .part L_00000298834a94b0, 23, 1;
L_00000298834a95f0 .concat [ 1 7 0 0], L_00000298834a8830, L_00000298833f8860;
L_00000298834aa310 .arith/sum 8, L_00000298834a8bf0, L_00000298834a95f0;
S_0000029883314010 .scope module, "flag4" "is_invalid_op" 7 116, 8 34 0, S_0000029883313520;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_0000029882d40450 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_0000029882d40488 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_0000029882d404c0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_00000298834d6ba0 .functor AND 1, L_00000298834a97d0, L_00000298834a8970, C4<1>, C4<1>;
L_00000298834d6c10 .functor AND 1, L_00000298834aa270, L_00000298834a8470, C4<1>, C4<1>;
L_00000298834d6cf0 .functor AND 1, L_00000298834a8fb0, L_00000298834a9870, C4<1>, C4<1>;
L_00000298834d6d60 .functor AND 1, L_00000298834aa450, L_00000298834a9050, C4<1>, C4<1>;
L_00000298834d7230 .functor OR 1, L_00000298834d6ba0, L_00000298834d6c10, C4<0>, C4<0>;
L_00000298834d6dd0 .functor OR 1, L_00000298834d7230, L_00000298834d6cf0, C4<0>, C4<0>;
L_00000298834d6f90 .functor OR 1, L_00000298834d6dd0, L_00000298834d6d60, C4<0>, C4<0>;
v0000029883303060_0 .net "Exp1", 7 0, L_00000298834a7930;  alias, 1 drivers
v00000298833022a0_0 .net "Exp2", 7 0, L_00000298834a5b30;  alias, 1 drivers
v0000029883303420_0 .net "InvalidOp", 0 0, L_00000298834d6f90;  alias, 1 drivers
v0000029883302ca0_0 .net "Man1", 22 0, L_00000298834a5d10;  alias, 1 drivers
v0000029883303a60_0 .net "Man2", 22 0, L_00000298834a67b0;  alias, 1 drivers
v0000029883302fc0_0 .net *"_ivl_1", 0 0, L_00000298834a97d0;  1 drivers
v00000298833020c0_0 .net *"_ivl_13", 0 0, L_00000298834a8fb0;  1 drivers
v0000029883303100_0 .net *"_ivl_15", 0 0, L_00000298834a9870;  1 drivers
v0000029883303b00_0 .net *"_ivl_19", 0 0, L_00000298834aa450;  1 drivers
v0000029883302e80_0 .net *"_ivl_21", 0 0, L_00000298834a9050;  1 drivers
v0000029883302f20_0 .net *"_ivl_24", 0 0, L_00000298834d7230;  1 drivers
v0000029883303560_0 .net *"_ivl_26", 0 0, L_00000298834d6dd0;  1 drivers
v0000029883302660_0 .net *"_ivl_3", 0 0, L_00000298834a8970;  1 drivers
v0000029883302160_0 .net *"_ivl_7", 0 0, L_00000298834aa270;  1 drivers
v0000029883302ac0_0 .net *"_ivl_9", 0 0, L_00000298834a8470;  1 drivers
v0000029883302c00_0 .net "is_inf_Val1", 0 0, L_00000298834d6ba0;  1 drivers
v00000298833031a0_0 .net "is_inf_Val2", 0 0, L_00000298834d6c10;  1 drivers
v00000298833025c0_0 .net "is_invalid_Val1", 0 0, L_00000298834d6cf0;  1 drivers
v00000298833032e0_0 .net "is_invalid_Val2", 0 0, L_00000298834d6d60;  1 drivers
L_00000298834a97d0 .reduce/and L_00000298834a7930;
L_00000298834a8970 .reduce/nor L_00000298834a5d10;
L_00000298834aa270 .reduce/and L_00000298834a5b30;
L_00000298834a8470 .reduce/nor L_00000298834a67b0;
L_00000298834a8fb0 .reduce/and L_00000298834a7930;
L_00000298834a9870 .reduce/or L_00000298834a5d10;
L_00000298834aa450 .reduce/and L_00000298834a5b30;
L_00000298834a9050 .reduce/or L_00000298834a67b0;
S_000002988332f490 .scope module, "U_MUL" "ProductHP" 4 66, 9 90 0, S_00000298832628f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_0000029882cdadc0 .param/l "BS" 0 9 90, +C4<00000000000000000000000000011111>;
P_0000029882cdadf8 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000111>;
P_0000029882cdae30 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000010110>;
L_00000298834d66d0 .functor XOR 1, L_00000298834a3150, L_00000298834a47d0, C4<0>, C4<0>;
L_00000298834d67b0 .functor AND 1, L_00000298834a3650, L_00000298834a4550, C4<1>, C4<1>;
L_00000298834d74d0 .functor AND 1, L_00000298834a4870, L_00000298834a53b0, C4<1>, C4<1>;
L_00000298834d7d20 .functor OR 1, L_00000298834d67b0, L_00000298834d74d0, C4<0>, C4<0>;
L_00000298834d64a0 .functor AND 1, L_00000298834a62b0, L_00000298834a7890, C4<1>, C4<1>;
L_00000298834d7850 .functor OR 1, L_00000298834d64a0, L_00000298834a7c50, C4<0>, C4<0>;
L_00000298834d78c0 .functor OR 1, L_00000298834d7850, L_00000298834d6900, C4<0>, C4<0>;
v000002988330b580_0 .net "F", 31 0, L_00000298834a6df0;  alias, 1 drivers
v000002988330ad60_0 .net "R", 31 0, v00000298833930c0_0;  alias, 1 drivers
v000002988330a2c0_0 .net "S", 31 0, v0000029883393480_0;  alias, 1 drivers
L_00000298833f8278 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000002988330b6c0_0 .net/2u *"_ivl_101", 8 0, L_00000298833f8278;  1 drivers
v000002988330b760_0 .net *"_ivl_103", 0 0, L_00000298834a7890;  1 drivers
L_00000298833f8ff8 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000002988330ae00_0 .net *"_ivl_107", 8 0, L_00000298833f8ff8;  1 drivers
L_00000298833f82c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883309a00_0 .net/2u *"_ivl_113", 0 0, L_00000298833f82c0;  1 drivers
v000002988330b800_0 .net *"_ivl_115", 0 0, L_00000298834d7850;  1 drivers
v000002988330b9e0_0 .net *"_ivl_117", 0 0, L_00000298834d78c0;  1 drivers
L_00000298833f8308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002988330bda0_0 .net/2u *"_ivl_121", 0 0, L_00000298833f8308;  1 drivers
L_00000298833f8350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002988330bf80_0 .net/2u *"_ivl_125", 0 0, L_00000298833f8350;  1 drivers
L_00000298833f79c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029883309c80_0 .net/2u *"_ivl_14", 7 0, L_00000298833f79c0;  1 drivers
v000002988330a360_0 .net *"_ivl_16", 0 0, L_00000298834a3650;  1 drivers
L_00000298833f7a08 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988330bbc0_0 .net/2u *"_ivl_18", 22 0, L_00000298833f7a08;  1 drivers
v000002988330a4a0_0 .net *"_ivl_20", 0 0, L_00000298834a4550;  1 drivers
L_00000298833f7a50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002988330bd00_0 .net/2u *"_ivl_24", 7 0, L_00000298833f7a50;  1 drivers
v000002988330be40_0 .net *"_ivl_26", 0 0, L_00000298834a4870;  1 drivers
L_00000298833f7a98 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988330c020_0 .net/2u *"_ivl_28", 22 0, L_00000298833f7a98;  1 drivers
v00000298833098c0_0 .net *"_ivl_30", 0 0, L_00000298834a53b0;  1 drivers
v0000029883309960_0 .net *"_ivl_38", 7 0, L_00000298834a40f0;  1 drivers
v0000029883309b40_0 .net *"_ivl_42", 8 0, L_00000298834a3a10;  1 drivers
L_00000298833f7b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883309d20_0 .net *"_ivl_45", 0 0, L_00000298833f7b28;  1 drivers
v000002988330c3e0_0 .net *"_ivl_46", 8 0, L_00000298834a3f10;  1 drivers
L_00000298833f7b70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002988330d060_0 .net *"_ivl_49", 0 0, L_00000298833f7b70;  1 drivers
v000002988330d100_0 .net *"_ivl_52", 8 0, L_00000298834a4e10;  1 drivers
L_00000298833f7bb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002988330c5c0_0 .net *"_ivl_55", 0 0, L_00000298833f7bb8;  1 drivers
v000002988330e500_0 .net *"_ivl_56", 8 0, L_00000298834a4050;  1 drivers
L_00000298833f7c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002988330c980_0 .net *"_ivl_59", 0 0, L_00000298833f7c00;  1 drivers
v000002988330e000_0 .net *"_ivl_60", 8 0, L_00000298834a4d70;  1 drivers
L_00000298833f8f20 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000002988330c660_0 .net *"_ivl_62", 8 0, L_00000298833f8f20;  1 drivers
L_00000298833f7c48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002988330cfc0_0 .net/2u *"_ivl_68", 0 0, L_00000298833f7c48;  1 drivers
L_00000298833f7c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002988330e3c0_0 .net/2u *"_ivl_72", 0 0, L_00000298833f7c90;  1 drivers
L_00000298833f81a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002988330d9c0_0 .net/2u *"_ivl_78", 0 0, L_00000298833f81a0;  1 drivers
v000002988330cca0_0 .net *"_ivl_80", 0 0, L_00000298834a5950;  1 drivers
L_00000298833f81e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002988330ca20_0 .net/2u *"_ivl_84", 7 0, L_00000298833f81e8;  1 drivers
v000002988330c200_0 .net *"_ivl_86", 7 0, L_00000298834a6670;  1 drivers
L_00000298833f8230 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988330d380_0 .net/2u *"_ivl_91", 22 0, L_00000298833f8230;  1 drivers
v000002988330c2a0_0 .net *"_ivl_93", 22 0, L_00000298834a6530;  1 drivers
L_00000298833f8fb0 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000002988330de20_0 .net *"_ivl_95", 8 0, L_00000298833f8fb0;  1 drivers
v000002988330d4c0_0 .net *"_ivl_99", 0 0, L_00000298834a62b0;  1 drivers
L_00000298833f7ae0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000002988330c340_0 .net "bias", 7 0, L_00000298833f7ae0;  1 drivers
v000002988330cf20_0 .net "despues_la_borro", 8 0, L_00000298834a3b50;  1 drivers
v000002988330cc00_0 .net "e1", 7 0, L_00000298834a4f50;  1 drivers
v000002988330c480_0 .net "e2", 7 0, L_00000298834a3970;  1 drivers
v000002988330d880_0 .net "evaluate_flags", 8 0, L_00000298834a3290;  1 drivers
v000002988330da60_0 .net "exp_final", 7 0, L_00000298834d7d90;  1 drivers
v000002988330db00_0 .net "exp_to_use", 7 0, L_00000298834a49b0;  1 drivers
v000002988330d420_0 .net "inexact", 0 0, L_00000298834a6b70;  alias, 1 drivers
v000002988330d920_0 .net "inexact_core", 0 0, L_00000298834d6890;  1 drivers
v000002988330e0a0_0 .net "inv_op", 0 0, L_00000298834d6900;  alias, 1 drivers
v000002988330dba0_0 .net "is_zero_r", 0 0, L_00000298834d74d0;  1 drivers
v000002988330d2e0_0 .net "is_zero_s", 0 0, L_00000298834d67b0;  1 drivers
v000002988330d1a0_0 .net "m1", 22 0, L_00000298834a4910;  1 drivers
v000002988330e460_0 .net "m2", 22 0, L_00000298834a3dd0;  1 drivers
v000002988330dc40_0 .net "m_final", 22 0, L_00000298834d71c0;  1 drivers
v000002988330cd40_0 .net "over_t1", 0 0, L_00000298834d64a0;  1 drivers
v000002988330cde0_0 .net "over_t2", 0 0, L_00000298834a7c50;  1 drivers
v000002988330ce80_0 .net "overflow", 0 0, L_00000298834a68f0;  alias, 1 drivers
v000002988330cac0_0 .net "param_m1", 23 0, L_00000298834a5590;  1 drivers
v000002988330d240_0 .net "param_m2", 23 0, L_00000298834a4410;  1 drivers
v000002988330cb60_0 .net "result_is_zero", 0 0, L_00000298834d7d20;  1 drivers
v000002988330d560_0 .net "s1", 0 0, L_00000298834a3150;  1 drivers
v000002988330d600_0 .net "s2", 0 0, L_00000298834a47d0;  1 drivers
v000002988330c520_0 .net "sign", 0 0, L_00000298834d66d0;  1 drivers
v000002988330d6a0_0 .net "under_t1", 0 0, L_00000298834a7b10;  1 drivers
v000002988330e320_0 .net "underflow", 0 0, L_00000298834a5c70;  alias, 1 drivers
L_00000298834a4910 .part v0000029883393480_0, 0, 23;
L_00000298834a3dd0 .part v00000298833930c0_0, 0, 23;
L_00000298834a4f50 .part v0000029883393480_0, 23, 8;
L_00000298834a3970 .part v00000298833930c0_0, 23, 8;
L_00000298834a3150 .part v0000029883393480_0, 31, 1;
L_00000298834a47d0 .part v00000298833930c0_0, 31, 1;
L_00000298834a3650 .cmp/eq 8, L_00000298834a4f50, L_00000298833f79c0;
L_00000298834a4550 .cmp/eq 23, L_00000298834a4910, L_00000298833f7a08;
L_00000298834a4870 .cmp/eq 8, L_00000298834a3970, L_00000298833f7a50;
L_00000298834a53b0 .cmp/eq 23, L_00000298834a3dd0, L_00000298833f7a98;
L_00000298834a40f0 .arith/sum 8, L_00000298834a4f50, L_00000298834a3970;
L_00000298834a49b0 .arith/sub 8, L_00000298834a40f0, L_00000298833f7ae0;
L_00000298834a3a10 .concat [ 8 1 0 0], L_00000298834a4f50, L_00000298833f7b28;
L_00000298834a3f10 .concat [ 8 1 0 0], L_00000298834a3970, L_00000298833f7b70;
L_00000298834a3290 .arith/sum 9, L_00000298834a3a10, L_00000298834a3f10;
L_00000298834a4e10 .concat [ 8 1 0 0], L_00000298834a4f50, L_00000298833f7bb8;
L_00000298834a4050 .concat [ 8 1 0 0], L_00000298834a3970, L_00000298833f7c00;
L_00000298834a4d70 .arith/sum 9, L_00000298834a4e10, L_00000298834a4050;
L_00000298834a3b50 .arith/sub 9, L_00000298834a4d70, L_00000298833f8f20;
L_00000298834a5590 .concat [ 23 1 0 0], L_00000298834a4910, L_00000298833f7c48;
L_00000298834a4410 .concat [ 23 1 0 0], L_00000298834a3dd0, L_00000298833f7c90;
L_00000298834a5950 .functor MUXZ 1, L_00000298834d66d0, L_00000298833f81a0, L_00000298834d7d20, C4<>;
L_00000298834a6670 .functor MUXZ 8, L_00000298834d7d90, L_00000298833f81e8, L_00000298834d7d20, C4<>;
L_00000298834a6df0 .concat8 [ 23 8 1 0], L_00000298834a6530, L_00000298834a6670, L_00000298834a5950;
L_00000298834a6530 .functor MUXZ 23, L_00000298834d71c0, L_00000298833f8230, L_00000298834d7d20, C4<>;
L_00000298834a62b0 .cmp/ge 9, L_00000298834a3290, L_00000298833f8fb0;
L_00000298834a7890 .cmp/ge 9, L_00000298834a3b50, L_00000298833f8278;
L_00000298834a7b10 .cmp/gt 9, L_00000298833f8ff8, L_00000298834a3290;
L_00000298834a68f0 .functor MUXZ 1, L_00000298834d78c0, L_00000298833f82c0, L_00000298834d7d20, C4<>;
L_00000298834a5c70 .functor MUXZ 1, L_00000298834a7b10, L_00000298833f8308, L_00000298834d7d20, C4<>;
L_00000298834a6b70 .functor MUXZ 1, L_00000298834d6890, L_00000298833f8350, L_00000298834d7d20, C4<>;
S_000002988332e810 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_000002988332f490;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_0000029882d2f240 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_0000029882d2f278 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_0000029882d2f2b0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_00000298834d6ac0 .functor AND 1, L_00000298834a7570, L_00000298834a5770, C4<1>, C4<1>;
L_00000298834d7070 .functor AND 1, L_00000298834a58b0, L_00000298834a7610, C4<1>, C4<1>;
L_00000298834d7930 .functor AND 1, L_00000298834a6a30, L_00000298834a7d90, C4<1>, C4<1>;
L_00000298834d7a80 .functor AND 1, L_00000298834a71b0, L_00000298834a76b0, C4<1>, C4<1>;
L_00000298834d7700 .functor OR 1, L_00000298834d6ac0, L_00000298834d7070, C4<0>, C4<0>;
L_00000298834d6200 .functor OR 1, L_00000298834d7700, L_00000298834d7930, C4<0>, C4<0>;
L_00000298834d6900 .functor OR 1, L_00000298834d6200, L_00000298834d7a80, C4<0>, C4<0>;
v0000029883304a00_0 .net "Exp1", 7 0, L_00000298834a4f50;  alias, 1 drivers
v0000029883304aa0_0 .net "Exp2", 7 0, L_00000298834a3970;  alias, 1 drivers
v0000029883306800_0 .net "InvalidOp", 0 0, L_00000298834d6900;  alias, 1 drivers
v0000029883306c60_0 .net "Man1", 22 0, L_00000298834a4910;  alias, 1 drivers
v0000029883304be0_0 .net "Man2", 22 0, L_00000298834a3dd0;  alias, 1 drivers
v0000029883307200_0 .net *"_ivl_1", 0 0, L_00000298834a7570;  1 drivers
v0000029883307ca0_0 .net *"_ivl_13", 0 0, L_00000298834a6a30;  1 drivers
v00000298833091e0_0 .net *"_ivl_15", 0 0, L_00000298834a7d90;  1 drivers
v00000298833072a0_0 .net *"_ivl_19", 0 0, L_00000298834a71b0;  1 drivers
v0000029883308920_0 .net *"_ivl_21", 0 0, L_00000298834a76b0;  1 drivers
v0000029883307340_0 .net *"_ivl_24", 0 0, L_00000298834d7700;  1 drivers
v00000298833095a0_0 .net *"_ivl_26", 0 0, L_00000298834d6200;  1 drivers
v00000298833089c0_0 .net *"_ivl_3", 0 0, L_00000298834a5770;  1 drivers
v00000298833077a0_0 .net *"_ivl_7", 0 0, L_00000298834a58b0;  1 drivers
v0000029883307b60_0 .net *"_ivl_9", 0 0, L_00000298834a7610;  1 drivers
v0000029883308c40_0 .net "is_inf_Val1", 0 0, L_00000298834d6ac0;  1 drivers
v0000029883308ce0_0 .net "is_inf_Val2", 0 0, L_00000298834d7070;  1 drivers
v0000029883307840_0 .net "is_invalid_Val1", 0 0, L_00000298834d7930;  1 drivers
v0000029883308ec0_0 .net "is_invalid_Val2", 0 0, L_00000298834d7a80;  1 drivers
L_00000298834a7570 .reduce/and L_00000298834a4f50;
L_00000298834a5770 .reduce/nor L_00000298834a4910;
L_00000298834a58b0 .reduce/and L_00000298834a3970;
L_00000298834a7610 .reduce/nor L_00000298834a3dd0;
L_00000298834a6a30 .reduce/and L_00000298834a4f50;
L_00000298834a7d90 .reduce/or L_00000298834a4910;
L_00000298834a71b0 .reduce/and L_00000298834a3970;
L_00000298834a76b0 .reduce/or L_00000298834a3dd0;
S_0000029883330430 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_000002988332f490;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_0000029882cc94f0 .param/l "BS" 0 9 3, +C4<00000000000000000000000000011111>;
P_0000029882cc9528 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000111>;
P_0000029882cc9560 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000011011>;
P_0000029882cc9598 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000010110>;
P_0000029882cc95d0 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000101111>;
P_0000029882cc9608 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000110101>;
L_00000298834d77e0 .functor AND 1, L_00000298834a4cd0, L_00000298834a42d0, C4<1>, C4<1>;
L_00000298834d71c0 .functor BUFZ 23, L_00000298834a63f0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000298834d7d90 .functor BUFZ 8, L_00000298834a6490, C4<00000000>, C4<00000000>, C4<00000000>;
v00000298833086a0_0 .net "Debe", 0 0, L_00000298834a4eb0;  1 drivers
v0000029883308740_0 .net "ExpIn", 7 0, L_00000298834a49b0;  alias, 1 drivers
v00000298833087e0_0 .net "ExpOut", 7 0, L_00000298834d7d90;  alias, 1 drivers
v00000298833075c0_0 .net "Fm", 22 0, L_00000298834d71c0;  alias, 1 drivers
v0000029883307660_0 .net "Result", 47 0, L_00000298834a4190;  1 drivers
v0000029883308880_0 .net "Rm", 23 0, L_00000298834a4410;  alias, 1 drivers
v0000029883309640_0 .net "ShiftCondition", 0 0, L_00000298834d77e0;  1 drivers
v0000029883309140_0 .net "Sm", 23 0, L_00000298834a5590;  alias, 1 drivers
v0000029883307700_0 .net *"_ivl_0", 47 0, L_00000298834a4230;  1 drivers
v00000298833093c0_0 .net *"_ivl_13", 0 0, L_00000298834a4cd0;  1 drivers
v0000029883309460_0 .net *"_ivl_15", 0 0, L_00000298834a4a50;  1 drivers
v0000029883309780_0 .net *"_ivl_17", 0 0, L_00000298834a42d0;  1 drivers
v000002988330b620_0 .net *"_ivl_21", 7 0, L_00000298834a3bf0;  1 drivers
v000002988330aae0_0 .net *"_ivl_23", 46 0, L_00000298834a3ab0;  1 drivers
v000002988330ab80_0 .net *"_ivl_24", 12 0, L_00000298834a5450;  1 drivers
L_00000298833f7d68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029883309be0_0 .net *"_ivl_27", 4 0, L_00000298833f7d68;  1 drivers
L_00000298833f7db0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000002988330ac20_0 .net/2u *"_ivl_28", 12 0, L_00000298833f7db0;  1 drivers
L_00000298833f7cd8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988330acc0_0 .net *"_ivl_3", 23 0, L_00000298833f7cd8;  1 drivers
v000002988330a860_0 .net *"_ivl_32", 12 0, L_00000298834a5130;  1 drivers
L_00000298833f7df8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002988330b260_0 .net *"_ivl_35", 4 0, L_00000298833f7df8;  1 drivers
L_00000298833f7e40 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v000002988330ba80_0 .net/2u *"_ivl_36", 12 0, L_00000298833f7e40;  1 drivers
v000002988330b1c0_0 .net *"_ivl_38", 12 0, L_00000298834a4af0;  1 drivers
v000002988330a7c0_0 .net *"_ivl_4", 47 0, L_00000298834a3790;  1 drivers
v0000029883309e60_0 .net *"_ivl_40", 12 0, L_00000298834a54f0;  1 drivers
L_00000298833f7e88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002988330b440_0 .net *"_ivl_43", 4 0, L_00000298833f7e88;  1 drivers
v000002988330b4e0_0 .net *"_ivl_44", 12 0, L_00000298834a44b0;  1 drivers
v000002988330af40_0 .net *"_ivl_46", 12 0, L_00000298834a35b0;  1 drivers
L_00000298833f7ed0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002988330b940_0 .net/2u *"_ivl_50", 5 0, L_00000298833f7ed0;  1 drivers
v000002988330a040_0 .net *"_ivl_54", 53 0, L_00000298834a4730;  1 drivers
v000002988330aa40_0 .net *"_ivl_56", 29 0, L_00000298834a4690;  1 drivers
L_00000298833f7f18 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883309f00_0 .net *"_ivl_58", 23 0, L_00000298833f7f18;  1 drivers
v000002988330a0e0_0 .net *"_ivl_60", 53 0, L_00000298834a4b90;  1 drivers
v000002988330aea0_0 .net *"_ivl_62", 30 0, L_00000298834a31f0;  1 drivers
L_00000298833f7f60 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988330b300_0 .net *"_ivl_64", 22 0, L_00000298833f7f60;  1 drivers
v000002988330a680_0 .net *"_ivl_68", 53 0, L_00000298834a3830;  1 drivers
L_00000298833f7d20 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988330b8a0_0 .net *"_ivl_7", 23 0, L_00000298833f7d20;  1 drivers
v000002988330a220_0 .net *"_ivl_79", 1 0, L_00000298834a51d0;  1 drivers
L_00000298833f8158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883309aa0_0 .net/2u *"_ivl_99", 0 0, L_00000298833f8158;  1 drivers
v000002988330b120_0 .net "exp_pre", 7 0, L_00000298834a45f0;  1 drivers
v0000029883309fa0_0 .net "exp_rnd", 7 0, L_00000298834a6490;  1 drivers
v000002988330a900_0 .net "frac_rnd", 22 0, L_00000298834a63f0;  1 drivers
v000002988330afe0_0 .net "guard", 0 0, L_00000298834a5630;  1 drivers
v000002988330a400_0 .net "h_overflow", 0 0, L_00000298834a74d0;  1 drivers
v000002988330a540_0 .net "inexact", 0 0, L_00000298834d6890;  alias, 1 drivers
v000002988330b080_0 .net "ms15", 27 0, L_00000298834a3470;  1 drivers
v000002988330a180_0 .net "overflow", 0 0, L_00000298834a7c50;  alias, 1 drivers
v0000029883309dc0_0 .net "rest3", 2 0, L_00000298834a56d0;  1 drivers
v000002988330bc60_0 .net "rest4", 3 0, L_00000298834a3010;  1 drivers
v000002988330b3a0_0 .net "shifts", 12 0, L_00000298834a3330;  1 drivers
v000002988330bb20_0 .net "sticky", 0 0, L_00000298834a5270;  1 drivers
v000002988330a5e0_0 .net "stream0", 53 0, L_00000298834a5310;  1 drivers
v000002988330a9a0_0 .net "stream1", 53 0, L_00000298834a4c30;  1 drivers
v000002988330a720_0 .net "stream2", 53 0, L_00000298834a3c90;  1 drivers
v000002988330bee0_0 .net "top10", 22 0, L_00000298834a36f0;  1 drivers
L_00000298834a4230 .concat [ 24 24 0 0], L_00000298834a5590, L_00000298833f7cd8;
L_00000298834a3790 .concat [ 24 24 0 0], L_00000298834a4410, L_00000298833f7d20;
L_00000298834a4190 .arith/mult 48, L_00000298834a4230, L_00000298834a3790;
L_00000298834a4eb0 .part L_00000298834a4190, 47, 1;
L_00000298834a4cd0 .reduce/nor L_00000298834a4eb0;
L_00000298834a4a50 .part L_00000298834a4190, 46, 1;
L_00000298834a42d0 .reduce/nor L_00000298834a4a50;
L_00000298834a3bf0 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_MUL.product_mantisa.first_one, 8, L_00000298834a3ab0 (v0000029883307d40_0) S_000002988332f7b0;
L_00000298834a3ab0 .part L_00000298834a4190, 0, 47;
L_00000298834a5450 .concat [ 8 5 0 0], L_00000298834a3bf0, L_00000298833f7d68;
L_00000298834a3330 .functor MUXZ 13, L_00000298833f7db0, L_00000298834a5450, L_00000298834d77e0, C4<>;
L_00000298834a5130 .concat [ 8 5 0 0], L_00000298834a49b0, L_00000298833f7df8;
L_00000298834a4af0 .arith/sum 13, L_00000298834a5130, L_00000298833f7e40;
L_00000298834a54f0 .concat [ 8 5 0 0], L_00000298834a49b0, L_00000298833f7e88;
L_00000298834a44b0 .arith/sub 13, L_00000298834a54f0, L_00000298834a3330;
L_00000298834a35b0 .functor MUXZ 13, L_00000298834a44b0, L_00000298834a4af0, L_00000298834a4eb0, C4<>;
L_00000298834a45f0 .part L_00000298834a35b0, 0, 8;
L_00000298834a5310 .concat [ 6 48 0 0], L_00000298833f7ed0, L_00000298834a4190;
L_00000298834a4690 .part L_00000298834a5310, 24, 30;
L_00000298834a4730 .concat [ 30 24 0 0], L_00000298834a4690, L_00000298833f7f18;
L_00000298834a31f0 .part L_00000298834a5310, 23, 31;
L_00000298834a4b90 .concat [ 31 23 0 0], L_00000298834a31f0, L_00000298833f7f60;
L_00000298834a4c30 .functor MUXZ 54, L_00000298834a4b90, L_00000298834a4730, L_00000298834a4eb0, C4<>;
L_00000298834a3830 .shift/l 54, L_00000298834a4c30, L_00000298834a3330;
L_00000298834a3c90 .functor MUXZ 54, L_00000298834a4c30, L_00000298834a3830, L_00000298834d77e0, C4<>;
L_00000298834a36f0 .part L_00000298834a3c90, 6, 23;
L_00000298834a5630 .part L_00000298834a3c90, 5, 1;
L_00000298834a56d0 .part L_00000298834a3c90, 2, 3;
L_00000298834a51d0 .part L_00000298834a3c90, 0, 2;
L_00000298834a5270 .reduce/or L_00000298834a51d0;
L_00000298834a3010 .concat [ 1 3 0 0], L_00000298834a5270, L_00000298834a56d0;
L_00000298834a3470 .concat [ 4 1 23 0], L_00000298834a3010, L_00000298834a5630, L_00000298834a36f0;
L_00000298834a6210 .part L_00000298834a4190, 23, 23;
L_00000298834a7c50 .functor MUXZ 1, L_00000298833f8158, L_00000298834a74d0, L_00000298834a4eb0, C4<>;
S_000002988332f7b0 .scope function.vec4.s8, "first_one" "first_one" 9 17, 9 17 0, S_0000029883330430;
 .timescale -9 -12;
v0000029883307d40_0 .var "bits", 46 0;
; Variable first_one is vec4 return value of scope S_000002988332f7b0
v0000029883308d80_0 .var "found", 0 0;
v0000029883308ba0_0 .var/i "idx", 31 0;
TD_tb_alu_mul_32.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883308d80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 44, 0, 32;
    %store/vec4 v0000029883308ba0_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0000029883308ba0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000029883308d80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v0000029883307d40_0;
    %load/vec4 v0000029883308ba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 46, 0, 32;
    %load/vec4 v0000029883308ba0_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883308d80_0, 0, 1;
T_2.10 ;
    %load/vec4 v0000029883308ba0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000029883308ba0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_000002988332e9a0 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_0000029883330430;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_0000029883331630 .param/l "BS" 0 8 24, +C4<00000000000000000000000000011111>;
P_0000029883331668 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000111>;
P_00000298833316a0 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000010110>;
L_00000298834d6890 .functor AND 1, L_00000298834a6710, L_00000298834a4eb0, C4<1>, C4<1>;
v00000298833096e0_0 .net "CarryOut", 0 0, L_00000298834a4eb0;  alias, 1 drivers
v0000029883307480_0 .net "Man", 22 0, L_00000298834a6210;  1 drivers
v0000029883309500_0 .net *"_ivl_1", 0 0, L_00000298834a6710;  1 drivers
v00000298833078e0_0 .net "inexact", 0 0, L_00000298834d6890;  alias, 1 drivers
L_00000298834a6710 .part L_00000298834a6210, 0, 1;
S_0000029883330c00 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_0000029883330430;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp";
    .port_info 1 /INPUT 8 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_0000029883331160 .param/l "BS" 0 8 1, +C4<00000000000000000000000000011111>;
P_0000029883331198 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000111>;
P_00000298833311d0 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000010110>;
L_00000298833f8f68 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000029883307c00_0 .net "AddExp", 7 0, L_00000298833f8f68;  1 drivers
v0000029883308060_0 .net "Exp", 7 0, L_00000298834a49b0;  alias, 1 drivers
v0000029883307de0_0 .net "NewExp", 8 0, L_00000298834a7cf0;  1 drivers
v0000029883308a60_0 .net "OverFlow", 0 0, L_00000298834a74d0;  alias, 1 drivers
v0000029883307fc0_0 .net *"_ivl_0", 8 0, L_00000298834a77f0;  1 drivers
L_00000298833f8110 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0000029883307e80_0 .net/2u *"_ivl_10", 8 0, L_00000298833f8110;  1 drivers
L_00000298833f80c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883308b00_0 .net *"_ivl_3", 0 0, L_00000298833f80c8;  1 drivers
L_00000298833f90d0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0000029883307980_0 .net *"_ivl_4", 8 0, L_00000298833f90d0;  1 drivers
L_00000298834a77f0 .concat [ 8 1 0 0], L_00000298834a49b0, L_00000298833f80c8;
L_00000298834a7cf0 .arith/sum 9, L_00000298834a77f0, L_00000298833f90d0;
L_00000298834a74d0 .cmp/ge 9, L_00000298834a7cf0, L_00000298833f8110;
S_000002988332f940 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_0000029883330430;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000029882cc9650 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000029882cc9688 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000029882cc96c0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_0000029882cc96f8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000298834d6820 .functor NOT 1, L_00000298834a72f0, C4<0>, C4<0>, C4<0>;
L_00000298834d7690 .functor OR 1, L_00000298834a5e50, L_00000298834a7430, C4<0>, C4<0>;
L_00000298834d75b0 .functor AND 1, L_00000298834a7110, L_00000298834d7690, C4<1>, C4<1>;
v0000029883308e20_0 .net *"_ivl_11", 22 0, L_00000298834a6d50;  1 drivers
v0000029883308560_0 .net *"_ivl_12", 23 0, L_00000298834a5db0;  1 drivers
L_00000298833f7fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883307f20_0 .net *"_ivl_15", 0 0, L_00000298833f7fa8;  1 drivers
v00000298833070c0_0 .net *"_ivl_17", 0 0, L_00000298834a7430;  1 drivers
v0000029883308100_0 .net *"_ivl_19", 0 0, L_00000298834d7690;  1 drivers
v0000029883307160_0 .net *"_ivl_21", 0 0, L_00000298834d75b0;  1 drivers
L_00000298833f7ff0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029883308380_0 .net/2u *"_ivl_22", 23 0, L_00000298833f7ff0;  1 drivers
L_00000298833f8038 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000298833073e0_0 .net/2u *"_ivl_24", 23 0, L_00000298833f8038;  1 drivers
v0000029883308420_0 .net *"_ivl_26", 23 0, L_00000298834a5bd0;  1 drivers
v00000298833082e0_0 .net *"_ivl_3", 3 0, L_00000298834a6350;  1 drivers
v00000298833081a0_0 .net *"_ivl_33", 0 0, L_00000298834a65d0;  1 drivers
v0000029883308f60_0 .net *"_ivl_34", 7 0, L_00000298834a7390;  1 drivers
L_00000298833f8080 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000029883309280_0 .net *"_ivl_37", 6 0, L_00000298833f8080;  1 drivers
v0000029883309000_0 .net *"_ivl_7", 0 0, L_00000298834a72f0;  1 drivers
v0000029883308240_0 .net "boolean", 0 0, L_00000298834a5e50;  1 drivers
v0000029883309320_0 .net "exp", 7 0, L_00000298834a45f0;  alias, 1 drivers
v0000029883307520_0 .net "exp_round", 7 0, L_00000298834a6490;  alias, 1 drivers
v00000298833090a0_0 .net "guard", 0 0, L_00000298834a7110;  1 drivers
v00000298833084c0_0 .net "is_even", 0 0, L_00000298834d6820;  1 drivers
v0000029883307ac0_0 .net "ms", 27 0, L_00000298834a3470;  alias, 1 drivers
v0000029883308600_0 .net "ms_round", 22 0, L_00000298834a63f0;  alias, 1 drivers
v0000029883309820_0 .net "temp", 23 0, L_00000298834a7750;  1 drivers
L_00000298834a7110 .part L_00000298834a3470, 4, 1;
L_00000298834a6350 .part L_00000298834a3470, 0, 4;
L_00000298834a5e50 .reduce/or L_00000298834a6350;
L_00000298834a72f0 .part L_00000298834a3470, 5, 1;
L_00000298834a6d50 .part L_00000298834a3470, 5, 23;
L_00000298834a5db0 .concat [ 23 1 0 0], L_00000298834a6d50, L_00000298833f7fa8;
L_00000298834a7430 .reduce/nor L_00000298834d6820;
L_00000298834a5bd0 .functor MUXZ 24, L_00000298833f8038, L_00000298833f7ff0, L_00000298834d75b0, C4<>;
L_00000298834a7750 .arith/sum 24, L_00000298834a5db0, L_00000298834a5bd0;
L_00000298834a63f0 .part L_00000298834a7750, 0, 23;
L_00000298834a65d0 .part L_00000298834a7750, 23, 1;
L_00000298834a7390 .concat [ 1 7 0 0], L_00000298834a65d0, L_00000298833f8080;
L_00000298834a6490 .arith/sum 8, L_00000298834a45f0, L_00000298834a7390;
S_000002988332ee50 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 219 0, S_00000298832628f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_0000029883331dc0 .param/l "BS" 0 5 219, +C4<00000000000000000000000000011111>;
P_0000029883331df8 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000111>;
P_0000029883331e30 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000010110>;
L_00000298834ba520 .functor OR 1, L_0000029883494510, L_00000298834961d0, C4<0>, C4<0>;
L_00000298834ba360 .functor OR 1, L_0000029883495910, L_0000029883496630, C4<0>, C4<0>;
L_00000298834bad70 .functor XOR 1, L_0000029883495870, L_0000029883495230, C4<0>, C4<0>;
L_00000298834b9db0 .functor AND 1, L_00000298834bad70, L_0000029883498890, C4<1>, C4<1>;
L_00000298834baec0 .functor AND 1, L_00000298834b9db0, L_0000029883496e50, C4<1>, C4<1>;
L_00000298834ba750 .functor NOT 23, L_0000029883493430, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000298834ba910 .functor AND 1, L_00000298834972b0, L_0000029883496ef0, C4<1>, C4<1>;
L_00000298834bafa0 .functor NOT 23, L_0000029883491ef0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000298834b98e0 .functor AND 1, L_00000298834ba910, L_0000029883498ed0, C4<1>, C4<1>;
L_00000298834ba9f0 .functor NOT 8, L_0000029883493e30, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000298834ba440 .functor AND 1, L_00000298834b98e0, L_0000029883498c50, C4<1>, C4<1>;
L_00000298834b9e20 .functor NOT 8, L_00000298834934d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000298834ba980 .functor AND 1, L_00000298834ba440, L_00000298834970d0, C4<1>, C4<1>;
L_00000298834b9640 .functor OR 1, L_00000298834baec0, L_00000298834ba980, C4<0>, C4<0>;
L_00000298834d7c40 .functor AND 1, L_00000298834bad70, L_00000298834b9640, C4<1>, C4<1>;
L_00000298834d7a10 .functor BUFZ 8, L_00000298834a33d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000298834d6510 .functor BUFZ 23, L_00000298834a4370, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000298834d6a50 .functor BUFZ 1, L_00000298834ba360, C4<0>, C4<0>, C4<0>;
L_00000298834d69e0 .functor AND 1, L_00000298834a5090, L_00000298834d6a50, C4<1>, C4<1>;
v00000298833870e0_0 .net "F", 31 0, L_00000298834a3510;  alias, 1 drivers
v0000029883388120_0 .net "R", 31 0, L_00000298834a38d0;  1 drivers
v0000029883387400_0 .net "S", 31 0, v0000029883393480_0;  alias, 1 drivers
v0000029883387680_0 .net *"_ivl_109", 0 0, L_00000298834d7c40;  1 drivers
L_00000298833f78e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883388c60_0 .net/2u *"_ivl_110", 0 0, L_00000298833f78e8;  1 drivers
v0000029883387c20_0 .net *"_ivl_112", 0 0, L_00000298834a3e70;  1 drivers
v0000029883388760_0 .net *"_ivl_117", 7 0, L_00000298834d7a10;  1 drivers
v0000029883387180_0 .net *"_ivl_122", 22 0, L_00000298834d6510;  1 drivers
L_00000298833f7930 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000029883386aa0_0 .net/2u *"_ivl_125", 7 0, L_00000298833f7930;  1 drivers
L_00000298833f7978 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029883387720_0 .net/2u *"_ivl_129", 7 0, L_00000298833f7978;  1 drivers
v0000029883387900_0 .net *"_ivl_131", 0 0, L_00000298834a5090;  1 drivers
L_00000298833f7270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298833879a0_0 .net/2u *"_ivl_16", 0 0, L_00000298833f7270;  1 drivers
v0000029883387220_0 .net *"_ivl_18", 23 0, L_0000029883495ff0;  1 drivers
L_00000298833f72b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298833881c0_0 .net/2u *"_ivl_22", 0 0, L_00000298833f72b8;  1 drivers
v0000029883388440_0 .net *"_ivl_24", 23 0, L_0000029883494f10;  1 drivers
L_00000298833f7300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298833886c0_0 .net/2u *"_ivl_28", 0 0, L_00000298833f7300;  1 drivers
L_00000298833f7348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883388800_0 .net/2u *"_ivl_32", 0 0, L_00000298833f7348;  1 drivers
v00000298833888a0_0 .net *"_ivl_41", 22 0, L_0000029883496450;  1 drivers
v0000029883389480_0 .net *"_ivl_45", 22 0, L_0000029883496590;  1 drivers
v00000298833893e0_0 .net *"_ivl_52", 0 0, L_0000029883493f70;  1 drivers
v000002988338b1e0_0 .net *"_ivl_54", 0 0, L_0000029883497f30;  1 drivers
v00000298833892a0_0 .net *"_ivl_56", 0 0, L_0000029883496bd0;  1 drivers
v0000029883389ca0_0 .net *"_ivl_58", 0 0, L_0000029883498bb0;  1 drivers
v0000029883389340_0 .net *"_ivl_60", 0 0, L_0000029883496770;  1 drivers
v000002988338b5a0_0 .net *"_ivl_62", 0 0, L_0000029883497d50;  1 drivers
v000002988338a920_0 .net *"_ivl_66", 0 0, L_0000029883498890;  1 drivers
v00000298833897a0_0 .net *"_ivl_69", 0 0, L_00000298834b9db0;  1 drivers
v0000029883389b60_0 .net *"_ivl_70", 0 0, L_0000029883496e50;  1 drivers
v000002988338ac40_0 .net *"_ivl_73", 0 0, L_00000298834baec0;  1 drivers
v000002988338ace0_0 .net *"_ivl_75", 0 0, L_00000298834972b0;  1 drivers
v0000029883389700_0 .net *"_ivl_76", 22 0, L_00000298834ba750;  1 drivers
v000002988338aec0_0 .net *"_ivl_79", 0 0, L_0000029883496ef0;  1 drivers
v000002988338b460_0 .net *"_ivl_81", 0 0, L_00000298834ba910;  1 drivers
v000002988338ad80_0 .net *"_ivl_82", 22 0, L_00000298834bafa0;  1 drivers
v000002988338b780_0 .net *"_ivl_85", 0 0, L_0000029883498ed0;  1 drivers
v0000029883389f20_0 .net *"_ivl_87", 0 0, L_00000298834b98e0;  1 drivers
v0000029883389840_0 .net *"_ivl_88", 7 0, L_00000298834ba9f0;  1 drivers
v000002988338af60_0 .net *"_ivl_91", 0 0, L_0000029883498c50;  1 drivers
v0000029883389e80_0 .net *"_ivl_93", 0 0, L_00000298834ba440;  1 drivers
v000002988338b000_0 .net *"_ivl_94", 7 0, L_00000298834b9e20;  1 drivers
v000002988338b0a0_0 .net *"_ivl_97", 0 0, L_00000298834970d0;  1 drivers
v0000029883389fc0_0 .net *"_ivl_99", 0 0, L_00000298834ba980;  1 drivers
v000002988338b500_0 .net "boolean1", 0 0, L_00000298834941f0;  1 drivers
v000002988338a240_0 .net "boolean2", 0 0, L_00000298834bad70;  1 drivers
v000002988338b140_0 .net "diff_exp1", 7 0, L_0000029883495370;  1 drivers
v000002988338a9c0_0 .net "diff_exp2", 7 0, L_0000029883495690;  1 drivers
v0000029883389d40_0 .net "e1", 7 0, L_0000029883493e30;  1 drivers
v0000029883389a20_0 .net "e2", 7 0, L_00000298834934d0;  1 drivers
v000002988338b280_0 .net "exp_aux", 7 0, L_00000298834969f0;  1 drivers
v000002988338aba0_0 .net "exp_sum_add", 7 0, L_00000298834bf300;  1 drivers
v000002988338ae20_0 .net "exp_sum_sub", 7 0, L_00000298834d63c0;  1 drivers
v0000029883389de0_0 .net "final_exp", 7 0, L_00000298834a33d0;  1 drivers
v000002988338a6a0_0 .net "g1", 0 0, L_0000029883496310;  1 drivers
v000002988338a740_0 .net "g1_shift", 0 0, L_00000298834943d0;  1 drivers
v0000029883389520_0 .net "g2", 0 0, L_00000298834963b0;  1 drivers
v000002988338b640_0 .net "g2_shift", 0 0, L_00000298834945b0;  1 drivers
v000002988338a060_0 .net "inexact", 0 0, L_00000298834d6a50;  alias, 1 drivers
v000002988338b6e0_0 .net "inexact_m1", 0 0, L_0000029883495910;  1 drivers
v000002988338b820_0 .net "inexact_m2", 0 0, L_0000029883496630;  1 drivers
v0000029883389ac0_0 .net "is_same_exp", 0 0, L_0000029883494fb0;  1 drivers
v000002988338b320_0 .net "is_zero_result", 0 0, L_00000298834b9640;  1 drivers
v0000029883389c00_0 .net "lost_align", 0 0, L_00000298834ba360;  1 drivers
v00000298833895c0_0 .net "m1_10", 22 0, L_0000029883495050;  1 drivers
v0000029883389660_0 .net "m1_11", 23 0, L_0000029883494d30;  1 drivers
v000002988338a7e0_0 .net "m1_init", 22 0, L_0000029883493430;  1 drivers
v00000298833890c0_0 .net "m1_shift", 23 0, L_00000298834964f0;  1 drivers
v00000298833898e0_0 .net "m2_10", 22 0, L_00000298834966d0;  1 drivers
v0000029883389160_0 .net "m2_11", 23 0, L_0000029883496270;  1 drivers
v0000029883389200_0 .net "m2_init", 22 0, L_0000029883491ef0;  1 drivers
v000002988338a100_0 .net "m2_shift", 23 0, L_00000298834959b0;  1 drivers
v0000029883389980_0 .net "op_sum", 22 0, L_00000298834a4370;  1 drivers
v000002988338a1a0_0 .net "op_sum_add", 22 0, L_00000298834bea40;  1 drivers
v000002988338a2e0_0 .net "op_sum_sub", 22 0, L_00000298834d7000;  1 drivers
v000002988338aa60_0 .net "overflow", 0 0, L_00000298834a3d30;  alias, 1 drivers
v000002988338a380_0 .net "s1", 0 0, L_0000029883495870;  1 drivers
v000002988338a420_0 .net "s2", 0 0, L_0000029883495230;  1 drivers
v000002988338b3c0_0 .net "sign", 0 0, L_0000029883498750;  1 drivers
v000002988338a560_0 .net "sticky_for_round", 0 0, L_00000298834ba520;  1 drivers
v000002988338a4c0_0 .net "sticky_m1", 0 0, L_0000029883494510;  1 drivers
v000002988338a600_0 .net "sticky_m2", 0 0, L_00000298834961d0;  1 drivers
v000002988338a880_0 .net "underflow", 0 0, L_00000298834d69e0;  alias, 1 drivers
L_0000029883493430 .part v0000029883393480_0, 0, 23;
L_0000029883491ef0 .part L_00000298834a38d0, 0, 23;
L_0000029883493e30 .part v0000029883393480_0, 23, 8;
L_00000298834934d0 .part L_00000298834a38d0, 23, 8;
L_0000029883495870 .part v0000029883393480_0, 31, 1;
L_0000029883495230 .part L_00000298834a38d0, 31, 1;
L_00000298834941f0 .cmp/gt 8, L_0000029883493e30, L_00000298834934d0;
L_0000029883494fb0 .cmp/eq 8, L_0000029883493e30, L_00000298834934d0;
L_0000029883495ff0 .concat [ 23 1 0 0], L_0000029883493430, L_00000298833f7270;
L_0000029883494d30 .functor MUXZ 24, L_00000298834964f0, L_0000029883495ff0, L_00000298834941f0, C4<>;
L_0000029883494f10 .concat [ 23 1 0 0], L_0000029883491ef0, L_00000298833f72b8;
L_0000029883496270 .functor MUXZ 24, L_0000029883494f10, L_00000298834959b0, L_00000298834941f0, C4<>;
L_0000029883496310 .functor MUXZ 1, L_00000298834943d0, L_00000298833f7300, L_00000298834941f0, C4<>;
L_00000298834963b0 .functor MUXZ 1, L_00000298833f7348, L_00000298834945b0, L_00000298834941f0, C4<>;
L_0000029883496450 .part L_00000298834964f0, 0, 23;
L_0000029883495050 .functor MUXZ 23, L_0000029883496450, L_0000029883493430, L_00000298834941f0, C4<>;
L_0000029883496590 .part L_00000298834959b0, 0, 23;
L_00000298834966d0 .functor MUXZ 23, L_0000029883491ef0, L_0000029883496590, L_00000298834941f0, C4<>;
L_00000298834969f0 .functor MUXZ 8, L_00000298834934d0, L_0000029883493e30, L_00000298834941f0, C4<>;
L_0000029883493f70 .cmp/gt 8, L_0000029883493e30, L_00000298834934d0;
L_0000029883497f30 .cmp/gt 8, L_00000298834934d0, L_0000029883493e30;
L_0000029883496bd0 .cmp/ge 23, L_0000029883493430, L_0000029883491ef0;
L_0000029883498bb0 .functor MUXZ 1, L_0000029883495230, L_0000029883495870, L_0000029883496bd0, C4<>;
L_0000029883496770 .functor MUXZ 1, L_0000029883498bb0, L_0000029883495230, L_0000029883497f30, C4<>;
L_0000029883497d50 .functor MUXZ 1, L_0000029883496770, L_0000029883495870, L_0000029883493f70, C4<>;
L_0000029883498750 .functor MUXZ 1, L_0000029883495870, L_0000029883497d50, L_00000298834bad70, C4<>;
L_0000029883498890 .cmp/eq 23, L_0000029883493430, L_0000029883491ef0;
L_0000029883496e50 .cmp/eq 8, L_0000029883493e30, L_00000298834934d0;
L_00000298834972b0 .reduce/nor L_00000298834bad70;
L_0000029883496ef0 .reduce/and L_00000298834ba750;
L_0000029883498ed0 .reduce/and L_00000298834bafa0;
L_0000029883498c50 .reduce/and L_00000298834ba9f0;
L_00000298834970d0 .reduce/and L_00000298834b9e20;
L_00000298834a4370 .functor MUXZ 23, L_00000298834bea40, L_00000298834d7000, L_00000298834bad70, C4<>;
L_00000298834a33d0 .functor MUXZ 8, L_00000298834bf300, L_00000298834d63c0, L_00000298834bad70, C4<>;
L_00000298834a3e70 .functor MUXZ 1, L_0000029883498750, L_00000298833f78e8, L_00000298834d7c40, C4<>;
L_00000298834a3510 .concat8 [ 23 8 1 0], L_00000298834d6510, L_00000298834d7a10, L_00000298834a3e70;
L_00000298834a3d30 .cmp/eq 8, L_00000298834a33d0, L_00000298833f7930;
L_00000298834a5090 .cmp/eq 8, L_00000298834a33d0, L_00000298833f7978;
S_000002988332e040 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_000002988332ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_0000029883331580 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_00000298833315b8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_00000298833315f0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000002988330c840_0 .net "F", 23 0, L_00000298834964f0;  alias, 1 drivers
L_00000298833f7150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002988330e140_0 .net/2u *"_ivl_0", 0 0, L_00000298833f7150;  1 drivers
v000002988330d740_0 .net *"_ivl_13", 21 0, L_0000029883494330;  1 drivers
v000002988330d7e0_0 .net *"_ivl_17", 22 0, L_0000029883495f50;  1 drivers
L_00000298833f7198 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000002988330e820_0 .net/2u *"_ivl_2", 9 0, L_00000298833f7198;  1 drivers
v000002988330dce0_0 .net "full_value", 33 0, L_0000029883495b90;  1 drivers
v000002988330c700_0 .net "guard_bit", 0 0, L_00000298834943d0;  alias, 1 drivers
v000002988330dd80_0 .net "inexact_flag", 0 0, L_0000029883495910;  alias, 1 drivers
v000002988330dec0_0 .net "mantisa", 22 0, L_0000029883493430;  alias, 1 drivers
v000002988330df60_0 .net "shifted", 33 0, L_0000029883494ab0;  1 drivers
v000002988330e1e0_0 .net "shifts", 7 0, L_0000029883495690;  alias, 1 drivers
v000002988330e280_0 .net "sticky_bits", 0 0, L_0000029883494510;  alias, 1 drivers
L_0000029883495b90 .concat [ 10 23 1 0], L_00000298833f7198, L_0000029883493430, L_00000298833f7150;
L_0000029883494ab0 .shift/r 34, L_0000029883495b90, L_0000029883495690;
L_00000298834964f0 .part L_0000029883494ab0, 10, 24;
L_00000298834943d0 .part L_0000029883494ab0, 22, 1;
L_0000029883494330 .part L_0000029883494ab0, 0, 22;
L_0000029883494510 .reduce/or L_0000029883494330;
L_0000029883495f50 .part L_0000029883494ab0, 0, 23;
L_0000029883495910 .reduce/or L_0000029883495f50;
S_000002988332e1d0 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_000002988332ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_00000298833318f0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_0000029883331928 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_0000029883331960 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000002988330e5a0_0 .net "F", 23 0, L_00000298834959b0;  alias, 1 drivers
L_00000298833f71e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002988330c7a0_0 .net/2u *"_ivl_0", 0 0, L_00000298833f71e0;  1 drivers
v000002988330c8e0_0 .net *"_ivl_13", 21 0, L_0000029883494b50;  1 drivers
v000002988330e780_0 .net *"_ivl_17", 22 0, L_0000029883494830;  1 drivers
L_00000298833f7228 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000002988330e640_0 .net/2u *"_ivl_2", 9 0, L_00000298833f7228;  1 drivers
v000002988330e6e0_0 .net "full_value", 33 0, L_0000029883494290;  1 drivers
v000002988330c0c0_0 .net "guard_bit", 0 0, L_00000298834945b0;  alias, 1 drivers
v000002988330c160_0 .net "inexact_flag", 0 0, L_0000029883496630;  alias, 1 drivers
v0000029883310800_0 .net "mantisa", 22 0, L_0000029883491ef0;  alias, 1 drivers
v0000029883310d00_0 .net "shifted", 33 0, L_0000029883494470;  1 drivers
v000002988330ffe0_0 .net "shifts", 7 0, L_0000029883495370;  alias, 1 drivers
v00000298833101c0_0 .net "sticky_bits", 0 0, L_00000298834961d0;  alias, 1 drivers
L_0000029883494290 .concat [ 10 23 1 0], L_00000298833f7228, L_0000029883491ef0, L_00000298833f71e0;
L_0000029883494470 .shift/r 34, L_0000029883494290, L_0000029883495370;
L_00000298834959b0 .part L_0000029883494470, 10, 24;
L_00000298834945b0 .part L_0000029883494470, 22, 1;
L_0000029883494b50 .part L_0000029883494470, 0, 22;
L_00000298834961d0 .reduce/or L_0000029883494b50;
L_0000029883494830 .part L_0000029883494470, 0, 23;
L_0000029883496630 .reduce/or L_0000029883494830;
S_000002988332eb30 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_000002988332ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_0000029883331b00 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_0000029883331b38 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_0000029883331b70 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_00000298834d3100 .functor AND 1, L_00000298834a1030, L_00000298834a1670, C4<1>, C4<1>;
L_00000298834d3db0 .functor AND 1, L_0000029883494fb0, L_00000298834a2b10, C4<1>, C4<1>;
L_00000298834d3cd0 .functor OR 1, L_00000298834d3100, L_00000298834d3db0, C4<0>, C4<0>;
L_00000298834d3e20 .functor AND 1, L_00000298834a0bd0, L_00000298834a1170, C4<1>, C4<1>;
L_00000298834d3330 .functor OR 1, L_00000298834d3e20, L_0000029883494fb0, C4<0>, C4<0>;
L_00000298834d41a0 .functor AND 1, L_00000298834941f0, L_00000298834a1350, C4<1>, C4<1>;
L_00000298834d4210 .functor OR 1, L_00000298834d3330, L_00000298834d41a0, C4<0>, C4<0>;
L_00000298834d63c0 .functor BUFZ 8, L_00000298834a24d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000298834d7000 .functor BUFZ 23, L_00000298834a1990, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000002988334b990_0 .net "Debe", 23 0, L_00000298834a08b0;  1 drivers
v000002988334bfd0_0 .net "Debe_e", 23 0, L_00000298834a1df0;  1 drivers
v000002988334c110_0 .net "ExpAux", 7 0, L_00000298834a1ad0;  1 drivers
v000002988334c070_0 .net "ExpFinal", 7 0, L_00000298834a24d0;  1 drivers
v000002988334c430_0 .net "ExpIn", 7 0, L_00000298834969f0;  alias, 1 drivers
v000002988334c4d0_0 .net "ExpOut", 7 0, L_00000298834d63c0;  alias, 1 drivers
v000002988334c890_0 .net "ExpOutTemp", 7 0, L_00000298834a1530;  1 drivers
v000002988334d8d0_0 .net "F", 22 0, L_00000298834d7000;  alias, 1 drivers
v000002988334df10_0 .net "FFinal", 22 0, L_00000298834a1990;  1 drivers
v000002988334d5b0_0 .net "FTemp", 22 0, L_00000298834a29d0;  1 drivers
v000002988334e550_0 .net "FToRound", 27 0, L_00000298834a2cf0;  1 drivers
v000002988334d0b0_0 .net "F_aux", 22 0, L_000002988349e0b0;  1 drivers
v000002988334e730_0 .net "F_aux_e", 22 0, L_00000298834a1e90;  1 drivers
v000002988334e5f0_0 .net "F_to_use", 22 0, L_00000298834a1c10;  1 drivers
v000002988334eff0_0 .net "R", 22 0, L_00000298834966d0;  alias, 1 drivers
v000002988334d650_0 .net "S", 22 0, L_0000029883495050;  alias, 1 drivers
L_00000298833f7660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002988334d970_0 .net/2u *"_ivl_327", 0 0, L_00000298833f7660;  1 drivers
L_00000298833f76a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002988334d3d0_0 .net/2u *"_ivl_332", 0 0, L_00000298833f76a8;  1 drivers
v000002988334e910_0 .net *"_ivl_339", 0 0, L_00000298834a1030;  1 drivers
v000002988334d830_0 .net *"_ivl_341", 0 0, L_00000298834a1670;  1 drivers
v000002988334ef50_0 .net *"_ivl_343", 0 0, L_00000298834d3100;  1 drivers
v000002988334eb90_0 .net *"_ivl_345", 0 0, L_00000298834a2b10;  1 drivers
v000002988334e9b0_0 .net *"_ivl_347", 0 0, L_00000298834d3db0;  1 drivers
v000002988334e230_0 .net *"_ivl_351", 0 0, L_00000298834a0bd0;  1 drivers
v000002988334e370_0 .net *"_ivl_353", 0 0, L_00000298834a1170;  1 drivers
v000002988334ed70_0 .net *"_ivl_355", 0 0, L_00000298834d3e20;  1 drivers
v000002988334d290_0 .net *"_ivl_357", 0 0, L_00000298834d3330;  1 drivers
v000002988334dab0_0 .net *"_ivl_359", 0 0, L_00000298834a1350;  1 drivers
v000002988334e410_0 .net *"_ivl_361", 0 0, L_00000298834d41a0;  1 drivers
v000002988334e4b0_0 .net *"_ivl_367", 0 0, L_00000298834a27f0;  1 drivers
v000002988334cbb0_0 .net *"_ivl_372", 22 0, L_00000298834a2110;  1 drivers
L_00000298833f7738 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v000002988334cc50_0 .net/2u *"_ivl_376", 31 0, L_00000298833f7738;  1 drivers
v000002988334e690_0 .net *"_ivl_378", 31 0, L_00000298834a1fd0;  1 drivers
L_00000298833f7780 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988334ccf0_0 .net *"_ivl_381", 23 0, L_00000298833f7780;  1 drivers
v000002988334dc90_0 .net *"_ivl_382", 31 0, L_00000298834a2c50;  1 drivers
v000002988334eeb0_0 .net *"_ivl_387", 4 0, L_00000298834a22f0;  1 drivers
v000002988334dfb0_0 .net "cond_F_shift", 0 0, L_00000298834d4210;  1 drivers
v000002988334cd90_0 .net "cond_idx", 0 0, L_00000298834d3cd0;  1 drivers
v000002988334ea50_0 .net "idx", 7 0, L_00000298834a10d0;  1 drivers
v000002988334eaf0_0 .net "idx_e", 7 0, L_00000298834a2bb0;  1 drivers
v000002988334d150_0 .net "idx_to_use", 7 0, L_00000298834a1210;  1 drivers
v000002988334d510_0 .net "is_mayus_exp", 0 0, L_00000298834941f0;  alias, 1 drivers
v000002988334d1f0_0 .net "is_same_exp", 0 0, L_0000029883494fb0;  alias, 1 drivers
v000002988334ca70_0 .net "lost_bits", 22 0, L_00000298834a0e50;  1 drivers
L_000002988349a4b0 .part L_0000029883495050, 0, 1;
L_000002988349a550 .part L_00000298834966d0, 0, 1;
L_000002988349a5f0 .part L_00000298834a08b0, 0, 1;
L_000002988349a690 .part L_00000298834966d0, 0, 1;
L_000002988349a870 .part L_0000029883495050, 0, 1;
L_000002988349a9b0 .part L_00000298834a1df0, 0, 1;
L_000002988349aaf0 .part L_0000029883495050, 1, 1;
L_000002988349ac30 .part L_00000298834966d0, 1, 1;
L_000002988349bc70 .part L_00000298834a08b0, 1, 1;
L_000002988349cd50 .part L_00000298834966d0, 1, 1;
L_000002988349d2f0 .part L_0000029883495050, 1, 1;
L_000002988349be50 .part L_00000298834a1df0, 1, 1;
L_000002988349d390 .part L_0000029883495050, 2, 1;
L_000002988349d250 .part L_00000298834966d0, 2, 1;
L_000002988349d570 .part L_00000298834a08b0, 2, 1;
L_000002988349ded0 .part L_00000298834966d0, 2, 1;
L_000002988349b950 .part L_0000029883495050, 2, 1;
L_000002988349de30 .part L_00000298834a1df0, 2, 1;
L_000002988349d7f0 .part L_0000029883495050, 3, 1;
L_000002988349bb30 .part L_00000298834966d0, 3, 1;
L_000002988349dcf0 .part L_00000298834a08b0, 3, 1;
L_000002988349c350 .part L_00000298834966d0, 3, 1;
L_000002988349d070 .part L_0000029883495050, 3, 1;
L_000002988349c2b0 .part L_00000298834a1df0, 3, 1;
L_000002988349c850 .part L_0000029883495050, 4, 1;
L_000002988349c490 .part L_00000298834966d0, 4, 1;
L_000002988349c170 .part L_00000298834a08b0, 4, 1;
L_000002988349d890 .part L_00000298834966d0, 4, 1;
L_000002988349b9f0 .part L_0000029883495050, 4, 1;
L_000002988349c3f0 .part L_00000298834a1df0, 4, 1;
L_000002988349d750 .part L_0000029883495050, 5, 1;
L_000002988349d110 .part L_00000298834966d0, 5, 1;
L_000002988349d1b0 .part L_00000298834a08b0, 5, 1;
L_000002988349ba90 .part L_00000298834966d0, 5, 1;
L_000002988349d610 .part L_0000029883495050, 5, 1;
L_000002988349cb70 .part L_00000298834a1df0, 5, 1;
L_000002988349c530 .part L_0000029883495050, 6, 1;
L_000002988349dd90 .part L_00000298834966d0, 6, 1;
L_000002988349d430 .part L_00000298834a08b0, 6, 1;
L_000002988349b770 .part L_00000298834966d0, 6, 1;
L_000002988349ca30 .part L_0000029883495050, 6, 1;
L_000002988349c7b0 .part L_00000298834a1df0, 6, 1;
L_000002988349c5d0 .part L_0000029883495050, 7, 1;
L_000002988349d6b0 .part L_00000298834966d0, 7, 1;
L_000002988349cc10 .part L_00000298834a08b0, 7, 1;
L_000002988349d930 .part L_00000298834966d0, 7, 1;
L_000002988349c670 .part L_0000029883495050, 7, 1;
L_000002988349d9d0 .part L_00000298834a1df0, 7, 1;
L_000002988349cfd0 .part L_0000029883495050, 8, 1;
L_000002988349bef0 .part L_00000298834966d0, 8, 1;
L_000002988349c210 .part L_00000298834a08b0, 8, 1;
L_000002988349d4d0 .part L_00000298834966d0, 8, 1;
L_000002988349c710 .part L_0000029883495050, 8, 1;
L_000002988349da70 .part L_00000298834a1df0, 8, 1;
L_000002988349db10 .part L_0000029883495050, 9, 1;
L_000002988349c8f0 .part L_00000298834966d0, 9, 1;
L_000002988349c990 .part L_00000298834a08b0, 9, 1;
L_000002988349dbb0 .part L_00000298834966d0, 9, 1;
L_000002988349bd10 .part L_0000029883495050, 9, 1;
L_000002988349cad0 .part L_00000298834a1df0, 9, 1;
L_000002988349b810 .part L_0000029883495050, 10, 1;
L_000002988349dc50 .part L_00000298834966d0, 10, 1;
L_000002988349c0d0 .part L_00000298834a08b0, 10, 1;
L_000002988349b8b0 .part L_00000298834966d0, 10, 1;
L_000002988349ccb0 .part L_0000029883495050, 10, 1;
L_000002988349bf90 .part L_00000298834a1df0, 10, 1;
L_000002988349bbd0 .part L_0000029883495050, 11, 1;
L_000002988349cdf0 .part L_00000298834966d0, 11, 1;
L_000002988349bdb0 .part L_00000298834a08b0, 11, 1;
L_000002988349c030 .part L_00000298834966d0, 11, 1;
L_000002988349ce90 .part L_0000029883495050, 11, 1;
L_000002988349cf30 .part L_00000298834a1df0, 11, 1;
L_00000298834a0450 .part L_0000029883495050, 12, 1;
L_000002988349edd0 .part L_00000298834966d0, 12, 1;
L_000002988349e3d0 .part L_00000298834a08b0, 12, 1;
L_000002988349ee70 .part L_00000298834966d0, 12, 1;
L_000002988349e330 .part L_0000029883495050, 12, 1;
L_000002988349f0f0 .part L_00000298834a1df0, 12, 1;
L_000002988349efb0 .part L_0000029883495050, 13, 1;
L_000002988349eab0 .part L_00000298834966d0, 13, 1;
L_000002988349e6f0 .part L_00000298834a08b0, 13, 1;
L_000002988349fd70 .part L_00000298834966d0, 13, 1;
L_00000298834a0310 .part L_0000029883495050, 13, 1;
L_000002988349fc30 .part L_00000298834a1df0, 13, 1;
L_000002988349fff0 .part L_0000029883495050, 14, 1;
L_000002988349e290 .part L_00000298834966d0, 14, 1;
L_000002988349ed30 .part L_00000298834a08b0, 14, 1;
L_00000298834a03b0 .part L_00000298834966d0, 14, 1;
L_000002988349f910 .part L_0000029883495050, 14, 1;
L_000002988349fe10 .part L_00000298834a1df0, 14, 1;
L_000002988349e470 .part L_0000029883495050, 15, 1;
L_000002988349f730 .part L_00000298834966d0, 15, 1;
L_000002988349feb0 .part L_00000298834a08b0, 15, 1;
L_000002988349eb50 .part L_00000298834966d0, 15, 1;
L_000002988349e510 .part L_0000029883495050, 15, 1;
L_000002988349e790 .part L_00000298834a1df0, 15, 1;
L_000002988349ef10 .part L_0000029883495050, 16, 1;
L_000002988349fb90 .part L_00000298834966d0, 16, 1;
L_000002988349e5b0 .part L_00000298834a08b0, 16, 1;
L_000002988349e1f0 .part L_00000298834966d0, 16, 1;
L_000002988349f550 .part L_0000029883495050, 16, 1;
L_000002988349f050 .part L_00000298834a1df0, 16, 1;
L_00000298834a04f0 .part L_0000029883495050, 17, 1;
L_000002988349e8d0 .part L_00000298834966d0, 17, 1;
L_000002988349f190 .part L_00000298834a08b0, 17, 1;
L_00000298834a0590 .part L_00000298834966d0, 17, 1;
L_000002988349f230 .part L_0000029883495050, 17, 1;
L_000002988349e650 .part L_00000298834a1df0, 17, 1;
L_000002988349f2d0 .part L_0000029883495050, 18, 1;
L_000002988349e830 .part L_00000298834966d0, 18, 1;
L_000002988349f370 .part L_00000298834a08b0, 18, 1;
L_00000298834a0090 .part L_00000298834966d0, 18, 1;
L_000002988349e150 .part L_0000029883495050, 18, 1;
L_000002988349ebf0 .part L_00000298834a1df0, 18, 1;
L_000002988349ff50 .part L_0000029883495050, 19, 1;
L_000002988349f870 .part L_00000298834966d0, 19, 1;
L_000002988349f9b0 .part L_00000298834a08b0, 19, 1;
L_000002988349e970 .part L_00000298834966d0, 19, 1;
L_00000298834a0130 .part L_0000029883495050, 19, 1;
L_000002988349f410 .part L_00000298834a1df0, 19, 1;
L_00000298834a0630 .part L_0000029883495050, 20, 1;
L_000002988349ea10 .part L_00000298834966d0, 20, 1;
L_000002988349ec90 .part L_00000298834a08b0, 20, 1;
L_000002988349f4b0 .part L_00000298834966d0, 20, 1;
L_000002988349f5f0 .part L_0000029883495050, 20, 1;
L_000002988349f690 .part L_00000298834a1df0, 20, 1;
L_000002988349f7d0 .part L_0000029883495050, 21, 1;
L_000002988349fa50 .part L_00000298834966d0, 21, 1;
L_000002988349faf0 .part L_00000298834a08b0, 21, 1;
L_000002988349fcd0 .part L_00000298834966d0, 21, 1;
L_00000298834a01d0 .part L_0000029883495050, 21, 1;
L_00000298834a0270 .part L_00000298834a1df0, 21, 1;
L_00000298834a06d0 .part L_0000029883495050, 22, 1;
L_000002988349df70 .part L_00000298834966d0, 22, 1;
L_000002988349e010 .part L_00000298834a08b0, 22, 1;
LS_000002988349e0b0_0_0 .concat8 [ 1 1 1 1], L_00000298834bfb50, L_00000298834bef80, L_00000298834c18a0, L_00000298834c0790;
LS_000002988349e0b0_0_4 .concat8 [ 1 1 1 1], L_00000298834c1c90, L_00000298834c1600, L_00000298834c3190, L_00000298834c36d0;
LS_000002988349e0b0_0_8 .concat8 [ 1 1 1 1], L_00000298834c2e10, L_00000298834c3cf0, L_00000298834b45c0, L_00000298834b4320;
LS_000002988349e0b0_0_12 .concat8 [ 1 1 1 1], L_00000298834b5890, L_00000298834b6230, L_00000298834b71f0, L_00000298834b5c80;
LS_000002988349e0b0_0_16 .concat8 [ 1 1 1 1], L_00000298834b6cb0, L_00000298834b8990, L_00000298834b9250, L_00000298834b83e0;
LS_000002988349e0b0_0_20 .concat8 [ 1 1 1 0], L_00000298834d3870, L_00000298834d31e0, L_00000298834d3170;
LS_000002988349e0b0_1_0 .concat8 [ 4 4 4 4], LS_000002988349e0b0_0_0, LS_000002988349e0b0_0_4, LS_000002988349e0b0_0_8, LS_000002988349e0b0_0_12;
LS_000002988349e0b0_1_4 .concat8 [ 4 3 0 0], LS_000002988349e0b0_0_16, LS_000002988349e0b0_0_20;
L_000002988349e0b0 .concat8 [ 16 7 0 0], LS_000002988349e0b0_1_0, LS_000002988349e0b0_1_4;
L_00000298834a0f90 .part L_00000298834966d0, 22, 1;
L_00000298834a1a30 .part L_0000029883495050, 22, 1;
L_00000298834a2d90 .part L_00000298834a1df0, 22, 1;
LS_00000298834a1e90_0_0 .concat8 [ 1 1 1 1], L_00000298834c0090, L_00000298834bf530, L_00000298834c1ec0, L_00000298834c1ad0;
LS_00000298834a1e90_0_4 .concat8 [ 1 1 1 1], L_00000298834c0b10, L_00000298834c2d30, L_00000298834c2a90, L_00000298834c2be0;
LS_00000298834a1e90_0_8 .concat8 [ 1 1 1 1], L_00000298834c3b30, L_00000298834b4c50, L_00000298834b5430, L_00000298834b53c0;
LS_00000298834a1e90_0_12 .concat8 [ 1 1 1 1], L_00000298834b50b0, L_00000298834b6fc0, L_00000298834b6150, L_00000298834b7180;
LS_00000298834a1e90_0_16 .concat8 [ 1 1 1 1], L_00000298834b7960, L_00000298834b8d80, L_00000298834b7ea0, L_00000298834b88b0;
LS_00000298834a1e90_0_20 .concat8 [ 1 1 1 0], L_00000298834d35d0, L_00000298834d3d40, L_00000298834d4130;
LS_00000298834a1e90_1_0 .concat8 [ 4 4 4 4], LS_00000298834a1e90_0_0, LS_00000298834a1e90_0_4, LS_00000298834a1e90_0_8, LS_00000298834a1e90_0_12;
LS_00000298834a1e90_1_4 .concat8 [ 4 3 0 0], LS_00000298834a1e90_0_16, LS_00000298834a1e90_0_20;
L_00000298834a1e90 .concat8 [ 16 7 0 0], LS_00000298834a1e90_1_0, LS_00000298834a1e90_1_4;
LS_00000298834a08b0_0_0 .concat8 [ 1 1 1 1], L_00000298833f7660, L_00000298834bf290, L_00000298834bee30, L_00000298834c1050;
LS_00000298834a08b0_0_4 .concat8 [ 1 1 1 1], L_00000298834c0410, L_00000298834c0a30, L_00000298834c1750, L_00000298834c3890;
LS_00000298834a08b0_0_8 .concat8 [ 1 1 1 1], L_00000298834c2fd0, L_00000298834c28d0, L_00000298834c3c10, L_00000298834b42b0;
LS_00000298834a08b0_0_12 .concat8 [ 1 1 1 1], L_00000298834b4940, L_00000298834b57b0, L_00000298834b6000, L_00000298834b5eb0;
LS_00000298834a08b0_0_16 .concat8 [ 1 1 1 1], L_00000298834b5c10, L_00000298834b6a80, L_00000298834b8df0, L_00000298834b8060;
LS_00000298834a08b0_0_20 .concat8 [ 1 1 1 1], L_00000298834b8ae0, L_00000298834d3fe0, L_00000298834d3640, L_00000298834d2bc0;
LS_00000298834a08b0_1_0 .concat8 [ 4 4 4 4], LS_00000298834a08b0_0_0, LS_00000298834a08b0_0_4, LS_00000298834a08b0_0_8, LS_00000298834a08b0_0_12;
LS_00000298834a08b0_1_4 .concat8 [ 4 4 0 0], LS_00000298834a08b0_0_16, LS_00000298834a08b0_0_20;
L_00000298834a08b0 .concat8 [ 16 8 0 0], LS_00000298834a08b0_1_0, LS_00000298834a08b0_1_4;
LS_00000298834a1df0_0_0 .concat8 [ 1 1 1 1], L_00000298833f76a8, L_00000298834bf370, L_00000298834bff40, L_00000298834c0870;
LS_00000298834a1df0_0_4 .concat8 [ 1 1 1 1], L_00000298834c13d0, L_00000298834c0bf0, L_00000298834c3660, L_00000298834c2080;
LS_00000298834a1df0_0_8 .concat8 [ 1 1 1 1], L_00000298834c3040, L_00000298834c2f60, L_00000298834b5970, L_00000298834b4fd0;
LS_00000298834a1df0_0_12 .concat8 [ 1 1 1 1], L_00000298834b5660, L_00000298834b4a20, L_00000298834b6700, L_00000298834b64d0;
LS_00000298834a1df0_0_16 .concat8 [ 1 1 1 1], L_00000298834b61c0, L_00000298834b8d10, L_00000298834b8a00, L_00000298834b8140;
LS_00000298834a1df0_0_20 .concat8 [ 1 1 1 1], L_00000298834b9020, L_00000298834d2ae0, L_00000298834d3800, L_00000298834d3aa0;
LS_00000298834a1df0_1_0 .concat8 [ 4 4 4 4], LS_00000298834a1df0_0_0, LS_00000298834a1df0_0_4, LS_00000298834a1df0_0_8, LS_00000298834a1df0_0_12;
LS_00000298834a1df0_1_4 .concat8 [ 4 4 0 0], LS_00000298834a1df0_0_16, LS_00000298834a1df0_0_20;
L_00000298834a1df0 .concat8 [ 16 8 0 0], LS_00000298834a1df0_1_0, LS_00000298834a1df0_1_4;
L_00000298834a10d0 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_SUB.rm.first_one_9bits, 8, L_000002988349e0b0 (v00000298833108a0_0) S_000002988332d230;
L_00000298834a2bb0 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_SUB.rm.first_one_9bits, 8, L_00000298834a1e90 (v00000298833108a0_0) S_000002988332d230;
L_00000298834a1030 .reduce/nor L_00000298834941f0;
L_00000298834a1670 .reduce/nor L_0000029883494fb0;
L_00000298834a2b10 .part L_00000298834a08b0, 23, 1;
L_00000298834a0bd0 .reduce/nor L_00000298834941f0;
L_00000298834a1170 .part L_00000298834a1df0, 23, 1;
L_00000298834a1350 .part L_00000298834a08b0, 23, 1;
L_00000298834a1210 .functor MUXZ 8, L_00000298834a10d0, L_00000298834a2bb0, L_00000298834d3cd0, C4<>;
L_00000298834a27f0 .reduce/nor L_00000298834941f0;
L_00000298834a1c10 .functor MUXZ 23, L_000002988349e0b0, L_00000298834a1e90, L_00000298834a27f0, C4<>;
L_00000298834a1530 .functor MUXZ 8, L_00000298834969f0, L_00000298834a1ad0, L_00000298834d4210, C4<>;
L_00000298834a2110 .shift/l 23, L_00000298834a1c10, L_00000298834a1210;
L_00000298834a29d0 .functor MUXZ 23, L_00000298834a1c10, L_00000298834a2110, L_00000298834d4210, C4<>;
L_00000298834a1fd0 .concat [ 8 24 0 0], L_00000298834a1210, L_00000298833f7780;
L_00000298834a2c50 .arith/sub 32, L_00000298833f7738, L_00000298834a1fd0;
L_00000298834a0e50 .shift/r 23, L_00000298834a1c10, L_00000298834a2c50;
L_00000298834a22f0 .part L_00000298834a0e50, 0, 5;
L_00000298834a2cf0 .concat [ 5 23 0 0], L_00000298834a22f0, L_00000298834a29d0;
L_00000298834a30b0 .part L_00000298834a2cf0, 0, 15;
S_000002988332d230 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000002988332eb30;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000002988332d230
v0000029883310e40_0 .var "found", 0 0;
v000002988330fea0_0 .var/i "idx", 31 0;
v00000298833108a0_0 .var "val", 22 0;
TD_tb_alu_mul_32.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883310e40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000002988330fea0_0, 0, 32;
T_3.12 ;
    %load/vec4 v000002988330fea0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v00000298833108a0_0;
    %load/vec4 v000002988330fea0_0;
    %part/s 1;
    %load/vec4 v0000029883310e40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000002988330fea0_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883310e40_0, 0, 1;
T_3.14 ;
    %load/vec4 v000002988330fea0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002988330fea0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_00000298833302a0 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a2320 .param/l "i" 0 5 168, +C4<00>;
S_000002988332ff80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298833302a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bedc0 .functor NOT 1, L_000002988349a4b0, C4<0>, C4<0>, C4<0>;
L_00000298834bf990 .functor AND 1, L_00000298834bedc0, L_000002988349a550, C4<1>, C4<1>;
L_00000298834bfd80 .functor NOT 1, L_000002988349a4b0, C4<0>, C4<0>, C4<0>;
L_00000298834bfa00 .functor AND 1, L_00000298834bfd80, L_000002988349a5f0, C4<1>, C4<1>;
L_00000298834bfa70 .functor OR 1, L_00000298834bf990, L_00000298834bfa00, C4<0>, C4<0>;
L_00000298834beb90 .functor AND 1, L_000002988349a550, L_000002988349a5f0, C4<1>, C4<1>;
L_00000298834bf290 .functor OR 1, L_00000298834bfa70, L_00000298834beb90, C4<0>, C4<0>;
L_00000298834bfe60 .functor XOR 1, L_000002988349a4b0, L_000002988349a550, C4<0>, C4<0>;
L_00000298834bfb50 .functor XOR 1, L_00000298834bfe60, L_000002988349a5f0, C4<0>, C4<0>;
v000002988330fd60_0 .net "Debe", 0 0, L_00000298834bf290;  1 drivers
v000002988330ea00_0 .net "Din", 0 0, L_000002988349a5f0;  1 drivers
v000002988330fb80_0 .net "Dout", 0 0, L_00000298834bfb50;  1 drivers
v000002988330eaa0_0 .net "Ri", 0 0, L_000002988349a550;  1 drivers
v000002988330eb40_0 .net "Si", 0 0, L_000002988349a4b0;  1 drivers
v000002988330e8c0_0 .net *"_ivl_0", 0 0, L_00000298834bedc0;  1 drivers
v000002988330ebe0_0 .net *"_ivl_10", 0 0, L_00000298834beb90;  1 drivers
v000002988330f720_0 .net *"_ivl_14", 0 0, L_00000298834bfe60;  1 drivers
v000002988330f400_0 .net *"_ivl_2", 0 0, L_00000298834bf990;  1 drivers
v000002988330f860_0 .net *"_ivl_4", 0 0, L_00000298834bfd80;  1 drivers
v000002988330f900_0 .net *"_ivl_6", 0 0, L_00000298834bfa00;  1 drivers
v000002988330edc0_0 .net *"_ivl_8", 0 0, L_00000298834bfa70;  1 drivers
S_0000029883330110 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298833302a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bfdf0 .functor NOT 1, L_000002988349a690, C4<0>, C4<0>, C4<0>;
L_00000298834beb20 .functor AND 1, L_00000298834bfdf0, L_000002988349a870, C4<1>, C4<1>;
L_00000298834c02c0 .functor NOT 1, L_000002988349a690, C4<0>, C4<0>, C4<0>;
L_00000298834bfed0 .functor AND 1, L_00000298834c02c0, L_000002988349a9b0, C4<1>, C4<1>;
L_00000298834bf610 .functor OR 1, L_00000298834beb20, L_00000298834bfed0, C4<0>, C4<0>;
L_00000298834c0250 .functor AND 1, L_000002988349a870, L_000002988349a9b0, C4<1>, C4<1>;
L_00000298834bf370 .functor OR 1, L_00000298834bf610, L_00000298834c0250, C4<0>, C4<0>;
L_00000298834bec70 .functor XOR 1, L_000002988349a690, L_000002988349a870, C4<0>, C4<0>;
L_00000298834c0090 .functor XOR 1, L_00000298834bec70, L_000002988349a9b0, C4<0>, C4<0>;
v000002988330efa0_0 .net "Debe", 0 0, L_00000298834bf370;  1 drivers
v000002988330e960_0 .net "Din", 0 0, L_000002988349a9b0;  1 drivers
v0000029883310940_0 .net "Dout", 0 0, L_00000298834c0090;  1 drivers
v00000298833109e0_0 .net "Ri", 0 0, L_000002988349a870;  1 drivers
v000002988330f040_0 .net "Si", 0 0, L_000002988349a690;  1 drivers
v000002988330f5e0_0 .net *"_ivl_0", 0 0, L_00000298834bfdf0;  1 drivers
v000002988330f4a0_0 .net *"_ivl_10", 0 0, L_00000298834c0250;  1 drivers
v0000029883310ee0_0 .net *"_ivl_14", 0 0, L_00000298834bec70;  1 drivers
v00000298833104e0_0 .net *"_ivl_2", 0 0, L_00000298834beb20;  1 drivers
v000002988330fe00_0 .net *"_ivl_4", 0 0, L_00000298834c02c0;  1 drivers
v000002988330fa40_0 .net *"_ivl_6", 0 0, L_00000298834bfed0;  1 drivers
v0000029883310580_0 .net *"_ivl_8", 0 0, L_00000298834bf610;  1 drivers
S_000002988332efe0 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a2ce0 .param/l "i" 0 5 168, +C4<01>;
S_0000029883330750 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002988332efe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bf0d0 .functor NOT 1, L_000002988349aaf0, C4<0>, C4<0>, C4<0>;
L_00000298834beea0 .functor AND 1, L_00000298834bf0d0, L_000002988349ac30, C4<1>, C4<1>;
L_00000298834bef10 .functor NOT 1, L_000002988349aaf0, C4<0>, C4<0>, C4<0>;
L_00000298834bfbc0 .functor AND 1, L_00000298834bef10, L_000002988349bc70, C4<1>, C4<1>;
L_00000298834bfc30 .functor OR 1, L_00000298834beea0, L_00000298834bfbc0, C4<0>, C4<0>;
L_00000298834bf4c0 .functor AND 1, L_000002988349ac30, L_000002988349bc70, C4<1>, C4<1>;
L_00000298834bee30 .functor OR 1, L_00000298834bfc30, L_00000298834bf4c0, C4<0>, C4<0>;
L_00000298834be8f0 .functor XOR 1, L_000002988349aaf0, L_000002988349ac30, C4<0>, C4<0>;
L_00000298834bef80 .functor XOR 1, L_00000298834be8f0, L_000002988349bc70, C4<0>, C4<0>;
v000002988330f9a0_0 .net "Debe", 0 0, L_00000298834bee30;  1 drivers
v0000029883310260_0 .net "Din", 0 0, L_000002988349bc70;  1 drivers
v0000029883310a80_0 .net "Dout", 0 0, L_00000298834bef80;  1 drivers
v0000029883310300_0 .net "Ri", 0 0, L_000002988349ac30;  1 drivers
v00000298833103a0_0 .net "Si", 0 0, L_000002988349aaf0;  1 drivers
v0000029883310b20_0 .net *"_ivl_0", 0 0, L_00000298834bf0d0;  1 drivers
v000002988330ec80_0 .net *"_ivl_10", 0 0, L_00000298834bf4c0;  1 drivers
v0000029883310bc0_0 .net *"_ivl_14", 0 0, L_00000298834be8f0;  1 drivers
v000002988330f540_0 .net *"_ivl_2", 0 0, L_00000298834beea0;  1 drivers
v0000029883310c60_0 .net *"_ivl_4", 0 0, L_00000298834bef10;  1 drivers
v000002988330f0e0_0 .net *"_ivl_6", 0 0, L_00000298834bfbc0;  1 drivers
v000002988330fae0_0 .net *"_ivl_8", 0 0, L_00000298834bfc30;  1 drivers
S_000002988332f300 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002988332efe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bf3e0 .functor NOT 1, L_000002988349cd50, C4<0>, C4<0>, C4<0>;
L_00000298834c03a0 .functor AND 1, L_00000298834bf3e0, L_000002988349d2f0, C4<1>, C4<1>;
L_00000298834bf450 .functor NOT 1, L_000002988349cd50, C4<0>, C4<0>, C4<0>;
L_00000298834be810 .functor AND 1, L_00000298834bf450, L_000002988349be50, C4<1>, C4<1>;
L_00000298834beff0 .functor OR 1, L_00000298834c03a0, L_00000298834be810, C4<0>, C4<0>;
L_00000298834bf220 .functor AND 1, L_000002988349d2f0, L_000002988349be50, C4<1>, C4<1>;
L_00000298834bff40 .functor OR 1, L_00000298834beff0, L_00000298834bf220, C4<0>, C4<0>;
L_00000298834c0020 .functor XOR 1, L_000002988349cd50, L_000002988349d2f0, C4<0>, C4<0>;
L_00000298834bf530 .functor XOR 1, L_00000298834c0020, L_000002988349be50, C4<0>, C4<0>;
v00000298833106c0_0 .net "Debe", 0 0, L_00000298834bff40;  1 drivers
v000002988330ed20_0 .net "Din", 0 0, L_000002988349be50;  1 drivers
v000002988330ee60_0 .net "Dout", 0 0, L_00000298834bf530;  1 drivers
v0000029883310440_0 .net "Ri", 0 0, L_000002988349d2f0;  1 drivers
v000002988330f680_0 .net "Si", 0 0, L_000002988349cd50;  1 drivers
v000002988330f360_0 .net *"_ivl_0", 0 0, L_00000298834bf3e0;  1 drivers
v000002988330ff40_0 .net *"_ivl_10", 0 0, L_00000298834bf220;  1 drivers
v0000029883310620_0 .net *"_ivl_14", 0 0, L_00000298834c0020;  1 drivers
v000002988330f180_0 .net *"_ivl_2", 0 0, L_00000298834c03a0;  1 drivers
v0000029883310760_0 .net *"_ivl_4", 0 0, L_00000298834bf450;  1 drivers
v0000029883310f80_0 .net *"_ivl_6", 0 0, L_00000298834be810;  1 drivers
v000002988330ef00_0 .net *"_ivl_8", 0 0, L_00000298834beff0;  1 drivers
S_00000298833305c0 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a2620 .param/l "i" 0 5 168, +C4<010>;
S_000002988332f170 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000298833305c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bfca0 .functor NOT 1, L_000002988349d390, C4<0>, C4<0>, C4<0>;
L_00000298834c0950 .functor AND 1, L_00000298834bfca0, L_000002988349d250, C4<1>, C4<1>;
L_00000298834c1830 .functor NOT 1, L_000002988349d390, C4<0>, C4<0>, C4<0>;
L_00000298834c1a60 .functor AND 1, L_00000298834c1830, L_000002988349d570, C4<1>, C4<1>;
L_00000298834c08e0 .functor OR 1, L_00000298834c0950, L_00000298834c1a60, C4<0>, C4<0>;
L_00000298834c19f0 .functor AND 1, L_000002988349d250, L_000002988349d570, C4<1>, C4<1>;
L_00000298834c1050 .functor OR 1, L_00000298834c08e0, L_00000298834c19f0, C4<0>, C4<0>;
L_00000298834c1670 .functor XOR 1, L_000002988349d390, L_000002988349d250, C4<0>, C4<0>;
L_00000298834c18a0 .functor XOR 1, L_00000298834c1670, L_000002988349d570, C4<0>, C4<0>;
v0000029883311020_0 .net "Debe", 0 0, L_00000298834c1050;  1 drivers
v000002988330f7c0_0 .net "Din", 0 0, L_000002988349d570;  1 drivers
v000002988330f220_0 .net "Dout", 0 0, L_00000298834c18a0;  1 drivers
v000002988330f2c0_0 .net "Ri", 0 0, L_000002988349d250;  1 drivers
v000002988330fc20_0 .net "Si", 0 0, L_000002988349d390;  1 drivers
v000002988330fcc0_0 .net *"_ivl_0", 0 0, L_00000298834bfca0;  1 drivers
v0000029883310080_0 .net *"_ivl_10", 0 0, L_00000298834c19f0;  1 drivers
v0000029883310120_0 .net *"_ivl_14", 0 0, L_00000298834c1670;  1 drivers
v0000029883312600_0 .net *"_ivl_2", 0 0, L_00000298834c0950;  1 drivers
v0000029883312a60_0 .net *"_ivl_4", 0 0, L_00000298834c1830;  1 drivers
v0000029883312b00_0 .net *"_ivl_6", 0 0, L_00000298834c1a60;  1 drivers
v0000029883311a20_0 .net *"_ivl_8", 0 0, L_00000298834c08e0;  1 drivers
S_00000298833308e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000298833305c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c1bb0 .functor NOT 1, L_000002988349ded0, C4<0>, C4<0>, C4<0>;
L_00000298834c1980 .functor AND 1, L_00000298834c1bb0, L_000002988349b950, C4<1>, C4<1>;
L_00000298834c0f00 .functor NOT 1, L_000002988349ded0, C4<0>, C4<0>, C4<0>;
L_00000298834c06b0 .functor AND 1, L_00000298834c0f00, L_000002988349de30, C4<1>, C4<1>;
L_00000298834c0f70 .functor OR 1, L_00000298834c1980, L_00000298834c06b0, C4<0>, C4<0>;
L_00000298834c0b80 .functor AND 1, L_000002988349b950, L_000002988349de30, C4<1>, C4<1>;
L_00000298834c0870 .functor OR 1, L_00000298834c0f70, L_00000298834c0b80, C4<0>, C4<0>;
L_00000298834c0720 .functor XOR 1, L_000002988349ded0, L_000002988349b950, C4<0>, C4<0>;
L_00000298834c1ec0 .functor XOR 1, L_00000298834c0720, L_000002988349de30, C4<0>, C4<0>;
v0000029883312d80_0 .net "Debe", 0 0, L_00000298834c0870;  1 drivers
v0000029883311fc0_0 .net "Din", 0 0, L_000002988349de30;  1 drivers
v0000029883311340_0 .net "Dout", 0 0, L_00000298834c1ec0;  1 drivers
v0000029883311ca0_0 .net "Ri", 0 0, L_000002988349b950;  1 drivers
v0000029883312380_0 .net "Si", 0 0, L_000002988349ded0;  1 drivers
v00000298833124c0_0 .net *"_ivl_0", 0 0, L_00000298834c1bb0;  1 drivers
v0000029883312560_0 .net *"_ivl_10", 0 0, L_00000298834c0b80;  1 drivers
v0000029883312060_0 .net *"_ivl_14", 0 0, L_00000298834c0720;  1 drivers
v0000029883311980_0 .net *"_ivl_2", 0 0, L_00000298834c1980;  1 drivers
v0000029883311480_0 .net *"_ivl_4", 0 0, L_00000298834c0f00;  1 drivers
v0000029883311c00_0 .net *"_ivl_6", 0 0, L_00000298834c06b0;  1 drivers
v0000029883312ba0_0 .net *"_ivl_8", 0 0, L_00000298834c0f70;  1 drivers
S_000002988332deb0 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a29a0 .param/l "i" 0 5 168, +C4<011>;
S_0000029883330a70 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002988332deb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c0e90 .functor NOT 1, L_000002988349d7f0, C4<0>, C4<0>, C4<0>;
L_00000298834c1440 .functor AND 1, L_00000298834c0e90, L_000002988349bb30, C4<1>, C4<1>;
L_00000298834c0cd0 .functor NOT 1, L_000002988349d7f0, C4<0>, C4<0>, C4<0>;
L_00000298834c0e20 .functor AND 1, L_00000298834c0cd0, L_000002988349dcf0, C4<1>, C4<1>;
L_00000298834c16e0 .functor OR 1, L_00000298834c1440, L_00000298834c0e20, C4<0>, C4<0>;
L_00000298834c1c20 .functor AND 1, L_000002988349bb30, L_000002988349dcf0, C4<1>, C4<1>;
L_00000298834c0410 .functor OR 1, L_00000298834c16e0, L_00000298834c1c20, C4<0>, C4<0>;
L_00000298834c0aa0 .functor XOR 1, L_000002988349d7f0, L_000002988349bb30, C4<0>, C4<0>;
L_00000298834c0790 .functor XOR 1, L_00000298834c0aa0, L_000002988349dcf0, C4<0>, C4<0>;
v0000029883311d40_0 .net "Debe", 0 0, L_00000298834c0410;  1 drivers
v0000029883311520_0 .net "Din", 0 0, L_000002988349dcf0;  1 drivers
v0000029883312c40_0 .net "Dout", 0 0, L_00000298834c0790;  1 drivers
v00000298833110c0_0 .net "Ri", 0 0, L_000002988349bb30;  1 drivers
v0000029883311ac0_0 .net "Si", 0 0, L_000002988349d7f0;  1 drivers
v0000029883311160_0 .net *"_ivl_0", 0 0, L_00000298834c0e90;  1 drivers
v0000029883312ce0_0 .net *"_ivl_10", 0 0, L_00000298834c1c20;  1 drivers
v00000298833126a0_0 .net *"_ivl_14", 0 0, L_00000298834c0aa0;  1 drivers
v0000029883312920_0 .net *"_ivl_2", 0 0, L_00000298834c1440;  1 drivers
v00000298833115c0_0 .net *"_ivl_4", 0 0, L_00000298834c0cd0;  1 drivers
v0000029883311b60_0 .net *"_ivl_6", 0 0, L_00000298834c0e20;  1 drivers
v0000029883311de0_0 .net *"_ivl_8", 0 0, L_00000298834c16e0;  1 drivers
S_0000029883330d90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002988332deb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c04f0 .functor NOT 1, L_000002988349c350, C4<0>, C4<0>, C4<0>;
L_00000298834c0480 .functor AND 1, L_00000298834c04f0, L_000002988349d070, C4<1>, C4<1>;
L_00000298834c0fe0 .functor NOT 1, L_000002988349c350, C4<0>, C4<0>, C4<0>;
L_00000298834c1e50 .functor AND 1, L_00000298834c0fe0, L_000002988349c2b0, C4<1>, C4<1>;
L_00000298834c10c0 .functor OR 1, L_00000298834c0480, L_00000298834c1e50, C4<0>, C4<0>;
L_00000298834c0640 .functor AND 1, L_000002988349d070, L_000002988349c2b0, C4<1>, C4<1>;
L_00000298834c13d0 .functor OR 1, L_00000298834c10c0, L_00000298834c0640, C4<0>, C4<0>;
L_00000298834c0560 .functor XOR 1, L_000002988349c350, L_000002988349d070, C4<0>, C4<0>;
L_00000298834c1ad0 .functor XOR 1, L_00000298834c0560, L_000002988349c2b0, C4<0>, C4<0>;
v0000029883312740_0 .net "Debe", 0 0, L_00000298834c13d0;  1 drivers
v00000298833127e0_0 .net "Din", 0 0, L_000002988349c2b0;  1 drivers
v0000029883312420_0 .net "Dout", 0 0, L_00000298834c1ad0;  1 drivers
v0000029883312e20_0 .net "Ri", 0 0, L_000002988349d070;  1 drivers
v00000298833121a0_0 .net "Si", 0 0, L_000002988349c350;  1 drivers
v0000029883311f20_0 .net *"_ivl_0", 0 0, L_00000298834c04f0;  1 drivers
v0000029883312880_0 .net *"_ivl_10", 0 0, L_00000298834c0640;  1 drivers
v0000029883311660_0 .net *"_ivl_14", 0 0, L_00000298834c0560;  1 drivers
v0000029883311700_0 .net *"_ivl_2", 0 0, L_00000298834c0480;  1 drivers
v00000298833129c0_0 .net *"_ivl_4", 0 0, L_00000298834c0fe0;  1 drivers
v0000029883311e80_0 .net *"_ivl_6", 0 0, L_00000298834c1e50;  1 drivers
v0000029883312ec0_0 .net *"_ivl_8", 0 0, L_00000298834c10c0;  1 drivers
S_000002988332f620 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a2ae0 .param/l "i" 0 5 168, +C4<0100>;
S_000002988332fad0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002988332f620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c1f30 .functor NOT 1, L_000002988349c850, C4<0>, C4<0>, C4<0>;
L_00000298834c1130 .functor AND 1, L_00000298834c1f30, L_000002988349c490, C4<1>, C4<1>;
L_00000298834c0800 .functor NOT 1, L_000002988349c850, C4<0>, C4<0>, C4<0>;
L_00000298834c09c0 .functor AND 1, L_00000298834c0800, L_000002988349c170, C4<1>, C4<1>;
L_00000298834c1b40 .functor OR 1, L_00000298834c1130, L_00000298834c09c0, C4<0>, C4<0>;
L_00000298834c1d70 .functor AND 1, L_000002988349c490, L_000002988349c170, C4<1>, C4<1>;
L_00000298834c0a30 .functor OR 1, L_00000298834c1b40, L_00000298834c1d70, C4<0>, C4<0>;
L_00000298834c1210 .functor XOR 1, L_000002988349c850, L_000002988349c490, C4<0>, C4<0>;
L_00000298834c1c90 .functor XOR 1, L_00000298834c1210, L_000002988349c170, C4<0>, C4<0>;
v0000029883312100_0 .net "Debe", 0 0, L_00000298834c0a30;  1 drivers
v00000298833122e0_0 .net "Din", 0 0, L_000002988349c170;  1 drivers
v00000298833117a0_0 .net "Dout", 0 0, L_00000298834c1c90;  1 drivers
v0000029883312f60_0 .net "Ri", 0 0, L_000002988349c490;  1 drivers
v0000029883311200_0 .net "Si", 0 0, L_000002988349c850;  1 drivers
v00000298833112a0_0 .net *"_ivl_0", 0 0, L_00000298834c1f30;  1 drivers
v00000298833113e0_0 .net *"_ivl_10", 0 0, L_00000298834c1d70;  1 drivers
v0000029883312240_0 .net *"_ivl_14", 0 0, L_00000298834c1210;  1 drivers
v0000029883311840_0 .net *"_ivl_2", 0 0, L_00000298834c1130;  1 drivers
v00000298833118e0_0 .net *"_ivl_4", 0 0, L_00000298834c0800;  1 drivers
v00000298832f5000_0 .net *"_ivl_6", 0 0, L_00000298834c09c0;  1 drivers
v00000298832f56e0_0 .net *"_ivl_8", 0 0, L_00000298834c1b40;  1 drivers
S_000002988332fc60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002988332f620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c14b0 .functor NOT 1, L_000002988349d890, C4<0>, C4<0>, C4<0>;
L_00000298834c1280 .functor AND 1, L_00000298834c14b0, L_000002988349b9f0, C4<1>, C4<1>;
L_00000298834c05d0 .functor NOT 1, L_000002988349d890, C4<0>, C4<0>, C4<0>;
L_00000298834c0c60 .functor AND 1, L_00000298834c05d0, L_000002988349c3f0, C4<1>, C4<1>;
L_00000298834c12f0 .functor OR 1, L_00000298834c1280, L_00000298834c0c60, C4<0>, C4<0>;
L_00000298834c1590 .functor AND 1, L_000002988349b9f0, L_000002988349c3f0, C4<1>, C4<1>;
L_00000298834c0bf0 .functor OR 1, L_00000298834c12f0, L_00000298834c1590, C4<0>, C4<0>;
L_00000298834c1360 .functor XOR 1, L_000002988349d890, L_000002988349b9f0, C4<0>, C4<0>;
L_00000298834c0b10 .functor XOR 1, L_00000298834c1360, L_000002988349c3f0, C4<0>, C4<0>;
v00000298832f3a20_0 .net "Debe", 0 0, L_00000298834c0bf0;  1 drivers
v00000298832f4ec0_0 .net "Din", 0 0, L_000002988349c3f0;  1 drivers
v00000298832f4060_0 .net "Dout", 0 0, L_00000298834c0b10;  1 drivers
v00000298832f5140_0 .net "Ri", 0 0, L_000002988349b9f0;  1 drivers
v00000298832f50a0_0 .net "Si", 0 0, L_000002988349d890;  1 drivers
v00000298832f4100_0 .net *"_ivl_0", 0 0, L_00000298834c14b0;  1 drivers
v00000298832f3200_0 .net *"_ivl_10", 0 0, L_00000298834c1590;  1 drivers
v00000298832f55a0_0 .net *"_ivl_14", 0 0, L_00000298834c1360;  1 drivers
v00000298832f5640_0 .net *"_ivl_2", 0 0, L_00000298834c1280;  1 drivers
v00000298832f46a0_0 .net *"_ivl_4", 0 0, L_00000298834c05d0;  1 drivers
v00000298832f4f60_0 .net *"_ivl_6", 0 0, L_00000298834c0c60;  1 drivers
v00000298832f5500_0 .net *"_ivl_8", 0 0, L_00000298834c12f0;  1 drivers
S_000002988332dd20 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a3020 .param/l "i" 0 5 168, +C4<0101>;
S_000002988332fdf0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002988332dd20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c0d40 .functor NOT 1, L_000002988349d750, C4<0>, C4<0>, C4<0>;
L_00000298834c11a0 .functor AND 1, L_00000298834c0d40, L_000002988349d110, C4<1>, C4<1>;
L_00000298834c0db0 .functor NOT 1, L_000002988349d750, C4<0>, C4<0>, C4<0>;
L_00000298834c1fa0 .functor AND 1, L_00000298834c0db0, L_000002988349d1b0, C4<1>, C4<1>;
L_00000298834c1d00 .functor OR 1, L_00000298834c11a0, L_00000298834c1fa0, C4<0>, C4<0>;
L_00000298834c1910 .functor AND 1, L_000002988349d110, L_000002988349d1b0, C4<1>, C4<1>;
L_00000298834c1750 .functor OR 1, L_00000298834c1d00, L_00000298834c1910, C4<0>, C4<0>;
L_00000298834c1520 .functor XOR 1, L_000002988349d750, L_000002988349d110, C4<0>, C4<0>;
L_00000298834c1600 .functor XOR 1, L_00000298834c1520, L_000002988349d1b0, C4<0>, C4<0>;
v00000298832f35c0_0 .net "Debe", 0 0, L_00000298834c1750;  1 drivers
v00000298832f3ac0_0 .net "Din", 0 0, L_000002988349d1b0;  1 drivers
v00000298832f3e80_0 .net "Dout", 0 0, L_00000298834c1600;  1 drivers
v00000298832f5780_0 .net "Ri", 0 0, L_000002988349d110;  1 drivers
v00000298832f49c0_0 .net "Si", 0 0, L_000002988349d750;  1 drivers
v00000298832f3fc0_0 .net *"_ivl_0", 0 0, L_00000298834c0d40;  1 drivers
v00000298832f3660_0 .net *"_ivl_10", 0 0, L_00000298834c1910;  1 drivers
v00000298832f4c40_0 .net *"_ivl_14", 0 0, L_00000298834c1520;  1 drivers
v00000298832f4ce0_0 .net *"_ivl_2", 0 0, L_00000298834c11a0;  1 drivers
v00000298832f3b60_0 .net *"_ivl_4", 0 0, L_00000298834c0db0;  1 drivers
v00000298832f3c00_0 .net *"_ivl_6", 0 0, L_00000298834c1fa0;  1 drivers
v00000298832f5820_0 .net *"_ivl_8", 0 0, L_00000298834c1d00;  1 drivers
S_000002988332e360 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002988332dd20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c17c0 .functor NOT 1, L_000002988349ba90, C4<0>, C4<0>, C4<0>;
L_00000298834c1de0 .functor AND 1, L_00000298834c17c0, L_000002988349d610, C4<1>, C4<1>;
L_00000298834c33c0 .functor NOT 1, L_000002988349ba90, C4<0>, C4<0>, C4<0>;
L_00000298834c37b0 .functor AND 1, L_00000298834c33c0, L_000002988349cb70, C4<1>, C4<1>;
L_00000298834c2010 .functor OR 1, L_00000298834c1de0, L_00000298834c37b0, C4<0>, C4<0>;
L_00000298834c26a0 .functor AND 1, L_000002988349d610, L_000002988349cb70, C4<1>, C4<1>;
L_00000298834c3660 .functor OR 1, L_00000298834c2010, L_00000298834c26a0, C4<0>, C4<0>;
L_00000298834c22b0 .functor XOR 1, L_000002988349ba90, L_000002988349d610, C4<0>, C4<0>;
L_00000298834c2d30 .functor XOR 1, L_00000298834c22b0, L_000002988349cb70, C4<0>, C4<0>;
v00000298832f4a60_0 .net "Debe", 0 0, L_00000298834c3660;  1 drivers
v00000298832f3f20_0 .net "Din", 0 0, L_000002988349cb70;  1 drivers
v00000298832f51e0_0 .net "Dout", 0 0, L_00000298834c2d30;  1 drivers
v00000298832f3ca0_0 .net "Ri", 0 0, L_000002988349d610;  1 drivers
v00000298832f4b00_0 .net "Si", 0 0, L_000002988349ba90;  1 drivers
v00000298832f3d40_0 .net *"_ivl_0", 0 0, L_00000298834c17c0;  1 drivers
v00000298832f3340_0 .net *"_ivl_10", 0 0, L_00000298834c26a0;  1 drivers
v00000298832f30c0_0 .net *"_ivl_14", 0 0, L_00000298834c22b0;  1 drivers
v00000298832f4920_0 .net *"_ivl_2", 0 0, L_00000298834c1de0;  1 drivers
v00000298832f3de0_0 .net *"_ivl_4", 0 0, L_00000298834c33c0;  1 drivers
v00000298832f4740_0 .net *"_ivl_6", 0 0, L_00000298834c37b0;  1 drivers
v00000298832f3700_0 .net *"_ivl_8", 0 0, L_00000298834c2010;  1 drivers
S_000002988332d3c0 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a39a0 .param/l "i" 0 5 168, +C4<0110>;
S_000002988332ecc0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002988332d3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c20f0 .functor NOT 1, L_000002988349c530, C4<0>, C4<0>, C4<0>;
L_00000298834c2320 .functor AND 1, L_00000298834c20f0, L_000002988349dd90, C4<1>, C4<1>;
L_00000298834c3740 .functor NOT 1, L_000002988349c530, C4<0>, C4<0>, C4<0>;
L_00000298834c2a20 .functor AND 1, L_00000298834c3740, L_000002988349d430, C4<1>, C4<1>;
L_00000298834c2cc0 .functor OR 1, L_00000298834c2320, L_00000298834c2a20, C4<0>, C4<0>;
L_00000298834c32e0 .functor AND 1, L_000002988349dd90, L_000002988349d430, C4<1>, C4<1>;
L_00000298834c3890 .functor OR 1, L_00000298834c2cc0, L_00000298834c32e0, C4<0>, C4<0>;
L_00000298834c3430 .functor XOR 1, L_000002988349c530, L_000002988349dd90, C4<0>, C4<0>;
L_00000298834c3190 .functor XOR 1, L_00000298834c3430, L_000002988349d430, C4<0>, C4<0>;
v00000298832f5280_0 .net "Debe", 0 0, L_00000298834c3890;  1 drivers
v00000298832f5320_0 .net "Din", 0 0, L_000002988349d430;  1 drivers
v00000298832f3160_0 .net "Dout", 0 0, L_00000298834c3190;  1 drivers
v00000298832f4240_0 .net "Ri", 0 0, L_000002988349dd90;  1 drivers
v00000298832f53c0_0 .net "Si", 0 0, L_000002988349c530;  1 drivers
v00000298832f4ba0_0 .net *"_ivl_0", 0 0, L_00000298834c20f0;  1 drivers
v00000298832f41a0_0 .net *"_ivl_10", 0 0, L_00000298834c32e0;  1 drivers
v00000298832f42e0_0 .net *"_ivl_14", 0 0, L_00000298834c3430;  1 drivers
v00000298832f5460_0 .net *"_ivl_2", 0 0, L_00000298834c2320;  1 drivers
v00000298832f4d80_0 .net *"_ivl_4", 0 0, L_00000298834c3740;  1 drivers
v00000298832f4380_0 .net *"_ivl_6", 0 0, L_00000298834c2a20;  1 drivers
v00000298832f32a0_0 .net *"_ivl_8", 0 0, L_00000298834c2cc0;  1 drivers
S_000002988332e4f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002988332d3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c2390 .functor NOT 1, L_000002988349b770, C4<0>, C4<0>, C4<0>;
L_00000298834c2c50 .functor AND 1, L_00000298834c2390, L_000002988349ca30, C4<1>, C4<1>;
L_00000298834c3350 .functor NOT 1, L_000002988349b770, C4<0>, C4<0>, C4<0>;
L_00000298834c2160 .functor AND 1, L_00000298834c3350, L_000002988349c7b0, C4<1>, C4<1>;
L_00000298834c29b0 .functor OR 1, L_00000298834c2c50, L_00000298834c2160, C4<0>, C4<0>;
L_00000298834c2da0 .functor AND 1, L_000002988349ca30, L_000002988349c7b0, C4<1>, C4<1>;
L_00000298834c2080 .functor OR 1, L_00000298834c29b0, L_00000298834c2da0, C4<0>, C4<0>;
L_00000298834c3820 .functor XOR 1, L_000002988349b770, L_000002988349ca30, C4<0>, C4<0>;
L_00000298834c2a90 .functor XOR 1, L_00000298834c3820, L_000002988349c7b0, C4<0>, C4<0>;
v00000298832f47e0_0 .net "Debe", 0 0, L_00000298834c2080;  1 drivers
v00000298832f33e0_0 .net "Din", 0 0, L_000002988349c7b0;  1 drivers
v00000298832f3480_0 .net "Dout", 0 0, L_00000298834c2a90;  1 drivers
v00000298832f3520_0 .net "Ri", 0 0, L_000002988349ca30;  1 drivers
v00000298832f37a0_0 .net "Si", 0 0, L_000002988349b770;  1 drivers
v00000298832f4420_0 .net *"_ivl_0", 0 0, L_00000298834c2390;  1 drivers
v00000298832f3840_0 .net *"_ivl_10", 0 0, L_00000298834c2da0;  1 drivers
v00000298832f4e20_0 .net *"_ivl_14", 0 0, L_00000298834c3820;  1 drivers
v00000298832f44c0_0 .net *"_ivl_2", 0 0, L_00000298834c2c50;  1 drivers
v00000298832f4560_0 .net *"_ivl_4", 0 0, L_00000298834c3350;  1 drivers
v00000298832f4880_0 .net *"_ivl_6", 0 0, L_00000298834c2160;  1 drivers
v00000298832f38e0_0 .net *"_ivl_8", 0 0, L_00000298834c29b0;  1 drivers
S_000002988332d550 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a3aa0 .param/l "i" 0 5 168, +C4<0111>;
S_000002988332d0a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002988332d550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c27f0 .functor NOT 1, L_000002988349c5d0, C4<0>, C4<0>, C4<0>;
L_00000298834c2b00 .functor AND 1, L_00000298834c27f0, L_000002988349d6b0, C4<1>, C4<1>;
L_00000298834c2710 .functor NOT 1, L_000002988349c5d0, C4<0>, C4<0>, C4<0>;
L_00000298834c21d0 .functor AND 1, L_00000298834c2710, L_000002988349cc10, C4<1>, C4<1>;
L_00000298834c2b70 .functor OR 1, L_00000298834c2b00, L_00000298834c21d0, C4<0>, C4<0>;
L_00000298834c2240 .functor AND 1, L_000002988349d6b0, L_000002988349cc10, C4<1>, C4<1>;
L_00000298834c2fd0 .functor OR 1, L_00000298834c2b70, L_00000298834c2240, C4<0>, C4<0>;
L_00000298834c2400 .functor XOR 1, L_000002988349c5d0, L_000002988349d6b0, C4<0>, C4<0>;
L_00000298834c36d0 .functor XOR 1, L_00000298834c2400, L_000002988349cc10, C4<0>, C4<0>;
v00000298832f3980_0 .net "Debe", 0 0, L_00000298834c2fd0;  1 drivers
v00000298832f4600_0 .net "Din", 0 0, L_000002988349cc10;  1 drivers
v00000298832f7940_0 .net "Dout", 0 0, L_00000298834c36d0;  1 drivers
v00000298832f79e0_0 .net "Ri", 0 0, L_000002988349d6b0;  1 drivers
v00000298832f6040_0 .net "Si", 0 0, L_000002988349c5d0;  1 drivers
v00000298832f65e0_0 .net *"_ivl_0", 0 0, L_00000298834c27f0;  1 drivers
v00000298832f6400_0 .net *"_ivl_10", 0 0, L_00000298834c2240;  1 drivers
v00000298832f7d00_0 .net *"_ivl_14", 0 0, L_00000298834c2400;  1 drivers
v00000298832f74e0_0 .net *"_ivl_2", 0 0, L_00000298834c2b00;  1 drivers
v00000298832f6d60_0 .net *"_ivl_4", 0 0, L_00000298834c2710;  1 drivers
v00000298832f6a40_0 .net *"_ivl_6", 0 0, L_00000298834c21d0;  1 drivers
v00000298832f7580_0 .net *"_ivl_8", 0 0, L_00000298834c2b70;  1 drivers
S_000002988332d6e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002988332d550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c2470 .functor NOT 1, L_000002988349d930, C4<0>, C4<0>, C4<0>;
L_00000298834c34a0 .functor AND 1, L_00000298834c2470, L_000002988349c670, C4<1>, C4<1>;
L_00000298834c24e0 .functor NOT 1, L_000002988349d930, C4<0>, C4<0>, C4<0>;
L_00000298834c3900 .functor AND 1, L_00000298834c24e0, L_000002988349d9d0, C4<1>, C4<1>;
L_00000298834c2550 .functor OR 1, L_00000298834c34a0, L_00000298834c3900, C4<0>, C4<0>;
L_00000298834c3510 .functor AND 1, L_000002988349c670, L_000002988349d9d0, C4<1>, C4<1>;
L_00000298834c3040 .functor OR 1, L_00000298834c2550, L_00000298834c3510, C4<0>, C4<0>;
L_00000298834c25c0 .functor XOR 1, L_000002988349d930, L_000002988349c670, C4<0>, C4<0>;
L_00000298834c2be0 .functor XOR 1, L_00000298834c25c0, L_000002988349d9d0, C4<0>, C4<0>;
v00000298832f7a80_0 .net "Debe", 0 0, L_00000298834c3040;  1 drivers
v00000298832f60e0_0 .net "Din", 0 0, L_000002988349d9d0;  1 drivers
v00000298832f6ae0_0 .net "Dout", 0 0, L_00000298834c2be0;  1 drivers
v00000298832f5e60_0 .net "Ri", 0 0, L_000002988349c670;  1 drivers
v00000298832f5c80_0 .net "Si", 0 0, L_000002988349d930;  1 drivers
v00000298832f5f00_0 .net *"_ivl_0", 0 0, L_00000298834c2470;  1 drivers
v00000298832f5aa0_0 .net *"_ivl_10", 0 0, L_00000298834c3510;  1 drivers
v00000298832f76c0_0 .net *"_ivl_14", 0 0, L_00000298834c25c0;  1 drivers
v00000298832f5d20_0 .net *"_ivl_2", 0 0, L_00000298834c34a0;  1 drivers
v00000298832f6220_0 .net *"_ivl_4", 0 0, L_00000298834c24e0;  1 drivers
v00000298832f5b40_0 .net *"_ivl_6", 0 0, L_00000298834c3900;  1 drivers
v00000298832f7120_0 .net *"_ivl_8", 0 0, L_00000298834c2550;  1 drivers
S_000002988332d870 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a36a0 .param/l "i" 0 5 168, +C4<01000>;
S_000002988332da00 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002988332d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c3970 .functor NOT 1, L_000002988349cfd0, C4<0>, C4<0>, C4<0>;
L_00000298834c30b0 .functor AND 1, L_00000298834c3970, L_000002988349bef0, C4<1>, C4<1>;
L_00000298834c2630 .functor NOT 1, L_000002988349cfd0, C4<0>, C4<0>, C4<0>;
L_00000298834c2780 .functor AND 1, L_00000298834c2630, L_000002988349c210, C4<1>, C4<1>;
L_00000298834c2860 .functor OR 1, L_00000298834c30b0, L_00000298834c2780, C4<0>, C4<0>;
L_00000298834c3580 .functor AND 1, L_000002988349bef0, L_000002988349c210, C4<1>, C4<1>;
L_00000298834c28d0 .functor OR 1, L_00000298834c2860, L_00000298834c3580, C4<0>, C4<0>;
L_00000298834c2940 .functor XOR 1, L_000002988349cfd0, L_000002988349bef0, C4<0>, C4<0>;
L_00000298834c2e10 .functor XOR 1, L_00000298834c2940, L_000002988349c210, C4<0>, C4<0>;
v00000298832f7760_0 .net "Debe", 0 0, L_00000298834c28d0;  1 drivers
v00000298832f5dc0_0 .net "Din", 0 0, L_000002988349c210;  1 drivers
v00000298832f5be0_0 .net "Dout", 0 0, L_00000298834c2e10;  1 drivers
v00000298832f6720_0 .net "Ri", 0 0, L_000002988349bef0;  1 drivers
v00000298832f6180_0 .net "Si", 0 0, L_000002988349cfd0;  1 drivers
v00000298832f7800_0 .net *"_ivl_0", 0 0, L_00000298834c3970;  1 drivers
v00000298832f6360_0 .net *"_ivl_10", 0 0, L_00000298834c3580;  1 drivers
v00000298832f78a0_0 .net *"_ivl_14", 0 0, L_00000298834c2940;  1 drivers
v00000298832f67c0_0 .net *"_ivl_2", 0 0, L_00000298834c30b0;  1 drivers
v00000298832f6b80_0 .net *"_ivl_4", 0 0, L_00000298834c2630;  1 drivers
v00000298832f7080_0 .net *"_ivl_6", 0 0, L_00000298834c2780;  1 drivers
v00000298832f7300_0 .net *"_ivl_8", 0 0, L_00000298834c2860;  1 drivers
S_000002988332db90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002988332d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c35f0 .functor NOT 1, L_000002988349d4d0, C4<0>, C4<0>, C4<0>;
L_00000298834c2e80 .functor AND 1, L_00000298834c35f0, L_000002988349c710, C4<1>, C4<1>;
L_00000298834c39e0 .functor NOT 1, L_000002988349d4d0, C4<0>, C4<0>, C4<0>;
L_00000298834c3a50 .functor AND 1, L_00000298834c39e0, L_000002988349da70, C4<1>, C4<1>;
L_00000298834c2ef0 .functor OR 1, L_00000298834c2e80, L_00000298834c3a50, C4<0>, C4<0>;
L_00000298834c3ac0 .functor AND 1, L_000002988349c710, L_000002988349da70, C4<1>, C4<1>;
L_00000298834c2f60 .functor OR 1, L_00000298834c2ef0, L_00000298834c3ac0, C4<0>, C4<0>;
L_00000298834c3270 .functor XOR 1, L_000002988349d4d0, L_000002988349c710, C4<0>, C4<0>;
L_00000298834c3b30 .functor XOR 1, L_00000298834c3270, L_000002988349da70, C4<0>, C4<0>;
v00000298832f7b20_0 .net "Debe", 0 0, L_00000298834c2f60;  1 drivers
v00000298832f7bc0_0 .net "Din", 0 0, L_000002988349da70;  1 drivers
v00000298832f64a0_0 .net "Dout", 0 0, L_00000298834c3b30;  1 drivers
v00000298832f5fa0_0 .net "Ri", 0 0, L_000002988349c710;  1 drivers
v00000298832f7da0_0 .net "Si", 0 0, L_000002988349d4d0;  1 drivers
v00000298832f7e40_0 .net *"_ivl_0", 0 0, L_00000298834c35f0;  1 drivers
v00000298832f7ee0_0 .net *"_ivl_10", 0 0, L_00000298834c3ac0;  1 drivers
v00000298832f62c0_0 .net *"_ivl_14", 0 0, L_00000298834c3270;  1 drivers
v00000298832f6540_0 .net *"_ivl_2", 0 0, L_00000298834c2e80;  1 drivers
v00000298832f7c60_0 .net *"_ivl_4", 0 0, L_00000298834c39e0;  1 drivers
v00000298832f6680_0 .net *"_ivl_6", 0 0, L_00000298834c3a50;  1 drivers
v00000298832f6860_0 .net *"_ivl_8", 0 0, L_00000298834c2ef0;  1 drivers
S_000002988332e680 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a3be0 .param/l "i" 0 5 168, +C4<01001>;
S_0000029883335450 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000002988332e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c3ba0 .functor NOT 1, L_000002988349db10, C4<0>, C4<0>, C4<0>;
L_00000298834c3120 .functor AND 1, L_00000298834c3ba0, L_000002988349c8f0, C4<1>, C4<1>;
L_00000298834c3200 .functor NOT 1, L_000002988349db10, C4<0>, C4<0>, C4<0>;
L_00000298834c3eb0 .functor AND 1, L_00000298834c3200, L_000002988349c990, C4<1>, C4<1>;
L_00000298834c3c80 .functor OR 1, L_00000298834c3120, L_00000298834c3eb0, C4<0>, C4<0>;
L_00000298834c3dd0 .functor AND 1, L_000002988349c8f0, L_000002988349c990, C4<1>, C4<1>;
L_00000298834c3c10 .functor OR 1, L_00000298834c3c80, L_00000298834c3dd0, C4<0>, C4<0>;
L_00000298834c3e40 .functor XOR 1, L_000002988349db10, L_000002988349c8f0, C4<0>, C4<0>;
L_00000298834c3cf0 .functor XOR 1, L_00000298834c3e40, L_000002988349c990, C4<0>, C4<0>;
v00000298832f7f80_0 .net "Debe", 0 0, L_00000298834c3c10;  1 drivers
v00000298832f7260_0 .net "Din", 0 0, L_000002988349c990;  1 drivers
v00000298832f73a0_0 .net "Dout", 0 0, L_00000298834c3cf0;  1 drivers
v00000298832f6c20_0 .net "Ri", 0 0, L_000002988349c8f0;  1 drivers
v00000298832f71c0_0 .net "Si", 0 0, L_000002988349db10;  1 drivers
v00000298832f8020_0 .net *"_ivl_0", 0 0, L_00000298834c3ba0;  1 drivers
v00000298832f6cc0_0 .net *"_ivl_10", 0 0, L_00000298834c3dd0;  1 drivers
v00000298832f5a00_0 .net *"_ivl_14", 0 0, L_00000298834c3e40;  1 drivers
v00000298832f6900_0 .net *"_ivl_2", 0 0, L_00000298834c3120;  1 drivers
v00000298832f58c0_0 .net *"_ivl_4", 0 0, L_00000298834c3200;  1 drivers
v00000298832f69a0_0 .net *"_ivl_6", 0 0, L_00000298834c3eb0;  1 drivers
v00000298832f6e00_0 .net *"_ivl_8", 0 0, L_00000298834c3c80;  1 drivers
S_0000029883332d40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000002988332e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834c3d60 .functor NOT 1, L_000002988349dbb0, C4<0>, C4<0>, C4<0>;
L_00000298834b55f0 .functor AND 1, L_00000298834c3d60, L_000002988349bd10, C4<1>, C4<1>;
L_00000298834b48d0 .functor NOT 1, L_000002988349dbb0, C4<0>, C4<0>, C4<0>;
L_00000298834b40f0 .functor AND 1, L_00000298834b48d0, L_000002988349cad0, C4<1>, C4<1>;
L_00000298834b4240 .functor OR 1, L_00000298834b55f0, L_00000298834b40f0, C4<0>, C4<0>;
L_00000298834b5190 .functor AND 1, L_000002988349bd10, L_000002988349cad0, C4<1>, C4<1>;
L_00000298834b5970 .functor OR 1, L_00000298834b4240, L_00000298834b5190, C4<0>, C4<0>;
L_00000298834b4a90 .functor XOR 1, L_000002988349dbb0, L_000002988349bd10, C4<0>, C4<0>;
L_00000298834b4c50 .functor XOR 1, L_00000298834b4a90, L_000002988349cad0, C4<0>, C4<0>;
v00000298832f6ea0_0 .net "Debe", 0 0, L_00000298834b5970;  1 drivers
v00000298832f5960_0 .net "Din", 0 0, L_000002988349cad0;  1 drivers
v00000298832f6f40_0 .net "Dout", 0 0, L_00000298834b4c50;  1 drivers
v00000298832f6fe0_0 .net "Ri", 0 0, L_000002988349bd10;  1 drivers
v00000298832f7440_0 .net "Si", 0 0, L_000002988349dbb0;  1 drivers
v00000298832f7620_0 .net *"_ivl_0", 0 0, L_00000298834c3d60;  1 drivers
v000002988333bef0_0 .net *"_ivl_10", 0 0, L_00000298834b5190;  1 drivers
v000002988333b950_0 .net *"_ivl_14", 0 0, L_00000298834b4a90;  1 drivers
v000002988333c490_0 .net *"_ivl_2", 0 0, L_00000298834b55f0;  1 drivers
v000002988333d2f0_0 .net *"_ivl_4", 0 0, L_00000298834b48d0;  1 drivers
v000002988333d610_0 .net *"_ivl_6", 0 0, L_00000298834b40f0;  1 drivers
v000002988333b630_0 .net *"_ivl_8", 0 0, L_00000298834b4240;  1 drivers
S_0000029883332700 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a3e60 .param/l "i" 0 5 168, +C4<01010>;
S_0000029883334320 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883332700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b4160 .functor NOT 1, L_000002988349b810, C4<0>, C4<0>, C4<0>;
L_00000298834b52e0 .functor AND 1, L_00000298834b4160, L_000002988349dc50, C4<1>, C4<1>;
L_00000298834b5040 .functor NOT 1, L_000002988349b810, C4<0>, C4<0>, C4<0>;
L_00000298834b4550 .functor AND 1, L_00000298834b5040, L_000002988349c0d0, C4<1>, C4<1>;
L_00000298834b4860 .functor OR 1, L_00000298834b52e0, L_00000298834b4550, C4<0>, C4<0>;
L_00000298834b49b0 .functor AND 1, L_000002988349dc50, L_000002988349c0d0, C4<1>, C4<1>;
L_00000298834b42b0 .functor OR 1, L_00000298834b4860, L_00000298834b49b0, C4<0>, C4<0>;
L_00000298834b4b70 .functor XOR 1, L_000002988349b810, L_000002988349dc50, C4<0>, C4<0>;
L_00000298834b45c0 .functor XOR 1, L_00000298834b4b70, L_000002988349c0d0, C4<0>, C4<0>;
v000002988333cd50_0 .net "Debe", 0 0, L_00000298834b42b0;  1 drivers
v000002988333c030_0 .net "Din", 0 0, L_000002988349c0d0;  1 drivers
v000002988333b6d0_0 .net "Dout", 0 0, L_00000298834b45c0;  1 drivers
v000002988333d390_0 .net "Ri", 0 0, L_000002988349dc50;  1 drivers
v000002988333d750_0 .net "Si", 0 0, L_000002988349b810;  1 drivers
v000002988333bd10_0 .net *"_ivl_0", 0 0, L_00000298834b4160;  1 drivers
v000002988333b1d0_0 .net *"_ivl_10", 0 0, L_00000298834b49b0;  1 drivers
v000002988333d1b0_0 .net *"_ivl_14", 0 0, L_00000298834b4b70;  1 drivers
v000002988333cc10_0 .net *"_ivl_2", 0 0, L_00000298834b52e0;  1 drivers
v000002988333b9f0_0 .net *"_ivl_4", 0 0, L_00000298834b5040;  1 drivers
v000002988333c530_0 .net *"_ivl_6", 0 0, L_00000298834b4550;  1 drivers
v000002988333bb30_0 .net *"_ivl_8", 0 0, L_00000298834b4860;  1 drivers
S_0000029883333b50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883332700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b4470 .functor NOT 1, L_000002988349b8b0, C4<0>, C4<0>, C4<0>;
L_00000298834b4e80 .functor AND 1, L_00000298834b4470, L_000002988349ccb0, C4<1>, C4<1>;
L_00000298834b5200 .functor NOT 1, L_000002988349b8b0, C4<0>, C4<0>, C4<0>;
L_00000298834b41d0 .functor AND 1, L_00000298834b5200, L_000002988349bf90, C4<1>, C4<1>;
L_00000298834b44e0 .functor OR 1, L_00000298834b4e80, L_00000298834b41d0, C4<0>, C4<0>;
L_00000298834b4f60 .functor AND 1, L_000002988349ccb0, L_000002988349bf90, C4<1>, C4<1>;
L_00000298834b4fd0 .functor OR 1, L_00000298834b44e0, L_00000298834b4f60, C4<0>, C4<0>;
L_00000298834b5510 .functor XOR 1, L_000002988349b8b0, L_000002988349ccb0, C4<0>, C4<0>;
L_00000298834b5430 .functor XOR 1, L_00000298834b5510, L_000002988349bf90, C4<0>, C4<0>;
v000002988333b770_0 .net "Debe", 0 0, L_00000298834b4fd0;  1 drivers
v000002988333ccb0_0 .net "Din", 0 0, L_000002988349bf90;  1 drivers
v000002988333cdf0_0 .net "Dout", 0 0, L_00000298834b5430;  1 drivers
v000002988333c7b0_0 .net "Ri", 0 0, L_000002988349ccb0;  1 drivers
v000002988333c170_0 .net "Si", 0 0, L_000002988349b8b0;  1 drivers
v000002988333c5d0_0 .net *"_ivl_0", 0 0, L_00000298834b4470;  1 drivers
v000002988333c210_0 .net *"_ivl_10", 0 0, L_00000298834b4f60;  1 drivers
v000002988333c850_0 .net *"_ivl_14", 0 0, L_00000298834b5510;  1 drivers
v000002988333b4f0_0 .net *"_ivl_2", 0 0, L_00000298834b4e80;  1 drivers
v000002988333c710_0 .net *"_ivl_4", 0 0, L_00000298834b5200;  1 drivers
v000002988333cad0_0 .net *"_ivl_6", 0 0, L_00000298834b41d0;  1 drivers
v000002988333bf90_0 .net *"_ivl_8", 0 0, L_00000298834b44e0;  1 drivers
S_0000029883332250 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a3ca0 .param/l "i" 0 5 168, +C4<01011>;
S_00000298833344b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883332250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b4630 .functor NOT 1, L_000002988349bbd0, C4<0>, C4<0>, C4<0>;
L_00000298834b5b30 .functor AND 1, L_00000298834b4630, L_000002988349cdf0, C4<1>, C4<1>;
L_00000298834b5820 .functor NOT 1, L_000002988349bbd0, C4<0>, C4<0>, C4<0>;
L_00000298834b5270 .functor AND 1, L_00000298834b5820, L_000002988349bdb0, C4<1>, C4<1>;
L_00000298834b54a0 .functor OR 1, L_00000298834b5b30, L_00000298834b5270, C4<0>, C4<0>;
L_00000298834b5350 .functor AND 1, L_000002988349cdf0, L_000002988349bdb0, C4<1>, C4<1>;
L_00000298834b4940 .functor OR 1, L_00000298834b54a0, L_00000298834b5350, C4<0>, C4<0>;
L_00000298834b46a0 .functor XOR 1, L_000002988349bbd0, L_000002988349cdf0, C4<0>, C4<0>;
L_00000298834b4320 .functor XOR 1, L_00000298834b46a0, L_000002988349bdb0, C4<0>, C4<0>;
v000002988333c8f0_0 .net "Debe", 0 0, L_00000298834b4940;  1 drivers
v000002988333bbd0_0 .net "Din", 0 0, L_000002988349bdb0;  1 drivers
v000002988333c990_0 .net "Dout", 0 0, L_00000298834b4320;  1 drivers
v000002988333b810_0 .net "Ri", 0 0, L_000002988349cdf0;  1 drivers
v000002988333b8b0_0 .net "Si", 0 0, L_000002988349bbd0;  1 drivers
v000002988333d4d0_0 .net *"_ivl_0", 0 0, L_00000298834b4630;  1 drivers
v000002988333ca30_0 .net *"_ivl_10", 0 0, L_00000298834b5350;  1 drivers
v000002988333d430_0 .net *"_ivl_14", 0 0, L_00000298834b46a0;  1 drivers
v000002988333ba90_0 .net *"_ivl_2", 0 0, L_00000298834b5b30;  1 drivers
v000002988333c670_0 .net *"_ivl_4", 0 0, L_00000298834b5820;  1 drivers
v000002988333cf30_0 .net *"_ivl_6", 0 0, L_00000298834b5270;  1 drivers
v000002988333d070_0 .net *"_ivl_8", 0 0, L_00000298834b54a0;  1 drivers
S_0000029883334640 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883332250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b4780 .functor NOT 1, L_000002988349c030, C4<0>, C4<0>, C4<0>;
L_00000298834b4390 .functor AND 1, L_00000298834b4780, L_000002988349ce90, C4<1>, C4<1>;
L_00000298834b5ac0 .functor NOT 1, L_000002988349c030, C4<0>, C4<0>, C4<0>;
L_00000298834b5580 .functor AND 1, L_00000298834b5ac0, L_000002988349cf30, C4<1>, C4<1>;
L_00000298834b4e10 .functor OR 1, L_00000298834b4390, L_00000298834b5580, C4<0>, C4<0>;
L_00000298834b5a50 .functor AND 1, L_000002988349ce90, L_000002988349cf30, C4<1>, C4<1>;
L_00000298834b5660 .functor OR 1, L_00000298834b4e10, L_00000298834b5a50, C4<0>, C4<0>;
L_00000298834b4cc0 .functor XOR 1, L_000002988349c030, L_000002988349ce90, C4<0>, C4<0>;
L_00000298834b53c0 .functor XOR 1, L_00000298834b4cc0, L_000002988349cf30, C4<0>, C4<0>;
v000002988333bdb0_0 .net "Debe", 0 0, L_00000298834b5660;  1 drivers
v000002988333bc70_0 .net "Din", 0 0, L_000002988349cf30;  1 drivers
v000002988333cfd0_0 .net "Dout", 0 0, L_00000298834b53c0;  1 drivers
v000002988333c0d0_0 .net "Ri", 0 0, L_000002988349ce90;  1 drivers
v000002988333ce90_0 .net "Si", 0 0, L_000002988349c030;  1 drivers
v000002988333d110_0 .net *"_ivl_0", 0 0, L_00000298834b4780;  1 drivers
v000002988333c2b0_0 .net *"_ivl_10", 0 0, L_00000298834b5a50;  1 drivers
v000002988333b270_0 .net *"_ivl_14", 0 0, L_00000298834b4cc0;  1 drivers
v000002988333d6b0_0 .net *"_ivl_2", 0 0, L_00000298834b4390;  1 drivers
v000002988333d7f0_0 .net *"_ivl_4", 0 0, L_00000298834b5ac0;  1 drivers
v000002988333cb70_0 .net *"_ivl_6", 0 0, L_00000298834b5580;  1 drivers
v000002988333d250_0 .net *"_ivl_8", 0 0, L_00000298834b4e10;  1 drivers
S_0000029883332ed0 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a3fa0 .param/l "i" 0 5 168, +C4<01100>;
S_00000298833323e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883332ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b56d0 .functor NOT 1, L_00000298834a0450, C4<0>, C4<0>, C4<0>;
L_00000298834b4400 .functor AND 1, L_00000298834b56d0, L_000002988349edd0, C4<1>, C4<1>;
L_00000298834b5740 .functor NOT 1, L_00000298834a0450, C4<0>, C4<0>, C4<0>;
L_00000298834b5ba0 .functor AND 1, L_00000298834b5740, L_000002988349e3d0, C4<1>, C4<1>;
L_00000298834b4010 .functor OR 1, L_00000298834b4400, L_00000298834b5ba0, C4<0>, C4<0>;
L_00000298834b47f0 .functor AND 1, L_000002988349edd0, L_000002988349e3d0, C4<1>, C4<1>;
L_00000298834b57b0 .functor OR 1, L_00000298834b4010, L_00000298834b47f0, C4<0>, C4<0>;
L_00000298834b4710 .functor XOR 1, L_00000298834a0450, L_000002988349edd0, C4<0>, C4<0>;
L_00000298834b5890 .functor XOR 1, L_00000298834b4710, L_000002988349e3d0, C4<0>, C4<0>;
v000002988333b3b0_0 .net "Debe", 0 0, L_00000298834b57b0;  1 drivers
v000002988333d570_0 .net "Din", 0 0, L_000002988349e3d0;  1 drivers
v000002988333b590_0 .net "Dout", 0 0, L_00000298834b5890;  1 drivers
v000002988333d890_0 .net "Ri", 0 0, L_000002988349edd0;  1 drivers
v000002988333be50_0 .net "Si", 0 0, L_00000298834a0450;  1 drivers
v000002988333c350_0 .net *"_ivl_0", 0 0, L_00000298834b56d0;  1 drivers
v000002988333c3f0_0 .net *"_ivl_10", 0 0, L_00000298834b47f0;  1 drivers
v000002988333b130_0 .net *"_ivl_14", 0 0, L_00000298834b4710;  1 drivers
v000002988333b310_0 .net *"_ivl_2", 0 0, L_00000298834b4400;  1 drivers
v000002988333b450_0 .net *"_ivl_4", 0 0, L_00000298834b5740;  1 drivers
v000002988333eb50_0 .net *"_ivl_6", 0 0, L_00000298834b5ba0;  1 drivers
v000002988333da70_0 .net *"_ivl_8", 0 0, L_00000298834b4010;  1 drivers
S_0000029883332bb0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883332ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b5900 .functor NOT 1, L_000002988349ee70, C4<0>, C4<0>, C4<0>;
L_00000298834b4080 .functor AND 1, L_00000298834b5900, L_000002988349e330, C4<1>, C4<1>;
L_00000298834b4b00 .functor NOT 1, L_000002988349ee70, C4<0>, C4<0>, C4<0>;
L_00000298834b4ef0 .functor AND 1, L_00000298834b4b00, L_000002988349f0f0, C4<1>, C4<1>;
L_00000298834b4d30 .functor OR 1, L_00000298834b4080, L_00000298834b4ef0, C4<0>, C4<0>;
L_00000298834b4be0 .functor AND 1, L_000002988349e330, L_000002988349f0f0, C4<1>, C4<1>;
L_00000298834b4a20 .functor OR 1, L_00000298834b4d30, L_00000298834b4be0, C4<0>, C4<0>;
L_00000298834b4da0 .functor XOR 1, L_000002988349ee70, L_000002988349e330, C4<0>, C4<0>;
L_00000298834b50b0 .functor XOR 1, L_00000298834b4da0, L_000002988349f0f0, C4<0>, C4<0>;
v000002988333e290_0 .net "Debe", 0 0, L_00000298834b4a20;  1 drivers
v000002988333e510_0 .net "Din", 0 0, L_000002988349f0f0;  1 drivers
v000002988333ef10_0 .net "Dout", 0 0, L_00000298834b50b0;  1 drivers
v000002988333f2d0_0 .net "Ri", 0 0, L_000002988349e330;  1 drivers
v000002988333f730_0 .net "Si", 0 0, L_000002988349ee70;  1 drivers
v000002988333dcf0_0 .net *"_ivl_0", 0 0, L_00000298834b5900;  1 drivers
v000002988333dc50_0 .net *"_ivl_10", 0 0, L_00000298834b4be0;  1 drivers
v000002988333f370_0 .net *"_ivl_14", 0 0, L_00000298834b4da0;  1 drivers
v000002988333e5b0_0 .net *"_ivl_2", 0 0, L_00000298834b4080;  1 drivers
v000002988333e010_0 .net *"_ivl_4", 0 0, L_00000298834b4b00;  1 drivers
v000002988333e8d0_0 .net *"_ivl_6", 0 0, L_00000298834b4ef0;  1 drivers
v000002988333efb0_0 .net *"_ivl_8", 0 0, L_00000298834b4d30;  1 drivers
S_0000029883332a20 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a3fe0 .param/l "i" 0 5 168, +C4<01101>;
S_0000029883334e10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883332a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b5120 .functor NOT 1, L_000002988349efb0, C4<0>, C4<0>, C4<0>;
L_00000298834b59e0 .functor AND 1, L_00000298834b5120, L_000002988349eab0, C4<1>, C4<1>;
L_00000298834b72d0 .functor NOT 1, L_000002988349efb0, C4<0>, C4<0>, C4<0>;
L_00000298834b5f20 .functor AND 1, L_00000298834b72d0, L_000002988349e6f0, C4<1>, C4<1>;
L_00000298834b5f90 .functor OR 1, L_00000298834b59e0, L_00000298834b5f20, C4<0>, C4<0>;
L_00000298834b5cf0 .functor AND 1, L_000002988349eab0, L_000002988349e6f0, C4<1>, C4<1>;
L_00000298834b6000 .functor OR 1, L_00000298834b5f90, L_00000298834b5cf0, C4<0>, C4<0>;
L_00000298834b6f50 .functor XOR 1, L_000002988349efb0, L_000002988349eab0, C4<0>, C4<0>;
L_00000298834b6230 .functor XOR 1, L_00000298834b6f50, L_000002988349e6f0, C4<0>, C4<0>;
v000002988333e790_0 .net "Debe", 0 0, L_00000298834b6000;  1 drivers
v000002988333e470_0 .net "Din", 0 0, L_000002988349e6f0;  1 drivers
v000002988333ed30_0 .net "Dout", 0 0, L_00000298834b6230;  1 drivers
v000002988333f7d0_0 .net "Ri", 0 0, L_000002988349eab0;  1 drivers
v000002988333f910_0 .net "Si", 0 0, L_000002988349efb0;  1 drivers
v000002988333e830_0 .net *"_ivl_0", 0 0, L_00000298834b5120;  1 drivers
v000002988333fb90_0 .net *"_ivl_10", 0 0, L_00000298834b5cf0;  1 drivers
v000002988333f9b0_0 .net *"_ivl_14", 0 0, L_00000298834b6f50;  1 drivers
v000002988333f230_0 .net *"_ivl_2", 0 0, L_00000298834b59e0;  1 drivers
v000002988333fd70_0 .net *"_ivl_4", 0 0, L_00000298834b72d0;  1 drivers
v000002988333e970_0 .net *"_ivl_6", 0 0, L_00000298834b5f20;  1 drivers
v000002988333f4b0_0 .net *"_ivl_8", 0 0, L_00000298834b5f90;  1 drivers
S_0000029883332570 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883332a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b6bd0 .functor NOT 1, L_000002988349fd70, C4<0>, C4<0>, C4<0>;
L_00000298834b7500 .functor AND 1, L_00000298834b6bd0, L_00000298834a0310, C4<1>, C4<1>;
L_00000298834b7570 .functor NOT 1, L_000002988349fd70, C4<0>, C4<0>, C4<0>;
L_00000298834b65b0 .functor AND 1, L_00000298834b7570, L_000002988349fc30, C4<1>, C4<1>;
L_00000298834b62a0 .functor OR 1, L_00000298834b7500, L_00000298834b65b0, C4<0>, C4<0>;
L_00000298834b6d20 .functor AND 1, L_00000298834a0310, L_000002988349fc30, C4<1>, C4<1>;
L_00000298834b6700 .functor OR 1, L_00000298834b62a0, L_00000298834b6d20, C4<0>, C4<0>;
L_00000298834b6380 .functor XOR 1, L_000002988349fd70, L_00000298834a0310, C4<0>, C4<0>;
L_00000298834b6fc0 .functor XOR 1, L_00000298834b6380, L_000002988349fc30, C4<0>, C4<0>;
v000002988333dd90_0 .net "Debe", 0 0, L_00000298834b6700;  1 drivers
v000002988333ec90_0 .net "Din", 0 0, L_000002988349fc30;  1 drivers
v000002988333feb0_0 .net "Dout", 0 0, L_00000298834b6fc0;  1 drivers
v000002988333f050_0 .net "Ri", 0 0, L_00000298834a0310;  1 drivers
v000002988333de30_0 .net "Si", 0 0, L_000002988349fd70;  1 drivers
v000002988333e3d0_0 .net *"_ivl_0", 0 0, L_00000298834b6bd0;  1 drivers
v000002988333edd0_0 .net *"_ivl_10", 0 0, L_00000298834b6d20;  1 drivers
v000002988333db10_0 .net *"_ivl_14", 0 0, L_00000298834b6380;  1 drivers
v000002988333ebf0_0 .net *"_ivl_2", 0 0, L_00000298834b7500;  1 drivers
v000002988333f0f0_0 .net *"_ivl_4", 0 0, L_00000298834b7570;  1 drivers
v000002988333f870_0 .net *"_ivl_6", 0 0, L_00000298834b65b0;  1 drivers
v000002988333dbb0_0 .net *"_ivl_8", 0 0, L_00000298834b62a0;  1 drivers
S_0000029883335a90 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a4120 .param/l "i" 0 5 168, +C4<01110>;
S_00000298833347d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883335a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b5dd0 .functor NOT 1, L_000002988349fff0, C4<0>, C4<0>, C4<0>;
L_00000298834b6af0 .functor AND 1, L_00000298834b5dd0, L_000002988349e290, C4<1>, C4<1>;
L_00000298834b6070 .functor NOT 1, L_000002988349fff0, C4<0>, C4<0>, C4<0>;
L_00000298834b7030 .functor AND 1, L_00000298834b6070, L_000002988349ed30, C4<1>, C4<1>;
L_00000298834b6310 .functor OR 1, L_00000298834b6af0, L_00000298834b7030, C4<0>, C4<0>;
L_00000298834b63f0 .functor AND 1, L_000002988349e290, L_000002988349ed30, C4<1>, C4<1>;
L_00000298834b5eb0 .functor OR 1, L_00000298834b6310, L_00000298834b63f0, C4<0>, C4<0>;
L_00000298834b75e0 .functor XOR 1, L_000002988349fff0, L_000002988349e290, C4<0>, C4<0>;
L_00000298834b71f0 .functor XOR 1, L_00000298834b75e0, L_000002988349ed30, C4<0>, C4<0>;
v000002988333ea10_0 .net "Debe", 0 0, L_00000298834b5eb0;  1 drivers
v000002988333f190_0 .net "Din", 0 0, L_000002988349ed30;  1 drivers
v000002988333fa50_0 .net "Dout", 0 0, L_00000298834b71f0;  1 drivers
v000002988333ee70_0 .net "Ri", 0 0, L_000002988349e290;  1 drivers
v000002988333eab0_0 .net "Si", 0 0, L_000002988349fff0;  1 drivers
v000002988333fc30_0 .net *"_ivl_0", 0 0, L_00000298834b5dd0;  1 drivers
v000002988333f410_0 .net *"_ivl_10", 0 0, L_00000298834b63f0;  1 drivers
v000002988333e650_0 .net *"_ivl_14", 0 0, L_00000298834b75e0;  1 drivers
v000002988333e1f0_0 .net *"_ivl_2", 0 0, L_00000298834b6af0;  1 drivers
v000002988333e6f0_0 .net *"_ivl_4", 0 0, L_00000298834b6070;  1 drivers
v000002988333fe10_0 .net *"_ivl_6", 0 0, L_00000298834b7030;  1 drivers
v000002988333f550_0 .net *"_ivl_8", 0 0, L_00000298834b6310;  1 drivers
S_00000298833355e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883335a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b7650 .functor NOT 1, L_00000298834a03b0, C4<0>, C4<0>, C4<0>;
L_00000298834b60e0 .functor AND 1, L_00000298834b7650, L_000002988349f910, C4<1>, C4<1>;
L_00000298834b5d60 .functor NOT 1, L_00000298834a03b0, C4<0>, C4<0>, C4<0>;
L_00000298834b7340 .functor AND 1, L_00000298834b5d60, L_000002988349fe10, C4<1>, C4<1>;
L_00000298834b73b0 .functor OR 1, L_00000298834b60e0, L_00000298834b7340, C4<0>, C4<0>;
L_00000298834b6460 .functor AND 1, L_000002988349f910, L_000002988349fe10, C4<1>, C4<1>;
L_00000298834b64d0 .functor OR 1, L_00000298834b73b0, L_00000298834b6460, C4<0>, C4<0>;
L_00000298834b76c0 .functor XOR 1, L_00000298834a03b0, L_000002988349f910, C4<0>, C4<0>;
L_00000298834b6150 .functor XOR 1, L_00000298834b76c0, L_000002988349fe10, C4<0>, C4<0>;
v000002988333f5f0_0 .net "Debe", 0 0, L_00000298834b64d0;  1 drivers
v000002988333d9d0_0 .net "Din", 0 0, L_000002988349fe10;  1 drivers
v000002988333faf0_0 .net "Dout", 0 0, L_00000298834b6150;  1 drivers
v000002988333f690_0 .net "Ri", 0 0, L_000002988349f910;  1 drivers
v000002988333ded0_0 .net "Si", 0 0, L_00000298834a03b0;  1 drivers
v000002988333df70_0 .net *"_ivl_0", 0 0, L_00000298834b7650;  1 drivers
v000002988333e0b0_0 .net *"_ivl_10", 0 0, L_00000298834b6460;  1 drivers
v000002988333fcd0_0 .net *"_ivl_14", 0 0, L_00000298834b76c0;  1 drivers
v000002988333ff50_0 .net *"_ivl_2", 0 0, L_00000298834b60e0;  1 drivers
v000002988333fff0_0 .net *"_ivl_4", 0 0, L_00000298834b5d60;  1 drivers
v0000029883340090_0 .net *"_ivl_6", 0 0, L_00000298834b7340;  1 drivers
v000002988333e150_0 .net *"_ivl_8", 0 0, L_00000298834b73b0;  1 drivers
S_0000029883334960 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a33e0 .param/l "i" 0 5 168, +C4<01111>;
S_00000298833339c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883334960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b7260 .functor NOT 1, L_000002988349e470, C4<0>, C4<0>, C4<0>;
L_00000298834b6540 .functor AND 1, L_00000298834b7260, L_000002988349f730, C4<1>, C4<1>;
L_00000298834b6d90 .functor NOT 1, L_000002988349e470, C4<0>, C4<0>, C4<0>;
L_00000298834b7730 .functor AND 1, L_00000298834b6d90, L_000002988349feb0, C4<1>, C4<1>;
L_00000298834b6620 .functor OR 1, L_00000298834b6540, L_00000298834b7730, C4<0>, C4<0>;
L_00000298834b77a0 .functor AND 1, L_000002988349f730, L_000002988349feb0, C4<1>, C4<1>;
L_00000298834b5c10 .functor OR 1, L_00000298834b6620, L_00000298834b77a0, C4<0>, C4<0>;
L_00000298834b70a0 .functor XOR 1, L_000002988349e470, L_000002988349f730, C4<0>, C4<0>;
L_00000298834b5c80 .functor XOR 1, L_00000298834b70a0, L_000002988349feb0, C4<0>, C4<0>;
v000002988333d930_0 .net "Debe", 0 0, L_00000298834b5c10;  1 drivers
v000002988333e330_0 .net "Din", 0 0, L_000002988349feb0;  1 drivers
v0000029883340c70_0 .net "Dout", 0 0, L_00000298834b5c80;  1 drivers
v0000029883341cb0_0 .net "Ri", 0 0, L_000002988349f730;  1 drivers
v0000029883341d50_0 .net "Si", 0 0, L_000002988349e470;  1 drivers
v00000298833408b0_0 .net *"_ivl_0", 0 0, L_00000298834b7260;  1 drivers
v0000029883341f30_0 .net *"_ivl_10", 0 0, L_00000298834b77a0;  1 drivers
v0000029883341df0_0 .net *"_ivl_14", 0 0, L_00000298834b70a0;  1 drivers
v00000298833427f0_0 .net *"_ivl_2", 0 0, L_00000298834b6540;  1 drivers
v0000029883340950_0 .net *"_ivl_4", 0 0, L_00000298834b6d90;  1 drivers
v0000029883341fd0_0 .net *"_ivl_6", 0 0, L_00000298834b7730;  1 drivers
v0000029883340bd0_0 .net *"_ivl_8", 0 0, L_00000298834b6620;  1 drivers
S_0000029883335770 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883334960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b5e40 .functor NOT 1, L_000002988349eb50, C4<0>, C4<0>, C4<0>;
L_00000298834b7420 .functor AND 1, L_00000298834b5e40, L_000002988349e510, C4<1>, C4<1>;
L_00000298834b6690 .functor NOT 1, L_000002988349eb50, C4<0>, C4<0>, C4<0>;
L_00000298834b6850 .functor AND 1, L_00000298834b6690, L_000002988349e790, C4<1>, C4<1>;
L_00000298834b7110 .functor OR 1, L_00000298834b7420, L_00000298834b6850, C4<0>, C4<0>;
L_00000298834b6b60 .functor AND 1, L_000002988349e510, L_000002988349e790, C4<1>, C4<1>;
L_00000298834b61c0 .functor OR 1, L_00000298834b7110, L_00000298834b6b60, C4<0>, C4<0>;
L_00000298834b6770 .functor XOR 1, L_000002988349eb50, L_000002988349e510, C4<0>, C4<0>;
L_00000298834b7180 .functor XOR 1, L_00000298834b6770, L_000002988349e790, C4<0>, C4<0>;
v0000029883341a30_0 .net "Debe", 0 0, L_00000298834b61c0;  1 drivers
v0000029883340db0_0 .net "Din", 0 0, L_000002988349e790;  1 drivers
v0000029883341e90_0 .net "Dout", 0 0, L_00000298834b7180;  1 drivers
v00000298833412b0_0 .net "Ri", 0 0, L_000002988349e510;  1 drivers
v0000029883342070_0 .net "Si", 0 0, L_000002988349eb50;  1 drivers
v0000029883341c10_0 .net *"_ivl_0", 0 0, L_00000298834b5e40;  1 drivers
v0000029883340f90_0 .net *"_ivl_10", 0 0, L_00000298834b6b60;  1 drivers
v0000029883340270_0 .net *"_ivl_14", 0 0, L_00000298834b6770;  1 drivers
v0000029883341490_0 .net *"_ivl_2", 0 0, L_00000298834b7420;  1 drivers
v0000029883342610_0 .net *"_ivl_4", 0 0, L_00000298834b6690;  1 drivers
v00000298833426b0_0 .net *"_ivl_6", 0 0, L_00000298834b6850;  1 drivers
v0000029883342750_0 .net *"_ivl_8", 0 0, L_00000298834b7110;  1 drivers
S_0000029883334190 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a43a0 .param/l "i" 0 5 168, +C4<010000>;
S_0000029883333060 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883334190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b67e0 .functor NOT 1, L_000002988349ef10, C4<0>, C4<0>, C4<0>;
L_00000298834b7490 .functor AND 1, L_00000298834b67e0, L_000002988349fb90, C4<1>, C4<1>;
L_00000298834b68c0 .functor NOT 1, L_000002988349ef10, C4<0>, C4<0>, C4<0>;
L_00000298834b6930 .functor AND 1, L_00000298834b68c0, L_000002988349e5b0, C4<1>, C4<1>;
L_00000298834b69a0 .functor OR 1, L_00000298834b7490, L_00000298834b6930, C4<0>, C4<0>;
L_00000298834b6a10 .functor AND 1, L_000002988349fb90, L_000002988349e5b0, C4<1>, C4<1>;
L_00000298834b6a80 .functor OR 1, L_00000298834b69a0, L_00000298834b6a10, C4<0>, C4<0>;
L_00000298834b6c40 .functor XOR 1, L_000002988349ef10, L_000002988349fb90, C4<0>, C4<0>;
L_00000298834b6cb0 .functor XOR 1, L_00000298834b6c40, L_000002988349e5b0, C4<0>, C4<0>;
v0000029883342110_0 .net "Debe", 0 0, L_00000298834b6a80;  1 drivers
v0000029883341530_0 .net "Din", 0 0, L_000002988349e5b0;  1 drivers
v0000029883342890_0 .net "Dout", 0 0, L_00000298834b6cb0;  1 drivers
v00000298833413f0_0 .net "Ri", 0 0, L_000002988349fb90;  1 drivers
v0000029883340310_0 .net "Si", 0 0, L_000002988349ef10;  1 drivers
v0000029883340d10_0 .net *"_ivl_0", 0 0, L_00000298834b67e0;  1 drivers
v0000029883340130_0 .net *"_ivl_10", 0 0, L_00000298834b6a10;  1 drivers
v0000029883341ad0_0 .net *"_ivl_14", 0 0, L_00000298834b6c40;  1 drivers
v0000029883341b70_0 .net *"_ivl_2", 0 0, L_00000298834b7490;  1 drivers
v00000298833409f0_0 .net *"_ivl_4", 0 0, L_00000298834b68c0;  1 drivers
v00000298833421b0_0 .net *"_ivl_6", 0 0, L_00000298834b6930;  1 drivers
v0000029883340630_0 .net *"_ivl_8", 0 0, L_00000298834b69a0;  1 drivers
S_0000029883334af0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883334190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b6e00 .functor NOT 1, L_000002988349e1f0, C4<0>, C4<0>, C4<0>;
L_00000298834b6e70 .functor AND 1, L_00000298834b6e00, L_000002988349f550, C4<1>, C4<1>;
L_00000298834b6ee0 .functor NOT 1, L_000002988349e1f0, C4<0>, C4<0>, C4<0>;
L_00000298834b8680 .functor AND 1, L_00000298834b6ee0, L_000002988349f050, C4<1>, C4<1>;
L_00000298834b7810 .functor OR 1, L_00000298834b6e70, L_00000298834b8680, C4<0>, C4<0>;
L_00000298834b7c70 .functor AND 1, L_000002988349f550, L_000002988349f050, C4<1>, C4<1>;
L_00000298834b8d10 .functor OR 1, L_00000298834b7810, L_00000298834b7c70, C4<0>, C4<0>;
L_00000298834b7a40 .functor XOR 1, L_000002988349e1f0, L_000002988349f550, C4<0>, C4<0>;
L_00000298834b7960 .functor XOR 1, L_00000298834b7a40, L_000002988349f050, C4<0>, C4<0>;
v0000029883340e50_0 .net "Debe", 0 0, L_00000298834b8d10;  1 drivers
v00000298833415d0_0 .net "Din", 0 0, L_000002988349f050;  1 drivers
v00000298833406d0_0 .net "Dout", 0 0, L_00000298834b7960;  1 drivers
v00000298833401d0_0 .net "Ri", 0 0, L_000002988349f550;  1 drivers
v0000029883342250_0 .net "Si", 0 0, L_000002988349e1f0;  1 drivers
v0000029883341030_0 .net *"_ivl_0", 0 0, L_00000298834b6e00;  1 drivers
v0000029883340770_0 .net *"_ivl_10", 0 0, L_00000298834b7c70;  1 drivers
v0000029883342390_0 .net *"_ivl_14", 0 0, L_00000298834b7a40;  1 drivers
v00000298833403b0_0 .net *"_ivl_2", 0 0, L_00000298834b6e70;  1 drivers
v0000029883341350_0 .net *"_ivl_4", 0 0, L_00000298834b6ee0;  1 drivers
v0000029883341670_0 .net *"_ivl_6", 0 0, L_00000298834b8680;  1 drivers
v0000029883340450_0 .net *"_ivl_8", 0 0, L_00000298834b7810;  1 drivers
S_0000029883332890 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a5020 .param/l "i" 0 5 168, +C4<010001>;
S_0000029883335900 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883332890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b8920 .functor NOT 1, L_00000298834a04f0, C4<0>, C4<0>, C4<0>;
L_00000298834b80d0 .functor AND 1, L_00000298834b8920, L_000002988349e8d0, C4<1>, C4<1>;
L_00000298834b7d50 .functor NOT 1, L_00000298834a04f0, C4<0>, C4<0>, C4<0>;
L_00000298834b7ab0 .functor AND 1, L_00000298834b7d50, L_000002988349f190, C4<1>, C4<1>;
L_00000298834b8e60 .functor OR 1, L_00000298834b80d0, L_00000298834b7ab0, C4<0>, C4<0>;
L_00000298834b7ce0 .functor AND 1, L_000002988349e8d0, L_000002988349f190, C4<1>, C4<1>;
L_00000298834b8df0 .functor OR 1, L_00000298834b8e60, L_00000298834b7ce0, C4<0>, C4<0>;
L_00000298834b8450 .functor XOR 1, L_00000298834a04f0, L_000002988349e8d0, C4<0>, C4<0>;
L_00000298834b8990 .functor XOR 1, L_00000298834b8450, L_000002988349f190, C4<0>, C4<0>;
v00000298833422f0_0 .net "Debe", 0 0, L_00000298834b8df0;  1 drivers
v0000029883342430_0 .net "Din", 0 0, L_000002988349f190;  1 drivers
v00000298833404f0_0 .net "Dout", 0 0, L_00000298834b8990;  1 drivers
v00000298833424d0_0 .net "Ri", 0 0, L_000002988349e8d0;  1 drivers
v0000029883341710_0 .net "Si", 0 0, L_00000298834a04f0;  1 drivers
v0000029883340b30_0 .net *"_ivl_0", 0 0, L_00000298834b8920;  1 drivers
v0000029883340ef0_0 .net *"_ivl_10", 0 0, L_00000298834b7ce0;  1 drivers
v0000029883340590_0 .net *"_ivl_14", 0 0, L_00000298834b8450;  1 drivers
v00000298833417b0_0 .net *"_ivl_2", 0 0, L_00000298834b80d0;  1 drivers
v0000029883340810_0 .net *"_ivl_4", 0 0, L_00000298834b7d50;  1 drivers
v0000029883340a90_0 .net *"_ivl_6", 0 0, L_00000298834b7ab0;  1 drivers
v00000298833410d0_0 .net *"_ivl_8", 0 0, L_00000298834b8e60;  1 drivers
S_00000298833331f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883332890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b8b50 .functor NOT 1, L_00000298834a0590, C4<0>, C4<0>, C4<0>;
L_00000298834b79d0 .functor AND 1, L_00000298834b8b50, L_000002988349f230, C4<1>, C4<1>;
L_00000298834b8bc0 .functor NOT 1, L_00000298834a0590, C4<0>, C4<0>, C4<0>;
L_00000298834b92c0 .functor AND 1, L_00000298834b8bc0, L_000002988349e650, C4<1>, C4<1>;
L_00000298834b9330 .functor OR 1, L_00000298834b79d0, L_00000298834b92c0, C4<0>, C4<0>;
L_00000298834b7f80 .functor AND 1, L_000002988349f230, L_000002988349e650, C4<1>, C4<1>;
L_00000298834b8a00 .functor OR 1, L_00000298834b9330, L_00000298834b7f80, C4<0>, C4<0>;
L_00000298834b78f0 .functor XOR 1, L_00000298834a0590, L_000002988349f230, C4<0>, C4<0>;
L_00000298834b8d80 .functor XOR 1, L_00000298834b78f0, L_000002988349e650, C4<0>, C4<0>;
v0000029883341170_0 .net "Debe", 0 0, L_00000298834b8a00;  1 drivers
v0000029883341210_0 .net "Din", 0 0, L_000002988349e650;  1 drivers
v0000029883341850_0 .net "Dout", 0 0, L_00000298834b8d80;  1 drivers
v0000029883342570_0 .net "Ri", 0 0, L_000002988349f230;  1 drivers
v00000298833418f0_0 .net "Si", 0 0, L_00000298834a0590;  1 drivers
v0000029883341990_0 .net *"_ivl_0", 0 0, L_00000298834b8b50;  1 drivers
v0000029883343470_0 .net *"_ivl_10", 0 0, L_00000298834b7f80;  1 drivers
v00000298833444b0_0 .net *"_ivl_14", 0 0, L_00000298834b78f0;  1 drivers
v0000029883344eb0_0 .net *"_ivl_2", 0 0, L_00000298834b79d0;  1 drivers
v0000029883344730_0 .net *"_ivl_4", 0 0, L_00000298834b8bc0;  1 drivers
v0000029883342cf0_0 .net *"_ivl_6", 0 0, L_00000298834b92c0;  1 drivers
v0000029883342bb0_0 .net *"_ivl_8", 0 0, L_00000298834b9330;  1 drivers
S_0000029883334000 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a4da0 .param/l "i" 0 5 168, +C4<010010>;
S_0000029883333830 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883334000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b8f40 .functor NOT 1, L_000002988349f2d0, C4<0>, C4<0>, C4<0>;
L_00000298834b93a0 .functor AND 1, L_00000298834b8f40, L_000002988349e830, C4<1>, C4<1>;
L_00000298834b8290 .functor NOT 1, L_000002988349f2d0, C4<0>, C4<0>, C4<0>;
L_00000298834b86f0 .functor AND 1, L_00000298834b8290, L_000002988349f370, C4<1>, C4<1>;
L_00000298834b84c0 .functor OR 1, L_00000298834b93a0, L_00000298834b86f0, C4<0>, C4<0>;
L_00000298834b8370 .functor AND 1, L_000002988349e830, L_000002988349f370, C4<1>, C4<1>;
L_00000298834b8060 .functor OR 1, L_00000298834b84c0, L_00000298834b8370, C4<0>, C4<0>;
L_00000298834b7ff0 .functor XOR 1, L_000002988349f2d0, L_000002988349e830, C4<0>, C4<0>;
L_00000298834b9250 .functor XOR 1, L_00000298834b7ff0, L_000002988349f370, C4<0>, C4<0>;
v0000029883343ab0_0 .net "Debe", 0 0, L_00000298834b8060;  1 drivers
v00000298833440f0_0 .net "Din", 0 0, L_000002988349f370;  1 drivers
v0000029883344370_0 .net "Dout", 0 0, L_00000298834b9250;  1 drivers
v0000029883344d70_0 .net "Ri", 0 0, L_000002988349e830;  1 drivers
v0000029883343290_0 .net "Si", 0 0, L_000002988349f2d0;  1 drivers
v00000298833447d0_0 .net *"_ivl_0", 0 0, L_00000298834b8f40;  1 drivers
v00000298833438d0_0 .net *"_ivl_10", 0 0, L_00000298834b8370;  1 drivers
v00000298833449b0_0 .net *"_ivl_14", 0 0, L_00000298834b7ff0;  1 drivers
v0000029883344a50_0 .net *"_ivl_2", 0 0, L_00000298834b93a0;  1 drivers
v0000029883343c90_0 .net *"_ivl_4", 0 0, L_00000298834b8290;  1 drivers
v0000029883343dd0_0 .net *"_ivl_6", 0 0, L_00000298834b86f0;  1 drivers
v00000298833435b0_0 .net *"_ivl_8", 0 0, L_00000298834b84c0;  1 drivers
S_00000298833352c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883334000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b7c00 .functor NOT 1, L_00000298834a0090, C4<0>, C4<0>, C4<0>;
L_00000298834b7b90 .functor AND 1, L_00000298834b7c00, L_000002988349e150, C4<1>, C4<1>;
L_00000298834b8ed0 .functor NOT 1, L_00000298834a0090, C4<0>, C4<0>, C4<0>;
L_00000298834b7b20 .functor AND 1, L_00000298834b8ed0, L_000002988349ebf0, C4<1>, C4<1>;
L_00000298834b7dc0 .functor OR 1, L_00000298834b7b90, L_00000298834b7b20, C4<0>, C4<0>;
L_00000298834b7e30 .functor AND 1, L_000002988349e150, L_000002988349ebf0, C4<1>, C4<1>;
L_00000298834b8140 .functor OR 1, L_00000298834b7dc0, L_00000298834b7e30, C4<0>, C4<0>;
L_00000298834b8760 .functor XOR 1, L_00000298834a0090, L_000002988349e150, C4<0>, C4<0>;
L_00000298834b7ea0 .functor XOR 1, L_00000298834b8760, L_000002988349ebf0, C4<0>, C4<0>;
v0000029883344870_0 .net "Debe", 0 0, L_00000298834b8140;  1 drivers
v00000298833431f0_0 .net "Din", 0 0, L_000002988349ebf0;  1 drivers
v0000029883343150_0 .net "Dout", 0 0, L_00000298834b7ea0;  1 drivers
v0000029883344050_0 .net "Ri", 0 0, L_000002988349e150;  1 drivers
v0000029883344690_0 .net "Si", 0 0, L_00000298834a0090;  1 drivers
v0000029883343d30_0 .net *"_ivl_0", 0 0, L_00000298834b7c00;  1 drivers
v0000029883344e10_0 .net *"_ivl_10", 0 0, L_00000298834b7e30;  1 drivers
v0000029883343bf0_0 .net *"_ivl_14", 0 0, L_00000298834b8760;  1 drivers
v0000029883344af0_0 .net *"_ivl_2", 0 0, L_00000298834b7b90;  1 drivers
v0000029883344b90_0 .net *"_ivl_4", 0 0, L_00000298834b8ed0;  1 drivers
v00000298833433d0_0 .net *"_ivl_6", 0 0, L_00000298834b7b20;  1 drivers
v0000029883342a70_0 .net *"_ivl_8", 0 0, L_00000298834b7dc0;  1 drivers
S_0000029883335130 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a4ba0 .param/l "i" 0 5 168, +C4<010011>;
S_00000298833320c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883335130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b81b0 .functor NOT 1, L_000002988349ff50, C4<0>, C4<0>, C4<0>;
L_00000298834b8300 .functor AND 1, L_00000298834b81b0, L_000002988349f870, C4<1>, C4<1>;
L_00000298834b8220 .functor NOT 1, L_000002988349ff50, C4<0>, C4<0>, C4<0>;
L_00000298834b7880 .functor AND 1, L_00000298834b8220, L_000002988349f9b0, C4<1>, C4<1>;
L_00000298834b9100 .functor OR 1, L_00000298834b8300, L_00000298834b7880, C4<0>, C4<0>;
L_00000298834b8ca0 .functor AND 1, L_000002988349f870, L_000002988349f9b0, C4<1>, C4<1>;
L_00000298834b8ae0 .functor OR 1, L_00000298834b9100, L_00000298834b8ca0, C4<0>, C4<0>;
L_00000298834b7f10 .functor XOR 1, L_000002988349ff50, L_000002988349f870, C4<0>, C4<0>;
L_00000298834b83e0 .functor XOR 1, L_00000298834b7f10, L_000002988349f9b0, C4<0>, C4<0>;
v0000029883344f50_0 .net "Debe", 0 0, L_00000298834b8ae0;  1 drivers
v00000298833430b0_0 .net "Din", 0 0, L_000002988349f9b0;  1 drivers
v0000029883343650_0 .net "Dout", 0 0, L_00000298834b83e0;  1 drivers
v0000029883343510_0 .net "Ri", 0 0, L_000002988349f870;  1 drivers
v00000298833436f0_0 .net "Si", 0 0, L_000002988349ff50;  1 drivers
v0000029883343330_0 .net *"_ivl_0", 0 0, L_00000298834b81b0;  1 drivers
v0000029883342d90_0 .net *"_ivl_10", 0 0, L_00000298834b8ca0;  1 drivers
v0000029883342e30_0 .net *"_ivl_14", 0 0, L_00000298834b7f10;  1 drivers
v0000029883343790_0 .net *"_ivl_2", 0 0, L_00000298834b8300;  1 drivers
v0000029883342930_0 .net *"_ivl_4", 0 0, L_00000298834b8220;  1 drivers
v0000029883344ff0_0 .net *"_ivl_6", 0 0, L_00000298834b7880;  1 drivers
v0000029883342b10_0 .net *"_ivl_8", 0 0, L_00000298834b9100;  1 drivers
S_0000029883334c80 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883335130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b8530 .functor NOT 1, L_000002988349e970, C4<0>, C4<0>, C4<0>;
L_00000298834b85a0 .functor AND 1, L_00000298834b8530, L_00000298834a0130, C4<1>, C4<1>;
L_00000298834b8c30 .functor NOT 1, L_000002988349e970, C4<0>, C4<0>, C4<0>;
L_00000298834b8fb0 .functor AND 1, L_00000298834b8c30, L_000002988349f410, C4<1>, C4<1>;
L_00000298834b8610 .functor OR 1, L_00000298834b85a0, L_00000298834b8fb0, C4<0>, C4<0>;
L_00000298834b87d0 .functor AND 1, L_00000298834a0130, L_000002988349f410, C4<1>, C4<1>;
L_00000298834b9020 .functor OR 1, L_00000298834b8610, L_00000298834b87d0, C4<0>, C4<0>;
L_00000298834b8840 .functor XOR 1, L_000002988349e970, L_00000298834a0130, C4<0>, C4<0>;
L_00000298834b88b0 .functor XOR 1, L_00000298834b8840, L_000002988349f410, C4<0>, C4<0>;
v0000029883343970_0 .net "Debe", 0 0, L_00000298834b9020;  1 drivers
v00000298833442d0_0 .net "Din", 0 0, L_000002988349f410;  1 drivers
v0000029883344c30_0 .net "Dout", 0 0, L_00000298834b88b0;  1 drivers
v0000029883344230_0 .net "Ri", 0 0, L_00000298834a0130;  1 drivers
v0000029883344410_0 .net "Si", 0 0, L_000002988349e970;  1 drivers
v0000029883344cd0_0 .net *"_ivl_0", 0 0, L_00000298834b8530;  1 drivers
v0000029883342ed0_0 .net *"_ivl_10", 0 0, L_00000298834b87d0;  1 drivers
v0000029883344910_0 .net *"_ivl_14", 0 0, L_00000298834b8840;  1 drivers
v0000029883343830_0 .net *"_ivl_2", 0 0, L_00000298834b85a0;  1 drivers
v0000029883345090_0 .net *"_ivl_4", 0 0, L_00000298834b8c30;  1 drivers
v0000029883343a10_0 .net *"_ivl_6", 0 0, L_00000298834b8fb0;  1 drivers
v0000029883343b50_0 .net *"_ivl_8", 0 0, L_00000298834b8610;  1 drivers
S_0000029883335c20 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a4ca0 .param/l "i" 0 5 168, +C4<010100>;
S_0000029883333380 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883335c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b8a70 .functor NOT 1, L_00000298834a0630, C4<0>, C4<0>, C4<0>;
L_00000298834b9090 .functor AND 1, L_00000298834b8a70, L_000002988349ea10, C4<1>, C4<1>;
L_00000298834b9170 .functor NOT 1, L_00000298834a0630, C4<0>, C4<0>, C4<0>;
L_00000298834b91e0 .functor AND 1, L_00000298834b9170, L_000002988349ec90, C4<1>, C4<1>;
L_00000298834bf5a0 .functor OR 1, L_00000298834b9090, L_00000298834b91e0, C4<0>, C4<0>;
L_00000298834d2ed0 .functor AND 1, L_000002988349ea10, L_000002988349ec90, C4<1>, C4<1>;
L_00000298834d3fe0 .functor OR 1, L_00000298834bf5a0, L_00000298834d2ed0, C4<0>, C4<0>;
L_00000298834d3250 .functor XOR 1, L_00000298834a0630, L_000002988349ea10, C4<0>, C4<0>;
L_00000298834d3870 .functor XOR 1, L_00000298834d3250, L_000002988349ec90, C4<0>, C4<0>;
v0000029883343e70_0 .net "Debe", 0 0, L_00000298834d3fe0;  1 drivers
v0000029883342c50_0 .net "Din", 0 0, L_000002988349ec90;  1 drivers
v0000029883344190_0 .net "Dout", 0 0, L_00000298834d3870;  1 drivers
v0000029883343010_0 .net "Ri", 0 0, L_000002988349ea10;  1 drivers
v0000029883343f10_0 .net "Si", 0 0, L_00000298834a0630;  1 drivers
v0000029883343fb0_0 .net *"_ivl_0", 0 0, L_00000298834b8a70;  1 drivers
v00000298833429d0_0 .net *"_ivl_10", 0 0, L_00000298834d2ed0;  1 drivers
v0000029883342f70_0 .net *"_ivl_14", 0 0, L_00000298834d3250;  1 drivers
v0000029883344550_0 .net *"_ivl_2", 0 0, L_00000298834b9090;  1 drivers
v00000298833445f0_0 .net *"_ivl_4", 0 0, L_00000298834b9170;  1 drivers
v00000298833463f0_0 .net *"_ivl_6", 0 0, L_00000298834b91e0;  1 drivers
v0000029883347250_0 .net *"_ivl_8", 0 0, L_00000298834bf5a0;  1 drivers
S_0000029883333ce0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883335c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d3480 .functor NOT 1, L_000002988349f4b0, C4<0>, C4<0>, C4<0>;
L_00000298834d3f70 .functor AND 1, L_00000298834d3480, L_000002988349f5f0, C4<1>, C4<1>;
L_00000298834d2d80 .functor NOT 1, L_000002988349f4b0, C4<0>, C4<0>, C4<0>;
L_00000298834d3720 .functor AND 1, L_00000298834d2d80, L_000002988349f690, C4<1>, C4<1>;
L_00000298834d2d10 .functor OR 1, L_00000298834d3f70, L_00000298834d3720, C4<0>, C4<0>;
L_00000298834d2df0 .functor AND 1, L_000002988349f5f0, L_000002988349f690, C4<1>, C4<1>;
L_00000298834d2ae0 .functor OR 1, L_00000298834d2d10, L_00000298834d2df0, C4<0>, C4<0>;
L_00000298834d2e60 .functor XOR 1, L_000002988349f4b0, L_000002988349f5f0, C4<0>, C4<0>;
L_00000298834d35d0 .functor XOR 1, L_00000298834d2e60, L_000002988349f690, C4<0>, C4<0>;
v0000029883346490_0 .net "Debe", 0 0, L_00000298834d2ae0;  1 drivers
v0000029883345d10_0 .net "Din", 0 0, L_000002988349f690;  1 drivers
v0000029883346a30_0 .net "Dout", 0 0, L_00000298834d35d0;  1 drivers
v0000029883345810_0 .net "Ri", 0 0, L_000002988349f5f0;  1 drivers
v0000029883345270_0 .net "Si", 0 0, L_000002988349f4b0;  1 drivers
v0000029883346170_0 .net *"_ivl_0", 0 0, L_00000298834d3480;  1 drivers
v00000298833476b0_0 .net *"_ivl_10", 0 0, L_00000298834d2df0;  1 drivers
v00000298833458b0_0 .net *"_ivl_14", 0 0, L_00000298834d2e60;  1 drivers
v0000029883345e50_0 .net *"_ivl_2", 0 0, L_00000298834d3f70;  1 drivers
v00000298833456d0_0 .net *"_ivl_4", 0 0, L_00000298834d2d80;  1 drivers
v0000029883347750_0 .net *"_ivl_6", 0 0, L_00000298834d3720;  1 drivers
v00000298833459f0_0 .net *"_ivl_8", 0 0, L_00000298834d2d10;  1 drivers
S_0000029883333510 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a5120 .param/l "i" 0 5 168, +C4<010101>;
S_00000298833336a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883333510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d3560 .functor NOT 1, L_000002988349f7d0, C4<0>, C4<0>, C4<0>;
L_00000298834d4590 .functor AND 1, L_00000298834d3560, L_000002988349fa50, C4<1>, C4<1>;
L_00000298834d34f0 .functor NOT 1, L_000002988349f7d0, C4<0>, C4<0>, C4<0>;
L_00000298834d39c0 .functor AND 1, L_00000298834d34f0, L_000002988349faf0, C4<1>, C4<1>;
L_00000298834d3e90 .functor OR 1, L_00000298834d4590, L_00000298834d39c0, C4<0>, C4<0>;
L_00000298834d3790 .functor AND 1, L_000002988349fa50, L_000002988349faf0, C4<1>, C4<1>;
L_00000298834d3640 .functor OR 1, L_00000298834d3e90, L_00000298834d3790, C4<0>, C4<0>;
L_00000298834d4050 .functor XOR 1, L_000002988349f7d0, L_000002988349fa50, C4<0>, C4<0>;
L_00000298834d31e0 .functor XOR 1, L_00000298834d4050, L_000002988349faf0, C4<0>, C4<0>;
v0000029883345450_0 .net "Debe", 0 0, L_00000298834d3640;  1 drivers
v0000029883345590_0 .net "Din", 0 0, L_000002988349faf0;  1 drivers
v00000298833451d0_0 .net "Dout", 0 0, L_00000298834d31e0;  1 drivers
v0000029883345630_0 .net "Ri", 0 0, L_000002988349fa50;  1 drivers
v0000029883345b30_0 .net "Si", 0 0, L_000002988349f7d0;  1 drivers
v0000029883345ef0_0 .net *"_ivl_0", 0 0, L_00000298834d3560;  1 drivers
v0000029883347570_0 .net *"_ivl_10", 0 0, L_00000298834d3790;  1 drivers
v00000298833462b0_0 .net *"_ivl_14", 0 0, L_00000298834d4050;  1 drivers
v0000029883346fd0_0 .net *"_ivl_2", 0 0, L_00000298834d4590;  1 drivers
v00000298833454f0_0 .net *"_ivl_4", 0 0, L_00000298834d34f0;  1 drivers
v0000029883347110_0 .net *"_ivl_6", 0 0, L_00000298834d39c0;  1 drivers
v0000029883345db0_0 .net *"_ivl_8", 0 0, L_00000298834d3e90;  1 drivers
S_0000029883335db0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883333510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d2ca0 .functor NOT 1, L_000002988349fcd0, C4<0>, C4<0>, C4<0>;
L_00000298834d3b80 .functor AND 1, L_00000298834d2ca0, L_00000298834a01d0, C4<1>, C4<1>;
L_00000298834d36b0 .functor NOT 1, L_000002988349fcd0, C4<0>, C4<0>, C4<0>;
L_00000298834d42f0 .functor AND 1, L_00000298834d36b0, L_00000298834a0270, C4<1>, C4<1>;
L_00000298834d2fb0 .functor OR 1, L_00000298834d3b80, L_00000298834d42f0, C4<0>, C4<0>;
L_00000298834d38e0 .functor AND 1, L_00000298834a01d0, L_00000298834a0270, C4<1>, C4<1>;
L_00000298834d3800 .functor OR 1, L_00000298834d2fb0, L_00000298834d38e0, C4<0>, C4<0>;
L_00000298834d2f40 .functor XOR 1, L_000002988349fcd0, L_00000298834a01d0, C4<0>, C4<0>;
L_00000298834d3d40 .functor XOR 1, L_00000298834d2f40, L_00000298834a0270, C4<0>, C4<0>;
v00000298833468f0_0 .net "Debe", 0 0, L_00000298834d3800;  1 drivers
v0000029883345f90_0 .net "Din", 0 0, L_00000298834a0270;  1 drivers
v0000029883347610_0 .net "Dout", 0 0, L_00000298834d3d40;  1 drivers
v00000298833465d0_0 .net "Ri", 0 0, L_00000298834a01d0;  1 drivers
v0000029883346030_0 .net "Si", 0 0, L_000002988349fcd0;  1 drivers
v00000298833471b0_0 .net *"_ivl_0", 0 0, L_00000298834d2ca0;  1 drivers
v0000029883345a90_0 .net *"_ivl_10", 0 0, L_00000298834d38e0;  1 drivers
v0000029883345310_0 .net *"_ivl_14", 0 0, L_00000298834d2f40;  1 drivers
v0000029883346990_0 .net *"_ivl_2", 0 0, L_00000298834d3b80;  1 drivers
v0000029883346710_0 .net *"_ivl_4", 0 0, L_00000298834d36b0;  1 drivers
v0000029883346cb0_0 .net *"_ivl_6", 0 0, L_00000298834d42f0;  1 drivers
v0000029883345950_0 .net *"_ivl_8", 0 0, L_00000298834d2fb0;  1 drivers
S_0000029883334fa0 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_000002988332eb30;
 .timescale -9 -12;
P_00000298831a5220 .param/l "i" 0 5 168, +C4<010110>;
S_0000029883333e70 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_0000029883334fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d32c0 .functor NOT 1, L_00000298834a06d0, C4<0>, C4<0>, C4<0>;
L_00000298834d33a0 .functor AND 1, L_00000298834d32c0, L_000002988349df70, C4<1>, C4<1>;
L_00000298834d3090 .functor NOT 1, L_00000298834a06d0, C4<0>, C4<0>, C4<0>;
L_00000298834d2b50 .functor AND 1, L_00000298834d3090, L_000002988349e010, C4<1>, C4<1>;
L_00000298834d3020 .functor OR 1, L_00000298834d33a0, L_00000298834d2b50, C4<0>, C4<0>;
L_00000298834d3bf0 .functor AND 1, L_000002988349df70, L_000002988349e010, C4<1>, C4<1>;
L_00000298834d2bc0 .functor OR 1, L_00000298834d3020, L_00000298834d3bf0, C4<0>, C4<0>;
L_00000298834d3b10 .functor XOR 1, L_00000298834a06d0, L_000002988349df70, C4<0>, C4<0>;
L_00000298834d3170 .functor XOR 1, L_00000298834d3b10, L_000002988349e010, C4<0>, C4<0>;
v00000298833460d0_0 .net "Debe", 0 0, L_00000298834d2bc0;  1 drivers
v0000029883346210_0 .net "Din", 0 0, L_000002988349e010;  1 drivers
v0000029883346350_0 .net "Dout", 0 0, L_00000298834d3170;  1 drivers
v00000298833477f0_0 .net "Ri", 0 0, L_000002988349df70;  1 drivers
v0000029883347070_0 .net "Si", 0 0, L_00000298834a06d0;  1 drivers
v0000029883347890_0 .net *"_ivl_0", 0 0, L_00000298834d32c0;  1 drivers
v0000029883346530_0 .net *"_ivl_10", 0 0, L_00000298834d3bf0;  1 drivers
v0000029883346ad0_0 .net *"_ivl_14", 0 0, L_00000298834d3b10;  1 drivers
v0000029883346b70_0 .net *"_ivl_2", 0 0, L_00000298834d33a0;  1 drivers
v0000029883346df0_0 .net *"_ivl_4", 0 0, L_00000298834d3090;  1 drivers
v0000029883346670_0 .net *"_ivl_6", 0 0, L_00000298834d2b50;  1 drivers
v0000029883346c10_0 .net *"_ivl_8", 0 0, L_00000298834d3020;  1 drivers
S_0000029883358ca0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_0000029883334fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d3a30 .functor NOT 1, L_00000298834a0f90, C4<0>, C4<0>, C4<0>;
L_00000298834d3c60 .functor AND 1, L_00000298834d3a30, L_00000298834a1a30, C4<1>, C4<1>;
L_00000298834d3410 .functor NOT 1, L_00000298834a0f90, C4<0>, C4<0>, C4<0>;
L_00000298834d3950 .functor AND 1, L_00000298834d3410, L_00000298834a2d90, C4<1>, C4<1>;
L_00000298834d2c30 .functor OR 1, L_00000298834d3c60, L_00000298834d3950, C4<0>, C4<0>;
L_00000298834d40c0 .functor AND 1, L_00000298834a1a30, L_00000298834a2d90, C4<1>, C4<1>;
L_00000298834d3aa0 .functor OR 1, L_00000298834d2c30, L_00000298834d40c0, C4<0>, C4<0>;
L_00000298834d3f00 .functor XOR 1, L_00000298834a0f90, L_00000298834a1a30, C4<0>, C4<0>;
L_00000298834d4130 .functor XOR 1, L_00000298834d3f00, L_00000298834a2d90, C4<0>, C4<0>;
v0000029883345130_0 .net "Debe", 0 0, L_00000298834d3aa0;  1 drivers
v00000298833453b0_0 .net "Din", 0 0, L_00000298834a2d90;  1 drivers
v0000029883345770_0 .net "Dout", 0 0, L_00000298834d4130;  1 drivers
v0000029883345bd0_0 .net "Ri", 0 0, L_00000298834a1a30;  1 drivers
v00000298833472f0_0 .net "Si", 0 0, L_00000298834a0f90;  1 drivers
v0000029883347390_0 .net *"_ivl_0", 0 0, L_00000298834d3a30;  1 drivers
v0000029883345c70_0 .net *"_ivl_10", 0 0, L_00000298834d40c0;  1 drivers
v00000298833467b0_0 .net *"_ivl_14", 0 0, L_00000298834d3f00;  1 drivers
v0000029883347430_0 .net *"_ivl_2", 0 0, L_00000298834d3c60;  1 drivers
v0000029883346d50_0 .net *"_ivl_4", 0 0, L_00000298834d3410;  1 drivers
v0000029883346e90_0 .net *"_ivl_6", 0 0, L_00000298834d3950;  1 drivers
v0000029883346850_0 .net *"_ivl_8", 0 0, L_00000298834d2c30;  1 drivers
S_0000029883356a40 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_000002988332eb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000029883264bd0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000029883264c08 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000029883264c40 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_0000029883264c78 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000298834d6350 .functor NOT 1, L_00000298834a1710, C4<0>, C4<0>, C4<0>;
L_00000298834d7b60 .functor OR 1, L_00000298834a2a70, L_00000298834a2250, C4<0>, C4<0>;
L_00000298834d7540 .functor AND 1, L_00000298834a26b0, L_00000298834d7b60, C4<1>, C4<1>;
v0000029883346f30_0 .net *"_ivl_11", 9 0, L_00000298834a0a90;  1 drivers
v00000298833474d0_0 .net *"_ivl_12", 23 0, L_00000298834a17b0;  1 drivers
L_00000298833f77c8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v00000298833481f0_0 .net *"_ivl_15", 13 0, L_00000298833f77c8;  1 drivers
v0000029883347cf0_0 .net *"_ivl_17", 0 0, L_00000298834a2250;  1 drivers
v0000029883348ab0_0 .net *"_ivl_19", 0 0, L_00000298834d7b60;  1 drivers
v00000298833495f0_0 .net *"_ivl_21", 0 0, L_00000298834d7540;  1 drivers
L_00000298833f7810 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029883347930_0 .net/2u *"_ivl_22", 23 0, L_00000298833f7810;  1 drivers
L_00000298833f7858 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883349eb0_0 .net/2u *"_ivl_24", 23 0, L_00000298833f7858;  1 drivers
v0000029883347a70_0 .net *"_ivl_26", 23 0, L_00000298834a1850;  1 drivers
v0000029883347c50_0 .net *"_ivl_3", 3 0, L_00000298834a21b0;  1 drivers
v0000029883347d90_0 .net *"_ivl_33", 0 0, L_00000298834a1d50;  1 drivers
v00000298833479d0_0 .net *"_ivl_34", 7 0, L_00000298834a2390;  1 drivers
L_00000298833f78a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000029883347e30_0 .net *"_ivl_37", 6 0, L_00000298833f78a0;  1 drivers
v0000029883349af0_0 .net *"_ivl_7", 0 0, L_00000298834a1710;  1 drivers
v0000029883349e10_0 .net "boolean", 0 0, L_00000298834a2a70;  1 drivers
v0000029883349d70_0 .net "exp", 7 0, L_00000298834a1530;  alias, 1 drivers
v0000029883348b50_0 .net "exp_round", 7 0, L_00000298834a24d0;  alias, 1 drivers
v0000029883349b90_0 .net "guard", 0 0, L_00000298834a26b0;  1 drivers
v00000298833480b0_0 .net "is_even", 0 0, L_00000298834d6350;  1 drivers
v00000298833494b0_0 .net "ms", 14 0, L_00000298834a30b0;  1 drivers
v0000029883349550_0 .net "ms_round", 22 0, L_00000298834a1990;  alias, 1 drivers
v0000029883348fb0_0 .net "temp", 23 0, L_00000298834a18f0;  1 drivers
L_00000298834a26b0 .part L_00000298834a30b0, 4, 1;
L_00000298834a21b0 .part L_00000298834a30b0, 0, 4;
L_00000298834a2a70 .reduce/or L_00000298834a21b0;
L_00000298834a1710 .part L_00000298834a30b0, 5, 1;
L_00000298834a0a90 .part L_00000298834a30b0, 5, 10;
L_00000298834a17b0 .concat [ 10 14 0 0], L_00000298834a0a90, L_00000298833f77c8;
L_00000298834a2250 .reduce/nor L_00000298834d6350;
L_00000298834a1850 .functor MUXZ 24, L_00000298833f7858, L_00000298833f7810, L_00000298834d7540, C4<>;
L_00000298834a18f0 .arith/sum 24, L_00000298834a17b0, L_00000298834a1850;
L_00000298834a1990 .part L_00000298834a18f0, 0, 23;
L_00000298834a1d50 .part L_00000298834a18f0, 23, 1;
L_00000298834a2390 .concat [ 1 7 0 0], L_00000298834a1d50, L_00000298833f78a0;
L_00000298834a24d0 .arith/sum 8, L_00000298834a1530, L_00000298834a2390;
S_00000298833579e0 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_000002988332eb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000029883331790 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_00000298833317c8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000029883331800 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000002988334be90_0 .net "Debe", 8 0, L_00000298834a0810;  1 drivers
v000002988334b5d0_0 .net "F", 7 0, L_00000298834a1ad0;  alias, 1 drivers
v000002988334b670_0 .net "R", 7 0, L_00000298834a1210;  alias, 1 drivers
v000002988334b850_0 .net "S", 7 0, L_00000298834969f0;  alias, 1 drivers
L_00000298833f76f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002988334b8f0_0 .net/2u *"_ivl_60", 0 0, L_00000298833f76f0;  1 drivers
L_00000298834a2570 .part L_00000298834969f0, 0, 1;
L_00000298834a2430 .part L_00000298834a1210, 0, 1;
L_00000298834a2e30 .part L_00000298834a0810, 0, 1;
L_00000298834a1b70 .part L_00000298834969f0, 1, 1;
L_00000298834a2ed0 .part L_00000298834a1210, 1, 1;
L_00000298834a2610 .part L_00000298834a0810, 1, 1;
L_00000298834a2750 .part L_00000298834969f0, 2, 1;
L_00000298834a12b0 .part L_00000298834a1210, 2, 1;
L_00000298834a0950 .part L_00000298834a0810, 2, 1;
L_00000298834a1f30 .part L_00000298834969f0, 3, 1;
L_00000298834a2070 .part L_00000298834a1210, 3, 1;
L_00000298834a13f0 .part L_00000298834a0810, 3, 1;
L_00000298834a0770 .part L_00000298834969f0, 4, 1;
L_00000298834a09f0 .part L_00000298834a1210, 4, 1;
L_00000298834a15d0 .part L_00000298834a0810, 4, 1;
L_00000298834a0c70 .part L_00000298834969f0, 5, 1;
L_00000298834a0b30 .part L_00000298834a1210, 5, 1;
L_00000298834a0d10 .part L_00000298834a0810, 5, 1;
L_00000298834a1490 .part L_00000298834969f0, 6, 1;
L_00000298834a0ef0 .part L_00000298834a1210, 6, 1;
L_00000298834a1cb0 .part L_00000298834a0810, 6, 1;
L_00000298834a0db0 .part L_00000298834969f0, 7, 1;
L_00000298834a2890 .part L_00000298834a1210, 7, 1;
L_00000298834a2930 .part L_00000298834a0810, 7, 1;
LS_00000298834a1ad0_0_0 .concat8 [ 1 1 1 1], L_00000298834d6040, L_00000298834d4bb0, L_00000298834d5470, L_00000298834d5080;
LS_00000298834a1ad0_0_4 .concat8 [ 1 1 1 1], L_00000298834d46e0, L_00000298834d5f60, L_00000298834d4600, L_00000298834d5780;
L_00000298834a1ad0 .concat8 [ 4 4 0 0], LS_00000298834a1ad0_0_0, LS_00000298834a1ad0_0_4;
LS_00000298834a0810_0_0 .concat8 [ 1 1 1 1], L_00000298833f76f0, L_00000298834d2a00, L_00000298834d58d0, L_00000298834d49f0;
LS_00000298834a0810_0_4 .concat8 [ 1 1 1 1], L_00000298834d4ad0, L_00000298834d5e10, L_00000298834d5b70, L_00000298834d5ef0;
LS_00000298834a0810_0_8 .concat8 [ 1 0 0 0], L_00000298834d5320;
L_00000298834a0810 .concat8 [ 4 4 1 0], LS_00000298834a0810_0_0, LS_00000298834a0810_0_4, LS_00000298834a0810_0_8;
S_0000029883358020 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000298833579e0;
 .timescale -9 -12;
P_00000298831a54a0 .param/l "i" 0 5 28, +C4<00>;
S_0000029883356ef0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883358020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d4280 .functor NOT 1, L_00000298834a2570, C4<0>, C4<0>, C4<0>;
L_00000298834d4360 .functor AND 1, L_00000298834d4280, L_00000298834a2430, C4<1>, C4<1>;
L_00000298834d43d0 .functor NOT 1, L_00000298834a2570, C4<0>, C4<0>, C4<0>;
L_00000298834d4440 .functor AND 1, L_00000298834d43d0, L_00000298834a2e30, C4<1>, C4<1>;
L_00000298834d44b0 .functor OR 1, L_00000298834d4360, L_00000298834d4440, C4<0>, C4<0>;
L_00000298834d4520 .functor AND 1, L_00000298834a2430, L_00000298834a2e30, C4<1>, C4<1>;
L_00000298834d2a00 .functor OR 1, L_00000298834d44b0, L_00000298834d4520, C4<0>, C4<0>;
L_00000298834d2a70 .functor XOR 1, L_00000298834a2570, L_00000298834a2430, C4<0>, C4<0>;
L_00000298834d6040 .functor XOR 1, L_00000298834d2a70, L_00000298834a2e30, C4<0>, C4<0>;
v0000029883348510_0 .net "Debe", 0 0, L_00000298834d2a00;  1 drivers
v0000029883347bb0_0 .net "Din", 0 0, L_00000298834a2e30;  1 drivers
v0000029883349f50_0 .net "Dout", 0 0, L_00000298834d6040;  1 drivers
v0000029883349190_0 .net "Ri", 0 0, L_00000298834a2430;  1 drivers
v0000029883348010_0 .net "Si", 0 0, L_00000298834a2570;  1 drivers
v00000298833485b0_0 .net *"_ivl_0", 0 0, L_00000298834d4280;  1 drivers
v0000029883349690_0 .net *"_ivl_10", 0 0, L_00000298834d4520;  1 drivers
v0000029883348150_0 .net *"_ivl_14", 0 0, L_00000298834d2a70;  1 drivers
v0000029883349730_0 .net *"_ivl_2", 0 0, L_00000298834d4360;  1 drivers
v0000029883349230_0 .net *"_ivl_4", 0 0, L_00000298834d43d0;  1 drivers
v0000029883349c30_0 .net *"_ivl_6", 0 0, L_00000298834d4440;  1 drivers
v0000029883348290_0 .net *"_ivl_8", 0 0, L_00000298834d44b0;  1 drivers
S_00000298833592e0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000298833579e0;
 .timescale -9 -12;
P_00000298831a52a0 .param/l "i" 0 5 28, +C4<01>;
S_00000298833584d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000298833592e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d54e0 .functor NOT 1, L_00000298834a1b70, C4<0>, C4<0>, C4<0>;
L_00000298834d4750 .functor AND 1, L_00000298834d54e0, L_00000298834a2ed0, C4<1>, C4<1>;
L_00000298834d4910 .functor NOT 1, L_00000298834a1b70, C4<0>, C4<0>, C4<0>;
L_00000298834d5240 .functor AND 1, L_00000298834d4910, L_00000298834a2610, C4<1>, C4<1>;
L_00000298834d5860 .functor OR 1, L_00000298834d4750, L_00000298834d5240, C4<0>, C4<0>;
L_00000298834d5010 .functor AND 1, L_00000298834a2ed0, L_00000298834a2610, C4<1>, C4<1>;
L_00000298834d58d0 .functor OR 1, L_00000298834d5860, L_00000298834d5010, C4<0>, C4<0>;
L_00000298834d5da0 .functor XOR 1, L_00000298834a1b70, L_00000298834a2ed0, C4<0>, C4<0>;
L_00000298834d4bb0 .functor XOR 1, L_00000298834d5da0, L_00000298834a2610, C4<0>, C4<0>;
v0000029883349370_0 .net "Debe", 0 0, L_00000298834d58d0;  1 drivers
v0000029883349ff0_0 .net "Din", 0 0, L_00000298834a2610;  1 drivers
v0000029883348790_0 .net "Dout", 0 0, L_00000298834d4bb0;  1 drivers
v00000298833497d0_0 .net "Ri", 0 0, L_00000298834a2ed0;  1 drivers
v00000298833488d0_0 .net "Si", 0 0, L_00000298834a1b70;  1 drivers
v0000029883347ed0_0 .net *"_ivl_0", 0 0, L_00000298834d54e0;  1 drivers
v0000029883347f70_0 .net *"_ivl_10", 0 0, L_00000298834d5010;  1 drivers
v0000029883349870_0 .net *"_ivl_14", 0 0, L_00000298834d5da0;  1 drivers
v0000029883348330_0 .net *"_ivl_2", 0 0, L_00000298834d4750;  1 drivers
v0000029883348650_0 .net *"_ivl_4", 0 0, L_00000298834d4910;  1 drivers
v00000298833483d0_0 .net *"_ivl_6", 0 0, L_00000298834d5240;  1 drivers
v0000029883348470_0 .net *"_ivl_8", 0 0, L_00000298834d5860;  1 drivers
S_0000029883356bd0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000298833579e0;
 .timescale -9 -12;
P_00000298831a5ae0 .param/l "i" 0 5 28, +C4<010>;
S_0000029883358660 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883356bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d5cc0 .functor NOT 1, L_00000298834a2750, C4<0>, C4<0>, C4<0>;
L_00000298834d50f0 .functor AND 1, L_00000298834d5cc0, L_00000298834a12b0, C4<1>, C4<1>;
L_00000298834d4980 .functor NOT 1, L_00000298834a2750, C4<0>, C4<0>, C4<0>;
L_00000298834d5d30 .functor AND 1, L_00000298834d4980, L_00000298834a0950, C4<1>, C4<1>;
L_00000298834d55c0 .functor OR 1, L_00000298834d50f0, L_00000298834d5d30, C4<0>, C4<0>;
L_00000298834d4b40 .functor AND 1, L_00000298834a12b0, L_00000298834a0950, C4<1>, C4<1>;
L_00000298834d49f0 .functor OR 1, L_00000298834d55c0, L_00000298834d4b40, C4<0>, C4<0>;
L_00000298834d5550 .functor XOR 1, L_00000298834a2750, L_00000298834a12b0, C4<0>, C4<0>;
L_00000298834d5470 .functor XOR 1, L_00000298834d5550, L_00000298834a0950, C4<0>, C4<0>;
v0000029883348d30_0 .net "Debe", 0 0, L_00000298834d49f0;  1 drivers
v000002988334a090_0 .net "Din", 0 0, L_00000298834a0950;  1 drivers
v0000029883348bf0_0 .net "Dout", 0 0, L_00000298834d5470;  1 drivers
v00000298833486f0_0 .net "Ri", 0 0, L_00000298834a12b0;  1 drivers
v00000298833492d0_0 .net "Si", 0 0, L_00000298834a2750;  1 drivers
v0000029883349cd0_0 .net *"_ivl_0", 0 0, L_00000298834d5cc0;  1 drivers
v0000029883348830_0 .net *"_ivl_10", 0 0, L_00000298834d4b40;  1 drivers
v0000029883349910_0 .net *"_ivl_14", 0 0, L_00000298834d5550;  1 drivers
v0000029883348970_0 .net *"_ivl_2", 0 0, L_00000298834d50f0;  1 drivers
v00000298833499b0_0 .net *"_ivl_4", 0 0, L_00000298834d4980;  1 drivers
v0000029883347b10_0 .net *"_ivl_6", 0 0, L_00000298834d5d30;  1 drivers
v0000029883348c90_0 .net *"_ivl_8", 0 0, L_00000298834d55c0;  1 drivers
S_0000029883359920 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000298833579e0;
 .timescale -9 -12;
P_00000298831a57a0 .param/l "i" 0 5 28, +C4<011>;
S_0000029883358b10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883359920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d5710 .functor NOT 1, L_00000298834a1f30, C4<0>, C4<0>, C4<0>;
L_00000298834d5fd0 .functor AND 1, L_00000298834d5710, L_00000298834a2070, C4<1>, C4<1>;
L_00000298834d4de0 .functor NOT 1, L_00000298834a1f30, C4<0>, C4<0>, C4<0>;
L_00000298834d59b0 .functor AND 1, L_00000298834d4de0, L_00000298834a13f0, C4<1>, C4<1>;
L_00000298834d5b00 .functor OR 1, L_00000298834d5fd0, L_00000298834d59b0, C4<0>, C4<0>;
L_00000298834d60b0 .functor AND 1, L_00000298834a2070, L_00000298834a13f0, C4<1>, C4<1>;
L_00000298834d4ad0 .functor OR 1, L_00000298834d5b00, L_00000298834d60b0, C4<0>, C4<0>;
L_00000298834d56a0 .functor XOR 1, L_00000298834a1f30, L_00000298834a2070, C4<0>, C4<0>;
L_00000298834d5080 .functor XOR 1, L_00000298834d56a0, L_00000298834a13f0, C4<0>, C4<0>;
v0000029883349a50_0 .net "Debe", 0 0, L_00000298834d4ad0;  1 drivers
v0000029883348a10_0 .net "Din", 0 0, L_00000298834a13f0;  1 drivers
v0000029883349050_0 .net "Dout", 0 0, L_00000298834d5080;  1 drivers
v0000029883348dd0_0 .net "Ri", 0 0, L_00000298834a2070;  1 drivers
v0000029883348e70_0 .net "Si", 0 0, L_00000298834a1f30;  1 drivers
v0000029883348f10_0 .net *"_ivl_0", 0 0, L_00000298834d5710;  1 drivers
v00000298833490f0_0 .net *"_ivl_10", 0 0, L_00000298834d60b0;  1 drivers
v0000029883349410_0 .net *"_ivl_14", 0 0, L_00000298834d56a0;  1 drivers
v000002988334c570_0 .net *"_ivl_2", 0 0, L_00000298834d5fd0;  1 drivers
v000002988334a8b0_0 .net *"_ivl_4", 0 0, L_00000298834d4de0;  1 drivers
v000002988334ad10_0 .net *"_ivl_6", 0 0, L_00000298834d59b0;  1 drivers
v000002988334c750_0 .net *"_ivl_8", 0 0, L_00000298834d5b00;  1 drivers
S_0000029883356270 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000298833579e0;
 .timescale -9 -12;
P_00000298831a5b20 .param/l "i" 0 5 28, +C4<0100>;
S_0000029883359ab0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883356270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d4c90 .functor NOT 1, L_00000298834a0770, C4<0>, C4<0>, C4<0>;
L_00000298834d5940 .functor AND 1, L_00000298834d4c90, L_00000298834a09f0, C4<1>, C4<1>;
L_00000298834d4e50 .functor NOT 1, L_00000298834a0770, C4<0>, C4<0>, C4<0>;
L_00000298834d5630 .functor AND 1, L_00000298834d4e50, L_00000298834a15d0, C4<1>, C4<1>;
L_00000298834d5400 .functor OR 1, L_00000298834d5940, L_00000298834d5630, C4<0>, C4<0>;
L_00000298834d4d00 .functor AND 1, L_00000298834a09f0, L_00000298834a15d0, C4<1>, C4<1>;
L_00000298834d5e10 .functor OR 1, L_00000298834d5400, L_00000298834d4d00, C4<0>, C4<0>;
L_00000298834d6120 .functor XOR 1, L_00000298834a0770, L_00000298834a09f0, C4<0>, C4<0>;
L_00000298834d46e0 .functor XOR 1, L_00000298834d6120, L_00000298834a15d0, C4<0>, C4<0>;
v000002988334b0d0_0 .net "Debe", 0 0, L_00000298834d5e10;  1 drivers
v000002988334a630_0 .net "Din", 0 0, L_00000298834a15d0;  1 drivers
v000002988334c610_0 .net "Dout", 0 0, L_00000298834d46e0;  1 drivers
v000002988334a9f0_0 .net "Ri", 0 0, L_00000298834a09f0;  1 drivers
v000002988334adb0_0 .net "Si", 0 0, L_00000298834a0770;  1 drivers
v000002988334ba30_0 .net *"_ivl_0", 0 0, L_00000298834d4c90;  1 drivers
v000002988334a810_0 .net *"_ivl_10", 0 0, L_00000298834d4d00;  1 drivers
v000002988334a130_0 .net *"_ivl_14", 0 0, L_00000298834d6120;  1 drivers
v000002988334c1b0_0 .net *"_ivl_2", 0 0, L_00000298834d5940;  1 drivers
v000002988334ae50_0 .net *"_ivl_4", 0 0, L_00000298834d4e50;  1 drivers
v000002988334aa90_0 .net *"_ivl_6", 0 0, L_00000298834d5630;  1 drivers
v000002988334ab30_0 .net *"_ivl_8", 0 0, L_00000298834d5400;  1 drivers
S_0000029883356720 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_00000298833579e0;
 .timescale -9 -12;
P_00000298831a54e0 .param/l "i" 0 5 28, +C4<0101>;
S_0000029883359600 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883356720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d47c0 .functor NOT 1, L_00000298834a0c70, C4<0>, C4<0>, C4<0>;
L_00000298834d5e80 .functor AND 1, L_00000298834d47c0, L_00000298834a0b30, C4<1>, C4<1>;
L_00000298834d57f0 .functor NOT 1, L_00000298834a0c70, C4<0>, C4<0>, C4<0>;
L_00000298834d52b0 .functor AND 1, L_00000298834d57f0, L_00000298834a0d10, C4<1>, C4<1>;
L_00000298834d5a20 .functor OR 1, L_00000298834d5e80, L_00000298834d52b0, C4<0>, C4<0>;
L_00000298834d5a90 .functor AND 1, L_00000298834a0b30, L_00000298834a0d10, C4<1>, C4<1>;
L_00000298834d5b70 .functor OR 1, L_00000298834d5a20, L_00000298834d5a90, C4<0>, C4<0>;
L_00000298834d4d70 .functor XOR 1, L_00000298834a0c70, L_00000298834a0b30, C4<0>, C4<0>;
L_00000298834d5f60 .functor XOR 1, L_00000298834d4d70, L_00000298834a0d10, C4<0>, C4<0>;
v000002988334aef0_0 .net "Debe", 0 0, L_00000298834d5b70;  1 drivers
v000002988334a1d0_0 .net "Din", 0 0, L_00000298834a0d10;  1 drivers
v000002988334c250_0 .net "Dout", 0 0, L_00000298834d5f60;  1 drivers
v000002988334bc10_0 .net "Ri", 0 0, L_00000298834a0b30;  1 drivers
v000002988334a590_0 .net "Si", 0 0, L_00000298834a0c70;  1 drivers
v000002988334a270_0 .net *"_ivl_0", 0 0, L_00000298834d47c0;  1 drivers
v000002988334a6d0_0 .net *"_ivl_10", 0 0, L_00000298834d5a90;  1 drivers
v000002988334c2f0_0 .net *"_ivl_14", 0 0, L_00000298834d4d70;  1 drivers
v000002988334c6b0_0 .net *"_ivl_2", 0 0, L_00000298834d5e80;  1 drivers
v000002988334bad0_0 .net *"_ivl_4", 0 0, L_00000298834d57f0;  1 drivers
v000002988334b030_0 .net *"_ivl_6", 0 0, L_00000298834d52b0;  1 drivers
v000002988334a770_0 .net *"_ivl_8", 0 0, L_00000298834d5a20;  1 drivers
S_0000029883358340 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_00000298833579e0;
 .timescale -9 -12;
P_00000298831a57e0 .param/l "i" 0 5 28, +C4<0110>;
S_0000029883359dd0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883358340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d5be0 .functor NOT 1, L_00000298834a1490, C4<0>, C4<0>, C4<0>;
L_00000298834d4670 .functor AND 1, L_00000298834d5be0, L_00000298834a0ef0, C4<1>, C4<1>;
L_00000298834d5c50 .functor NOT 1, L_00000298834a1490, C4<0>, C4<0>, C4<0>;
L_00000298834d4830 .functor AND 1, L_00000298834d5c50, L_00000298834a1cb0, C4<1>, C4<1>;
L_00000298834d4c20 .functor OR 1, L_00000298834d4670, L_00000298834d4830, C4<0>, C4<0>;
L_00000298834d5160 .functor AND 1, L_00000298834a0ef0, L_00000298834a1cb0, C4<1>, C4<1>;
L_00000298834d5ef0 .functor OR 1, L_00000298834d4c20, L_00000298834d5160, C4<0>, C4<0>;
L_00000298834d6190 .functor XOR 1, L_00000298834a1490, L_00000298834a0ef0, C4<0>, C4<0>;
L_00000298834d4600 .functor XOR 1, L_00000298834d6190, L_00000298834a1cb0, C4<0>, C4<0>;
v000002988334a950_0 .net "Debe", 0 0, L_00000298834d5ef0;  1 drivers
v000002988334abd0_0 .net "Din", 0 0, L_00000298834a1cb0;  1 drivers
v000002988334b710_0 .net "Dout", 0 0, L_00000298834d4600;  1 drivers
v000002988334bb70_0 .net "Ri", 0 0, L_00000298834a0ef0;  1 drivers
v000002988334bf30_0 .net "Si", 0 0, L_00000298834a1490;  1 drivers
v000002988334a4f0_0 .net *"_ivl_0", 0 0, L_00000298834d5be0;  1 drivers
v000002988334a450_0 .net *"_ivl_10", 0 0, L_00000298834d5160;  1 drivers
v000002988334bcb0_0 .net *"_ivl_14", 0 0, L_00000298834d6190;  1 drivers
v000002988334af90_0 .net *"_ivl_2", 0 0, L_00000298834d4670;  1 drivers
v000002988334ac70_0 .net *"_ivl_4", 0 0, L_00000298834d5c50;  1 drivers
v000002988334b170_0 .net *"_ivl_6", 0 0, L_00000298834d4830;  1 drivers
v000002988334b7b0_0 .net *"_ivl_8", 0 0, L_00000298834d4c20;  1 drivers
S_0000029883356d60 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_00000298833579e0;
 .timescale -9 -12;
P_00000298831a6e20 .param/l "i" 0 5 28, +C4<0111>;
S_0000029883357850 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_0000029883356d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834d4a60 .functor NOT 1, L_00000298834a0db0, C4<0>, C4<0>, C4<0>;
L_00000298834d48a0 .functor AND 1, L_00000298834d4a60, L_00000298834a2890, C4<1>, C4<1>;
L_00000298834d4ec0 .functor NOT 1, L_00000298834a0db0, C4<0>, C4<0>, C4<0>;
L_00000298834d4f30 .functor AND 1, L_00000298834d4ec0, L_00000298834a2930, C4<1>, C4<1>;
L_00000298834d4fa0 .functor OR 1, L_00000298834d48a0, L_00000298834d4f30, C4<0>, C4<0>;
L_00000298834d51d0 .functor AND 1, L_00000298834a2890, L_00000298834a2930, C4<1>, C4<1>;
L_00000298834d5320 .functor OR 1, L_00000298834d4fa0, L_00000298834d51d0, C4<0>, C4<0>;
L_00000298834d5390 .functor XOR 1, L_00000298834a0db0, L_00000298834a2890, C4<0>, C4<0>;
L_00000298834d5780 .functor XOR 1, L_00000298834d5390, L_00000298834a2930, C4<0>, C4<0>;
v000002988334b210_0 .net "Debe", 0 0, L_00000298834d5320;  1 drivers
v000002988334c7f0_0 .net "Din", 0 0, L_00000298834a2930;  1 drivers
v000002988334b2b0_0 .net "Dout", 0 0, L_00000298834d5780;  1 drivers
v000002988334a310_0 .net "Ri", 0 0, L_00000298834a2890;  1 drivers
v000002988334b3f0_0 .net "Si", 0 0, L_00000298834a0db0;  1 drivers
v000002988334b350_0 .net *"_ivl_0", 0 0, L_00000298834d4a60;  1 drivers
v000002988334b490_0 .net *"_ivl_10", 0 0, L_00000298834d51d0;  1 drivers
v000002988334a3b0_0 .net *"_ivl_14", 0 0, L_00000298834d5390;  1 drivers
v000002988334b530_0 .net *"_ivl_2", 0 0, L_00000298834d48a0;  1 drivers
v000002988334bd50_0 .net *"_ivl_4", 0 0, L_00000298834d4ec0;  1 drivers
v000002988334c390_0 .net *"_ivl_6", 0 0, L_00000298834d4f30;  1 drivers
v000002988334bdf0_0 .net *"_ivl_8", 0 0, L_00000298834d4fa0;  1 drivers
S_00000298833576c0 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_000002988332ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_0000029883331210 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_0000029883331248 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_0000029883331280 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_00000298834bea40 .functor BUFZ 23, L_0000029883499d30, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000298834bf300 .functor BUFZ 8, L_00000298834991f0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002988333a9b0_0 .net "A", 24 0, L_000002988349b630;  1 drivers
v00000298833396f0_0 .net "B", 24 0, L_0000029883499970;  1 drivers
v00000298833389d0_0 .net "C", 25 0, L_000002988349ae10;  1 drivers
v00000298833398d0_0 .net "ExpIn", 7 0, L_00000298834969f0;  alias, 1 drivers
v000002988333a2d0_0 .net "ExpOut", 7 0, L_00000298834bf300;  alias, 1 drivers
v000002988333ad70_0 .net "F", 22 0, L_00000298834bea40;  alias, 1 drivers
v000002988333a910_0 .net "R", 23 0, L_0000029883496270;  alias, 1 drivers
v0000029883339290_0 .net "S", 23 0, L_0000029883494d30;  alias, 1 drivers
L_00000298833f7390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883338b10_0 .net/2u *"_ivl_183", 0 0, L_00000298833f7390;  1 drivers
v00000298833393d0_0 .net *"_ivl_188", 22 0, L_0000029883499ab0;  1 drivers
v0000029883339f10_0 .net *"_ivl_190", 0 0, L_000002988349b6d0;  1 drivers
v000002988333a4b0_0 .net *"_ivl_192", 0 0, L_0000029883499f10;  1 drivers
L_00000298833f73d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029883339010_0 .net/2u *"_ivl_193", 1 0, L_00000298833f73d8;  1 drivers
v00000298833395b0_0 .net *"_ivl_195", 27 0, L_0000029883499fb0;  1 drivers
v000002988333a550_0 .net *"_ivl_197", 30 0, L_000002988349acd0;  1 drivers
L_00000298833f7420 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000298833390b0_0 .net *"_ivl_200", 2 0, L_00000298833f7420;  1 drivers
v000002988333a730_0 .net *"_ivl_202", 22 0, L_000002988349a050;  1 drivers
v000002988333a230_0 .net *"_ivl_204", 0 0, L_0000029883498f70;  1 drivers
L_00000298833f7468 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002988333aaf0_0 .net/2u *"_ivl_205", 2 0, L_00000298833f7468;  1 drivers
v0000029883339150_0 .net *"_ivl_207", 27 0, L_000002988349aff0;  1 drivers
v000002988333a7d0_0 .net *"_ivl_209", 30 0, L_000002988349b270;  1 drivers
L_00000298833f74b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000029883339470_0 .net *"_ivl_212", 2 0, L_00000298833f74b0;  1 drivers
L_00000298833f74f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002988333aa50_0 .net/2u *"_ivl_215", 7 0, L_00000298833f74f8;  1 drivers
v0000029883339830_0 .net *"_ivl_217", 7 0, L_000002988349a0f0;  1 drivers
v000002988333ac30_0 .net "carry", 0 0, L_000002988349b1d0;  1 drivers
v000002988333a050_0 .net "exp_for_round", 7 0, L_000002988349a190;  1 drivers
v000002988333a370_0 .net "exp_rounded", 7 0, L_00000298834991f0;  1 drivers
v0000029883339650_0 .net "frac_rounded", 22 0, L_0000029883499d30;  1 drivers
v000002988333a5f0_0 .net "guard_R", 0 0, L_00000298834963b0;  alias, 1 drivers
v0000029883339790_0 .net "guard_S", 0 0, L_0000029883496310;  alias, 1 drivers
v000002988333a870_0 .net "ms_for_round", 30 0, L_0000029883499bf0;  1 drivers
v0000029883339970_0 .net "sticky_for_round", 0 0, L_00000298834ba520;  alias, 1 drivers
v000002988333a690_0 .net "sum_bits", 24 0, L_000002988349aeb0;  1 drivers
L_0000029883497b70 .part L_000002988349b630, 0, 1;
L_0000029883496950 .part L_0000029883499970, 0, 1;
L_0000029883496f90 .part L_000002988349ae10, 0, 1;
L_0000029883498390 .part L_000002988349b630, 1, 1;
L_0000029883497c10 .part L_0000029883499970, 1, 1;
L_0000029883498610 .part L_000002988349ae10, 1, 1;
L_0000029883498e30 .part L_000002988349b630, 2, 1;
L_0000029883497670 .part L_0000029883499970, 2, 1;
L_0000029883497170 .part L_000002988349ae10, 2, 1;
L_00000298834968b0 .part L_000002988349b630, 3, 1;
L_0000029883497ad0 .part L_0000029883499970, 3, 1;
L_0000029883497210 .part L_000002988349ae10, 3, 1;
L_00000298834975d0 .part L_000002988349b630, 4, 1;
L_0000029883497df0 .part L_0000029883499970, 4, 1;
L_0000029883497990 .part L_000002988349ae10, 4, 1;
L_0000029883498b10 .part L_000002988349b630, 5, 1;
L_0000029883496c70 .part L_0000029883499970, 5, 1;
L_0000029883496810 .part L_000002988349ae10, 5, 1;
L_00000298834987f0 .part L_000002988349b630, 6, 1;
L_0000029883497030 .part L_0000029883499970, 6, 1;
L_0000029883497530 .part L_000002988349ae10, 6, 1;
L_0000029883497e90 .part L_000002988349b630, 7, 1;
L_0000029883497350 .part L_0000029883499970, 7, 1;
L_0000029883498cf0 .part L_000002988349ae10, 7, 1;
L_00000298834982f0 .part L_000002988349b630, 8, 1;
L_0000029883498d90 .part L_0000029883499970, 8, 1;
L_0000029883496d10 .part L_000002988349ae10, 8, 1;
L_0000029883498570 .part L_000002988349b630, 9, 1;
L_0000029883498250 .part L_0000029883499970, 9, 1;
L_0000029883498430 .part L_000002988349ae10, 9, 1;
L_00000298834986b0 .part L_000002988349b630, 10, 1;
L_0000029883497cb0 .part L_0000029883499970, 10, 1;
L_0000029883496a90 .part L_000002988349ae10, 10, 1;
L_00000298834973f0 .part L_000002988349b630, 11, 1;
L_0000029883498930 .part L_0000029883499970, 11, 1;
L_0000029883497fd0 .part L_000002988349ae10, 11, 1;
L_0000029883498070 .part L_000002988349b630, 12, 1;
L_0000029883496db0 .part L_0000029883499970, 12, 1;
L_0000029883496b30 .part L_000002988349ae10, 12, 1;
L_0000029883498110 .part L_000002988349b630, 13, 1;
L_0000029883497710 .part L_0000029883499970, 13, 1;
L_0000029883497490 .part L_000002988349ae10, 13, 1;
L_00000298834981b0 .part L_000002988349b630, 14, 1;
L_00000298834989d0 .part L_0000029883499970, 14, 1;
L_0000029883498a70 .part L_000002988349ae10, 14, 1;
L_00000298834977b0 .part L_000002988349b630, 15, 1;
L_00000298834984d0 .part L_0000029883499970, 15, 1;
L_0000029883497850 .part L_000002988349ae10, 15, 1;
L_00000298834978f0 .part L_000002988349b630, 16, 1;
L_0000029883497a30 .part L_0000029883499970, 16, 1;
L_00000298834990b0 .part L_000002988349ae10, 16, 1;
L_0000029883499790 .part L_000002988349b630, 17, 1;
L_000002988349b590 .part L_0000029883499970, 17, 1;
L_0000029883499e70 .part L_000002988349ae10, 17, 1;
L_00000298834993d0 .part L_000002988349b630, 18, 1;
L_000002988349a410 .part L_0000029883499970, 18, 1;
L_0000029883499470 .part L_000002988349ae10, 18, 1;
L_000002988349ab90 .part L_000002988349b630, 19, 1;
L_000002988349ad70 .part L_0000029883499970, 19, 1;
L_0000029883499290 .part L_000002988349ae10, 19, 1;
L_000002988349b450 .part L_000002988349b630, 20, 1;
L_0000029883499dd0 .part L_0000029883499970, 20, 1;
L_0000029883499510 .part L_000002988349ae10, 20, 1;
L_00000298834998d0 .part L_000002988349b630, 21, 1;
L_00000298834995b0 .part L_0000029883499970, 21, 1;
L_000002988349b3b0 .part L_000002988349ae10, 21, 1;
L_000002988349a370 .part L_000002988349b630, 22, 1;
L_0000029883499b50 .part L_0000029883499970, 22, 1;
L_000002988349b090 .part L_000002988349ae10, 22, 1;
L_000002988349af50 .part L_000002988349b630, 23, 1;
L_0000029883499330 .part L_0000029883499970, 23, 1;
L_000002988349b130 .part L_000002988349ae10, 23, 1;
L_0000029883499650 .part L_000002988349b630, 24, 1;
L_00000298834996f0 .part L_0000029883499970, 24, 1;
L_000002988349a730 .part L_000002988349ae10, 24, 1;
LS_000002988349aeb0_0_0 .concat8 [ 1 1 1 1], L_00000298834b9410, L_00000298834b9870, L_00000298834ba050, L_00000298834bb240;
LS_000002988349aeb0_0_4 .concat8 [ 1 1 1 1], L_00000298834bc7b0, L_00000298834bb390, L_00000298834bbb70, L_00000298834bb4e0;
LS_000002988349aeb0_0_8 .concat8 [ 1 1 1 1], L_00000298834bbfd0, L_00000298834bcac0, L_00000298834bb010, L_00000298834bb160;
LS_000002988349aeb0_0_12 .concat8 [ 1 1 1 1], L_00000298834bc350, L_00000298834bd070, L_00000298834bd460, L_00000298834be030;
LS_000002988349aeb0_0_16 .concat8 [ 1 1 1 1], L_00000298834bd4d0, L_00000298834bcf90, L_00000298834be570, L_00000298834be6c0;
LS_000002988349aeb0_0_20 .concat8 [ 1 1 1 1], L_00000298834bcdd0, L_00000298834bdaf0, L_00000298834bf680, L_00000298834bf6f0;
LS_000002988349aeb0_0_24 .concat8 [ 1 0 0 0], L_00000298834c0170;
LS_000002988349aeb0_1_0 .concat8 [ 4 4 4 4], LS_000002988349aeb0_0_0, LS_000002988349aeb0_0_4, LS_000002988349aeb0_0_8, LS_000002988349aeb0_0_12;
LS_000002988349aeb0_1_4 .concat8 [ 4 4 1 0], LS_000002988349aeb0_0_16, LS_000002988349aeb0_0_20, LS_000002988349aeb0_0_24;
L_000002988349aeb0 .concat8 [ 16 9 0 0], LS_000002988349aeb0_1_0, LS_000002988349aeb0_1_4;
L_000002988349b630 .concat [ 1 24 0 0], L_0000029883496310, L_0000029883494d30;
L_0000029883499970 .concat [ 1 24 0 0], L_00000298834963b0, L_0000029883496270;
LS_000002988349ae10_0_0 .concat8 [ 1 1 1 1], L_00000298833f7390, L_00000298834b9a30, L_00000298834b9800, L_00000298834b9480;
LS_000002988349ae10_0_4 .concat8 [ 1 1 1 1], L_00000298834ba2f0, L_00000298834bc9e0, L_00000298834bb860, L_00000298834bc820;
LS_000002988349ae10_0_8 .concat8 [ 1 1 1 1], L_00000298834bc120, L_00000298834bb8d0, L_00000298834bc890, L_00000298834bc200;
LS_000002988349ae10_0_12 .concat8 [ 1 1 1 1], L_00000298834bc0b0, L_00000298834bbef0, L_00000298834be7a0, L_00000298834bd150;
LS_000002988349ae10_0_16 .concat8 [ 1 1 1 1], L_00000298834bdc40, L_00000298834bd620, L_00000298834be0a0, L_00000298834bdfc0;
LS_000002988349ae10_0_20 .concat8 [ 1 1 1 1], L_00000298834bd380, L_00000298834bde00, L_00000298834bd9a0, L_00000298834bfae0;
LS_000002988349ae10_0_24 .concat8 [ 1 1 0 0], L_00000298834bec00, L_00000298834bfd10;
LS_000002988349ae10_1_0 .concat8 [ 4 4 4 4], LS_000002988349ae10_0_0, LS_000002988349ae10_0_4, LS_000002988349ae10_0_8, LS_000002988349ae10_0_12;
LS_000002988349ae10_1_4 .concat8 [ 4 4 2 0], LS_000002988349ae10_0_16, LS_000002988349ae10_0_20, LS_000002988349ae10_0_24;
L_000002988349ae10 .concat8 [ 16 10 0 0], LS_000002988349ae10_1_0, LS_000002988349ae10_1_4;
L_000002988349b1d0 .part L_000002988349ae10, 25, 1;
L_0000029883499ab0 .part L_000002988349aeb0, 2, 23;
L_000002988349b6d0 .part L_000002988349aeb0, 1, 1;
L_0000029883499f10 .part L_000002988349aeb0, 0, 1;
LS_0000029883499fb0_0_0 .concat [ 1 2 1 1], L_00000298834ba520, L_00000298833f73d8, L_0000029883499f10, L_000002988349b6d0;
LS_0000029883499fb0_0_4 .concat [ 23 0 0 0], L_0000029883499ab0;
L_0000029883499fb0 .concat [ 5 23 0 0], LS_0000029883499fb0_0_0, LS_0000029883499fb0_0_4;
L_000002988349acd0 .concat [ 28 3 0 0], L_0000029883499fb0, L_00000298833f7420;
L_000002988349a050 .part L_000002988349aeb0, 1, 23;
L_0000029883498f70 .part L_000002988349aeb0, 0, 1;
L_000002988349aff0 .concat [ 1 3 1 23], L_00000298834ba520, L_00000298833f7468, L_0000029883498f70, L_000002988349a050;
L_000002988349b270 .concat [ 28 3 0 0], L_000002988349aff0, L_00000298833f74b0;
L_0000029883499bf0 .functor MUXZ 31, L_000002988349b270, L_000002988349acd0, L_000002988349b1d0, C4<>;
L_000002988349a0f0 .arith/sum 8, L_00000298834969f0, L_00000298833f74f8;
L_000002988349a190 .functor MUXZ 8, L_00000298834969f0, L_000002988349a0f0, L_000002988349b1d0, C4<>;
L_000002988349a7d0 .part L_0000029883499bf0, 0, 28;
S_0000029883356400 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a28a0 .param/l "i" 0 5 102, +C4<00>;
S_0000029883359150 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000029883356400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834ba7c0 .functor AND 1, L_0000029883497b70, L_0000029883496950, C4<1>, C4<1>;
L_00000298834ba1a0 .functor AND 1, L_0000029883496950, L_0000029883496f90, C4<1>, C4<1>;
L_00000298834ba3d0 .functor OR 1, L_00000298834ba7c0, L_00000298834ba1a0, C4<0>, C4<0>;
L_00000298834ba590 .functor AND 1, L_0000029883497b70, L_0000029883496f90, C4<1>, C4<1>;
L_00000298834b9a30 .functor OR 1, L_00000298834ba3d0, L_00000298834ba590, C4<0>, C4<0>;
L_00000298834ba600 .functor XOR 1, L_0000029883497b70, L_0000029883496950, C4<0>, C4<0>;
L_00000298834b9410 .functor XOR 1, L_00000298834ba600, L_0000029883496f90, C4<0>, C4<0>;
v000002988334d010_0 .net "Debe", 0 0, L_00000298834b9a30;  1 drivers
v000002988334c930_0 .net "Din", 0 0, L_0000029883496f90;  1 drivers
v000002988334ec30_0 .net "Dout", 0 0, L_00000298834b9410;  1 drivers
v000002988334ecd0_0 .net "Ri", 0 0, L_0000029883496950;  1 drivers
v000002988334d330_0 .net "Si", 0 0, L_0000029883497b70;  1 drivers
v000002988334d6f0_0 .net *"_ivl_0", 0 0, L_00000298834ba7c0;  1 drivers
v000002988334d470_0 .net *"_ivl_10", 0 0, L_00000298834ba600;  1 drivers
v000002988334ee10_0 .net *"_ivl_2", 0 0, L_00000298834ba1a0;  1 drivers
v000002988334cf70_0 .net *"_ivl_4", 0 0, L_00000298834ba3d0;  1 drivers
v000002988334e2d0_0 .net *"_ivl_6", 0 0, L_00000298834ba590;  1 drivers
S_0000029883357080 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a67a0 .param/l "i" 0 5 102, +C4<01>;
S_0000029883356590 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000029883357080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b9e90 .functor AND 1, L_0000029883498390, L_0000029883497c10, C4<1>, C4<1>;
L_00000298834b9720 .functor AND 1, L_0000029883497c10, L_0000029883498610, C4<1>, C4<1>;
L_00000298834ba830 .functor OR 1, L_00000298834b9e90, L_00000298834b9720, C4<0>, C4<0>;
L_00000298834b9790 .functor AND 1, L_0000029883498390, L_0000029883498610, C4<1>, C4<1>;
L_00000298834b9800 .functor OR 1, L_00000298834ba830, L_00000298834b9790, C4<0>, C4<0>;
L_00000298834baa60 .functor XOR 1, L_0000029883498390, L_0000029883497c10, C4<0>, C4<0>;
L_00000298834b9870 .functor XOR 1, L_00000298834baa60, L_0000029883498610, C4<0>, C4<0>;
v000002988334e7d0_0 .net "Debe", 0 0, L_00000298834b9800;  1 drivers
v000002988334d790_0 .net "Din", 0 0, L_0000029883498610;  1 drivers
v000002988334da10_0 .net "Dout", 0 0, L_00000298834b9870;  1 drivers
v000002988334e870_0 .net "Ri", 0 0, L_0000029883497c10;  1 drivers
v000002988334db50_0 .net "Si", 0 0, L_0000029883498390;  1 drivers
v000002988334f090_0 .net *"_ivl_0", 0 0, L_00000298834b9e90;  1 drivers
v000002988334ce30_0 .net *"_ivl_10", 0 0, L_00000298834baa60;  1 drivers
v000002988334ced0_0 .net *"_ivl_2", 0 0, L_00000298834b9720;  1 drivers
v000002988334dbf0_0 .net *"_ivl_4", 0 0, L_00000298834ba830;  1 drivers
v000002988334dd30_0 .net *"_ivl_6", 0 0, L_00000298834b9790;  1 drivers
S_0000029883357b70 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a7160 .param/l "i" 0 5 102, +C4<010>;
S_00000298833587f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000029883357b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bab40 .functor AND 1, L_0000029883498e30, L_0000029883497670, C4<1>, C4<1>;
L_00000298834b9950 .functor AND 1, L_0000029883497670, L_0000029883497170, C4<1>, C4<1>;
L_00000298834b9fe0 .functor OR 1, L_00000298834bab40, L_00000298834b9950, C4<0>, C4<0>;
L_00000298834ba280 .functor AND 1, L_0000029883498e30, L_0000029883497170, C4<1>, C4<1>;
L_00000298834b9480 .functor OR 1, L_00000298834b9fe0, L_00000298834ba280, C4<0>, C4<0>;
L_00000298834babb0 .functor XOR 1, L_0000029883498e30, L_0000029883497670, C4<0>, C4<0>;
L_00000298834ba050 .functor XOR 1, L_00000298834babb0, L_0000029883497170, C4<0>, C4<0>;
v000002988334ddd0_0 .net "Debe", 0 0, L_00000298834b9480;  1 drivers
v000002988334de70_0 .net "Din", 0 0, L_0000029883497170;  1 drivers
v000002988334c9d0_0 .net "Dout", 0 0, L_00000298834ba050;  1 drivers
v000002988334e050_0 .net "Ri", 0 0, L_0000029883497670;  1 drivers
v000002988334cb10_0 .net "Si", 0 0, L_0000029883498e30;  1 drivers
v000002988334e0f0_0 .net *"_ivl_0", 0 0, L_00000298834bab40;  1 drivers
v000002988334e190_0 .net *"_ivl_10", 0 0, L_00000298834babb0;  1 drivers
v000002988334f270_0 .net *"_ivl_2", 0 0, L_00000298834b9950;  1 drivers
v0000029883351610_0 .net *"_ivl_4", 0 0, L_00000298834b9fe0;  1 drivers
v00000298833516b0_0 .net *"_ivl_6", 0 0, L_00000298834ba280;  1 drivers
S_0000029883359c40 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a6220 .param/l "i" 0 5 102, +C4<011>;
S_00000298833573a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000029883359c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834ba0c0 .functor AND 1, L_00000298834968b0, L_0000029883497ad0, C4<1>, C4<1>;
L_00000298834b9b80 .functor AND 1, L_0000029883497ad0, L_0000029883497210, C4<1>, C4<1>;
L_00000298834bac90 .functor OR 1, L_00000298834ba0c0, L_00000298834b9b80, C4<0>, C4<0>;
L_00000298834ba130 .functor AND 1, L_00000298834968b0, L_0000029883497210, C4<1>, C4<1>;
L_00000298834ba2f0 .functor OR 1, L_00000298834bac90, L_00000298834ba130, C4<0>, C4<0>;
L_00000298834bad00 .functor XOR 1, L_00000298834968b0, L_0000029883497ad0, C4<0>, C4<0>;
L_00000298834bb240 .functor XOR 1, L_00000298834bad00, L_0000029883497210, C4<0>, C4<0>;
v0000029883350850_0 .net "Debe", 0 0, L_00000298834ba2f0;  1 drivers
v0000029883350fd0_0 .net "Din", 0 0, L_0000029883497210;  1 drivers
v000002988334f3b0_0 .net "Dout", 0 0, L_00000298834bb240;  1 drivers
v0000029883350530_0 .net "Ri", 0 0, L_0000029883497ad0;  1 drivers
v00000298833503f0_0 .net "Si", 0 0, L_00000298834968b0;  1 drivers
v0000029883351250_0 .net *"_ivl_0", 0 0, L_00000298834ba0c0;  1 drivers
v000002988334f950_0 .net *"_ivl_10", 0 0, L_00000298834bad00;  1 drivers
v00000298833500d0_0 .net *"_ivl_2", 0 0, L_00000298834b9b80;  1 drivers
v000002988334f630_0 .net *"_ivl_4", 0 0, L_00000298834bac90;  1 drivers
v0000029883350030_0 .net *"_ivl_6", 0 0, L_00000298834ba130;  1 drivers
S_0000029883357d00 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a6320 .param/l "i" 0 5 102, +C4<0100>;
S_0000029883358980 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000029883357d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bb2b0 .functor AND 1, L_00000298834975d0, L_0000029883497df0, C4<1>, C4<1>;
L_00000298834bb7f0 .functor AND 1, L_0000029883497df0, L_0000029883497990, C4<1>, C4<1>;
L_00000298834bbd30 .functor OR 1, L_00000298834bb2b0, L_00000298834bb7f0, C4<0>, C4<0>;
L_00000298834bc4a0 .functor AND 1, L_00000298834975d0, L_0000029883497990, C4<1>, C4<1>;
L_00000298834bc9e0 .functor OR 1, L_00000298834bbd30, L_00000298834bc4a0, C4<0>, C4<0>;
L_00000298834bc740 .functor XOR 1, L_00000298834975d0, L_0000029883497df0, C4<0>, C4<0>;
L_00000298834bc7b0 .functor XOR 1, L_00000298834bc740, L_0000029883497990, C4<0>, C4<0>;
v000002988334fdb0_0 .net "Debe", 0 0, L_00000298834bc9e0;  1 drivers
v00000298833505d0_0 .net "Din", 0 0, L_0000029883497990;  1 drivers
v000002988334f6d0_0 .net "Dout", 0 0, L_00000298834bc7b0;  1 drivers
v0000029883351750_0 .net "Ri", 0 0, L_0000029883497df0;  1 drivers
v0000029883350d50_0 .net "Si", 0 0, L_00000298834975d0;  1 drivers
v0000029883350170_0 .net *"_ivl_0", 0 0, L_00000298834bb2b0;  1 drivers
v000002988334f770_0 .net *"_ivl_10", 0 0, L_00000298834bc740;  1 drivers
v0000029883351390_0 .net *"_ivl_2", 0 0, L_00000298834bb7f0;  1 drivers
v000002988334f130_0 .net *"_ivl_4", 0 0, L_00000298834bbd30;  1 drivers
v0000029883350350_0 .net *"_ivl_6", 0 0, L_00000298834bc4a0;  1 drivers
S_00000298833568b0 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a69e0 .param/l "i" 0 5 102, +C4<0101>;
S_0000029883357e90 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298833568b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bc510 .functor AND 1, L_0000029883498b10, L_0000029883496c70, C4<1>, C4<1>;
L_00000298834bba90 .functor AND 1, L_0000029883496c70, L_0000029883496810, C4<1>, C4<1>;
L_00000298834bbb00 .functor OR 1, L_00000298834bc510, L_00000298834bba90, C4<0>, C4<0>;
L_00000298834bc580 .functor AND 1, L_0000029883498b10, L_0000029883496810, C4<1>, C4<1>;
L_00000298834bb860 .functor OR 1, L_00000298834bbb00, L_00000298834bc580, C4<0>, C4<0>;
L_00000298834bb320 .functor XOR 1, L_0000029883498b10, L_0000029883496c70, C4<0>, C4<0>;
L_00000298834bb390 .functor XOR 1, L_00000298834bb320, L_0000029883496810, C4<0>, C4<0>;
v00000298833517f0_0 .net "Debe", 0 0, L_00000298834bb860;  1 drivers
v000002988334f810_0 .net "Din", 0 0, L_0000029883496810;  1 drivers
v0000029883350b70_0 .net "Dout", 0 0, L_00000298834bb390;  1 drivers
v0000029883351430_0 .net "Ri", 0 0, L_0000029883496c70;  1 drivers
v000002988334f8b0_0 .net "Si", 0 0, L_0000029883498b10;  1 drivers
v0000029883351890_0 .net *"_ivl_0", 0 0, L_00000298834bc510;  1 drivers
v0000029883350670_0 .net *"_ivl_10", 0 0, L_00000298834bb320;  1 drivers
v000002988334fb30_0 .net *"_ivl_2", 0 0, L_00000298834bba90;  1 drivers
v000002988334fc70_0 .net *"_ivl_4", 0 0, L_00000298834bbb00;  1 drivers
v0000029883350210_0 .net *"_ivl_6", 0 0, L_00000298834bc580;  1 drivers
S_00000298833581b0 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a6be0 .param/l "i" 0 5 102, +C4<0110>;
S_00000298833560e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000298833581b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bc6d0 .functor AND 1, L_00000298834987f0, L_0000029883497030, C4<1>, C4<1>;
L_00000298834bc970 .functor AND 1, L_0000029883497030, L_0000029883497530, C4<1>, C4<1>;
L_00000298834bb400 .functor OR 1, L_00000298834bc6d0, L_00000298834bc970, C4<0>, C4<0>;
L_00000298834bbe10 .functor AND 1, L_00000298834987f0, L_0000029883497530, C4<1>, C4<1>;
L_00000298834bc820 .functor OR 1, L_00000298834bb400, L_00000298834bbe10, C4<0>, C4<0>;
L_00000298834bb940 .functor XOR 1, L_00000298834987f0, L_0000029883497030, C4<0>, C4<0>;
L_00000298834bbb70 .functor XOR 1, L_00000298834bb940, L_0000029883497530, C4<0>, C4<0>;
v00000298833502b0_0 .net "Debe", 0 0, L_00000298834bc820;  1 drivers
v000002988334f9f0_0 .net "Din", 0 0, L_0000029883497530;  1 drivers
v0000029883350cb0_0 .net "Dout", 0 0, L_00000298834bbb70;  1 drivers
v0000029883350df0_0 .net "Ri", 0 0, L_0000029883497030;  1 drivers
v000002988334fd10_0 .net "Si", 0 0, L_00000298834987f0;  1 drivers
v0000029883350490_0 .net *"_ivl_0", 0 0, L_00000298834bc6d0;  1 drivers
v0000029883350710_0 .net *"_ivl_10", 0 0, L_00000298834bb940;  1 drivers
v00000298833507b0_0 .net *"_ivl_2", 0 0, L_00000298834bc970;  1 drivers
v00000298833508f0_0 .net *"_ivl_4", 0 0, L_00000298834bb400;  1 drivers
v000002988334fe50_0 .net *"_ivl_6", 0 0, L_00000298834bbe10;  1 drivers
S_0000029883357210 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a6c60 .param/l "i" 0 5 102, +C4<0111>;
S_0000029883357530 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000029883357210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bb470 .functor AND 1, L_0000029883497e90, L_0000029883497350, C4<1>, C4<1>;
L_00000298834bbf60 .functor AND 1, L_0000029883497350, L_0000029883498cf0, C4<1>, C4<1>;
L_00000298834bb9b0 .functor OR 1, L_00000298834bb470, L_00000298834bbf60, C4<0>, C4<0>;
L_00000298834bb6a0 .functor AND 1, L_0000029883497e90, L_0000029883498cf0, C4<1>, C4<1>;
L_00000298834bc120 .functor OR 1, L_00000298834bb9b0, L_00000298834bb6a0, C4<0>, C4<0>;
L_00000298834bbbe0 .functor XOR 1, L_0000029883497e90, L_0000029883497350, C4<0>, C4<0>;
L_00000298834bb4e0 .functor XOR 1, L_00000298834bbbe0, L_0000029883498cf0, C4<0>, C4<0>;
v000002988334fbd0_0 .net "Debe", 0 0, L_00000298834bc120;  1 drivers
v0000029883350990_0 .net "Din", 0 0, L_0000029883498cf0;  1 drivers
v0000029883350e90_0 .net "Dout", 0 0, L_00000298834bb4e0;  1 drivers
v000002988334fa90_0 .net "Ri", 0 0, L_0000029883497350;  1 drivers
v000002988334fef0_0 .net "Si", 0 0, L_0000029883497e90;  1 drivers
v0000029883350a30_0 .net *"_ivl_0", 0 0, L_00000298834bb470;  1 drivers
v000002988334ff90_0 .net *"_ivl_10", 0 0, L_00000298834bbbe0;  1 drivers
v0000029883350f30_0 .net *"_ivl_2", 0 0, L_00000298834bbf60;  1 drivers
v000002988334f4f0_0 .net *"_ivl_4", 0 0, L_00000298834bb9b0;  1 drivers
v000002988334f1d0_0 .net *"_ivl_6", 0 0, L_00000298834bb6a0;  1 drivers
S_0000029883358e30 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a6ae0 .param/l "i" 0 5 102, +C4<01000>;
S_0000029883358fc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000029883358e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bb1d0 .functor AND 1, L_00000298834982f0, L_0000029883498d90, C4<1>, C4<1>;
L_00000298834bcba0 .functor AND 1, L_0000029883498d90, L_0000029883496d10, C4<1>, C4<1>;
L_00000298834bb550 .functor OR 1, L_00000298834bb1d0, L_00000298834bcba0, C4<0>, C4<0>;
L_00000298834bb5c0 .functor AND 1, L_00000298834982f0, L_0000029883496d10, C4<1>, C4<1>;
L_00000298834bb8d0 .functor OR 1, L_00000298834bb550, L_00000298834bb5c0, C4<0>, C4<0>;
L_00000298834bca50 .functor XOR 1, L_00000298834982f0, L_0000029883498d90, C4<0>, C4<0>;
L_00000298834bbfd0 .functor XOR 1, L_00000298834bca50, L_0000029883496d10, C4<0>, C4<0>;
v0000029883351110_0 .net "Debe", 0 0, L_00000298834bb8d0;  1 drivers
v0000029883350ad0_0 .net "Din", 0 0, L_0000029883496d10;  1 drivers
v0000029883350c10_0 .net "Dout", 0 0, L_00000298834bbfd0;  1 drivers
v0000029883351070_0 .net "Ri", 0 0, L_0000029883498d90;  1 drivers
v00000298833511b0_0 .net "Si", 0 0, L_00000298834982f0;  1 drivers
v00000298833512f0_0 .net *"_ivl_0", 0 0, L_00000298834bb1d0;  1 drivers
v00000298833514d0_0 .net *"_ivl_10", 0 0, L_00000298834bca50;  1 drivers
v0000029883351570_0 .net *"_ivl_2", 0 0, L_00000298834bcba0;  1 drivers
v000002988334f310_0 .net *"_ivl_4", 0 0, L_00000298834bb550;  1 drivers
v000002988334f450_0 .net *"_ivl_6", 0 0, L_00000298834bb5c0;  1 drivers
S_0000029883359470 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a6ce0 .param/l "i" 0 5 102, +C4<01001>;
S_0000029883359790 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_0000029883359470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bc900 .functor AND 1, L_0000029883498570, L_0000029883498250, C4<1>, C4<1>;
L_00000298834bc5f0 .functor AND 1, L_0000029883498250, L_0000029883498430, C4<1>, C4<1>;
L_00000298834bc2e0 .functor OR 1, L_00000298834bc900, L_00000298834bc5f0, C4<0>, C4<0>;
L_00000298834bcb30 .functor AND 1, L_0000029883498570, L_0000029883498430, C4<1>, C4<1>;
L_00000298834bc890 .functor OR 1, L_00000298834bc2e0, L_00000298834bcb30, C4<0>, C4<0>;
L_00000298834bc190 .functor XOR 1, L_0000029883498570, L_0000029883498250, C4<0>, C4<0>;
L_00000298834bcac0 .functor XOR 1, L_00000298834bc190, L_0000029883498430, C4<0>, C4<0>;
v000002988334f590_0 .net "Debe", 0 0, L_00000298834bc890;  1 drivers
v0000029883352150_0 .net "Din", 0 0, L_0000029883498430;  1 drivers
v0000029883353050_0 .net "Dout", 0 0, L_00000298834bcac0;  1 drivers
v00000298833537d0_0 .net "Ri", 0 0, L_0000029883498250;  1 drivers
v0000029883352d30_0 .net "Si", 0 0, L_0000029883498570;  1 drivers
v0000029883353e10_0 .net *"_ivl_0", 0 0, L_00000298834bc900;  1 drivers
v0000029883352bf0_0 .net *"_ivl_10", 0 0, L_00000298834bc190;  1 drivers
v0000029883353a50_0 .net *"_ivl_2", 0 0, L_00000298834bc5f0;  1 drivers
v00000298833521f0_0 .net *"_ivl_4", 0 0, L_00000298834bc2e0;  1 drivers
v00000298833523d0_0 .net *"_ivl_6", 0 0, L_00000298834bcb30;  1 drivers
S_000002988335d7a0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a6d20 .param/l "i" 0 5 102, +C4<01010>;
S_000002988335b860 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335d7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bb630 .functor AND 1, L_00000298834986b0, L_0000029883497cb0, C4<1>, C4<1>;
L_00000298834bc3c0 .functor AND 1, L_0000029883497cb0, L_0000029883496a90, C4<1>, C4<1>;
L_00000298834bbda0 .functor OR 1, L_00000298834bb630, L_00000298834bc3c0, C4<0>, C4<0>;
L_00000298834bc040 .functor AND 1, L_00000298834986b0, L_0000029883496a90, C4<1>, C4<1>;
L_00000298834bc200 .functor OR 1, L_00000298834bbda0, L_00000298834bc040, C4<0>, C4<0>;
L_00000298834bb710 .functor XOR 1, L_00000298834986b0, L_0000029883497cb0, C4<0>, C4<0>;
L_00000298834bb010 .functor XOR 1, L_00000298834bb710, L_0000029883496a90, C4<0>, C4<0>;
v00000298833539b0_0 .net "Debe", 0 0, L_00000298834bc200;  1 drivers
v0000029883353af0_0 .net "Din", 0 0, L_0000029883496a90;  1 drivers
v00000298833525b0_0 .net "Dout", 0 0, L_00000298834bb010;  1 drivers
v0000029883352dd0_0 .net "Ri", 0 0, L_0000029883497cb0;  1 drivers
v0000029883352470_0 .net "Si", 0 0, L_00000298834986b0;  1 drivers
v0000029883353d70_0 .net *"_ivl_0", 0 0, L_00000298834bb630;  1 drivers
v0000029883353550_0 .net *"_ivl_10", 0 0, L_00000298834bb710;  1 drivers
v0000029883352830_0 .net *"_ivl_2", 0 0, L_00000298834bc3c0;  1 drivers
v0000029883351e30_0 .net *"_ivl_4", 0 0, L_00000298834bbda0;  1 drivers
v00000298833535f0_0 .net *"_ivl_6", 0 0, L_00000298834bc040;  1 drivers
S_000002988335bea0 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a72e0 .param/l "i" 0 5 102, +C4<01011>;
S_000002988335d930 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335bea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bbe80 .functor AND 1, L_00000298834973f0, L_0000029883498930, C4<1>, C4<1>;
L_00000298834bb080 .functor AND 1, L_0000029883498930, L_0000029883497fd0, C4<1>, C4<1>;
L_00000298834bbc50 .functor OR 1, L_00000298834bbe80, L_00000298834bb080, C4<0>, C4<0>;
L_00000298834bb780 .functor AND 1, L_00000298834973f0, L_0000029883497fd0, C4<1>, C4<1>;
L_00000298834bc0b0 .functor OR 1, L_00000298834bbc50, L_00000298834bb780, C4<0>, C4<0>;
L_00000298834bb0f0 .functor XOR 1, L_00000298834973f0, L_0000029883498930, C4<0>, C4<0>;
L_00000298834bb160 .functor XOR 1, L_00000298834bb0f0, L_0000029883497fd0, C4<0>, C4<0>;
v0000029883351ed0_0 .net "Debe", 0 0, L_00000298834bc0b0;  1 drivers
v0000029883352f10_0 .net "Din", 0 0, L_0000029883497fd0;  1 drivers
v0000029883353730_0 .net "Dout", 0 0, L_00000298834bb160;  1 drivers
v0000029883353eb0_0 .net "Ri", 0 0, L_0000029883498930;  1 drivers
v0000029883352e70_0 .net "Si", 0 0, L_00000298834973f0;  1 drivers
v0000029883351a70_0 .net *"_ivl_0", 0 0, L_00000298834bbe80;  1 drivers
v0000029883352c90_0 .net *"_ivl_10", 0 0, L_00000298834bb0f0;  1 drivers
v0000029883351b10_0 .net *"_ivl_2", 0 0, L_00000298834bb080;  1 drivers
v0000029883353690_0 .net *"_ivl_4", 0 0, L_00000298834bbc50;  1 drivers
v0000029883351bb0_0 .net *"_ivl_6", 0 0, L_00000298834bb780;  1 drivers
S_000002988335dac0 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a80a0 .param/l "i" 0 5 102, +C4<01100>;
S_000002988335c800 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335dac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bba20 .functor AND 1, L_0000029883498070, L_0000029883496db0, C4<1>, C4<1>;
L_00000298834bc430 .functor AND 1, L_0000029883496db0, L_0000029883496b30, C4<1>, C4<1>;
L_00000298834bbcc0 .functor OR 1, L_00000298834bba20, L_00000298834bc430, C4<0>, C4<0>;
L_00000298834bc660 .functor AND 1, L_0000029883498070, L_0000029883496b30, C4<1>, C4<1>;
L_00000298834bbef0 .functor OR 1, L_00000298834bbcc0, L_00000298834bc660, C4<0>, C4<0>;
L_00000298834bc270 .functor XOR 1, L_0000029883498070, L_0000029883496db0, C4<0>, C4<0>;
L_00000298834bc350 .functor XOR 1, L_00000298834bc270, L_0000029883496b30, C4<0>, C4<0>;
v00000298833528d0_0 .net "Debe", 0 0, L_00000298834bbef0;  1 drivers
v0000029883352fb0_0 .net "Din", 0 0, L_0000029883496b30;  1 drivers
v00000298833530f0_0 .net "Dout", 0 0, L_00000298834bc350;  1 drivers
v0000029883352b50_0 .net "Ri", 0 0, L_0000029883496db0;  1 drivers
v0000029883352970_0 .net "Si", 0 0, L_0000029883498070;  1 drivers
v0000029883353c30_0 .net *"_ivl_0", 0 0, L_00000298834bba20;  1 drivers
v0000029883353230_0 .net *"_ivl_10", 0 0, L_00000298834bc270;  1 drivers
v0000029883352510_0 .net *"_ivl_2", 0 0, L_00000298834bc430;  1 drivers
v0000029883352290_0 .net *"_ivl_4", 0 0, L_00000298834bbcc0;  1 drivers
v0000029883352650_0 .net *"_ivl_6", 0 0, L_00000298834bc660;  1 drivers
S_000002988335b9f0 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a73e0 .param/l "i" 0 5 102, +C4<01101>;
S_000002988335ccb0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335b9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bd700 .functor AND 1, L_0000029883498110, L_0000029883497710, C4<1>, C4<1>;
L_00000298834bcf20 .functor AND 1, L_0000029883497710, L_0000029883497490, C4<1>, C4<1>;
L_00000298834be730 .functor OR 1, L_00000298834bd700, L_00000298834bcf20, C4<0>, C4<0>;
L_00000298834bd310 .functor AND 1, L_0000029883498110, L_0000029883497490, C4<1>, C4<1>;
L_00000298834be7a0 .functor OR 1, L_00000298834be730, L_00000298834bd310, C4<0>, C4<0>;
L_00000298834be500 .functor XOR 1, L_0000029883498110, L_0000029883497710, C4<0>, C4<0>;
L_00000298834bd070 .functor XOR 1, L_00000298834be500, L_0000029883497490, C4<0>, C4<0>;
v0000029883353f50_0 .net "Debe", 0 0, L_00000298834be7a0;  1 drivers
v0000029883351c50_0 .net "Din", 0 0, L_0000029883497490;  1 drivers
v0000029883353cd0_0 .net "Dout", 0 0, L_00000298834bd070;  1 drivers
v00000298833526f0_0 .net "Ri", 0 0, L_0000029883497710;  1 drivers
v0000029883353ff0_0 .net "Si", 0 0, L_0000029883498110;  1 drivers
v0000029883353190_0 .net *"_ivl_0", 0 0, L_00000298834bd700;  1 drivers
v0000029883352a10_0 .net *"_ivl_10", 0 0, L_00000298834be500;  1 drivers
v00000298833532d0_0 .net *"_ivl_2", 0 0, L_00000298834bcf20;  1 drivers
v0000029883353b90_0 .net *"_ivl_4", 0 0, L_00000298834be730;  1 drivers
v0000029883352ab0_0 .net *"_ivl_6", 0 0, L_00000298834bd310;  1 drivers
S_000002988335dc50 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a7aa0 .param/l "i" 0 5 102, +C4<01110>;
S_000002988335bb80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bda10 .functor AND 1, L_00000298834981b0, L_00000298834989d0, C4<1>, C4<1>;
L_00000298834be3b0 .functor AND 1, L_00000298834989d0, L_0000029883498a70, C4<1>, C4<1>;
L_00000298834bd540 .functor OR 1, L_00000298834bda10, L_00000298834be3b0, C4<0>, C4<0>;
L_00000298834bdbd0 .functor AND 1, L_00000298834981b0, L_0000029883498a70, C4<1>, C4<1>;
L_00000298834bd150 .functor OR 1, L_00000298834bd540, L_00000298834bdbd0, C4<0>, C4<0>;
L_00000298834bd000 .functor XOR 1, L_00000298834981b0, L_00000298834989d0, C4<0>, C4<0>;
L_00000298834bd460 .functor XOR 1, L_00000298834bd000, L_0000029883498a70, C4<0>, C4<0>;
v0000029883354090_0 .net "Debe", 0 0, L_00000298834bd150;  1 drivers
v0000029883351930_0 .net "Din", 0 0, L_0000029883498a70;  1 drivers
v0000029883352790_0 .net "Dout", 0 0, L_00000298834bd460;  1 drivers
v0000029883353370_0 .net "Ri", 0 0, L_00000298834989d0;  1 drivers
v0000029883353410_0 .net "Si", 0 0, L_00000298834981b0;  1 drivers
v00000298833534b0_0 .net *"_ivl_0", 0 0, L_00000298834bda10;  1 drivers
v0000029883353870_0 .net *"_ivl_10", 0 0, L_00000298834bd000;  1 drivers
v0000029883353910_0 .net *"_ivl_2", 0 0, L_00000298834be3b0;  1 drivers
v0000029883352330_0 .net *"_ivl_4", 0 0, L_00000298834bd540;  1 drivers
v00000298833519d0_0 .net *"_ivl_6", 0 0, L_00000298834bdbd0;  1 drivers
S_000002988335cb20 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a76a0 .param/l "i" 0 5 102, +C4<01111>;
S_000002988335ce40 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335cb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834be260 .functor AND 1, L_00000298834977b0, L_00000298834984d0, C4<1>, C4<1>;
L_00000298834bcd60 .functor AND 1, L_00000298834984d0, L_0000029883497850, C4<1>, C4<1>;
L_00000298834bd0e0 .functor OR 1, L_00000298834be260, L_00000298834bcd60, C4<0>, C4<0>;
L_00000298834bdb60 .functor AND 1, L_00000298834977b0, L_0000029883497850, C4<1>, C4<1>;
L_00000298834bdc40 .functor OR 1, L_00000298834bd0e0, L_00000298834bdb60, C4<0>, C4<0>;
L_00000298834be110 .functor XOR 1, L_00000298834977b0, L_00000298834984d0, C4<0>, C4<0>;
L_00000298834be030 .functor XOR 1, L_00000298834be110, L_0000029883497850, C4<0>, C4<0>;
v00000298833520b0_0 .net "Debe", 0 0, L_00000298834bdc40;  1 drivers
v0000029883351cf0_0 .net "Din", 0 0, L_0000029883497850;  1 drivers
v0000029883351d90_0 .net "Dout", 0 0, L_00000298834be030;  1 drivers
v0000029883351f70_0 .net "Ri", 0 0, L_00000298834984d0;  1 drivers
v0000029883352010_0 .net "Si", 0 0, L_00000298834977b0;  1 drivers
v00000298833549f0_0 .net *"_ivl_0", 0 0, L_00000298834be260;  1 drivers
v00000298833550d0_0 .net *"_ivl_10", 0 0, L_00000298834be110;  1 drivers
v0000029883355850_0 .net *"_ivl_2", 0 0, L_00000298834bcd60;  1 drivers
v0000029883355990_0 .net *"_ivl_4", 0 0, L_00000298834bd0e0;  1 drivers
v0000029883355d50_0 .net *"_ivl_6", 0 0, L_00000298834bdb60;  1 drivers
S_000002988335b3b0 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a7b20 .param/l "i" 0 5 102, +C4<010000>;
S_000002988335cfd0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bd1c0 .functor AND 1, L_00000298834978f0, L_0000029883497a30, C4<1>, C4<1>;
L_00000298834be1f0 .functor AND 1, L_0000029883497a30, L_00000298834990b0, C4<1>, C4<1>;
L_00000298834bd850 .functor OR 1, L_00000298834bd1c0, L_00000298834be1f0, C4<0>, C4<0>;
L_00000298834bde70 .functor AND 1, L_00000298834978f0, L_00000298834990b0, C4<1>, C4<1>;
L_00000298834bd620 .functor OR 1, L_00000298834bd850, L_00000298834bde70, C4<0>, C4<0>;
L_00000298834bdee0 .functor XOR 1, L_00000298834978f0, L_0000029883497a30, C4<0>, C4<0>;
L_00000298834bd4d0 .functor XOR 1, L_00000298834bdee0, L_00000298834990b0, C4<0>, C4<0>;
v0000029883354310_0 .net "Debe", 0 0, L_00000298834bd620;  1 drivers
v00000298833543b0_0 .net "Din", 0 0, L_00000298834990b0;  1 drivers
v0000029883355710_0 .net "Dout", 0 0, L_00000298834bd4d0;  1 drivers
v0000029883354450_0 .net "Ri", 0 0, L_0000029883497a30;  1 drivers
v0000029883355df0_0 .net "Si", 0 0, L_00000298834978f0;  1 drivers
v0000029883355e90_0 .net *"_ivl_0", 0 0, L_00000298834bd1c0;  1 drivers
v0000029883355f30_0 .net *"_ivl_10", 0 0, L_00000298834bdee0;  1 drivers
v00000298833544f0_0 .net *"_ivl_2", 0 0, L_00000298834be1f0;  1 drivers
v00000298833555d0_0 .net *"_ivl_4", 0 0, L_00000298834bd850;  1 drivers
v0000029883354590_0 .net *"_ivl_6", 0 0, L_00000298834bde70;  1 drivers
S_000002988335c350 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a80e0 .param/l "i" 0 5 102, +C4<010001>;
S_000002988335dde0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335c350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834be2d0 .functor AND 1, L_0000029883499790, L_000002988349b590, C4<1>, C4<1>;
L_00000298834bceb0 .functor AND 1, L_000002988349b590, L_0000029883499e70, C4<1>, C4<1>;
L_00000298834bd3f0 .functor OR 1, L_00000298834be2d0, L_00000298834bceb0, C4<0>, C4<0>;
L_00000298834bd930 .functor AND 1, L_0000029883499790, L_0000029883499e70, C4<1>, C4<1>;
L_00000298834be0a0 .functor OR 1, L_00000298834bd3f0, L_00000298834bd930, C4<0>, C4<0>;
L_00000298834be5e0 .functor XOR 1, L_0000029883499790, L_000002988349b590, C4<0>, C4<0>;
L_00000298834bcf90 .functor XOR 1, L_00000298834be5e0, L_0000029883499e70, C4<0>, C4<0>;
v0000029883355670_0 .net "Debe", 0 0, L_00000298834be0a0;  1 drivers
v0000029883355170_0 .net "Din", 0 0, L_0000029883499e70;  1 drivers
v0000029883355210_0 .net "Dout", 0 0, L_00000298834bcf90;  1 drivers
v0000029883355530_0 .net "Ri", 0 0, L_000002988349b590;  1 drivers
v00000298833558f0_0 .net "Si", 0 0, L_0000029883499790;  1 drivers
v0000029883354630_0 .net *"_ivl_0", 0 0, L_00000298834be2d0;  1 drivers
v00000298833546d0_0 .net *"_ivl_10", 0 0, L_00000298834be5e0;  1 drivers
v00000298833557b0_0 .net *"_ivl_2", 0 0, L_00000298834bceb0;  1 drivers
v0000029883354a90_0 .net *"_ivl_4", 0 0, L_00000298834bd3f0;  1 drivers
v0000029883354770_0 .net *"_ivl_6", 0 0, L_00000298834bd930;  1 drivers
S_000002988335b090 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a7c20 .param/l "i" 0 5 102, +C4<010010>;
S_000002988335abe0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335b090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bd690 .functor AND 1, L_00000298834993d0, L_000002988349a410, C4<1>, C4<1>;
L_00000298834bd8c0 .functor AND 1, L_000002988349a410, L_0000029883499470, C4<1>, C4<1>;
L_00000298834bdf50 .functor OR 1, L_00000298834bd690, L_00000298834bd8c0, C4<0>, C4<0>;
L_00000298834be490 .functor AND 1, L_00000298834993d0, L_0000029883499470, C4<1>, C4<1>;
L_00000298834bdfc0 .functor OR 1, L_00000298834bdf50, L_00000298834be490, C4<0>, C4<0>;
L_00000298834bd2a0 .functor XOR 1, L_00000298834993d0, L_000002988349a410, C4<0>, C4<0>;
L_00000298834be570 .functor XOR 1, L_00000298834bd2a0, L_0000029883499470, C4<0>, C4<0>;
v0000029883354810_0 .net "Debe", 0 0, L_00000298834bdfc0;  1 drivers
v00000298833548b0_0 .net "Din", 0 0, L_0000029883499470;  1 drivers
v0000029883354c70_0 .net "Dout", 0 0, L_00000298834be570;  1 drivers
v0000029883354b30_0 .net "Ri", 0 0, L_000002988349a410;  1 drivers
v0000029883355a30_0 .net "Si", 0 0, L_00000298834993d0;  1 drivers
v0000029883354950_0 .net *"_ivl_0", 0 0, L_00000298834bd690;  1 drivers
v0000029883355ad0_0 .net *"_ivl_10", 0 0, L_00000298834bd2a0;  1 drivers
v0000029883354d10_0 .net *"_ivl_2", 0 0, L_00000298834bd8c0;  1 drivers
v0000029883355c10_0 .net *"_ivl_4", 0 0, L_00000298834bdf50;  1 drivers
v0000029883355350_0 .net *"_ivl_6", 0 0, L_00000298834be490;  1 drivers
S_000002988335b6d0 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a7e60 .param/l "i" 0 5 102, +C4<010011>;
S_000002988335d160 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335b6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834be180 .functor AND 1, L_000002988349ab90, L_000002988349ad70, C4<1>, C4<1>;
L_00000298834bd230 .functor AND 1, L_000002988349ad70, L_0000029883499290, C4<1>, C4<1>;
L_00000298834be340 .functor OR 1, L_00000298834be180, L_00000298834bd230, C4<0>, C4<0>;
L_00000298834be650 .functor AND 1, L_000002988349ab90, L_0000029883499290, C4<1>, C4<1>;
L_00000298834bd380 .functor OR 1, L_00000298834be340, L_00000298834be650, C4<0>, C4<0>;
L_00000298834be420 .functor XOR 1, L_000002988349ab90, L_000002988349ad70, C4<0>, C4<0>;
L_00000298834be6c0 .functor XOR 1, L_00000298834be420, L_0000029883499290, C4<0>, C4<0>;
v0000029883355b70_0 .net "Debe", 0 0, L_00000298834bd380;  1 drivers
v00000298833552b0_0 .net "Din", 0 0, L_0000029883499290;  1 drivers
v00000298833553f0_0 .net "Dout", 0 0, L_00000298834be6c0;  1 drivers
v0000029883354bd0_0 .net "Ri", 0 0, L_000002988349ad70;  1 drivers
v0000029883355fd0_0 .net "Si", 0 0, L_000002988349ab90;  1 drivers
v0000029883355490_0 .net *"_ivl_0", 0 0, L_00000298834be180;  1 drivers
v0000029883355cb0_0 .net *"_ivl_10", 0 0, L_00000298834be420;  1 drivers
v0000029883354130_0 .net *"_ivl_2", 0 0, L_00000298834bd230;  1 drivers
v00000298833541d0_0 .net *"_ivl_4", 0 0, L_00000298834be340;  1 drivers
v0000029883354db0_0 .net *"_ivl_6", 0 0, L_00000298834be650;  1 drivers
S_000002988335a0f0 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a7320 .param/l "i" 0 5 102, +C4<010100>;
S_000002988335c030 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335a0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bdcb0 .functor AND 1, L_000002988349b450, L_0000029883499dd0, C4<1>, C4<1>;
L_00000298834bcc10 .functor AND 1, L_0000029883499dd0, L_0000029883499510, C4<1>, C4<1>;
L_00000298834bcc80 .functor OR 1, L_00000298834bdcb0, L_00000298834bcc10, C4<0>, C4<0>;
L_00000298834bd5b0 .functor AND 1, L_000002988349b450, L_0000029883499510, C4<1>, C4<1>;
L_00000298834bde00 .functor OR 1, L_00000298834bcc80, L_00000298834bd5b0, C4<0>, C4<0>;
L_00000298834bccf0 .functor XOR 1, L_000002988349b450, L_0000029883499dd0, C4<0>, C4<0>;
L_00000298834bcdd0 .functor XOR 1, L_00000298834bccf0, L_0000029883499510, C4<0>, C4<0>;
v0000029883354e50_0 .net "Debe", 0 0, L_00000298834bde00;  1 drivers
v0000029883354270_0 .net "Din", 0 0, L_0000029883499510;  1 drivers
v0000029883354ef0_0 .net "Dout", 0 0, L_00000298834bcdd0;  1 drivers
v0000029883354f90_0 .net "Ri", 0 0, L_0000029883499dd0;  1 drivers
v0000029883355030_0 .net "Si", 0 0, L_000002988349b450;  1 drivers
v00000298833375d0_0 .net *"_ivl_0", 0 0, L_00000298834bdcb0;  1 drivers
v00000298833377b0_0 .net *"_ivl_10", 0 0, L_00000298834bccf0;  1 drivers
v0000029883337350_0 .net *"_ivl_2", 0 0, L_00000298834bcc10;  1 drivers
v0000029883336270_0 .net *"_ivl_4", 0 0, L_00000298834bcc80;  1 drivers
v00000298833381b0_0 .net *"_ivl_6", 0 0, L_00000298834bd5b0;  1 drivers
S_000002988335c4e0 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a8160 .param/l "i" 0 5 102, +C4<010101>;
S_000002988335b220 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335c4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bce40 .functor AND 1, L_00000298834998d0, L_00000298834995b0, C4<1>, C4<1>;
L_00000298834bd770 .functor AND 1, L_00000298834995b0, L_000002988349b3b0, C4<1>, C4<1>;
L_00000298834bdd20 .functor OR 1, L_00000298834bce40, L_00000298834bd770, C4<0>, C4<0>;
L_00000298834bd7e0 .functor AND 1, L_00000298834998d0, L_000002988349b3b0, C4<1>, C4<1>;
L_00000298834bd9a0 .functor OR 1, L_00000298834bdd20, L_00000298834bd7e0, C4<0>, C4<0>;
L_00000298834bda80 .functor XOR 1, L_00000298834998d0, L_00000298834995b0, C4<0>, C4<0>;
L_00000298834bdaf0 .functor XOR 1, L_00000298834bda80, L_000002988349b3b0, C4<0>, C4<0>;
v0000029883337670_0 .net "Debe", 0 0, L_00000298834bd9a0;  1 drivers
v00000298833372b0_0 .net "Din", 0 0, L_000002988349b3b0;  1 drivers
v0000029883337df0_0 .net "Dout", 0 0, L_00000298834bdaf0;  1 drivers
v0000029883337e90_0 .net "Ri", 0 0, L_00000298834995b0;  1 drivers
v00000298833386b0_0 .net "Si", 0 0, L_00000298834998d0;  1 drivers
v0000029883336310_0 .net *"_ivl_0", 0 0, L_00000298834bce40;  1 drivers
v00000298833384d0_0 .net *"_ivl_10", 0 0, L_00000298834bda80;  1 drivers
v0000029883336ef0_0 .net *"_ivl_2", 0 0, L_00000298834bd770;  1 drivers
v0000029883336950_0 .net *"_ivl_4", 0 0, L_00000298834bdd20;  1 drivers
v0000029883336630_0 .net *"_ivl_6", 0 0, L_00000298834bd7e0;  1 drivers
S_000002988335d2f0 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a71a0 .param/l "i" 0 5 102, +C4<010110>;
S_000002988335d480 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335d2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bdd90 .functor AND 1, L_000002988349a370, L_0000029883499b50, C4<1>, C4<1>;
L_00000298834beab0 .functor AND 1, L_0000029883499b50, L_000002988349b090, C4<1>, C4<1>;
L_00000298834c0100 .functor OR 1, L_00000298834bdd90, L_00000298834beab0, C4<0>, C4<0>;
L_00000298834be880 .functor AND 1, L_000002988349a370, L_000002988349b090, C4<1>, C4<1>;
L_00000298834bfae0 .functor OR 1, L_00000298834c0100, L_00000298834be880, C4<0>, C4<0>;
L_00000298834bf840 .functor XOR 1, L_000002988349a370, L_0000029883499b50, C4<0>, C4<0>;
L_00000298834bf680 .functor XOR 1, L_00000298834bf840, L_000002988349b090, C4<0>, C4<0>;
v0000029883336b30_0 .net "Debe", 0 0, L_00000298834bfae0;  1 drivers
v0000029883336c70_0 .net "Din", 0 0, L_000002988349b090;  1 drivers
v0000029883338890_0 .net "Dout", 0 0, L_00000298834bf680;  1 drivers
v0000029883338390_0 .net "Ri", 0 0, L_0000029883499b50;  1 drivers
v0000029883337b70_0 .net "Si", 0 0, L_000002988349a370;  1 drivers
v0000029883337530_0 .net *"_ivl_0", 0 0, L_00000298834bdd90;  1 drivers
v0000029883337710_0 .net *"_ivl_10", 0 0, L_00000298834bf840;  1 drivers
v0000029883337ad0_0 .net *"_ivl_2", 0 0, L_00000298834beab0;  1 drivers
v0000029883336f90_0 .net *"_ivl_4", 0 0, L_00000298834c0100;  1 drivers
v0000029883337a30_0 .net *"_ivl_6", 0 0, L_00000298834be880;  1 drivers
S_000002988335b540 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a9d60 .param/l "i" 0 5 102, +C4<010111>;
S_000002988335c990 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335b540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834bffb0 .functor AND 1, L_000002988349af50, L_0000029883499330, C4<1>, C4<1>;
L_00000298834bf140 .functor AND 1, L_0000029883499330, L_000002988349b130, C4<1>, C4<1>;
L_00000298834bf7d0 .functor OR 1, L_00000298834bffb0, L_00000298834bf140, C4<0>, C4<0>;
L_00000298834bed50 .functor AND 1, L_000002988349af50, L_000002988349b130, C4<1>, C4<1>;
L_00000298834bec00 .functor OR 1, L_00000298834bf7d0, L_00000298834bed50, C4<0>, C4<0>;
L_00000298834bf760 .functor XOR 1, L_000002988349af50, L_0000029883499330, C4<0>, C4<0>;
L_00000298834bf6f0 .functor XOR 1, L_00000298834bf760, L_000002988349b130, C4<0>, C4<0>;
v0000029883336db0_0 .net "Debe", 0 0, L_00000298834bec00;  1 drivers
v0000029883337d50_0 .net "Din", 0 0, L_000002988349b130;  1 drivers
v00000298833368b0_0 .net "Dout", 0 0, L_00000298834bf6f0;  1 drivers
v0000029883337f30_0 .net "Ri", 0 0, L_0000029883499330;  1 drivers
v00000298833364f0_0 .net "Si", 0 0, L_000002988349af50;  1 drivers
v00000298833363b0_0 .net *"_ivl_0", 0 0, L_00000298834bffb0;  1 drivers
v0000029883337030_0 .net *"_ivl_10", 0 0, L_00000298834bf760;  1 drivers
v0000029883336d10_0 .net *"_ivl_2", 0 0, L_00000298834bf140;  1 drivers
v0000029883337850_0 .net *"_ivl_4", 0 0, L_00000298834bf7d0;  1 drivers
v0000029883338750_0 .net *"_ivl_6", 0 0, L_00000298834bed50;  1 drivers
S_000002988335c670 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_00000298833576c0;
 .timescale -9 -12;
P_00000298831a9de0 .param/l "i" 0 5 102, +C4<011000>;
S_000002988335bd10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000002988335c670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834be960 .functor AND 1, L_0000029883499650, L_00000298834996f0, C4<1>, C4<1>;
L_00000298834bece0 .functor AND 1, L_00000298834996f0, L_000002988349a730, C4<1>, C4<1>;
L_00000298834bf8b0 .functor OR 1, L_00000298834be960, L_00000298834bece0, C4<0>, C4<0>;
L_00000298834bf920 .functor AND 1, L_0000029883499650, L_000002988349a730, C4<1>, C4<1>;
L_00000298834bfd10 .functor OR 1, L_00000298834bf8b0, L_00000298834bf920, C4<0>, C4<0>;
L_00000298834be9d0 .functor XOR 1, L_0000029883499650, L_00000298834996f0, C4<0>, C4<0>;
L_00000298834c0170 .functor XOR 1, L_00000298834be9d0, L_000002988349a730, C4<0>, C4<0>;
v00000298833373f0_0 .net "Debe", 0 0, L_00000298834bfd10;  1 drivers
v0000029883337c10_0 .net "Din", 0 0, L_000002988349a730;  1 drivers
v0000029883337fd0_0 .net "Dout", 0 0, L_00000298834c0170;  1 drivers
v0000029883336e50_0 .net "Ri", 0 0, L_00000298834996f0;  1 drivers
v00000298833382f0_0 .net "Si", 0 0, L_0000029883499650;  1 drivers
v00000298833378f0_0 .net *"_ivl_0", 0 0, L_00000298834be960;  1 drivers
v0000029883337990_0 .net *"_ivl_10", 0 0, L_00000298834be9d0;  1 drivers
v00000298833370d0_0 .net *"_ivl_2", 0 0, L_00000298834bece0;  1 drivers
v0000029883336a90_0 .net *"_ivl_4", 0 0, L_00000298834bf8b0;  1 drivers
v0000029883336590_0 .net *"_ivl_6", 0 0, L_00000298834bf920;  1 drivers
S_000002988335a410 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_00000298833576c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_0000029882c72930 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_0000029882c72968 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_0000029882c729a0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_0000029882c729d8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000298834c01e0 .functor NOT 1, L_000002988349aa50, C4<0>, C4<0>, C4<0>;
L_00000298834bf1b0 .functor OR 1, L_000002988349a230, L_0000029883499010, C4<0>, C4<0>;
L_00000298834c0330 .functor AND 1, L_000002988349b310, L_00000298834bf1b0, C4<1>, C4<1>;
v0000029883337cb0_0 .net *"_ivl_11", 22 0, L_0000029883499830;  1 drivers
v0000029883336450_0 .net *"_ivl_12", 23 0, L_0000029883499a10;  1 drivers
L_00000298833f7540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298833369f0_0 .net *"_ivl_15", 0 0, L_00000298833f7540;  1 drivers
v0000029883336bd0_0 .net *"_ivl_17", 0 0, L_0000029883499010;  1 drivers
v00000298833366d0_0 .net *"_ivl_19", 0 0, L_00000298834bf1b0;  1 drivers
v0000029883338570_0 .net *"_ivl_21", 0 0, L_00000298834c0330;  1 drivers
L_00000298833f7588 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029883338070_0 .net/2u *"_ivl_22", 23 0, L_00000298833f7588;  1 drivers
L_00000298833f75d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883338430_0 .net/2u *"_ivl_24", 23 0, L_00000298833f75d0;  1 drivers
v0000029883337170_0 .net *"_ivl_26", 23 0, L_0000029883499c90;  1 drivers
v0000029883337210_0 .net *"_ivl_3", 3 0, L_000002988349b4f0;  1 drivers
v0000029883338610_0 .net *"_ivl_33", 0 0, L_000002988349a910;  1 drivers
v0000029883338110_0 .net *"_ivl_34", 7 0, L_000002988349a2d0;  1 drivers
L_00000298833f7618 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000029883337490_0 .net *"_ivl_37", 6 0, L_00000298833f7618;  1 drivers
v0000029883338250_0 .net *"_ivl_7", 0 0, L_000002988349aa50;  1 drivers
v00000298833387f0_0 .net "boolean", 0 0, L_000002988349a230;  1 drivers
v0000029883336770_0 .net "exp", 7 0, L_000002988349a190;  alias, 1 drivers
v0000029883336130_0 .net "exp_round", 7 0, L_00000298834991f0;  alias, 1 drivers
v0000029883336810_0 .net "guard", 0 0, L_000002988349b310;  1 drivers
v00000298833361d0_0 .net "is_even", 0 0, L_00000298834c01e0;  1 drivers
v0000029883338e30_0 .net "ms", 27 0, L_000002988349a7d0;  1 drivers
v000002988333ab90_0 .net "ms_round", 22 0, L_0000029883499d30;  alias, 1 drivers
v0000029883338930_0 .net "temp", 23 0, L_0000029883499150;  1 drivers
L_000002988349b310 .part L_000002988349a7d0, 4, 1;
L_000002988349b4f0 .part L_000002988349a7d0, 0, 4;
L_000002988349a230 .reduce/or L_000002988349b4f0;
L_000002988349aa50 .part L_000002988349a7d0, 5, 1;
L_0000029883499830 .part L_000002988349a7d0, 5, 23;
L_0000029883499a10 .concat [ 23 1 0 0], L_0000029883499830, L_00000298833f7540;
L_0000029883499010 .reduce/nor L_00000298834c01e0;
L_0000029883499c90 .functor MUXZ 24, L_00000298833f75d0, L_00000298833f7588, L_00000298834c0330, C4<>;
L_0000029883499150 .arith/sum 24, L_0000029883499a10, L_0000029883499c90;
L_0000029883499d30 .part L_0000029883499150, 0, 23;
L_000002988349a910 .part L_0000029883499150, 23, 1;
L_000002988349a2d0 .concat [ 1 7 0 0], L_000002988349a910, L_00000298833f7618;
L_00000298834991f0 .arith/sum 8, L_000002988349a190, L_000002988349a2d0;
S_000002988335a280 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_000002988332ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000029883331e70 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000029883331ea8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000029883331ee0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v0000029883384200_0 .net "Debe", 8 0, L_0000029883496090;  1 drivers
v0000029883385380_0 .net "F", 7 0, L_0000029883495370;  alias, 1 drivers
v0000029883386640_0 .net "R", 7 0, L_00000298834934d0;  alias, 1 drivers
v0000029883386780_0 .net "S", 7 0, L_0000029883493e30;  alias, 1 drivers
L_00000298833f70c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883385a60_0 .net/2u *"_ivl_60", 0 0, L_00000298833f70c0;  1 drivers
L_0000029883492030 .part L_0000029883493e30, 0, 1;
L_0000029883492490 .part L_00000298834934d0, 0, 1;
L_0000029883493ed0 .part L_0000029883496090, 0, 1;
L_0000029883492530 .part L_0000029883493e30, 1, 1;
L_0000029883492210 .part L_00000298834934d0, 1, 1;
L_00000298834922b0 .part L_0000029883496090, 1, 1;
L_00000298834925d0 .part L_0000029883493e30, 2, 1;
L_00000298834931b0 .part L_00000298834934d0, 2, 1;
L_0000029883492670 .part L_0000029883496090, 2, 1;
L_0000029883493250 .part L_0000029883493e30, 3, 1;
L_0000029883493570 .part L_00000298834934d0, 3, 1;
L_0000029883492850 .part L_0000029883496090, 3, 1;
L_00000298834928f0 .part L_0000029883493e30, 4, 1;
L_0000029883492b70 .part L_00000298834934d0, 4, 1;
L_0000029883493890 .part L_0000029883496090, 4, 1;
L_0000029883492cb0 .part L_0000029883493e30, 5, 1;
L_0000029883493750 .part L_00000298834934d0, 5, 1;
L_0000029883493930 .part L_0000029883496090, 5, 1;
L_0000029883495190 .part L_0000029883493e30, 6, 1;
L_00000298834939d0 .part L_00000298834934d0, 6, 1;
L_0000029883495a50 .part L_0000029883496090, 6, 1;
L_0000029883494790 .part L_0000029883493e30, 7, 1;
L_00000298834952d0 .part L_00000298834934d0, 7, 1;
L_0000029883494970 .part L_0000029883496090, 7, 1;
LS_0000029883495370_0_0 .concat8 [ 1 1 1 1], L_0000029883479490, L_00000298834789a0, L_0000029883478690, L_0000029883479650;
LS_0000029883495370_0_4 .concat8 [ 1 1 1 1], L_0000029883478d90, L_0000029883479180, L_000002988347aae0, L_0000029883479b20;
L_0000029883495370 .concat8 [ 4 4 0 0], LS_0000029883495370_0_0, LS_0000029883495370_0_4;
LS_0000029883496090_0_0 .concat8 [ 1 1 1 1], L_00000298833f70c0, L_00000298834791f0, L_00000298834797a0, L_00000298834782a0;
LS_0000029883496090_0_4 .concat8 [ 1 1 1 1], L_00000298834783f0, L_0000029883478c40, L_0000029883479110, L_000002988347b020;
LS_0000029883496090_0_8 .concat8 [ 1 0 0 0], L_000002988347ae60;
L_0000029883496090 .concat8 [ 4 4 1 0], LS_0000029883496090_0_0, LS_0000029883496090_0_4, LS_0000029883496090_0_8;
S_000002988335c1c0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000002988335a280;
 .timescale -9 -12;
P_00000298831a9e20 .param/l "i" 0 5 28, +C4<00>;
S_000002988335a730 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988335c1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883479880 .functor NOT 1, L_0000029883492030, C4<0>, C4<0>, C4<0>;
L_0000029883478540 .functor AND 1, L_0000029883479880, L_0000029883492490, C4<1>, C4<1>;
L_00000298834780e0 .functor NOT 1, L_0000029883492030, C4<0>, C4<0>, C4<0>;
L_0000029883478770 .functor AND 1, L_00000298834780e0, L_0000029883493ed0, C4<1>, C4<1>;
L_0000029883479340 .functor OR 1, L_0000029883478540, L_0000029883478770, C4<0>, C4<0>;
L_00000298834785b0 .functor AND 1, L_0000029883492490, L_0000029883493ed0, C4<1>, C4<1>;
L_00000298834791f0 .functor OR 1, L_0000029883479340, L_00000298834785b0, C4<0>, C4<0>;
L_0000029883477eb0 .functor XOR 1, L_0000029883492030, L_0000029883492490, C4<0>, C4<0>;
L_0000029883479490 .functor XOR 1, L_0000029883477eb0, L_0000029883493ed0, C4<0>, C4<0>;
v0000029883338a70_0 .net "Debe", 0 0, L_00000298834791f0;  1 drivers
v0000029883338bb0_0 .net "Din", 0 0, L_0000029883493ed0;  1 drivers
v0000029883339a10_0 .net "Dout", 0 0, L_0000029883479490;  1 drivers
v0000029883338c50_0 .net "Ri", 0 0, L_0000029883492490;  1 drivers
v000002988333aeb0_0 .net "Si", 0 0, L_0000029883492030;  1 drivers
v000002988333acd0_0 .net *"_ivl_0", 0 0, L_0000029883479880;  1 drivers
v0000029883339510_0 .net *"_ivl_10", 0 0, L_00000298834785b0;  1 drivers
v0000029883338cf0_0 .net *"_ivl_14", 0 0, L_0000029883477eb0;  1 drivers
v0000029883339ab0_0 .net *"_ivl_2", 0 0, L_0000029883478540;  1 drivers
v000002988333ae10_0 .net *"_ivl_4", 0 0, L_00000298834780e0;  1 drivers
v0000029883339b50_0 .net *"_ivl_6", 0 0, L_0000029883478770;  1 drivers
v00000298833391f0_0 .net *"_ivl_8", 0 0, L_0000029883479340;  1 drivers
S_000002988335a5a0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000002988335a280;
 .timescale -9 -12;
P_00000298831a9560 .param/l "i" 0 5 28, +C4<01>;
S_000002988335d610 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988335a5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883479260 .functor NOT 1, L_0000029883492530, C4<0>, C4<0>, C4<0>;
L_0000029883478620 .functor AND 1, L_0000029883479260, L_0000029883492210, C4<1>, C4<1>;
L_0000029883478a10 .functor NOT 1, L_0000029883492530, C4<0>, C4<0>, C4<0>;
L_0000029883477f20 .functor AND 1, L_0000029883478a10, L_00000298834922b0, C4<1>, C4<1>;
L_0000029883477dd0 .functor OR 1, L_0000029883478620, L_0000029883477f20, C4<0>, C4<0>;
L_0000029883477f90 .functor AND 1, L_0000029883492210, L_00000298834922b0, C4<1>, C4<1>;
L_00000298834797a0 .functor OR 1, L_0000029883477dd0, L_0000029883477f90, C4<0>, C4<0>;
L_00000298834787e0 .functor XOR 1, L_0000029883492530, L_0000029883492210, C4<0>, C4<0>;
L_00000298834789a0 .functor XOR 1, L_00000298834787e0, L_00000298834922b0, C4<0>, C4<0>;
v0000029883339330_0 .net "Debe", 0 0, L_00000298834797a0;  1 drivers
v0000029883338d90_0 .net "Din", 0 0, L_00000298834922b0;  1 drivers
v0000029883338ed0_0 .net "Dout", 0 0, L_00000298834789a0;  1 drivers
v0000029883339bf0_0 .net "Ri", 0 0, L_0000029883492210;  1 drivers
v000002988333af50_0 .net "Si", 0 0, L_0000029883492530;  1 drivers
v000002988333aff0_0 .net *"_ivl_0", 0 0, L_0000029883479260;  1 drivers
v0000029883339c90_0 .net *"_ivl_10", 0 0, L_0000029883477f90;  1 drivers
v0000029883339d30_0 .net *"_ivl_14", 0 0, L_00000298834787e0;  1 drivers
v0000029883338f70_0 .net *"_ivl_2", 0 0, L_0000029883478620;  1 drivers
v000002988333b090_0 .net *"_ivl_4", 0 0, L_0000029883478a10;  1 drivers
v000002988333a0f0_0 .net *"_ivl_6", 0 0, L_0000029883477f20;  1 drivers
v0000029883339dd0_0 .net *"_ivl_8", 0 0, L_0000029883477dd0;  1 drivers
S_000002988335a8c0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000002988335a280;
 .timescale -9 -12;
P_00000298831a9ee0 .param/l "i" 0 5 28, +C4<010>;
S_000002988335aa50 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988335a8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883478850 .functor NOT 1, L_00000298834925d0, C4<0>, C4<0>, C4<0>;
L_0000029883478230 .functor AND 1, L_0000029883478850, L_00000298834931b0, C4<1>, C4<1>;
L_00000298834781c0 .functor NOT 1, L_00000298834925d0, C4<0>, C4<0>, C4<0>;
L_0000029883477cf0 .functor AND 1, L_00000298834781c0, L_0000029883492670, C4<1>, C4<1>;
L_0000029883478930 .functor OR 1, L_0000029883478230, L_0000029883477cf0, C4<0>, C4<0>;
L_0000029883478cb0 .functor AND 1, L_00000298834931b0, L_0000029883492670, C4<1>, C4<1>;
L_00000298834782a0 .functor OR 1, L_0000029883478930, L_0000029883478cb0, C4<0>, C4<0>;
L_0000029883478000 .functor XOR 1, L_00000298834925d0, L_00000298834931b0, C4<0>, C4<0>;
L_0000029883478690 .functor XOR 1, L_0000029883478000, L_0000029883492670, C4<0>, C4<0>;
v0000029883339e70_0 .net "Debe", 0 0, L_00000298834782a0;  1 drivers
v0000029883339fb0_0 .net "Din", 0 0, L_0000029883492670;  1 drivers
v000002988333a190_0 .net "Dout", 0 0, L_0000029883478690;  1 drivers
v000002988333a410_0 .net "Ri", 0 0, L_00000298834931b0;  1 drivers
v00000298833829a0_0 .net "Si", 0 0, L_00000298834925d0;  1 drivers
v0000029883383f80_0 .net *"_ivl_0", 0 0, L_0000029883478850;  1 drivers
v00000298833824a0_0 .net *"_ivl_10", 0 0, L_0000029883478cb0;  1 drivers
v0000029883383d00_0 .net *"_ivl_14", 0 0, L_0000029883478000;  1 drivers
v0000029883382d60_0 .net *"_ivl_2", 0 0, L_0000029883478230;  1 drivers
v0000029883383ee0_0 .net *"_ivl_4", 0 0, L_00000298834781c0;  1 drivers
v0000029883381b40_0 .net *"_ivl_6", 0 0, L_0000029883477cf0;  1 drivers
v00000298833818c0_0 .net *"_ivl_8", 0 0, L_0000029883478930;  1 drivers
S_000002988335ad70 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000002988335a280;
 .timescale -9 -12;
P_00000298831a9fa0 .param/l "i" 0 5 28, +C4<011>;
S_000002988335af00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988335ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883478070 .functor NOT 1, L_0000029883493250, C4<0>, C4<0>, C4<0>;
L_0000029883479030 .functor AND 1, L_0000029883478070, L_0000029883493570, C4<1>, C4<1>;
L_0000029883478700 .functor NOT 1, L_0000029883493250, C4<0>, C4<0>, C4<0>;
L_0000029883478310 .functor AND 1, L_0000029883478700, L_0000029883492850, C4<1>, C4<1>;
L_0000029883478380 .functor OR 1, L_0000029883479030, L_0000029883478310, C4<0>, C4<0>;
L_0000029883478a80 .functor AND 1, L_0000029883493570, L_0000029883492850, C4<1>, C4<1>;
L_00000298834783f0 .functor OR 1, L_0000029883478380, L_0000029883478a80, C4<0>, C4<0>;
L_00000298834792d0 .functor XOR 1, L_0000029883493250, L_0000029883493570, C4<0>, C4<0>;
L_0000029883479650 .functor XOR 1, L_00000298834792d0, L_0000029883492850, C4<0>, C4<0>;
v0000029883383260_0 .net "Debe", 0 0, L_00000298834783f0;  1 drivers
v0000029883383800_0 .net "Din", 0 0, L_0000029883492850;  1 drivers
v0000029883383bc0_0 .net "Dout", 0 0, L_0000029883479650;  1 drivers
v0000029883382540_0 .net "Ri", 0 0, L_0000029883493570;  1 drivers
v0000029883382ae0_0 .net "Si", 0 0, L_0000029883493250;  1 drivers
v0000029883381a00_0 .net *"_ivl_0", 0 0, L_0000029883478070;  1 drivers
v0000029883382900_0 .net *"_ivl_10", 0 0, L_0000029883478a80;  1 drivers
v0000029883383e40_0 .net *"_ivl_14", 0 0, L_00000298834792d0;  1 drivers
v0000029883382040_0 .net *"_ivl_2", 0 0, L_0000029883479030;  1 drivers
v0000029883382e00_0 .net *"_ivl_4", 0 0, L_0000029883478700;  1 drivers
v0000029883381e60_0 .net *"_ivl_6", 0 0, L_0000029883478310;  1 drivers
v0000029883384020_0 .net *"_ivl_8", 0 0, L_0000029883478380;  1 drivers
S_000002988339cf50 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000002988335a280;
 .timescale -9 -12;
P_00000298831a9220 .param/l "i" 0 5 28, +C4<0100>;
S_000002988339be20 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339cf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883478bd0 .functor NOT 1, L_00000298834928f0, C4<0>, C4<0>, C4<0>;
L_0000029883478fc0 .functor AND 1, L_0000029883478bd0, L_0000029883492b70, C4<1>, C4<1>;
L_0000029883479570 .functor NOT 1, L_00000298834928f0, C4<0>, C4<0>, C4<0>;
L_0000029883478460 .functor AND 1, L_0000029883479570, L_0000029883493890, C4<1>, C4<1>;
L_0000029883479730 .functor OR 1, L_0000029883478fc0, L_0000029883478460, C4<0>, C4<0>;
L_00000298834793b0 .functor AND 1, L_0000029883492b70, L_0000029883493890, C4<1>, C4<1>;
L_0000029883478c40 .functor OR 1, L_0000029883479730, L_00000298834793b0, C4<0>, C4<0>;
L_0000029883478d20 .functor XOR 1, L_00000298834928f0, L_0000029883492b70, C4<0>, C4<0>;
L_0000029883478d90 .functor XOR 1, L_0000029883478d20, L_0000029883493890, C4<0>, C4<0>;
v0000029883383c60_0 .net "Debe", 0 0, L_0000029883478c40;  1 drivers
v0000029883382680_0 .net "Din", 0 0, L_0000029883493890;  1 drivers
v00000298833820e0_0 .net "Dout", 0 0, L_0000029883478d90;  1 drivers
v0000029883382c20_0 .net "Ri", 0 0, L_0000029883492b70;  1 drivers
v0000029883382860_0 .net "Si", 0 0, L_00000298834928f0;  1 drivers
v0000029883383300_0 .net *"_ivl_0", 0 0, L_0000029883478bd0;  1 drivers
v0000029883383a80_0 .net *"_ivl_10", 0 0, L_00000298834793b0;  1 drivers
v00000298833831c0_0 .net *"_ivl_14", 0 0, L_0000029883478d20;  1 drivers
v00000298833827c0_0 .net *"_ivl_2", 0 0, L_0000029883478fc0;  1 drivers
v0000029883382180_0 .net *"_ivl_4", 0 0, L_0000029883479570;  1 drivers
v0000029883381960_0 .net *"_ivl_6", 0 0, L_0000029883478460;  1 drivers
v0000029883382ea0_0 .net *"_ivl_8", 0 0, L_0000029883479730;  1 drivers
S_000002988339e080 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000002988335a280;
 .timescale -9 -12;
P_00000298831a9fe0 .param/l "i" 0 5 28, +C4<0101>;
S_000002988339da40 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339e080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883478af0 .functor NOT 1, L_0000029883492cb0, C4<0>, C4<0>, C4<0>;
L_0000029883478e00 .functor AND 1, L_0000029883478af0, L_0000029883493750, C4<1>, C4<1>;
L_0000029883479420 .functor NOT 1, L_0000029883492cb0, C4<0>, C4<0>, C4<0>;
L_0000029883478ee0 .functor AND 1, L_0000029883479420, L_0000029883493930, C4<1>, C4<1>;
L_0000029883478f50 .functor OR 1, L_0000029883478e00, L_0000029883478ee0, C4<0>, C4<0>;
L_00000298834790a0 .functor AND 1, L_0000029883493750, L_0000029883493930, C4<1>, C4<1>;
L_0000029883479110 .functor OR 1, L_0000029883478f50, L_00000298834790a0, C4<0>, C4<0>;
L_00000298834796c0 .functor XOR 1, L_0000029883492cb0, L_0000029883493750, C4<0>, C4<0>;
L_0000029883479180 .functor XOR 1, L_00000298834796c0, L_0000029883493930, C4<0>, C4<0>;
v0000029883383da0_0 .net "Debe", 0 0, L_0000029883479110;  1 drivers
v0000029883382f40_0 .net "Din", 0 0, L_0000029883493930;  1 drivers
v00000298833838a0_0 .net "Dout", 0 0, L_0000029883479180;  1 drivers
v00000298833833a0_0 .net "Ri", 0 0, L_0000029883493750;  1 drivers
v0000029883382220_0 .net "Si", 0 0, L_0000029883492cb0;  1 drivers
v0000029883381aa0_0 .net *"_ivl_0", 0 0, L_0000029883478af0;  1 drivers
v0000029883383120_0 .net *"_ivl_10", 0 0, L_00000298834790a0;  1 drivers
v0000029883381fa0_0 .net *"_ivl_14", 0 0, L_00000298834796c0;  1 drivers
v0000029883382a40_0 .net *"_ivl_2", 0 0, L_0000029883478e00;  1 drivers
v00000298833822c0_0 .net *"_ivl_4", 0 0, L_0000029883479420;  1 drivers
v00000298833825e0_0 .net *"_ivl_6", 0 0, L_0000029883478ee0;  1 drivers
v00000298833834e0_0 .net *"_ivl_8", 0 0, L_0000029883478f50;  1 drivers
S_000002988339d0e0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000002988335a280;
 .timescale -9 -12;
P_00000298831aa120 .param/l "i" 0 5 28, +C4<0110>;
S_000002988339ab60 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339d0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834795e0 .functor NOT 1, L_0000029883495190, C4<0>, C4<0>, C4<0>;
L_0000029883477d60 .functor AND 1, L_00000298834795e0, L_00000298834939d0, C4<1>, C4<1>;
L_000002988347b250 .functor NOT 1, L_0000029883495190, C4<0>, C4<0>, C4<0>;
L_0000029883479c70 .functor AND 1, L_000002988347b250, L_0000029883495a50, C4<1>, C4<1>;
L_000002988347b2c0 .functor OR 1, L_0000029883477d60, L_0000029883479c70, C4<0>, C4<0>;
L_0000029883479ce0 .functor AND 1, L_00000298834939d0, L_0000029883495a50, C4<1>, C4<1>;
L_000002988347b020 .functor OR 1, L_000002988347b2c0, L_0000029883479ce0, C4<0>, C4<0>;
L_000002988347b090 .functor XOR 1, L_0000029883495190, L_00000298834939d0, C4<0>, C4<0>;
L_000002988347aae0 .functor XOR 1, L_000002988347b090, L_0000029883495a50, C4<0>, C4<0>;
v0000029883382720_0 .net "Debe", 0 0, L_000002988347b020;  1 drivers
v0000029883381be0_0 .net "Din", 0 0, L_0000029883495a50;  1 drivers
v0000029883382b80_0 .net "Dout", 0 0, L_000002988347aae0;  1 drivers
v0000029883381c80_0 .net "Ri", 0 0, L_00000298834939d0;  1 drivers
v0000029883382cc0_0 .net "Si", 0 0, L_0000029883495190;  1 drivers
v0000029883383080_0 .net *"_ivl_0", 0 0, L_00000298834795e0;  1 drivers
v0000029883383440_0 .net *"_ivl_10", 0 0, L_0000029883479ce0;  1 drivers
v0000029883381d20_0 .net *"_ivl_14", 0 0, L_000002988347b090;  1 drivers
v0000029883382fe0_0 .net *"_ivl_2", 0 0, L_0000029883477d60;  1 drivers
v0000029883383580_0 .net *"_ivl_4", 0 0, L_000002988347b250;  1 drivers
v0000029883383620_0 .net *"_ivl_6", 0 0, L_0000029883479c70;  1 drivers
v00000298833836c0_0 .net *"_ivl_8", 0 0, L_000002988347b2c0;  1 drivers
S_000002988339dbd0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000002988335a280;
 .timescale -9 -12;
P_00000298831aa060 .param/l "i" 0 5 28, +C4<0111>;
S_000002988339c2d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339dbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347a370 .functor NOT 1, L_0000029883494790, C4<0>, C4<0>, C4<0>;
L_000002988347afb0 .functor AND 1, L_000002988347a370, L_00000298834952d0, C4<1>, C4<1>;
L_0000029883479e30 .functor NOT 1, L_0000029883494790, C4<0>, C4<0>, C4<0>;
L_000002988347a0d0 .functor AND 1, L_0000029883479e30, L_0000029883494970, C4<1>, C4<1>;
L_000002988347aca0 .functor OR 1, L_000002988347afb0, L_000002988347a0d0, C4<0>, C4<0>;
L_0000029883479d50 .functor AND 1, L_00000298834952d0, L_0000029883494970, C4<1>, C4<1>;
L_000002988347ae60 .functor OR 1, L_000002988347aca0, L_0000029883479d50, C4<0>, C4<0>;
L_00000298834799d0 .functor XOR 1, L_0000029883494790, L_00000298834952d0, C4<0>, C4<0>;
L_0000029883479b20 .functor XOR 1, L_00000298834799d0, L_0000029883494970, C4<0>, C4<0>;
v0000029883382360_0 .net "Debe", 0 0, L_000002988347ae60;  1 drivers
v0000029883382400_0 .net "Din", 0 0, L_0000029883494970;  1 drivers
v0000029883381dc0_0 .net "Dout", 0 0, L_0000029883479b20;  1 drivers
v0000029883383760_0 .net "Ri", 0 0, L_00000298834952d0;  1 drivers
v0000029883383940_0 .net "Si", 0 0, L_0000029883494790;  1 drivers
v0000029883381f00_0 .net *"_ivl_0", 0 0, L_000002988347a370;  1 drivers
v00000298833839e0_0 .net *"_ivl_10", 0 0, L_0000029883479d50;  1 drivers
v0000029883383b20_0 .net *"_ivl_14", 0 0, L_00000298834799d0;  1 drivers
v0000029883386500_0 .net *"_ivl_2", 0 0, L_000002988347afb0;  1 drivers
v00000298833845c0_0 .net *"_ivl_4", 0 0, L_0000029883479e30;  1 drivers
v00000298833856a0_0 .net *"_ivl_6", 0 0, L_000002988347a0d0;  1 drivers
v00000298833866e0_0 .net *"_ivl_8", 0 0, L_000002988347aca0;  1 drivers
S_000002988339c140 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_000002988332ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_0000029883331bb0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_0000029883331be8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_0000029883331c20 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v00000298833868c0_0 .net "Debe", 8 0, L_0000029883496130;  1 drivers
v00000298833874a0_0 .net "F", 7 0, L_0000029883495690;  alias, 1 drivers
v0000029883387e00_0 .net "R", 7 0, L_0000029883493e30;  alias, 1 drivers
v0000029883386960_0 .net "S", 7 0, L_00000298834934d0;  alias, 1 drivers
L_00000298833f7108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029883386a00_0 .net/2u *"_ivl_60", 0 0, L_00000298833f7108;  1 drivers
L_00000298834946f0 .part L_00000298834934d0, 0, 1;
L_0000029883495d70 .part L_0000029883493e30, 0, 1;
L_0000029883495c30 .part L_0000029883496130, 0, 1;
L_0000029883495410 .part L_00000298834934d0, 1, 1;
L_0000029883494bf0 .part L_0000029883493e30, 1, 1;
L_00000298834948d0 .part L_0000029883496130, 1, 1;
L_0000029883495cd0 .part L_00000298834934d0, 2, 1;
L_0000029883495af0 .part L_0000029883493e30, 2, 1;
L_0000029883494e70 .part L_0000029883496130, 2, 1;
L_00000298834954b0 .part L_00000298834934d0, 3, 1;
L_0000029883495550 .part L_0000029883493e30, 3, 1;
L_0000029883494010 .part L_0000029883496130, 3, 1;
L_0000029883494150 .part L_00000298834934d0, 4, 1;
L_00000298834957d0 .part L_0000029883493e30, 4, 1;
L_0000029883494650 .part L_0000029883496130, 4, 1;
L_0000029883494c90 .part L_00000298834934d0, 5, 1;
L_0000029883494a10 .part L_0000029883493e30, 5, 1;
L_0000029883495e10 .part L_0000029883496130, 5, 1;
L_0000029883494dd0 .part L_00000298834934d0, 6, 1;
L_00000298834950f0 .part L_0000029883493e30, 6, 1;
L_0000029883495730 .part L_0000029883496130, 6, 1;
L_00000298834940b0 .part L_00000298834934d0, 7, 1;
L_0000029883495eb0 .part L_0000029883493e30, 7, 1;
L_00000298834955f0 .part L_0000029883496130, 7, 1;
LS_0000029883495690_0_0 .concat8 [ 1 1 1 1], L_000002988347ac30, L_000002988347a8b0, L_0000029883479ff0, L_000002988347a220;
LS_0000029883495690_0_4 .concat8 [ 1 1 1 1], L_000002988347ad80, L_00000298834ba4b0, L_00000298834ba210, L_00000298834b99c0;
L_0000029883495690 .concat8 [ 4 4 0 0], LS_0000029883495690_0_0, LS_0000029883495690_0_4;
LS_0000029883496130_0_0 .concat8 [ 1 1 1 1], L_00000298833f7108, L_000002988347a840, L_000002988347ad10, L_0000029883479f80;
LS_0000029883496130_0_4 .concat8 [ 1 1 1 1], L_000002988347aed0, L_000002988347abc0, L_00000298834baf30, L_00000298834bae50;
LS_0000029883496130_0_8 .concat8 [ 1 0 0 0], L_00000298834b96b0;
L_0000029883496130 .concat8 [ 4 4 1 0], LS_0000029883496130_0_0, LS_0000029883496130_0_4, LS_0000029883496130_0_8;
S_000002988339c910 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000002988339c140;
 .timescale -9 -12;
P_00000298831a94e0 .param/l "i" 0 5 28, +C4<00>;
S_000002988339c460 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339c910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883479ea0 .functor NOT 1, L_00000298834946f0, C4<0>, C4<0>, C4<0>;
L_00000298834798f0 .functor AND 1, L_0000029883479ea0, L_0000029883495d70, C4<1>, C4<1>;
L_0000029883479dc0 .functor NOT 1, L_00000298834946f0, C4<0>, C4<0>, C4<0>;
L_000002988347a760 .functor AND 1, L_0000029883479dc0, L_0000029883495c30, C4<1>, C4<1>;
L_000002988347aa70 .functor OR 1, L_00000298834798f0, L_000002988347a760, C4<0>, C4<0>;
L_000002988347a140 .functor AND 1, L_0000029883495d70, L_0000029883495c30, C4<1>, C4<1>;
L_000002988347a840 .functor OR 1, L_000002988347aa70, L_000002988347a140, C4<0>, C4<0>;
L_0000029883479f10 .functor XOR 1, L_00000298834946f0, L_0000029883495d70, C4<0>, C4<0>;
L_000002988347ac30 .functor XOR 1, L_0000029883479f10, L_0000029883495c30, C4<0>, C4<0>;
v00000298833865a0_0 .net "Debe", 0 0, L_000002988347a840;  1 drivers
v0000029883385ce0_0 .net "Din", 0 0, L_0000029883495c30;  1 drivers
v0000029883384fc0_0 .net "Dout", 0 0, L_000002988347ac30;  1 drivers
v0000029883384660_0 .net "Ri", 0 0, L_0000029883495d70;  1 drivers
v0000029883385d80_0 .net "Si", 0 0, L_00000298834946f0;  1 drivers
v00000298833852e0_0 .net *"_ivl_0", 0 0, L_0000029883479ea0;  1 drivers
v0000029883384160_0 .net *"_ivl_10", 0 0, L_000002988347a140;  1 drivers
v00000298833842a0_0 .net *"_ivl_14", 0 0, L_0000029883479f10;  1 drivers
v0000029883386140_0 .net *"_ivl_2", 0 0, L_00000298834798f0;  1 drivers
v0000029883384e80_0 .net *"_ivl_4", 0 0, L_0000029883479dc0;  1 drivers
v00000298833848e0_0 .net *"_ivl_6", 0 0, L_000002988347a760;  1 drivers
v0000029883385420_0 .net *"_ivl_8", 0 0, L_000002988347aa70;  1 drivers
S_000002988339dd60 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000002988339c140;
 .timescale -9 -12;
P_00000298831aa160 .param/l "i" 0 5 28, +C4<01>;
S_000002988339a9d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347b100 .functor NOT 1, L_0000029883495410, C4<0>, C4<0>, C4<0>;
L_000002988347a3e0 .functor AND 1, L_000002988347b100, L_0000029883494bf0, C4<1>, C4<1>;
L_000002988347a990 .functor NOT 1, L_0000029883495410, C4<0>, C4<0>, C4<0>;
L_000002988347b3a0 .functor AND 1, L_000002988347a990, L_00000298834948d0, C4<1>, C4<1>;
L_000002988347aa00 .functor OR 1, L_000002988347a3e0, L_000002988347b3a0, C4<0>, C4<0>;
L_000002988347b330 .functor AND 1, L_0000029883494bf0, L_00000298834948d0, C4<1>, C4<1>;
L_000002988347ad10 .functor OR 1, L_000002988347aa00, L_000002988347b330, C4<0>, C4<0>;
L_000002988347adf0 .functor XOR 1, L_0000029883495410, L_0000029883494bf0, C4<0>, C4<0>;
L_000002988347a8b0 .functor XOR 1, L_000002988347adf0, L_00000298834948d0, C4<0>, C4<0>;
v00000298833860a0_0 .net "Debe", 0 0, L_000002988347ad10;  1 drivers
v0000029883384ca0_0 .net "Din", 0 0, L_00000298834948d0;  1 drivers
v0000029883385100_0 .net "Dout", 0 0, L_000002988347a8b0;  1 drivers
v0000029883385560_0 .net "Ri", 0 0, L_0000029883494bf0;  1 drivers
v0000029883386820_0 .net "Si", 0 0, L_0000029883495410;  1 drivers
v00000298833851a0_0 .net *"_ivl_0", 0 0, L_000002988347b100;  1 drivers
v00000298833840c0_0 .net *"_ivl_10", 0 0, L_000002988347b330;  1 drivers
v0000029883384d40_0 .net *"_ivl_14", 0 0, L_000002988347adf0;  1 drivers
v0000029883384340_0 .net *"_ivl_2", 0 0, L_000002988347a3e0;  1 drivers
v0000029883385ec0_0 .net *"_ivl_4", 0 0, L_000002988347a990;  1 drivers
v0000029883384480_0 .net *"_ivl_6", 0 0, L_000002988347b3a0;  1 drivers
v00000298833843e0_0 .net *"_ivl_8", 0 0, L_000002988347aa00;  1 drivers
S_000002988339a520 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000002988339c140;
 .timescale -9 -12;
P_00000298831a91a0 .param/l "i" 0 5 28, +C4<010>;
S_000002988339acf0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_0000029883479b90 .functor NOT 1, L_0000029883495cd0, C4<0>, C4<0>, C4<0>;
L_000002988347b170 .functor AND 1, L_0000029883479b90, L_0000029883495af0, C4<1>, C4<1>;
L_000002988347b410 .functor NOT 1, L_0000029883495cd0, C4<0>, C4<0>, C4<0>;
L_000002988347a920 .functor AND 1, L_000002988347b410, L_0000029883494e70, C4<1>, C4<1>;
L_0000029883479ab0 .functor OR 1, L_000002988347b170, L_000002988347a920, C4<0>, C4<0>;
L_0000029883479c00 .functor AND 1, L_0000029883495af0, L_0000029883494e70, C4<1>, C4<1>;
L_0000029883479f80 .functor OR 1, L_0000029883479ab0, L_0000029883479c00, C4<0>, C4<0>;
L_000002988347a300 .functor XOR 1, L_0000029883495cd0, L_0000029883495af0, C4<0>, C4<0>;
L_0000029883479ff0 .functor XOR 1, L_000002988347a300, L_0000029883494e70, C4<0>, C4<0>;
v0000029883385740_0 .net "Debe", 0 0, L_0000029883479f80;  1 drivers
v0000029883384700_0 .net "Din", 0 0, L_0000029883494e70;  1 drivers
v0000029883385f60_0 .net "Dout", 0 0, L_0000029883479ff0;  1 drivers
v0000029883384520_0 .net "Ri", 0 0, L_0000029883495af0;  1 drivers
v00000298833859c0_0 .net "Si", 0 0, L_0000029883495cd0;  1 drivers
v0000029883386280_0 .net *"_ivl_0", 0 0, L_0000029883479b90;  1 drivers
v0000029883384840_0 .net *"_ivl_10", 0 0, L_0000029883479c00;  1 drivers
v0000029883386000_0 .net *"_ivl_14", 0 0, L_000002988347a300;  1 drivers
v0000029883384b60_0 .net *"_ivl_2", 0 0, L_000002988347b170;  1 drivers
v00000298833861e0_0 .net *"_ivl_4", 0 0, L_000002988347b410;  1 drivers
v00000298833847a0_0 .net *"_ivl_6", 0 0, L_000002988347a920;  1 drivers
v0000029883385240_0 .net *"_ivl_8", 0 0, L_0000029883479ab0;  1 drivers
S_000002988339def0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000002988339c140;
 .timescale -9 -12;
P_00000298831a9260 .param/l "i" 0 5 28, +C4<011>;
S_000002988339cc30 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339def0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347b1e0 .functor NOT 1, L_00000298834954b0, C4<0>, C4<0>, C4<0>;
L_000002988347a1b0 .functor AND 1, L_000002988347b1e0, L_0000029883495550, C4<1>, C4<1>;
L_000002988347a7d0 .functor NOT 1, L_00000298834954b0, C4<0>, C4<0>, C4<0>;
L_000002988347b480 .functor AND 1, L_000002988347a7d0, L_0000029883494010, C4<1>, C4<1>;
L_000002988347a450 .functor OR 1, L_000002988347a1b0, L_000002988347b480, C4<0>, C4<0>;
L_000002988347a060 .functor AND 1, L_0000029883495550, L_0000029883494010, C4<1>, C4<1>;
L_000002988347aed0 .functor OR 1, L_000002988347a450, L_000002988347a060, C4<0>, C4<0>;
L_0000029883479960 .functor XOR 1, L_00000298834954b0, L_0000029883495550, C4<0>, C4<0>;
L_000002988347a220 .functor XOR 1, L_0000029883479960, L_0000029883494010, C4<0>, C4<0>;
v0000029883386320_0 .net "Debe", 0 0, L_000002988347aed0;  1 drivers
v00000298833863c0_0 .net "Din", 0 0, L_0000029883494010;  1 drivers
v00000298833857e0_0 .net "Dout", 0 0, L_000002988347a220;  1 drivers
v0000029883385600_0 .net "Ri", 0 0, L_0000029883495550;  1 drivers
v0000029883384980_0 .net "Si", 0 0, L_00000298834954b0;  1 drivers
v0000029883386460_0 .net *"_ivl_0", 0 0, L_000002988347b1e0;  1 drivers
v0000029883384a20_0 .net *"_ivl_10", 0 0, L_000002988347a060;  1 drivers
v0000029883384ac0_0 .net *"_ivl_14", 0 0, L_0000029883479960;  1 drivers
v0000029883385b00_0 .net *"_ivl_2", 0 0, L_000002988347a1b0;  1 drivers
v0000029883385920_0 .net *"_ivl_4", 0 0, L_000002988347a7d0;  1 drivers
v0000029883384c00_0 .net *"_ivl_6", 0 0, L_000002988347b480;  1 drivers
v0000029883385060_0 .net *"_ivl_8", 0 0, L_000002988347a450;  1 drivers
S_000002988339c5f0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000002988339c140;
 .timescale -9 -12;
P_00000298831a9320 .param/l "i" 0 5 28, +C4<0100>;
S_000002988339a070 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339c5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347a290 .functor NOT 1, L_0000029883494150, C4<0>, C4<0>, C4<0>;
L_000002988347a530 .functor AND 1, L_000002988347a290, L_00000298834957d0, C4<1>, C4<1>;
L_0000029883479a40 .functor NOT 1, L_0000029883494150, C4<0>, C4<0>, C4<0>;
L_000002988347ab50 .functor AND 1, L_0000029883479a40, L_0000029883494650, C4<1>, C4<1>;
L_000002988347a5a0 .functor OR 1, L_000002988347a530, L_000002988347ab50, C4<0>, C4<0>;
L_000002988347a610 .functor AND 1, L_00000298834957d0, L_0000029883494650, C4<1>, C4<1>;
L_000002988347abc0 .functor OR 1, L_000002988347a5a0, L_000002988347a610, C4<0>, C4<0>;
L_000002988347a680 .functor XOR 1, L_0000029883494150, L_00000298834957d0, C4<0>, C4<0>;
L_000002988347ad80 .functor XOR 1, L_000002988347a680, L_0000029883494650, C4<0>, C4<0>;
v0000029883384de0_0 .net "Debe", 0 0, L_000002988347abc0;  1 drivers
v0000029883384f20_0 .net "Din", 0 0, L_0000029883494650;  1 drivers
v00000298833854c0_0 .net "Dout", 0 0, L_000002988347ad80;  1 drivers
v0000029883385880_0 .net "Ri", 0 0, L_00000298834957d0;  1 drivers
v0000029883385ba0_0 .net "Si", 0 0, L_0000029883494150;  1 drivers
v0000029883385c40_0 .net *"_ivl_0", 0 0, L_000002988347a290;  1 drivers
v0000029883385e20_0 .net *"_ivl_10", 0 0, L_000002988347a610;  1 drivers
v0000029883387a40_0 .net *"_ivl_14", 0 0, L_000002988347a680;  1 drivers
v0000029883388080_0 .net *"_ivl_2", 0 0, L_000002988347a530;  1 drivers
v0000029883387540_0 .net *"_ivl_4", 0 0, L_0000029883479a40;  1 drivers
v0000029883388580_0 .net *"_ivl_6", 0 0, L_000002988347ab50;  1 drivers
v0000029883387ae0_0 .net *"_ivl_8", 0 0, L_000002988347a5a0;  1 drivers
S_000002988339b4c0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000002988339c140;
 .timescale -9 -12;
P_00000298831a93e0 .param/l "i" 0 5 28, +C4<0101>;
S_000002988339a6b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339b4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000002988347a4c0 .functor NOT 1, L_0000029883494c90, C4<0>, C4<0>, C4<0>;
L_000002988347a6f0 .functor AND 1, L_000002988347a4c0, L_0000029883494a10, C4<1>, C4<1>;
L_000002988347af40 .functor NOT 1, L_0000029883494c90, C4<0>, C4<0>, C4<0>;
L_0000029883455ba0 .functor AND 1, L_000002988347af40, L_0000029883495e10, C4<1>, C4<1>;
L_00000298834ba8a0 .functor OR 1, L_000002988347a6f0, L_0000029883455ba0, C4<0>, C4<0>;
L_00000298834ba6e0 .functor AND 1, L_0000029883494a10, L_0000029883495e10, C4<1>, C4<1>;
L_00000298834baf30 .functor OR 1, L_00000298834ba8a0, L_00000298834ba6e0, C4<0>, C4<0>;
L_00000298834bac20 .functor XOR 1, L_0000029883494c90, L_0000029883494a10, C4<0>, C4<0>;
L_00000298834ba4b0 .functor XOR 1, L_00000298834bac20, L_0000029883495e10, C4<0>, C4<0>;
v0000029883388da0_0 .net "Debe", 0 0, L_00000298834baf30;  1 drivers
v0000029883388ee0_0 .net "Din", 0 0, L_0000029883495e10;  1 drivers
v0000029883386c80_0 .net "Dout", 0 0, L_00000298834ba4b0;  1 drivers
v0000029883387360_0 .net "Ri", 0 0, L_0000029883494a10;  1 drivers
v0000029883386b40_0 .net "Si", 0 0, L_0000029883494c90;  1 drivers
v0000029883386dc0_0 .net *"_ivl_0", 0 0, L_000002988347a4c0;  1 drivers
v0000029883387ea0_0 .net *"_ivl_10", 0 0, L_00000298834ba6e0;  1 drivers
v0000029883388f80_0 .net *"_ivl_14", 0 0, L_00000298834bac20;  1 drivers
v0000029883386be0_0 .net *"_ivl_2", 0 0, L_000002988347a6f0;  1 drivers
v0000029883387cc0_0 .net *"_ivl_4", 0 0, L_000002988347af40;  1 drivers
v0000029883388e40_0 .net *"_ivl_6", 0 0, L_0000029883455ba0;  1 drivers
v0000029883387b80_0 .net *"_ivl_8", 0 0, L_00000298834ba8a0;  1 drivers
S_000002988339bb00 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000002988339c140;
 .timescale -9 -12;
P_00000298831a9420 .param/l "i" 0 5 28, +C4<0110>;
S_000002988339bc90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834b9f00 .functor NOT 1, L_0000029883494dd0, C4<0>, C4<0>, C4<0>;
L_00000298834b9c60 .functor AND 1, L_00000298834b9f00, L_00000298834950f0, C4<1>, C4<1>;
L_00000298834b94f0 .functor NOT 1, L_0000029883494dd0, C4<0>, C4<0>, C4<0>;
L_00000298834b9cd0 .functor AND 1, L_00000298834b94f0, L_0000029883495730, C4<1>, C4<1>;
L_00000298834b9aa0 .functor OR 1, L_00000298834b9c60, L_00000298834b9cd0, C4<0>, C4<0>;
L_00000298834baad0 .functor AND 1, L_00000298834950f0, L_0000029883495730, C4<1>, C4<1>;
L_00000298834bae50 .functor OR 1, L_00000298834b9aa0, L_00000298834baad0, C4<0>, C4<0>;
L_00000298834b95d0 .functor XOR 1, L_0000029883494dd0, L_00000298834950f0, C4<0>, C4<0>;
L_00000298834ba210 .functor XOR 1, L_00000298834b95d0, L_0000029883495730, C4<0>, C4<0>;
v0000029883388620_0 .net "Debe", 0 0, L_00000298834bae50;  1 drivers
v00000298833883a0_0 .net "Din", 0 0, L_0000029883495730;  1 drivers
v00000298833877c0_0 .net "Dout", 0 0, L_00000298834ba210;  1 drivers
v0000029883388bc0_0 .net "Ri", 0 0, L_00000298834950f0;  1 drivers
v0000029883388940_0 .net "Si", 0 0, L_0000029883494dd0;  1 drivers
v00000298833889e0_0 .net *"_ivl_0", 0 0, L_00000298834b9f00;  1 drivers
v00000298833875e0_0 .net *"_ivl_10", 0 0, L_00000298834baad0;  1 drivers
v0000029883387d60_0 .net *"_ivl_14", 0 0, L_00000298834b95d0;  1 drivers
v0000029883386e60_0 .net *"_ivl_2", 0 0, L_00000298834b9c60;  1 drivers
v00000298833872c0_0 .net *"_ivl_4", 0 0, L_00000298834b94f0;  1 drivers
v0000029883386d20_0 .net *"_ivl_6", 0 0, L_00000298834b9cd0;  1 drivers
v0000029883386f00_0 .net *"_ivl_8", 0 0, L_00000298834b9aa0;  1 drivers
S_000002988339a200 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000002988339c140;
 .timescale -9 -12;
P_00000298831aa1e0 .param/l "i" 0 5 28, +C4<0111>;
S_000002988339e210 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000002988339a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000298834ba670 .functor NOT 1, L_00000298834940b0, C4<0>, C4<0>, C4<0>;
L_00000298834b9b10 .functor AND 1, L_00000298834ba670, L_0000029883495eb0, C4<1>, C4<1>;
L_00000298834b9f70 .functor NOT 1, L_00000298834940b0, C4<0>, C4<0>, C4<0>;
L_00000298834b9d40 .functor AND 1, L_00000298834b9f70, L_00000298834955f0, C4<1>, C4<1>;
L_00000298834b9560 .functor OR 1, L_00000298834b9b10, L_00000298834b9d40, C4<0>, C4<0>;
L_00000298834bade0 .functor AND 1, L_0000029883495eb0, L_00000298834955f0, C4<1>, C4<1>;
L_00000298834b96b0 .functor OR 1, L_00000298834b9560, L_00000298834bade0, C4<0>, C4<0>;
L_00000298834b9bf0 .functor XOR 1, L_00000298834940b0, L_0000029883495eb0, C4<0>, C4<0>;
L_00000298834b99c0 .functor XOR 1, L_00000298834b9bf0, L_00000298834955f0, C4<0>, C4<0>;
v0000029883388d00_0 .net "Debe", 0 0, L_00000298834b96b0;  1 drivers
v0000029883387fe0_0 .net "Din", 0 0, L_00000298834955f0;  1 drivers
v0000029883387860_0 .net "Dout", 0 0, L_00000298834b99c0;  1 drivers
v0000029883388260_0 .net "Ri", 0 0, L_0000029883495eb0;  1 drivers
v0000029883389020_0 .net "Si", 0 0, L_00000298834940b0;  1 drivers
v0000029883386fa0_0 .net *"_ivl_0", 0 0, L_00000298834ba670;  1 drivers
v0000029883388300_0 .net *"_ivl_10", 0 0, L_00000298834bade0;  1 drivers
v0000029883388b20_0 .net *"_ivl_14", 0 0, L_00000298834b9bf0;  1 drivers
v0000029883387040_0 .net *"_ivl_2", 0 0, L_00000298834b9b10;  1 drivers
v00000298833884e0_0 .net *"_ivl_4", 0 0, L_00000298834b9f70;  1 drivers
v0000029883387f40_0 .net *"_ivl_6", 0 0, L_00000298834b9d40;  1 drivers
v0000029883388a80_0 .net *"_ivl_8", 0 0, L_00000298834b9560;  1 drivers
S_000002988339e3a0 .scope module, "inf_det_R" "is_inf_detector" 4 110, 8 68 0, S_00000298832628f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_0000029883331370 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_00000298833313a8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_00000298833313e0 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_00000298834d90d0 .functor NOT 1, L_00000298834ab3f0, C4<0>, C4<0>, C4<0>;
L_00000298834d8dc0 .functor AND 1, L_00000298834d90d0, L_00000298834ac570, C4<1>, C4<1>;
L_00000298834d88f0 .functor AND 1, L_00000298834d8dc0, L_00000298834ace30, C4<1>, C4<1>;
L_00000298834d8f80 .functor AND 1, L_00000298834ab3f0, L_00000298834ac610, C4<1>, C4<1>;
L_00000298834d8b20 .functor AND 1, L_00000298834d8f80, L_00000298834ac110, C4<1>, C4<1>;
v000002988338ab00_0 .net "Exp", 7 0, L_00000298834ac430;  1 drivers
v000002988338cd60_0 .net "Man", 22 0, L_00000298834ab8f0;  1 drivers
v000002988338d580_0 .net *"_ivl_10", 0 0, L_00000298834d8dc0;  1 drivers
v000002988338ca40_0 .net *"_ivl_13", 0 0, L_00000298834ace30;  1 drivers
v000002988338d440_0 .net *"_ivl_17", 0 0, L_00000298834ac610;  1 drivers
v000002988338d3a0_0 .net *"_ivl_18", 0 0, L_00000298834d8f80;  1 drivers
v000002988338d6c0_0 .net *"_ivl_21", 0 0, L_00000298834ac110;  1 drivers
v000002988338bbe0_0 .net *"_ivl_6", 0 0, L_00000298834d90d0;  1 drivers
v000002988338d4e0_0 .net *"_ivl_9", 0 0, L_00000298834ac570;  1 drivers
v000002988338bc80_0 .net "is_negInf", 0 0, L_00000298834d8b20;  alias, 1 drivers
v000002988338dda0_0 .net "is_posInf", 0 0, L_00000298834d88f0;  alias, 1 drivers
v000002988338c540_0 .net "sign", 0 0, L_00000298834ab3f0;  1 drivers
v000002988338de40_0 .net "value", 31 0, v00000298833930c0_0;  alias, 1 drivers
L_00000298834ab3f0 .part v00000298833930c0_0, 31, 1;
L_00000298834ac430 .part v00000298833930c0_0, 23, 8;
L_00000298834ab8f0 .part v00000298833930c0_0, 0, 23;
L_00000298834ac570 .reduce/and L_00000298834ac430;
L_00000298834ace30 .reduce/nor L_00000298834ab8f0;
L_00000298834ac610 .reduce/and L_00000298834ac430;
L_00000298834ac110 .reduce/nor L_00000298834ab8f0;
S_000002988339d400 .scope module, "inf_det_S" "is_inf_detector" 4 102, 8 68 0, S_00000298832628f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_0000029883331420 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_0000029883331458 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_0000029883331490 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_00000298834d86c0 .functor NOT 1, L_00000298834abdf0, C4<0>, C4<0>, C4<0>;
L_00000298834d9300 .functor AND 1, L_00000298834d86c0, L_00000298834aadb0, C4<1>, C4<1>;
L_00000298834d8ce0 .functor AND 1, L_00000298834d9300, L_00000298834acd90, C4<1>, C4<1>;
L_00000298834d9920 .functor AND 1, L_00000298834abdf0, L_00000298834aac70, C4<1>, C4<1>;
L_00000298834d8e30 .functor AND 1, L_00000298834d9920, L_00000298834accf0, C4<1>, C4<1>;
v000002988338ba00_0 .net "Exp", 7 0, L_00000298834ac2f0;  1 drivers
v000002988338d760_0 .net "Man", 22 0, L_00000298834aae50;  1 drivers
v000002988338baa0_0 .net *"_ivl_10", 0 0, L_00000298834d9300;  1 drivers
v000002988338cb80_0 .net *"_ivl_13", 0 0, L_00000298834acd90;  1 drivers
v000002988338bb40_0 .net *"_ivl_17", 0 0, L_00000298834aac70;  1 drivers
v000002988338c400_0 .net *"_ivl_18", 0 0, L_00000298834d9920;  1 drivers
v000002988338dee0_0 .net *"_ivl_21", 0 0, L_00000298834accf0;  1 drivers
v000002988338c360_0 .net *"_ivl_6", 0 0, L_00000298834d86c0;  1 drivers
v000002988338bd20_0 .net *"_ivl_9", 0 0, L_00000298834aadb0;  1 drivers
v000002988338c7c0_0 .net "is_negInf", 0 0, L_00000298834d8e30;  alias, 1 drivers
v000002988338cae0_0 .net "is_posInf", 0 0, L_00000298834d8ce0;  alias, 1 drivers
v000002988338dbc0_0 .net "sign", 0 0, L_00000298834abdf0;  1 drivers
v000002988338cf40_0 .net "value", 31 0, v0000029883393480_0;  alias, 1 drivers
L_00000298834abdf0 .part v0000029883393480_0, 31, 1;
L_00000298834ac2f0 .part v0000029883393480_0, 23, 8;
L_00000298834aae50 .part v0000029883393480_0, 0, 23;
L_00000298834aadb0 .reduce/and L_00000298834ac2f0;
L_00000298834acd90 .reduce/nor L_00000298834aae50;
L_00000298834aac70 .reduce/and L_00000298834ac2f0;
L_00000298834accf0 .reduce/nor L_00000298834aae50;
S_000002988339a390 .scope module, "inv_val_1" "is_invalid_val" 4 121, 8 51 0, S_00000298832628f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_00000298833316e0 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_0000029883331718 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_0000029883331750 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_00000298834d80a0 .functor AND 1, L_00000298834aced0, L_00000298834ab710, C4<1>, C4<1>;
v000002988338c4a0_0 .net "Exp", 7 0, L_00000298834aa950;  1 drivers
v000002988338df80_0 .net "InvalidVal", 0 0, L_00000298834d80a0;  alias, 1 drivers
v000002988338c180_0 .net "Man", 22 0, L_00000298834ab350;  1 drivers
v000002988338bdc0_0 .net *"_ivl_7", 0 0, L_00000298834aced0;  1 drivers
v000002988338cc20_0 .net *"_ivl_9", 0 0, L_00000298834ab710;  1 drivers
v000002988338ccc0_0 .net "sign", 0 0, L_00000298834ab670;  1 drivers
v000002988338b960_0 .net "value", 31 0, v0000029883393480_0;  alias, 1 drivers
L_00000298834ab670 .part v0000029883393480_0, 31, 1;
L_00000298834aa950 .part v0000029883393480_0, 23, 8;
L_00000298834ab350 .part v0000029883393480_0, 0, 23;
L_00000298834aced0 .reduce/and L_00000298834aa950;
L_00000298834ab710 .reduce/or L_00000298834ab350;
S_000002988339a840 .scope module, "inv_val_2" "is_invalid_val" 4 122, 8 51 0, S_00000298832628f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_0000029883331840 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_0000029883331878 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_00000298833318b0 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_00000298834d9370 .functor AND 1, L_00000298834ac750, L_00000298834ab490, C4<1>, C4<1>;
v000002988338be60_0 .net "Exp", 7 0, L_00000298834aaef0;  1 drivers
v000002988338d260_0 .net "InvalidVal", 0 0, L_00000298834d9370;  alias, 1 drivers
v000002988338da80_0 .net "Man", 22 0, L_00000298834ac6b0;  1 drivers
v000002988338ce00_0 .net *"_ivl_7", 0 0, L_00000298834ac750;  1 drivers
v000002988338c860_0 .net *"_ivl_9", 0 0, L_00000298834ab490;  1 drivers
v000002988338bf00_0 .net "sign", 0 0, L_00000298834abe90;  1 drivers
v000002988338bfa0_0 .net "value", 31 0, v00000298833930c0_0;  alias, 1 drivers
L_00000298834abe90 .part v00000298833930c0_0, 31, 1;
L_00000298834aaef0 .part v00000298833930c0_0, 23, 8;
L_00000298834ac6b0 .part v00000298833930c0_0, 0, 23;
L_00000298834ac750 .reduce/and L_00000298834aaef0;
L_00000298834ab490 .reduce/or L_00000298834ac6b0;
S_000002988339c780 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_00000298832628f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 32 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_00000298833319a0 .param/l "BS" 0 10 76, +C4<00000000000000000000000000011111>;
P_00000298833319d8 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000111>;
P_0000029883331a10 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000010110>;
L_00000298831db760 .functor XOR 1, L_0000029883393fc0, L_0000029883393de0, C4<0>, C4<0>;
L_00000298831db370 .functor BUFZ 1, v0000029883390f00_0, C4<0>, C4<0>, C4<0>;
L_00000298831db680 .functor BUFZ 1, v0000029883392d00_0, C4<0>, C4<0>, C4<0>;
L_00000298831db7d0 .functor BUFZ 1, v00000298833919a0_0, C4<0>, C4<0>, C4<0>;
v000002988338e700_0 .net "a", 31 0, v0000029883393480_0;  alias, 1 drivers
v0000029883390320_0 .net "a_denorm", 0 0, L_00000298831dab20;  1 drivers
v0000029883390780_0 .net "a_inf", 0 0, L_00000298831dab90;  1 drivers
v000002988338e8e0_0 .net "a_nan", 0 0, L_00000298831dac70;  1 drivers
v000002988338fd80_0 .net "a_normal", 0 0, L_00000298831da960;  1 drivers
v0000029883390000_0 .net "a_sign", 0 0, L_0000029883393fc0;  1 drivers
v000002988338ef20_0 .net "a_zero", 0 0, L_00000298831db0d0;  1 drivers
v000002988338e520_0 .net "b", 31 0, v00000298833930c0_0;  alias, 1 drivers
v0000029883390820_0 .net "b_denorm", 0 0, L_00000298831db6f0;  1 drivers
v000002988338fe20_0 .net "b_inf", 0 0, L_00000298831dbbc0;  1 drivers
v00000298833901e0_0 .net "b_nan", 0 0, L_00000298831dbe60;  1 drivers
v000002988338f1a0_0 .net "b_normal", 0 0, L_00000298831dba00;  1 drivers
v00000298833903c0_0 .net "b_sign", 0 0, L_0000029883393de0;  1 drivers
v000002988338e0c0_0 .net "b_zero", 0 0, L_00000298831d9850;  1 drivers
v0000029883392580_0 .net "div_by_zero", 0 0, L_00000298831db7d0;  alias, 1 drivers
v00000298833919a0_0 .var "div_zero", 0 0;
v0000029883392d00_0 .var "invalid", 0 0;
v00000298833929e0_0 .net "invalid_op", 0 0, L_00000298831db680;  alias, 1 drivers
v0000029883390f00_0 .var "is_special", 0 0;
v0000029883392da0_0 .net "is_special_case", 0 0, L_00000298831db370;  alias, 1 drivers
v0000029883392260_0 .net "neg_inf", 31 0, L_00000298834d93e0;  1 drivers
v0000029883391680_0 .net "neg_zero", 31 0, L_00000298834d91b0;  1 drivers
v00000298833928a0_0 .net "op", 1 0, v0000029883395820_0;  alias, 1 drivers
v0000029883391220_0 .net "pos_inf", 31 0, L_00000298834d8c70;  1 drivers
v0000029883391900_0 .net "pos_zero", 31 0, L_00000298834d8650;  1 drivers
v0000029883390be0_0 .net "qnan", 31 0, L_00000298834d9450;  1 drivers
v00000298833914a0_0 .var "result", 31 0;
v00000298833921c0_0 .net "result_sign", 0 0, L_00000298831db760;  1 drivers
v00000298833912c0_0 .net "signed_inf_a", 31 0, L_0000029883395140;  1 drivers
v0000029883391540_0 .net "signed_zero_a", 31 0, L_0000029883394920;  1 drivers
v0000029883391360_0 .net "snan", 31 0, L_00000298834d7e70;  1 drivers
v0000029883390d20_0 .net "special_result", 31 0, v00000298833914a0_0;  alias, 1 drivers
E_00000298831aafe0/0 .event anyedge, v000002988338c9a0_0, v000002988338ed40_0, v000002988338f240_0, v00000298833928a0_0;
E_00000298831aafe0/1 .event anyedge, v000002988338dd00_0, v000002988338e660_0, v00000298833900a0_0, v000002988338ff60_0;
E_00000298831aafe0/2 .event anyedge, v000002988338e160_0, v00000298832fb180_0, v00000298832fa8c0_0, v000002988338e2a0_0;
E_00000298831aafe0/3 .event anyedge, v00000298833906e0_0, v00000298833905a0_0, v000002988338fa60_0, v000002988338c720_0;
E_00000298831aafe0/4 .event anyedge, v000002988338e7a0_0, v00000298833921c0_0, v000002988338ee80_0, v000002988338e980_0;
E_00000298831aafe0 .event/or E_00000298831aafe0/0, E_00000298831aafe0/1, E_00000298831aafe0/2, E_00000298831aafe0/3, E_00000298831aafe0/4;
S_000002988339b7e0 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_000002988339c780;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_00000298833312c0 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_00000298833312f8 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_0000029883331330 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_00000298831db0d0 .functor AND 1, L_00000298833953c0, L_0000029883393660, C4<1>, C4<1>;
L_00000298831dab20 .functor AND 1, L_0000029883394d80, L_0000029883393ac0, C4<1>, C4<1>;
L_00000298831da960 .functor AND 1, L_0000029883393700, L_0000029883393840, C4<1>, C4<1>;
L_00000298831dab90 .functor AND 1, L_0000029883393980, L_0000029883393c00, C4<1>, C4<1>;
L_00000298831dac70 .functor AND 1, L_0000029883394e20, L_0000029883393ca0, C4<1>, C4<1>;
L_00000298833f6070 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988338d300_0 .net/2u *"_ivl_10", 22 0, L_00000298833f6070;  1 drivers
v000002988338d120_0 .net *"_ivl_12", 0 0, L_0000029883393660;  1 drivers
L_00000298833f60b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002988338c040_0 .net/2u *"_ivl_16", 7 0, L_00000298833f60b8;  1 drivers
v000002988338d620_0 .net *"_ivl_18", 0 0, L_0000029883394d80;  1 drivers
L_00000298833f6100 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988338cea0_0 .net/2u *"_ivl_20", 22 0, L_00000298833f6100;  1 drivers
v000002988338c5e0_0 .net *"_ivl_22", 0 0, L_0000029883393ac0;  1 drivers
L_00000298833f6148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002988338cfe0_0 .net/2u *"_ivl_26", 7 0, L_00000298833f6148;  1 drivers
v000002988338c0e0_0 .net *"_ivl_28", 0 0, L_0000029883393700;  1 drivers
L_00000298833f6190 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002988338c220_0 .net/2u *"_ivl_30", 7 0, L_00000298833f6190;  1 drivers
v000002988338c2c0_0 .net *"_ivl_32", 0 0, L_0000029883393840;  1 drivers
L_00000298833f61d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002988338d1c0_0 .net/2u *"_ivl_36", 7 0, L_00000298833f61d8;  1 drivers
v000002988338db20_0 .net *"_ivl_38", 0 0, L_0000029883393980;  1 drivers
L_00000298833f6220 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988338c680_0 .net/2u *"_ivl_40", 22 0, L_00000298833f6220;  1 drivers
v000002988338c900_0 .net *"_ivl_42", 0 0, L_0000029883393c00;  1 drivers
L_00000298833f6268 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002988338d080_0 .net/2u *"_ivl_46", 7 0, L_00000298833f6268;  1 drivers
v000002988338d800_0 .net *"_ivl_48", 0 0, L_0000029883394e20;  1 drivers
L_00000298833f62b0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988338d8a0_0 .net/2u *"_ivl_50", 22 0, L_00000298833f62b0;  1 drivers
v000002988338e020_0 .net *"_ivl_52", 0 0, L_0000029883393ca0;  1 drivers
L_00000298833f6028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002988338dc60_0 .net/2u *"_ivl_6", 7 0, L_00000298833f6028;  1 drivers
v000002988338d940_0 .net *"_ivl_8", 0 0, L_00000298833953c0;  1 drivers
v000002988338d9e0_0 .net "exp", 7 0, L_0000029883393b60;  1 drivers
v000002988338c720_0 .net "is_denorm", 0 0, L_00000298831dab20;  alias, 1 drivers
v000002988338dd00_0 .net "is_inf", 0 0, L_00000298831dab90;  alias, 1 drivers
v000002988338c9a0_0 .net "is_nan", 0 0, L_00000298831dac70;  alias, 1 drivers
v000002988338b8c0_0 .net "is_normal", 0 0, L_00000298831da960;  alias, 1 drivers
v000002988338e2a0_0 .net "is_zero", 0 0, L_00000298831db0d0;  alias, 1 drivers
v000002988338f560_0 .net "man", 22 0, L_00000298833932a0;  1 drivers
v00000298833900a0_0 .net "sign", 0 0, L_0000029883393fc0;  alias, 1 drivers
v0000029883390140_0 .net "val", 31 0, v0000029883393480_0;  alias, 1 drivers
L_0000029883393b60 .part v0000029883393480_0, 23, 8;
L_00000298833932a0 .part v0000029883393480_0, 0, 23;
L_0000029883393fc0 .part v0000029883393480_0, 31, 1;
L_00000298833953c0 .cmp/eq 8, L_0000029883393b60, L_00000298833f6028;
L_0000029883393660 .cmp/eq 23, L_00000298833932a0, L_00000298833f6070;
L_0000029883394d80 .cmp/eq 8, L_0000029883393b60, L_00000298833f60b8;
L_0000029883393ac0 .cmp/ne 23, L_00000298833932a0, L_00000298833f6100;
L_0000029883393700 .cmp/ne 8, L_0000029883393b60, L_00000298833f6148;
L_0000029883393840 .cmp/ne 8, L_0000029883393b60, L_00000298833f6190;
L_0000029883393980 .cmp/eq 8, L_0000029883393b60, L_00000298833f61d8;
L_0000029883393c00 .cmp/eq 23, L_00000298833932a0, L_00000298833f6220;
L_0000029883394e20 .cmp/eq 8, L_0000029883393b60, L_00000298833f6268;
L_0000029883393ca0 .cmp/ne 23, L_00000298833932a0, L_00000298833f62b0;
S_000002988339bfb0 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_000002988339c780;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_0000029883331a50 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_0000029883331a88 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_0000029883331ac0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_00000298831d9850 .functor AND 1, L_0000029883394100, L_0000029883394740, C4<1>, C4<1>;
L_00000298831db6f0 .functor AND 1, L_0000029883393e80, L_0000029883395000, C4<1>, C4<1>;
L_00000298831dba00 .functor AND 1, L_00000298833941a0, L_00000298833942e0, C4<1>, C4<1>;
L_00000298831dbbc0 .functor AND 1, L_00000298833944c0, L_0000029883394600, C4<1>, C4<1>;
L_00000298831dbe60 .functor AND 1, L_00000298833947e0, L_0000029883394a60, C4<1>, C4<1>;
L_00000298833f6340 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988338fce0_0 .net/2u *"_ivl_10", 22 0, L_00000298833f6340;  1 drivers
v000002988338e5c0_0 .net *"_ivl_12", 0 0, L_0000029883394740;  1 drivers
L_00000298833f6388 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029883390460_0 .net/2u *"_ivl_16", 7 0, L_00000298833f6388;  1 drivers
v000002988338e340_0 .net *"_ivl_18", 0 0, L_0000029883393e80;  1 drivers
L_00000298833f63d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029883390280_0 .net/2u *"_ivl_20", 22 0, L_00000298833f63d0;  1 drivers
v000002988338ec00_0 .net *"_ivl_22", 0 0, L_0000029883395000;  1 drivers
L_00000298833f6418 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002988338fb00_0 .net/2u *"_ivl_26", 7 0, L_00000298833f6418;  1 drivers
v0000029883390500_0 .net *"_ivl_28", 0 0, L_00000298833941a0;  1 drivers
L_00000298833f6460 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002988338ea20_0 .net/2u *"_ivl_30", 7 0, L_00000298833f6460;  1 drivers
v000002988338fc40_0 .net *"_ivl_32", 0 0, L_00000298833942e0;  1 drivers
L_00000298833f64a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002988338f060_0 .net/2u *"_ivl_36", 7 0, L_00000298833f64a8;  1 drivers
v000002988338e3e0_0 .net *"_ivl_38", 0 0, L_00000298833944c0;  1 drivers
L_00000298833f64f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988338eca0_0 .net/2u *"_ivl_40", 22 0, L_00000298833f64f0;  1 drivers
v000002988338f6a0_0 .net *"_ivl_42", 0 0, L_0000029883394600;  1 drivers
L_00000298833f6538 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002988338f740_0 .net/2u *"_ivl_46", 7 0, L_00000298833f6538;  1 drivers
v000002988338f600_0 .net *"_ivl_48", 0 0, L_00000298833947e0;  1 drivers
L_00000298833f6580 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002988338f420_0 .net/2u *"_ivl_50", 22 0, L_00000298833f6580;  1 drivers
v000002988338eac0_0 .net *"_ivl_52", 0 0, L_0000029883394a60;  1 drivers
L_00000298833f62f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002988338f7e0_0 .net/2u *"_ivl_6", 7 0, L_00000298833f62f8;  1 drivers
v000002988338fec0_0 .net *"_ivl_8", 0 0, L_0000029883394100;  1 drivers
v000002988338eb60_0 .net "exp", 7 0, L_0000029883393d40;  1 drivers
v000002988338e7a0_0 .net "is_denorm", 0 0, L_00000298831db6f0;  alias, 1 drivers
v000002988338e660_0 .net "is_inf", 0 0, L_00000298831dbbc0;  alias, 1 drivers
v000002988338ed40_0 .net "is_nan", 0 0, L_00000298831dbe60;  alias, 1 drivers
v000002988338f380_0 .net "is_normal", 0 0, L_00000298831dba00;  alias, 1 drivers
v00000298833906e0_0 .net "is_zero", 0 0, L_00000298831d9850;  alias, 1 drivers
v000002988338f880_0 .net "man", 22 0, L_0000029883394060;  1 drivers
v000002988338ff60_0 .net "sign", 0 0, L_0000029883393de0;  alias, 1 drivers
v000002988338f4c0_0 .net "val", 31 0, v00000298833930c0_0;  alias, 1 drivers
L_0000029883393d40 .part v00000298833930c0_0, 23, 8;
L_0000029883394060 .part v00000298833930c0_0, 0, 23;
L_0000029883393de0 .part v00000298833930c0_0, 31, 1;
L_0000029883394100 .cmp/eq 8, L_0000029883393d40, L_00000298833f62f8;
L_0000029883394740 .cmp/eq 23, L_0000029883394060, L_00000298833f6340;
L_0000029883393e80 .cmp/eq 8, L_0000029883393d40, L_00000298833f6388;
L_0000029883395000 .cmp/ne 23, L_0000029883394060, L_00000298833f63d0;
L_00000298833941a0 .cmp/ne 8, L_0000029883393d40, L_00000298833f6418;
L_00000298833942e0 .cmp/ne 8, L_0000029883393d40, L_00000298833f6460;
L_00000298833944c0 .cmp/eq 8, L_0000029883393d40, L_00000298833f64a8;
L_0000029883394600 .cmp/eq 23, L_0000029883394060, L_00000298833f64f0;
L_00000298833947e0 .cmp/eq 8, L_0000029883393d40, L_00000298833f6538;
L_0000029883394a60 .cmp/ne 23, L_0000029883394060, L_00000298833f6580;
S_000002988339eb70 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_000002988339c780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 32 "pos_zero";
    .port_info 2 /OUTPUT 32 "neg_zero";
    .port_info 3 /OUTPUT 32 "pos_inf";
    .port_info 4 /OUTPUT 32 "neg_inf";
    .port_info 5 /OUTPUT 32 "qnan";
    .port_info 6 /OUTPUT 32 "snan";
    .port_info 7 /OUTPUT 32 "signed_inf";
    .port_info 8 /OUTPUT 32 "signed_zero";
P_0000029883331d10 .param/l "BS" 0 10 44, +C4<00000000000000000000000000011111>;
P_0000029883331d48 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000111>;
P_0000029883331d80 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000010110>;
L_00000298833f6610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000298834d8650 .functor BUFT 32, L_00000298833f6610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000298833f6658 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000298834d91b0 .functor BUFT 32, L_00000298833f6658, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000298833f66a0 .functor BUFT 1, C4<01111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000298834d8c70 .functor BUFT 32, L_00000298833f66a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000298833f66e8 .functor BUFT 1, C4<11111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000298834d93e0 .functor BUFT 32, L_00000298833f66e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000298833f6730 .functor BUFT 1, C4<01111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000298834d9450 .functor BUFT 32, L_00000298833f6730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000298833f6778 .functor BUFT 1, C4<01111111100000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_00000298834d7e70 .functor BUFT 32, L_00000298833f6778, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002988338f920_0 .net/2u *"_ivl_10", 31 0, L_00000298833f6658;  1 drivers
v000002988338ede0_0 .net/2u *"_ivl_16", 31 0, L_00000298833f66a0;  1 drivers
v000002988338efc0_0 .net/2u *"_ivl_22", 31 0, L_00000298833f66e8;  1 drivers
v000002988338f100_0 .net/2u *"_ivl_28", 31 0, L_00000298833f6730;  1 drivers
v000002988338e480_0 .net/2u *"_ivl_34", 31 0, L_00000298833f6778;  1 drivers
v000002988338e840_0 .net/2u *"_ivl_4", 31 0, L_00000298833f6610;  1 drivers
L_00000298833f65c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002988338f9c0_0 .net "is_half", 0 0, L_00000298833f65c8;  1 drivers
v000002988338ee80_0 .net "neg_inf", 31 0, L_00000298834d93e0;  alias, 1 drivers
v00000298833905a0_0 .net "neg_zero", 31 0, L_00000298834d91b0;  alias, 1 drivers
v000002988338e980_0 .net "pos_inf", 31 0, L_00000298834d8c70;  alias, 1 drivers
v000002988338fa60_0 .net "pos_zero", 31 0, L_00000298834d8650;  alias, 1 drivers
v000002988338f240_0 .net "qnan", 31 0, L_00000298834d9450;  alias, 1 drivers
v000002988338fba0_0 .net "sign_in", 0 0, L_0000029883393fc0;  alias, 1 drivers
v000002988338e160_0 .net "signed_inf", 31 0, L_0000029883395140;  alias, 1 drivers
v0000029883390640_0 .net "signed_zero", 31 0, L_0000029883394920;  alias, 1 drivers
v000002988338e200_0 .net "snan", 31 0, L_00000298834d7e70;  alias, 1 drivers
L_0000029883395140 .functor MUXZ 32, L_00000298834d8c70, L_00000298834d93e0, L_0000029883393fc0, C4<>;
L_0000029883394920 .functor MUXZ 32, L_00000298834d8650, L_00000298834d91b0, L_0000029883393fc0, C4<>;
    .scope S_000002988339c780;
T_4 ;
    %wait E_00000298831aafe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883392d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298833919a0_0, 0, 1;
    %load/vec4 v000002988338e8e0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000298833901e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v0000029883390be0_0;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883392d00_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000298833928a0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v00000298833928a0_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000029883390780_0;
    %load/vec4 v000002988338fe20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v00000298833928a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029883390000_0;
    %load/vec4 v00000298833903c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v00000298833928a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029883390000_0;
    %load/vec4 v00000298833903c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v00000298833912c0_0;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000029883390be0_0;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883392d00_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000029883390780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v000002988338e700_0;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000002988338fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v00000298833928a0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v000002988338e520_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000002988338e520_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000002988338e520_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000002988338ef20_0;
    %load/vec4 v000002988338e0c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v0000029883390000_0;
    %load/vec4 v00000298833903c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v0000029883391680_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0000029883391900_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0000029883390320_0;
    %load/vec4 v000002988338e0c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v000002988338e700_0;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000002988338ef20_0;
    %load/vec4 v0000029883390820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v00000298833928a0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v000002988338e520_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v000002988338e520_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000002988338e520_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v00000298833914a0_0, 0, 32;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000298833928a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v0000029883390780_0;
    %load/vec4 v000002988338e0c0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000002988338ef20_0;
    %load/vec4 v000002988338fe20_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v0000029883390be0_0;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883392d00_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0000029883390780_0;
    %flag_set/vec4 8;
    %load/vec4 v000002988338fe20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v00000298833921c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v0000029883392260_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v0000029883391220_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000002988338ef20_0;
    %flag_set/vec4 8;
    %load/vec4 v000002988338e0c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v00000298833921c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v0000029883391680_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v0000029883391900_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v00000298833914a0_0, 0, 32;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v00000298833928a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000002988338ef20_0;
    %load/vec4 v000002988338e0c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v0000029883390be0_0;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883392d00_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0000029883390780_0;
    %load/vec4 v000002988338fe20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v0000029883390be0_0;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883392d00_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000002988338e0c0_0;
    %load/vec4 v000002988338ef20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v00000298833921c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v0000029883392260_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v0000029883391220_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000298833919a0_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v0000029883390780_0;
    %load/vec4 v000002988338fe20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v00000298833921c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v0000029883392260_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v0000029883391220_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v000002988338fe20_0;
    %load/vec4 v0000029883390780_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v00000298833921c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v0000029883391680_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v0000029883391900_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v00000298833914a0_0, 0, 32;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v000002988338ef20_0;
    %load/vec4 v000002988338e0c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029883390f00_0, 0, 1;
    %load/vec4 v00000298833921c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v0000029883391680_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v0000029883391900_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v00000298833914a0_0, 0, 32;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000298832628f0;
T_5 ;
    %end;
    .thread T_5;
    .scope S_00000298832628f0;
T_6 ;
    %wait E_000002988319d0e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000298833946a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029883391cc0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000298833956e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029883394f60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883391180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883391040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883392080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883394420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298833949c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029883394880_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000029883393520_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883395500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298833950a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883394240_0, 0, 1;
    %load/vec4 v0000029883392440_0;
    %parti/s 8, 23, 6;
    %store/vec4 v00000298833924e0_0, 0, 8;
    %load/vec4 v0000029883392440_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0000029883391f40_0, 0, 23;
    %load/vec4 v0000029883392f80_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000029883392a80_0, 0, 8;
    %load/vec4 v0000029883392f80_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0000029883391ea0_0, 0, 23;
    %load/vec4 v00000298833924e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029883391f40_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000029883392940_0, 0, 1;
    %load/vec4 v0000029883392a80_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029883391ea0_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000029883392300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298833935c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883393a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883390c80_0, 0, 1;
    %load/vec4 v0000029883391fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000029883393340_0;
    %store/vec4 v00000298833946a0_0, 0, 32;
    %load/vec4 v0000029883393f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000029883394ec0_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000029883391cc0_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000029883394ec0_0;
    %load/vec4 v00000298833923a0_0;
    %load/vec4 v00000298833915e0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000029883391cc0_0, 0, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000029883394c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029883391cc0_0, 0, 5;
    %load/vec4 v0000029883392b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029883391cc0_0, 4, 1;
    %load/vec4 v0000029883392620_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029883391cc0_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000029883394ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000029883391cc0_0, 0, 5;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000029883390a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000298833956e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883391180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883391040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883392080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883394420_0, 0, 1;
    %jmp T_6.15;
T_6.10 ;
    %load/vec4 v0000029883391d60_0;
    %store/vec4 v00000298833956e0_0, 0, 32;
    %load/vec4 v0000029883391ae0_0;
    %store/vec4 v0000029883391180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883391040_0, 0, 1;
    %load/vec4 v0000029883390aa0_0;
    %store/vec4 v0000029883392080_0, 0, 1;
    %load/vec4 v0000029883394ce0_0;
    %store/vec4 v0000029883394420_0, 0, 1;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v00000298833933e0_0;
    %store/vec4 v00000298833956e0_0, 0, 32;
    %load/vec4 v0000029883391b80_0;
    %store/vec4 v0000029883391180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029883391040_0, 0, 1;
    %load/vec4 v00000298833937a0_0;
    %store/vec4 v0000029883392080_0, 0, 1;
    %load/vec4 v0000029883395640_0;
    %store/vec4 v0000029883394420_0, 0, 1;
    %jmp T_6.15;
T_6.12 ;
    %load/vec4 v00000298833908c0_0;
    %store/vec4 v00000298833956e0_0, 0, 32;
    %load/vec4 v0000029883393020_0;
    %store/vec4 v0000029883391180_0, 0, 1;
    %load/vec4 v0000029883392bc0_0;
    %store/vec4 v0000029883391040_0, 0, 1;
    %load/vec4 v0000029883391e00_0;
    %store/vec4 v0000029883392080_0, 0, 1;
    %load/vec4 v0000029883394560_0;
    %store/vec4 v0000029883394420_0, 0, 1;
    %jmp T_6.15;
T_6.13 ;
    %load/vec4 v00000298833926c0_0;
    %store/vec4 v00000298833956e0_0, 0, 32;
    %load/vec4 v0000029883392ee0_0;
    %store/vec4 v0000029883391180_0, 0, 1;
    %load/vec4 v0000029883391860_0;
    %store/vec4 v0000029883391040_0, 0, 1;
    %load/vec4 v0000029883391c20_0;
    %store/vec4 v0000029883392080_0, 0, 1;
    %load/vec4 v0000029883393200_0;
    %store/vec4 v0000029883394420_0, 0, 1;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %load/vec4 v0000029883390a00_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0000029883390a00_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %load/vec4 v0000029883392440_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000029883392f80_0;
    %parti/s 1, 31, 6;
    %xor;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %load/vec4 v00000298833956e0_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v00000298833949c0_0, 0, 1;
    %load/vec4 v00000298833956e0_0;
    %store/vec4 v0000029883394f60_0, 0, 32;
    %load/vec4 v0000029883392080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v00000298833949c0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000029883394f60_0, 0, 32;
T_6.18 ;
    %load/vec4 v0000029883394f60_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000029883394880_0, 0, 8;
    %load/vec4 v0000029883394f60_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0000029883393520_0, 0, 23;
    %load/vec4 v0000029883394880_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029883393520_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000029883395500_0, 0, 1;
    %load/vec4 v0000029883394880_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029883393520_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000298833950a0_0, 0, 1;
    %load/vec4 v0000029883394880_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029883393520_0;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000029883394240_0, 0, 1;
    %load/vec4 v0000029883395500_0;
    %load/vec4 v0000029883392080_0;
    %or;
    %store/vec4 v00000298833935c0_0, 0, 1;
    %load/vec4 v0000029883394240_0;
    %load/vec4 v0000029883394420_0;
    %or;
    %load/vec4 v0000029883390a00_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000298833950a0_0;
    %and;
    %load/vec4 v0000029883392940_0;
    %nor/r;
    %and;
    %load/vec4 v0000029883392300_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v0000029883393a20_0, 0, 1;
    %load/vec4 v0000029883391180_0;
    %load/vec4 v00000298833935c0_0;
    %or;
    %load/vec4 v0000029883393a20_0;
    %or;
    %store/vec4 v0000029883390c80_0, 0, 1;
    %load/vec4 v0000029883394f60_0;
    %store/vec4 v00000298833946a0_0, 0, 32;
    %load/vec4 v0000029883391040_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v00000298833935c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029883393a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029883390c80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029883391cc0_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029883262050;
T_7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029883395820_0, 0, 2;
    %pushi/vec4 1131446272, 0, 32;
    %store/vec4 v0000029883393480_0, 0, 32;
    %pushi/vec4 940102058, 0, 32;
    %store/vec4 v00000298833930c0_0, 0, 32;
    %pushi/vec4 1006668024, 0, 32;
    %store/vec4 v0000029883395780_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029883394380_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000298833951e0_0;
    %load/vec4 v0000029883395780_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 37 "$display", "\342\234\205 Test 1 OK: 240.5 * 3.262019e-05 => %b (esperado %b)", v00000298833951e0_0, v0000029883395780_0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 39 "$display", "\342\235\214 Test 1 FAIL: 240.5 * 3.262019e-05 => %b (esperado %b)", v00000298833951e0_0, v0000029883395780_0 {0 0 0};
T_7.1 ;
    %delay 1000, 0;
    %load/vec4 v00000298833938e0_0;
    %load/vec4 v0000029883394380_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 42 "$display", " \342\234\205 Flags OK: %b\012", v00000298833938e0_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 44 "$display", " \342\235\214 Flags FAIL: %b\012", v00000298833938e0_0 {0 0 0};
T_7.3 ;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029883395820_0, 0, 2;
    %pushi/vec4 2063830016, 0, 32;
    %store/vec4 v0000029883393480_0, 0, 32;
    %pushi/vec4 1502136238, 0, 32;
    %store/vec4 v00000298833930c0_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v0000029883395780_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000029883394380_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000298833951e0_0;
    %load/vec4 v0000029883395780_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 61 "$display", "\342\234\205 Test 1 OK: 6.8303e+35 * 4812518371360768.0 => %b (esperado %b)", v00000298833951e0_0, v0000029883395780_0 {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 63 "$display", "\342\235\214 Test 1 FAIL: 6.8303e+35 * 4812518371360768.0 => %b (esperado %b)", v00000298833951e0_0, v0000029883395780_0 {0 0 0};
T_7.5 ;
    %delay 1000, 0;
    %load/vec4 v00000298833938e0_0;
    %load/vec4 v0000029883394380_0;
    %cmp/e;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 66 "$display", " \342\234\205 Flags OK: %b\012", v00000298833938e0_0 {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 68 "$display", " \342\235\214 Flags FAIL: %b\012", v00000298833938e0_0 {0 0 0};
T_7.7 ;
    %delay 10000, 0;
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_mul_32.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
