GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
e90e1593f550adeda12807e5bb92529b  /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/CUDAStream
Extracting PTX file and ptxas options    1: CUDAStream.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/CUDAStream
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/CUDAStream
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/CUDAStream
Running md5sum using "md5sum /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/CUDAStream "
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/CUDAStream
Extracting specific PTX file named CUDAStream.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x55a56a2104f1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIfEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIfEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIfEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIfEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIfEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIdEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIdEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIdEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIdEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIdEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' : regs=14, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIdEvPT_PKS0_S3_' : regs=12, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIdEvPT_PKS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z10add_kernelIdEvPKT_S2_PS0_' : regs=10, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIdEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIfEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=4096, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIfEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIfEvPT_PKS0_S3_' : regs=8, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIfEvPT_PKS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z10add_kernelIfEvPKT_S2_PS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIfEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIdEvPKT_S2_PS0_i : hostFun 0x0x55a56a2104bf, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x55a56a210491, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x55a56a210463, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIdEvPT_PKS0_ : hostFun 0x0x55a56a21043d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIdEvPKT_S2_PS0_ : hostFun 0x0x55a56a21040f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIdEvPKT_PS0_ : hostFun 0x0x55a56a2103e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x55a56a21039d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIfEvPKT_S2_PS0_i : hostFun 0x0x55a56a21036b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x55a56a21033d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x55a56a21030f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIfEvPT_PKS0_ : hostFun 0x0x55a56a2102e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIfEvPKT_S2_PS0_ : hostFun 0x0x55a56a2102bb, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIfEvPKT_PS0_ : hostFun 0x0x55a56a210295, fat_cubin_handle = 1
BabelStream
Version: 4.0
Implementation: CUDA
Running kernels 1 times
Precision: double
Array size: 0.1 MB (=0.0 GB)
Total size: 0.2 MB (=0.0 GB)
Using CUDA device GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
Driver: 10010
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410da8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410da0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a56a2104f1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 4837
gpu_sim_insn = 215040
gpu_ipc =      44.4573
gpu_tot_sim_cycle = 4837
gpu_tot_sim_insn = 215040
gpu_tot_ipc =      44.4573
gpu_tot_issued_cta = 10
gpu_occupancy = 33.5162% 
gpu_tot_occupancy = 33.5162% 
max_total_param_size = 0
gpu_stall_dramfull = 7708
gpu_stall_icnt2sh    = 118
partiton_level_parallism =       0.4052
partiton_level_parallism_total  =       0.4052
partiton_level_parallism_util =       3.5125
partiton_level_parallism_util_total  =       3.5125
L2_BW  =      20.8375 GB/Sec
L2_BW_total  =      20.8375 GB/Sec
gpu_total_sim_rate=107520

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3520
	L1I_total_cache_misses = 744
	L1I_total_cache_miss_rate = 0.2114
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1920
	L1C_total_cache_misses = 640
	L1C_total_cache_miss_rate = 0.3333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1910
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1910
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 630
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2776
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 744
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 714
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3520

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1910
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 215040
gpgpu_n_tot_w_icount = 6720
gpgpu_n_stall_shd_mem = 26922
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 1920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 61440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1910
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1910
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 960
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41169	W0_Idle:40380	W0_Scoreboard:2763	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6720
single_issue_nums: WS0:3360	WS1:3360	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 261120 {136:1920,}
traffic_breakdown_coretomem[INST_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 720 {72:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15360 {8:1920,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080 {136:30,}
maxmflatency = 1732 
max_icnt2mem_latency = 494 
maxmrqlatency = 1056 
max_icnt2sh_latency = 24 
averagemflatency = 708 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 267 
avg_icnt2sh_latency = 8 
mrq_lat_table:369 	6 	70 	104 	90 	203 	387 	818 	1242 	553 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5 	637 	906 	382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	29 	1000 	682 	86 	63 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1922 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934       967       962      1015      1010      1206      1201      1224      1219      1248      1242      1299      1289      2081      2075 
dram[1]:       952       714       979       974      1003       998      1145      1140      1152      1147      1314      1304      1188      1183      1236      1226 
dram[2]:       546      1226       992       987      1028      1023      2074      2068      2081      2075      2032      2027      2466      2460      2484      2478 
dram[3]:       976       970      1003       998      1040      1034      1158      1152      1163      1158      1289      1284      1314      1307      1332      1327 
dram[4]:      1003       996      1015      1010      1140      1134      2135      2129      2484      2478      2147      2142      2513      2507      2531      2527 
dram[5]:      1010      1003      1048      1041      1066      1060      1260      1255      1266      1260      1598      1577      1302      1296      1337      1316 
dram[6]:      1014      1008      1059      1055      1127      1122      1343      1338      2531      2527      2088      2081      2556      2550      2574      2568 
dram[7]:       988       983      1046      1039      1080      1075      1284      1278      1433      1428      1296      1289      1458      1453      1476      1471 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3844/132 = 29.121212
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7696
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:         85        63        70        71        60        62        64        67        84        87        72        76        87        89        57        59
dram[1]:         87        85       105       106        93        94       105       106       131       132       116       118       107       113        81        83
dram[2]:         66        65        75        77        80        82        82        86        96        98        86        89       126       128        79        80
dram[3]:         73        79        86        90        89        90        96        97        98        99        94        95       120       123        79        79
dram[4]:         63        67        74        79        72        74        90        92       112       114        87        93       130       132        71        73
dram[5]:         84        85        88        97        87        95       124       106       120       122       145       151       131       135        92        93
dram[6]:         66        67        87        89        77        80        75        76       113       115        78        79       132       132        72        73
dram[7]:         52        55        69        72        60        61        67        70       103       106        58        60       104       106        59        57
maximum mf latency per bank:
dram[0]:        909       920      1027      1038       876       905       844       855      1214      1225      1008      1071      1319      1330       800       825
dram[1]:       1102      1064      1358      1370      1274      1309      1314      1325      1692      1705      1353      1406      1239      1408       940       873
dram[2]:       1079      1089      1178      1219      1293      1304      1229      1240      1489      1504      1238      1251      1642      1659      1141      1151
dram[3]:        888      1071      1081      1242      1056      1085      1130      1165      1246      1257      1154      1166      1353      1382       893       850
dram[4]:       1005      1053      1252      1264      1058      1071      1245      1256      1524      1535      1107      1265      1683      1708       846       869
dram[5]:       1286      1236      1315      1350      1142      1234      1607      1452      1677      1706      1642      1716      1625      1732      1165      1176
dram[6]:        945       896      1385      1420      1045      1057      1029      1046      1599      1610      1031      1066      1714      1727       917       940
dram[7]:        786       797       930       965       869       830       822       832      1317      1329       743       760      1153      1164       642       589
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7524 n_nop=5583 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.5114
n_activity=4426 dram_eff=0.8694
bk0: 68a 4531i bk1: 64a 4670i bk2: 64a 4472i bk3: 64a 4439i bk4: 64a 4497i bk5: 64a 4431i bk6: 64a 4352i bk7: 64a 4260i bk8: 64a 4147i bk9: 64a 4115i bk10: 64a 4337i bk11: 64a 4272i bk12: 64a 4583i bk13: 64a 4525i bk14: 32a 5967i bk15: 32a 5895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966736
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.897123
Bank_Level_Parallism_Col = 10.894082
Bank_Level_Parallism_Ready = 6.203012
write_to_read_ratio_blp_rw_average = 0.468280
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.511430 
total_CMD = 7524 
util_bw = 3848 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 3172 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 21 
WTRc_limit = 2177 
RTWc_limit = 2012 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2177 
RTWc_limit_alone = 2012 

Commands details: 
total_CMD = 7524 
n_nop = 5583 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.002392 
CoL_Bus_Util = 0.255715 
Either_Row_CoL_Bus_Util = 0.257974 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.000515 
queue_avg = 21.644604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.6446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7524 n_nop=5582 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.5114
n_activity=4276 dram_eff=0.8999
bk0: 64a 4116i bk1: 68a 4072i bk2: 64a 3787i bk3: 64a 3775i bk4: 64a 3810i bk5: 64a 3795i bk6: 64a 3790i bk7: 64a 3738i bk8: 64a 3715i bk9: 64a 3699i bk10: 64a 3909i bk11: 64a 3887i bk12: 64a 3806i bk13: 64a 3789i bk14: 32a 5428i bk15: 32a 5505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.249058
Bank_Level_Parallism_Col = 13.271912
Bank_Level_Parallism_Ready = 7.275468
write_to_read_ratio_blp_rw_average = 0.488244
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.511430 
total_CMD = 7524 
util_bw = 3848 
Wasted_Col = 389 
Wasted_Row = 9 
Idle = 3278 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 10 
WTRc_limit = 2160 
RTWc_limit = 2230 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2230 

Commands details: 
total_CMD = 7524 
n_nop = 5582 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.002392 
CoL_Bus_Util = 0.255715 
Either_Row_CoL_Bus_Util = 0.258107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 30.850212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8502
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7524 n_nop=5575 n_act=19 n_pre=3 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.5125
n_activity=4509 dram_eff=0.8552
bk0: 68a 4771i bk1: 68a 4713i bk2: 64a 4520i bk3: 64a 4488i bk4: 64a 4273i bk5: 64a 4226i bk6: 64a 4319i bk7: 64a 4257i bk8: 64a 4376i bk9: 64a 4347i bk10: 64a 4234i bk11: 64a 4185i bk12: 64a 4166i bk13: 64a 4150i bk14: 32a 5839i bk15: 32a 5791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960581
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.929167
Bank_Level_Parallism = 10.871193
Bank_Level_Parallism_Col = 10.865884
Bank_Level_Parallism_Ready = 6.223316
write_to_read_ratio_blp_rw_average = 0.476935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.512493 
total_CMD = 7524 
util_bw = 3856 
Wasted_Col = 583 
Wasted_Row = 0 
Idle = 3085 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 35 
WTRc_limit = 2242 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2242 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 7524 
n_nop = 5575 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1928 
Row_Bus_Util =  0.002924 
CoL_Bus_Util = 0.256247 
Either_Row_CoL_Bus_Util = 0.259038 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.000513 
queue_avg = 23.826820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8268
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7524 n_nop=5588 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.5104
n_activity=4247 dram_eff=0.9042
bk0: 64a 4352i bk1: 64a 4284i bk2: 64a 3989i bk3: 64a 3975i bk4: 64a 3756i bk5: 64a 3739i bk6: 64a 3898i bk7: 64a 3864i bk8: 64a 3834i bk9: 64a 3818i bk10: 64a 3910i bk11: 64a 3876i bk12: 64a 3859i bk13: 64a 3843i bk14: 32a 5349i bk15: 32a 5421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.002360
Bank_Level_Parallism_Col = 12.998347
Bank_Level_Parallism_Ready = 7.153045
write_to_read_ratio_blp_rw_average = 0.494535
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.510367 
total_CMD = 7524 
util_bw = 3840 
Wasted_Col = 397 
Wasted_Row = 0 
Idle = 3287 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 19 
WTRc_limit = 2160 
RTWc_limit = 2265 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2265 

Commands details: 
total_CMD = 7524 
n_nop = 5588 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002127 
CoL_Bus_Util = 0.255183 
Either_Row_CoL_Bus_Util = 0.257310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 30.258638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2586
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7524 n_nop=5589 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.5104
n_activity=4424 dram_eff=0.868
bk0: 64a 5216i bk1: 64a 5113i bk2: 64a 4476i bk3: 64a 4428i bk4: 64a 4345i bk5: 64a 4287i bk6: 64a 4256i bk7: 64a 4207i bk8: 64a 4117i bk9: 64a 4103i bk10: 64a 4274i bk11: 64a 4225i bk12: 64a 4110i bk13: 64a 4092i bk14: 32a 5663i bk15: 32a 5610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.088344
Bank_Level_Parallism_Col = 11.089072
Bank_Level_Parallism_Ready = 6.284823
write_to_read_ratio_blp_rw_average = 0.474252
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.510367 
total_CMD = 7524 
util_bw = 3840 
Wasted_Col = 524 
Wasted_Row = 0 
Idle = 3160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2188 
RTWc_limit = 2045 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2188 
RTWc_limit_alone = 2045 

Commands details: 
total_CMD = 7524 
n_nop = 5589 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002127 
CoL_Bus_Util = 0.255183 
Either_Row_CoL_Bus_Util = 0.257177 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.000517 
queue_avg = 25.108055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1081
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7524 n_nop=5589 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.5104
n_activity=4295 dram_eff=0.8941
bk0: 64a 4306i bk1: 64a 4320i bk2: 64a 4277i bk3: 64a 4244i bk4: 64a 3921i bk5: 64a 4058i bk6: 64a 3961i bk7: 64a 4013i bk8: 64a 3879i bk9: 64a 3928i bk10: 64a 4196i bk11: 64a 4175i bk12: 64a 3846i bk13: 64a 3830i bk14: 32a 5566i bk15: 32a 5472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.368741
Bank_Level_Parallism_Col = 12.367977
Bank_Level_Parallism_Ready = 6.829688
write_to_read_ratio_blp_rw_average = 0.492767
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.510367 
total_CMD = 7524 
util_bw = 3840 
Wasted_Col = 436 
Wasted_Row = 0 
Idle = 3248 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2161 
RTWc_limit = 2255 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2161 
RTWc_limit_alone = 2255 

Commands details: 
total_CMD = 7524 
n_nop = 5589 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002127 
CoL_Bus_Util = 0.255183 
Either_Row_CoL_Bus_Util = 0.257177 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.000517 
queue_avg = 30.655767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.6558
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0xc0031e00, atomic=0 1 entries : 0x7fa2b57829a0 :  mf: uid= 11190, sid04:w30, part=6, addr=0xc0031e00, load , size=128, unknown  status = IN_PARTITION_DRAM (4836), 

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc0031e80, atomic=0 1 entries : 0x7fa2b56eb790 :  mf: uid= 11189, sid04:w30, part=6, addr=0xc0031e80, load , size=128, unknown  status = IN_PARTITION_DRAM (4835), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7524 n_nop=5592 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=957 n_write=960 n_wr_bk=0 bw_util=0.5096
n_activity=4397 dram_eff=0.872
bk0: 64a 4518i bk1: 64a 4518i bk2: 64a 4302i bk3: 64a 4256i bk4: 64a 4232i bk5: 64a 4169i bk6: 64a 4136i bk7: 64a 4070i bk8: 64a 4012i bk9: 64a 4030i bk10: 64a 4478i bk11: 64a 4374i bk12: 61a 4003i bk13: 64a 3998i bk14: 32a 5810i bk15: 32a 5724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.564487
Bank_Level_Parallism_Col = 11.568103
Bank_Level_Parallism_Ready = 6.559084
write_to_read_ratio_blp_rw_average = 0.471921
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.509569 
total_CMD = 7524 
util_bw = 3833 
Wasted_Col = 514 
Wasted_Row = 0 
Idle = 3177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 49 
WTRc_limit = 2207 
RTWc_limit = 1986 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2207 
RTWc_limit_alone = 1986 

Commands details: 
total_CMD = 7524 
n_nop = 5592 
Read = 0 
Write = 960 
L2_Alloc = 957 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1917 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1917 
Row_Bus_Util =  0.002127 
CoL_Bus_Util = 0.254785 
Either_Row_CoL_Bus_Util = 0.256778 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.000518 
queue_avg = 24.533493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5335
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7524 n_nop=5591 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.5104
n_activity=4323 dram_eff=0.8883
bk0: 64a 4619i bk1: 64a 4521i bk2: 64a 4133i bk3: 64a 4099i bk4: 64a 4166i bk5: 64a 4058i bk6: 64a 3989i bk7: 64a 3939i bk8: 64a 3942i bk9: 64a 3927i bk10: 64a 4348i bk11: 64a 4295i bk12: 64a 3913i bk13: 64a 3896i bk14: 32a 5435i bk15: 32a 5645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.075349
Bank_Level_Parallism_Col = 12.073505
Bank_Level_Parallism_Ready = 6.804370
write_to_read_ratio_blp_rw_average = 0.473246
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.510367 
total_CMD = 7524 
util_bw = 3840 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 3221 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 25 
WTRc_limit = 2228 
RTWc_limit = 2067 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 2067 

Commands details: 
total_CMD = 7524 
n_nop = 5591 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002127 
CoL_Bus_Util = 0.255183 
Either_Row_CoL_Bus_Util = 0.256911 
Issued_on_Two_Bus_Simul_Util = 0.000399 
issued_two_Eff = 0.001552 
queue_avg = 25.204279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2043

========= L2 cache stats =========
L2_cache_bank[0]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[5]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[6]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1960
L2_total_cache_misses = 1924
L2_total_cache_miss_rate = 0.9816
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.099

icnt_total_pkts_mem_to_simt=2100
icnt_total_pkts_simt_to_mem=9640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.953061
	minimum = 6.000000
	maximum = 442.000000
Network latency average = 19.681122
	minimum = 6.000000
	maximum = 420.000000
Slowest packet = 1308
Flit latency average = 21.977428
	minimum = 6.000000
	maximum = 416.000000
Slowest flit = 10392
Fragmentation average = 0.950255
	minimum = 0.000000
	maximum = 396.000000
Injected packet rate average = 0.016208
	minimum = 0.000000 (at node 10)
	maximum = 0.040521 (at node 0)
Accepted packet rate average = 0.016208
	minimum = 0.000000 (at node 10)
	maximum = 0.040521 (at node 0)
Injected flit rate average = 0.048542
	minimum = 0.000000 (at node 10)
	maximum = 0.199297 (at node 0)
Accepted flit rate average= 0.048542
	minimum = 0.000000 (at node 10)
	maximum = 0.126111 (at node 20)
Injected packet length average = 2.994898
Accepted packet length average = 2.994898
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.953061 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 442.000000 (1 samples)
Network latency average = 19.681122 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 420.000000 (1 samples)
Flit latency average = 21.977428 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 416.000000 (1 samples)
Fragmentation average = 0.950255 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 396.000000 (1 samples)
Injected packet rate average = 0.016208 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.040521 (1 samples)
Accepted packet rate average = 0.016208 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.040521 (1 samples)
Injected flit rate average = 0.048542 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.199297 (1 samples)
Accepted flit rate average = 0.048542 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.126111 (1 samples)
Injected packet size average = 2.994898 (1 samples)
Accepted packet size average = 2.994898 (1 samples)
Hops average = 1.000000 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 107520 (inst/sec)
gpgpu_simulation_rate = 2418 (cycle/sec)
gpgpu_silicon_slowdown = 664598x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a56a2103e9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11copy_kernelIdEvPKT_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11copy_kernelIdEvPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z11copy_kernelIdEvPKT_PS0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1932
gpu_sim_insn = 143360
gpu_ipc =      74.2029
gpu_tot_sim_cycle = 6769
gpu_tot_sim_insn = 358400
gpu_tot_ipc =      52.9473
gpu_tot_issued_cta = 20
gpu_occupancy = 44.2978% 
gpu_tot_occupancy = 36.6341% 
max_total_param_size = 0
gpu_stall_dramfull = 13050
gpu_stall_icnt2sh    = 7169
partiton_level_parallism =       0.6781
partiton_level_parallism_total  =       0.4831
partiton_level_parallism_util =       4.5017
partiton_level_parallism_util_total  =       3.8516
L2_BW  =      34.8682 GB/Sec
L2_BW_total  =      24.8421 GB/Sec
gpu_total_sim_rate=119466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5760
	L1I_total_cache_misses = 1384
	L1I_total_cache_miss_rate = 0.2403
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2560
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1910
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1910
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4376
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1384
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1334
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5760

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1910
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 358400
gpgpu_n_tot_w_icount = 11200
gpgpu_n_stall_shd_mem = 33607
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 2560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 81920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1910
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1910
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46052	W0_Idle:57042	W0_Scoreboard:14426	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11200
single_issue_nums: WS0:4960	WS1:4960	
dual_issue_nums: WS0:320	WS1:320	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {136:2560,}
traffic_breakdown_coretomem[INST_ACC_R] = 400 {8:50,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87040 {136:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20480 {8:2560,}
traffic_breakdown_memtocore[INST_ACC_R] = 6800 {136:50,}
maxmflatency = 1732 
max_icnt2mem_latency = 494 
maxmrqlatency = 1056 
max_icnt2sh_latency = 162 
averagemflatency = 628 
avg_icnt2mem_latency = 63 
avg_mrq_latency = 267 
avg_icnt2sh_latency = 20 
mrq_lat_table:371 	6 	70 	104 	90 	203 	387 	818 	1242 	553 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	642 	1129 	1067 	382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	150 	1564 	1183 	106 	102 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2424 	318 	309 	162 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	3 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934       967       962      1015      1010      1206      1201      1224      1219      1248      1242      1299      1289      2081      2075 
dram[1]:       952       714       979       974      1003       998      1145      1140      1152      1147      1314      1304      1188      1183      1236      1226 
dram[2]:       546      1226       992       987      1028      1023      2074      2068      2081      2075      2032      2027      2466      2460      2484      2478 
dram[3]:       976       970      1003       998      1040      1034      1158      1152      1163      1158      1289      1284      1314      1307      1332      1327 
dram[4]:      1003       996      1015      1010      1140      1134      2135      2129      2484      2478      2147      2142      2513      2507      2531      2527 
dram[5]:      1010      1003      1048      1041      1066      1060      1260      1255      1266      1260      1598      1577      1302      1296      1337      1316 
dram[6]:      1014      1008      1059      1055      1127      1122      1343      1338      2531      2527      2088      2081      2556      2550      2574      2568 
dram[7]:       988       983      1046      1039      1080      1075      1284      1278      1433      1428      1296      1289      1458      1453      1476      1471 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3846/134 = 28.701492
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7704
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        147        96       133       111        96        84        64        67        84        87       105       101       111       110        78        80
dram[1]:        118       115       142       143       114       116       105       106       131       132       156       159       145       153       122       125
dram[2]:        104       104       123       127       107       110        82        86        96        98       123       127       155       158       101       108
dram[3]:        115       122       135       141       117       119        96        97        98        99       132       133       151       154       110       111
dram[4]:        105       110       126       131       100       102        90        92       112       114       120       126       150       156        91        94
dram[5]:        125       127       142       152       116       125       124       106       120       122       177       187       151       156       112       113
dram[6]:        111       113       140       143       106       110        75        76       113       115       106       108       151       151        92        93
dram[7]:         99       103       125       129        91        92        67        70       103       106        88        90       124       127        79        79
maximum mf latency per bank:
dram[0]:        909       920      1027      1038       876       905       844       855      1214      1225      1008      1071      1319      1330       800       825
dram[1]:       1102      1064      1358      1370      1274      1309      1314      1325      1692      1705      1353      1406      1239      1408       940       873
dram[2]:       1079      1089      1178      1219      1293      1304      1229      1240      1489      1504      1238      1251      1642      1659      1141      1151
dram[3]:        888      1071      1081      1242      1056      1085      1130      1165      1246      1257      1154      1166      1353      1382       893       850
dram[4]:       1005      1053      1252      1264      1058      1071      1245      1256      1524      1535      1107      1265      1683      1708       846       869
dram[5]:       1286      1236      1315      1350      1142      1234      1607      1452      1677      1706      1642      1716      1625      1732      1165      1176
dram[6]:        945       896      1385      1420      1045      1057      1029      1046      1599      1610      1031      1066      1714      1727       917       940
dram[7]:        786       797       930       965       869       830       822       832      1317      1329       743       760      1153      1164       642       589
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10529 n_nop=8588 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3655
n_activity=4426 dram_eff=0.8694
bk0: 68a 7536i bk1: 64a 7675i bk2: 64a 7477i bk3: 64a 7444i bk4: 64a 7502i bk5: 64a 7436i bk6: 64a 7357i bk7: 64a 7265i bk8: 64a 7152i bk9: 64a 7120i bk10: 64a 7342i bk11: 64a 7277i bk12: 64a 7588i bk13: 64a 7530i bk14: 32a 8972i bk15: 32a 8900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966736
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.897123
Bank_Level_Parallism_Col = 10.894082
Bank_Level_Parallism_Ready = 6.203012
write_to_read_ratio_blp_rw_average = 0.468280
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.365467 
total_CMD = 10529 
util_bw = 3848 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 6177 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 21 
WTRc_limit = 2177 
RTWc_limit = 2012 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2177 
RTWc_limit_alone = 2012 

Commands details: 
total_CMD = 10529 
n_nop = 8588 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001710 
CoL_Bus_Util = 0.182733 
Either_Row_CoL_Bus_Util = 0.184348 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.000515 
queue_avg = 15.467186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4672
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10529 n_nop=8587 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3655
n_activity=4276 dram_eff=0.8999
bk0: 64a 7121i bk1: 68a 7077i bk2: 64a 6792i bk3: 64a 6780i bk4: 64a 6815i bk5: 64a 6800i bk6: 64a 6795i bk7: 64a 6743i bk8: 64a 6720i bk9: 64a 6704i bk10: 64a 6914i bk11: 64a 6892i bk12: 64a 6811i bk13: 64a 6794i bk14: 32a 8433i bk15: 32a 8510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.249058
Bank_Level_Parallism_Col = 13.271912
Bank_Level_Parallism_Ready = 7.275468
write_to_read_ratio_blp_rw_average = 0.488244
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.365467 
total_CMD = 10529 
util_bw = 3848 
Wasted_Col = 389 
Wasted_Row = 9 
Idle = 6283 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 10 
WTRc_limit = 2160 
RTWc_limit = 2230 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2230 

Commands details: 
total_CMD = 10529 
n_nop = 8587 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001710 
CoL_Bus_Util = 0.182733 
Either_Row_CoL_Bus_Util = 0.184443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 22.045494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0455
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10529 n_nop=8580 n_act=19 n_pre=3 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3662
n_activity=4509 dram_eff=0.8552
bk0: 68a 7776i bk1: 68a 7718i bk2: 64a 7525i bk3: 64a 7493i bk4: 64a 7278i bk5: 64a 7231i bk6: 64a 7324i bk7: 64a 7262i bk8: 64a 7381i bk9: 64a 7352i bk10: 64a 7239i bk11: 64a 7190i bk12: 64a 7171i bk13: 64a 7155i bk14: 32a 8844i bk15: 32a 8796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960581
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.929167
Bank_Level_Parallism = 10.871193
Bank_Level_Parallism_Col = 10.865884
Bank_Level_Parallism_Ready = 6.223316
write_to_read_ratio_blp_rw_average = 0.476935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.366227 
total_CMD = 10529 
util_bw = 3856 
Wasted_Col = 583 
Wasted_Row = 0 
Idle = 6090 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 35 
WTRc_limit = 2242 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2242 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 10529 
n_nop = 8580 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1928 
Row_Bus_Util =  0.002089 
CoL_Bus_Util = 0.183113 
Either_Row_CoL_Bus_Util = 0.185108 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.000513 
queue_avg = 17.026594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0266
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10529 n_nop=8593 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3647
n_activity=4247 dram_eff=0.9042
bk0: 64a 7357i bk1: 64a 7289i bk2: 64a 6994i bk3: 64a 6980i bk4: 64a 6761i bk5: 64a 6744i bk6: 64a 6903i bk7: 64a 6869i bk8: 64a 6839i bk9: 64a 6823i bk10: 64a 6915i bk11: 64a 6881i bk12: 64a 6864i bk13: 64a 6848i bk14: 32a 8354i bk15: 32a 8426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.002360
Bank_Level_Parallism_Col = 12.998347
Bank_Level_Parallism_Ready = 7.153045
write_to_read_ratio_blp_rw_average = 0.494535
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.364707 
total_CMD = 10529 
util_bw = 3840 
Wasted_Col = 397 
Wasted_Row = 0 
Idle = 6292 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 19 
WTRc_limit = 2160 
RTWc_limit = 2265 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2265 

Commands details: 
total_CMD = 10529 
n_nop = 8593 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001520 
CoL_Bus_Util = 0.182353 
Either_Row_CoL_Bus_Util = 0.183873 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 21.622757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.6228
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10529 n_nop=8594 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3647
n_activity=4424 dram_eff=0.868
bk0: 64a 8221i bk1: 64a 8118i bk2: 64a 7481i bk3: 64a 7433i bk4: 64a 7350i bk5: 64a 7292i bk6: 64a 7261i bk7: 64a 7212i bk8: 64a 7122i bk9: 64a 7108i bk10: 64a 7279i bk11: 64a 7230i bk12: 64a 7115i bk13: 64a 7097i bk14: 32a 8668i bk15: 32a 8615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.088344
Bank_Level_Parallism_Col = 11.089072
Bank_Level_Parallism_Ready = 6.284823
write_to_read_ratio_blp_rw_average = 0.474252
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.364707 
total_CMD = 10529 
util_bw = 3840 
Wasted_Col = 524 
Wasted_Row = 0 
Idle = 6165 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2188 
RTWc_limit = 2045 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2188 
RTWc_limit_alone = 2045 

Commands details: 
total_CMD = 10529 
n_nop = 8594 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001520 
CoL_Bus_Util = 0.182353 
Either_Row_CoL_Bus_Util = 0.183778 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.000517 
queue_avg = 17.942160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10529 n_nop=8582 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3662
n_activity=4399 dram_eff=0.8766
bk0: 68a 7281i bk1: 68a 7294i bk2: 64a 7281i bk3: 64a 7248i bk4: 64a 6925i bk5: 64a 7062i bk6: 64a 6966i bk7: 64a 7018i bk8: 64a 6884i bk9: 64a 6933i bk10: 64a 7201i bk11: 64a 7180i bk12: 64a 6852i bk13: 64a 6836i bk14: 32a 8572i bk15: 32a 8478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.206181
Bank_Level_Parallism_Col = 12.272981
Bank_Level_Parallism_Ready = 6.805498
write_to_read_ratio_blp_rw_average = 0.488650
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.366227 
total_CMD = 10529 
util_bw = 3856 
Wasted_Col = 460 
Wasted_Row = 24 
Idle = 6189 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 30 
WTRc_limit = 2161 
RTWc_limit = 2255 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2161 
RTWc_limit_alone = 2255 

Commands details: 
total_CMD = 10529 
n_nop = 8582 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001900 
CoL_Bus_Util = 0.183113 
Either_Row_CoL_Bus_Util = 0.184918 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.000514 
queue_avg = 21.906544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.9065
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10529 n_nop=8594 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3647
n_activity=4414 dram_eff=0.87
bk0: 64a 7523i bk1: 64a 7523i bk2: 64a 7307i bk3: 64a 7261i bk4: 64a 7237i bk5: 64a 7174i bk6: 64a 7141i bk7: 64a 7075i bk8: 64a 7017i bk9: 64a 7035i bk10: 64a 7483i bk11: 64a 7379i bk12: 64a 7003i bk13: 64a 7003i bk14: 32a 8815i bk15: 32a 8729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.549908
Bank_Level_Parallism_Col = 11.553510
Bank_Level_Parallism_Ready = 6.550416
write_to_read_ratio_blp_rw_average = 0.471270
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.364707 
total_CMD = 10529 
util_bw = 3840 
Wasted_Col = 514 
Wasted_Row = 0 
Idle = 6175 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 49 
WTRc_limit = 2207 
RTWc_limit = 1986 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2207 
RTWc_limit_alone = 1986 

Commands details: 
total_CMD = 10529 
n_nop = 8594 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001520 
CoL_Bus_Util = 0.182353 
Either_Row_CoL_Bus_Util = 0.183778 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.000517 
queue_avg = 17.531580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5316
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10529 n_nop=8596 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3647
n_activity=4323 dram_eff=0.8883
bk0: 64a 7624i bk1: 64a 7526i bk2: 64a 7138i bk3: 64a 7104i bk4: 64a 7171i bk5: 64a 7063i bk6: 64a 6994i bk7: 64a 6944i bk8: 64a 6947i bk9: 64a 6932i bk10: 64a 7353i bk11: 64a 7300i bk12: 64a 6918i bk13: 64a 6901i bk14: 32a 8440i bk15: 32a 8650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.075349
Bank_Level_Parallism_Col = 12.073505
Bank_Level_Parallism_Ready = 6.804370
write_to_read_ratio_blp_rw_average = 0.473246
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.364707 
total_CMD = 10529 
util_bw = 3840 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 6226 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 25 
WTRc_limit = 2228 
RTWc_limit = 2067 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 2067 

Commands details: 
total_CMD = 10529 
n_nop = 8596 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001520 
CoL_Bus_Util = 0.182353 
Either_Row_CoL_Bus_Util = 0.183588 
Issued_on_Two_Bus_Simul_Util = 0.000285 
issued_two_Eff = 0.001552 
queue_avg = 18.010921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0109

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 121, Miss_rate = 0.550, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 210, Miss = 121, Miss_rate = 0.576, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 210, Miss = 121, Miss_rate = 0.576, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[5]: Access = 210, Miss = 121, Miss_rate = 0.576, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[6]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 210, Miss = 121, Miss_rate = 0.576, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 210, Miss = 121, Miss_rate = 0.576, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3270
L2_total_cache_misses = 1926
L2_total_cache_miss_rate = 0.5890
L2_total_cache_pending_hits = 54
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.071

icnt_total_pkts_mem_to_simt=6070
icnt_total_pkts_simt_to_mem=13510
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.919466
	minimum = 6.000000
	maximum = 452.000000
Network latency average = 23.948855
	minimum = 6.000000
	maximum = 435.000000
Slowest packet = 4638
Flit latency average = 22.282143
	minimum = 6.000000
	maximum = 435.000000
Slowest flit = 12624
Fragmentation average = 1.528244
	minimum = 0.000000
	maximum = 348.000000
Injected packet rate average = 0.027122
	minimum = 0.000000 (at node 0)
	maximum = 0.067805 (at node 10)
Accepted packet rate average = 0.027122
	minimum = 0.000000 (at node 0)
	maximum = 0.067805 (at node 10)
Injected flit rate average = 0.081159
	minimum = 0.000000 (at node 0)
	maximum = 0.200311 (at node 10)
Accepted flit rate average= 0.081159
	minimum = 0.000000 (at node 0)
	maximum = 0.205487 (at node 10)
Injected packet length average = 2.992366
Accepted packet length average = 2.992366
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.436263 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 447.000000 (2 samples)
Network latency average = 21.814989 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 427.500000 (2 samples)
Flit latency average = 22.129785 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 425.500000 (2 samples)
Fragmentation average = 1.239250 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 372.000000 (2 samples)
Injected packet rate average = 0.021665 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.054163 (2 samples)
Accepted packet rate average = 0.021665 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.054163 (2 samples)
Injected flit rate average = 0.064851 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.199804 (2 samples)
Accepted flit rate average = 0.064851 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.165799 (2 samples)
Injected packet size average = 2.993313 (2 samples)
Accepted packet size average = 2.993313 (2 samples)
Hops average = 1.000000 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 119466 (inst/sec)
gpgpu_simulation_rate = 2256 (cycle/sec)
gpgpu_silicon_slowdown = 712322x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410db8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a56a21043d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10mul_kernelIdEvPT_PKS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10mul_kernelIdEvPT_PKS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10mul_kernelIdEvPT_PKS0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1859
gpu_sim_insn = 153600
gpu_ipc =      82.6251
gpu_tot_sim_cycle = 8628
gpu_tot_sim_insn = 512000
gpu_tot_ipc =      59.3417
gpu_tot_issued_cta = 30
gpu_occupancy = 44.3611% 
gpu_tot_occupancy = 38.3179% 
max_total_param_size = 0
gpu_stall_dramfull = 18173
gpu_stall_icnt2sh    = 15008
partiton_level_parallism =       0.6993
partiton_level_parallism_total  =       0.5297
partiton_level_parallism_util =       4.5139
partiton_level_parallism_util_total  =       4.0193
L2_BW  =      35.9608 GB/Sec
L2_BW_total  =      27.2378 GB/Sec
gpu_total_sim_rate=170666

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8320
	L1I_total_cache_misses = 2024
	L1I_total_cache_miss_rate = 0.2433
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3200
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.4000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1910
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1910
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1954
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3200
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1910
ctas_completed 30, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 
gpgpu_n_tot_thrd_icount = 512000
gpgpu_n_tot_w_icount = 16000
gpgpu_n_stall_shd_mem = 40198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 51200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 102400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1910
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1910
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2240
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50415	W0_Idle:74095	W0_Scoreboard:23906	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16000
single_issue_nums: WS0:7360	WS1:7360	
dual_issue_nums: WS0:320	WS1:320	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 435200 {136:3200,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {136:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25600 {8:3200,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmflatency = 1732 
max_icnt2mem_latency = 494 
maxmrqlatency = 1056 
max_icnt2sh_latency = 162 
averagemflatency = 520 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 267 
avg_icnt2sh_latency = 23 
mrq_lat_table:373 	6 	70 	104 	90 	203 	387 	818 	1242 	553 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1276 	1615 	1227 	382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	248 	2144 	1699 	111 	131 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2862 	591 	733 	307 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	4 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934       967       962      1015      1010      1206      1201      1224      1219      1248      1242      1299      1289      2081      2075 
dram[1]:       952       714       979       974      1003       998      1145      1140      1152      1147      1314      1304      1188      1183      1236      1226 
dram[2]:       546      1226       992       987      1028      1023      2074      2068      2081      2075      2032      2027      2466      2460      2484      2478 
dram[3]:       976       970      1003       998      1040      1034      1158      1152      1163      1158      1289      1284      1314      1307      1332      1327 
dram[4]:      1003       996      1015      1010      1140      1134      2135      2129      2484      2478      2147      2142      2513      2507      2531      2527 
dram[5]:      1010      1003      1048      1041      1066      1060      1260      1255      1266      1260      1598      1577      1302      1296      1337      1316 
dram[6]:      1014      1008      1059      1055      1127      1122      1343      1338      2531      2527      2088      2081      2556      2550      2574      2568 
dram[7]:       988       983      1046      1039      1080      1075      1284      1278      1433      1428      1296      1289      1458      1453      1476      1471 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3848/136 = 28.294117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7712
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        147        96       133       111       112        99        93        94       105       108       158       138       172       154       145       129
dram[1]:        118       115       142       143       133       135       139       142       160       162       190       194       188       197       170       174
dram[2]:        104       104       123       127       129       132       116       123       123       126       163       168       205       209       161       169
dram[3]:        115       122       135       141       133       137       124       127       126       127       168       171       196       201       161       163
dram[4]:        105       110       126       131       117       122       118       120       133       137       164       171       203       210       154       158
dram[5]:        125       127       142       152       131       141       150       133       140       144       216       227       202       208       169       171
dram[6]:        107       110       140       143       122       126       102       103       133       136       152       154       208       209       157       159
dram[7]:         99       103       125       129       107       108        93        96       124       127       130       133       181       185       143       143
maximum mf latency per bank:
dram[0]:        909       920      1027      1038       876       905       844       855      1214      1225      1008      1071      1319      1330       800       825
dram[1]:       1102      1064      1358      1370      1274      1309      1314      1325      1692      1705      1353      1406      1239      1408       940       873
dram[2]:       1079      1089      1178      1219      1293      1304      1229      1240      1489      1504      1238      1251      1642      1659      1141      1151
dram[3]:        888      1071      1081      1242      1056      1085      1130      1165      1246      1257      1154      1166      1353      1382       893       850
dram[4]:       1005      1053      1252      1264      1058      1071      1245      1256      1524      1535      1107      1265      1683      1708       846       869
dram[5]:       1286      1236      1315      1350      1142      1234      1607      1452      1677      1706      1642      1716      1625      1732      1165      1176
dram[6]:        945       896      1385      1420      1045      1057      1029      1046      1599      1610      1031      1066      1714      1727       917       940
dram[7]:        786       797       930       965       869       830       822       832      1317      1329       743       760      1153      1164       642       626
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420 n_nop=11479 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2867
n_activity=4426 dram_eff=0.8694
bk0: 68a 10427i bk1: 64a 10566i bk2: 64a 10368i bk3: 64a 10335i bk4: 64a 10393i bk5: 64a 10327i bk6: 64a 10248i bk7: 64a 10156i bk8: 64a 10043i bk9: 64a 10011i bk10: 64a 10233i bk11: 64a 10168i bk12: 64a 10479i bk13: 64a 10421i bk14: 32a 11863i bk15: 32a 11791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966736
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.897123
Bank_Level_Parallism_Col = 10.894082
Bank_Level_Parallism_Ready = 6.203012
write_to_read_ratio_blp_rw_average = 0.468280
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.286736 
total_CMD = 13420 
util_bw = 3848 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 9068 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 21 
WTRc_limit = 2177 
RTWc_limit = 2012 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2177 
RTWc_limit_alone = 2012 

Commands details: 
total_CMD = 13420 
n_nop = 11479 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.143368 
Either_Row_CoL_Bus_Util = 0.144635 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000515 
queue_avg = 12.135171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1352
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420 n_nop=11478 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2867
n_activity=4276 dram_eff=0.8999
bk0: 64a 10012i bk1: 68a 9968i bk2: 64a 9683i bk3: 64a 9671i bk4: 64a 9706i bk5: 64a 9691i bk6: 64a 9686i bk7: 64a 9634i bk8: 64a 9611i bk9: 64a 9595i bk10: 64a 9805i bk11: 64a 9783i bk12: 64a 9702i bk13: 64a 9685i bk14: 32a 11324i bk15: 32a 11401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.249058
Bank_Level_Parallism_Col = 13.271912
Bank_Level_Parallism_Ready = 7.275468
write_to_read_ratio_blp_rw_average = 0.488244
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.286736 
total_CMD = 13420 
util_bw = 3848 
Wasted_Col = 389 
Wasted_Row = 9 
Idle = 9174 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 10 
WTRc_limit = 2160 
RTWc_limit = 2230 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2230 

Commands details: 
total_CMD = 13420 
n_nop = 11478 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.143368 
Either_Row_CoL_Bus_Util = 0.144709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.296349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2963
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420 n_nop=11471 n_act=19 n_pre=3 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2873
n_activity=4509 dram_eff=0.8552
bk0: 68a 10667i bk1: 68a 10609i bk2: 64a 10416i bk3: 64a 10384i bk4: 64a 10169i bk5: 64a 10122i bk6: 64a 10215i bk7: 64a 10153i bk8: 64a 10272i bk9: 64a 10243i bk10: 64a 10130i bk11: 64a 10081i bk12: 64a 10062i bk13: 64a 10046i bk14: 32a 11735i bk15: 32a 11687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960581
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.929167
Bank_Level_Parallism = 10.871193
Bank_Level_Parallism_Col = 10.865884
Bank_Level_Parallism_Ready = 6.223316
write_to_read_ratio_blp_rw_average = 0.476935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.287332 
total_CMD = 13420 
util_bw = 3856 
Wasted_Col = 583 
Wasted_Row = 0 
Idle = 8981 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 35 
WTRc_limit = 2242 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2242 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 13420 
n_nop = 11471 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1928 
Row_Bus_Util =  0.001639 
CoL_Bus_Util = 0.143666 
Either_Row_CoL_Bus_Util = 0.145231 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000513 
queue_avg = 13.358644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3586
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420 n_nop=11484 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2861
n_activity=4247 dram_eff=0.9042
bk0: 64a 10248i bk1: 64a 10180i bk2: 64a 9885i bk3: 64a 9871i bk4: 64a 9652i bk5: 64a 9635i bk6: 64a 9794i bk7: 64a 9760i bk8: 64a 9730i bk9: 64a 9714i bk10: 64a 9806i bk11: 64a 9772i bk12: 64a 9755i bk13: 64a 9739i bk14: 32a 11245i bk15: 32a 11317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.002360
Bank_Level_Parallism_Col = 12.998347
Bank_Level_Parallism_Ready = 7.153045
write_to_read_ratio_blp_rw_average = 0.494535
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.286140 
total_CMD = 13420 
util_bw = 3840 
Wasted_Col = 397 
Wasted_Row = 0 
Idle = 9183 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 19 
WTRc_limit = 2160 
RTWc_limit = 2265 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2265 

Commands details: 
total_CMD = 13420 
n_nop = 11484 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001192 
CoL_Bus_Util = 0.143070 
Either_Row_CoL_Bus_Util = 0.144262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.964680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9647
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420 n_nop=11485 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2861
n_activity=4424 dram_eff=0.868
bk0: 64a 11112i bk1: 64a 11009i bk2: 64a 10372i bk3: 64a 10324i bk4: 64a 10241i bk5: 64a 10183i bk6: 64a 10152i bk7: 64a 10103i bk8: 64a 10013i bk9: 64a 9999i bk10: 64a 10170i bk11: 64a 10121i bk12: 64a 10006i bk13: 64a 9988i bk14: 32a 11559i bk15: 32a 11506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.088344
Bank_Level_Parallism_Col = 11.089072
Bank_Level_Parallism_Ready = 6.284823
write_to_read_ratio_blp_rw_average = 0.474252
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.286140 
total_CMD = 13420 
util_bw = 3840 
Wasted_Col = 524 
Wasted_Row = 0 
Idle = 9056 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2188 
RTWc_limit = 2045 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2188 
RTWc_limit_alone = 2045 

Commands details: 
total_CMD = 13420 
n_nop = 11485 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001192 
CoL_Bus_Util = 0.143070 
Either_Row_CoL_Bus_Util = 0.144188 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000517 
queue_avg = 14.076975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.077
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420 n_nop=11473 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2873
n_activity=4399 dram_eff=0.8766
bk0: 68a 10172i bk1: 68a 10185i bk2: 64a 10172i bk3: 64a 10139i bk4: 64a 9816i bk5: 64a 9953i bk6: 64a 9857i bk7: 64a 9909i bk8: 64a 9775i bk9: 64a 9824i bk10: 64a 10092i bk11: 64a 10071i bk12: 64a 9743i bk13: 64a 9727i bk14: 32a 11463i bk15: 32a 11369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.206181
Bank_Level_Parallism_Col = 12.272981
Bank_Level_Parallism_Ready = 6.805498
write_to_read_ratio_blp_rw_average = 0.488650
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.287332 
total_CMD = 13420 
util_bw = 3856 
Wasted_Col = 460 
Wasted_Row = 24 
Idle = 9080 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 30 
WTRc_limit = 2161 
RTWc_limit = 2255 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2161 
RTWc_limit_alone = 2255 

Commands details: 
total_CMD = 13420 
n_nop = 11473 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001490 
CoL_Bus_Util = 0.143666 
Either_Row_CoL_Bus_Util = 0.145082 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000514 
queue_avg = 17.187332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1873
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420 n_nop=11473 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2873
n_activity=4518 dram_eff=0.8535
bk0: 68a 10384i bk1: 68a 10383i bk2: 64a 10197i bk3: 64a 10151i bk4: 64a 10128i bk5: 64a 10065i bk6: 64a 10032i bk7: 64a 9966i bk8: 64a 9908i bk9: 64a 9926i bk10: 64a 10374i bk11: 64a 10270i bk12: 64a 9894i bk13: 64a 9894i bk14: 32a 11707i bk15: 32a 11621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.401587
Bank_Level_Parallism_Col = 11.466788
Bank_Level_Parallism_Ready = 6.527433
write_to_read_ratio_blp_rw_average = 0.467397
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.287332 
total_CMD = 13420 
util_bw = 3856 
Wasted_Col = 538 
Wasted_Row = 24 
Idle = 9002 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 2207 
RTWc_limit = 1986 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2207 
RTWc_limit_alone = 1986 

Commands details: 
total_CMD = 13420 
n_nop = 11473 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001490 
CoL_Bus_Util = 0.143666 
Either_Row_CoL_Bus_Util = 0.145082 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000514 
queue_avg = 13.754844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7548
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420 n_nop=11487 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2861
n_activity=4323 dram_eff=0.8883
bk0: 64a 10515i bk1: 64a 10417i bk2: 64a 10029i bk3: 64a 9995i bk4: 64a 10062i bk5: 64a 9954i bk6: 64a 9885i bk7: 64a 9835i bk8: 64a 9838i bk9: 64a 9823i bk10: 64a 10244i bk11: 64a 10191i bk12: 64a 9809i bk13: 64a 9792i bk14: 32a 11331i bk15: 32a 11541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.075349
Bank_Level_Parallism_Col = 12.073505
Bank_Level_Parallism_Ready = 6.804370
write_to_read_ratio_blp_rw_average = 0.473246
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.286140 
total_CMD = 13420 
util_bw = 3840 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 9117 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 25 
WTRc_limit = 2228 
RTWc_limit = 2067 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 2067 

Commands details: 
total_CMD = 13420 
n_nop = 11487 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001192 
CoL_Bus_Util = 0.143070 
Either_Row_CoL_Bus_Util = 0.144039 
Issued_on_Two_Bus_Simul_Util = 0.000224 
issued_two_Eff = 0.001552 
queue_avg = 14.130924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1309

========= L2 cache stats =========
L2_cache_bank[0]: Access = 300, Miss = 121, Miss_rate = 0.403, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[5]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[6]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[13]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[14]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4570
L2_total_cache_misses = 1928
L2_total_cache_miss_rate = 0.4219
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 63
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=10010
icnt_total_pkts_simt_to_mem=17370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.265000
	minimum = 6.000000
	maximum = 343.000000
Network latency average = 23.577308
	minimum = 6.000000
	maximum = 343.000000
Slowest packet = 7392
Flit latency average = 22.703077
	minimum = 6.000000
	maximum = 339.000000
Slowest flit = 21201
Fragmentation average = 1.613846
	minimum = 0.000000
	maximum = 333.000000
Injected packet rate average = 0.027972
	minimum = 0.000000 (at node 10)
	maximum = 0.069930 (at node 0)
Accepted packet rate average = 0.027972
	minimum = 0.000000 (at node 10)
	maximum = 0.069930 (at node 0)
Injected flit rate average = 0.083916
	minimum = 0.000000 (at node 10)
	maximum = 0.207639 (at node 0)
Accepted flit rate average= 0.083916
	minimum = 0.000000 (at node 10)
	maximum = 0.211942 (at node 0)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.712509 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 412.333333 (3 samples)
Network latency average = 22.402428 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 399.333333 (3 samples)
Flit latency average = 22.320882 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 396.666667 (3 samples)
Fragmentation average = 1.364115 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 359.000000 (3 samples)
Injected packet rate average = 0.023768 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.059419 (3 samples)
Accepted packet rate average = 0.023768 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.059419 (3 samples)
Injected flit rate average = 0.071206 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.202415 (3 samples)
Accepted flit rate average = 0.071206 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.181180 (3 samples)
Injected packet size average = 2.995937 (3 samples)
Accepted packet size average = 2.995937 (3 samples)
Hops average = 1.000000 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 170666 (inst/sec)
gpgpu_simulation_rate = 2876 (cycle/sec)
gpgpu_silicon_slowdown = 558762x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d88..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a56a21040f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10add_kernelIdEvPKT_S2_PS0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 2040
gpu_sim_insn = 194560
gpu_ipc =      95.3726
gpu_tot_sim_cycle = 10668
gpu_tot_sim_insn = 706560
gpu_tot_ipc =      66.2317
gpu_tot_issued_cta = 40
gpu_occupancy = 44.4292% 
gpu_tot_occupancy = 39.5041% 
max_total_param_size = 0
gpu_stall_dramfull = 28950
gpu_stall_icnt2sh    = 30490
partiton_level_parallism =       0.9461
partiton_level_parallism_total  =       0.6093
partiton_level_parallism_util =       3.8911
partiton_level_parallism_util_total  =       3.9804
L2_BW  =      48.6511 GB/Sec
L2_BW_total  =      31.3326 GB/Sec
gpu_total_sim_rate=176640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11520
	L1I_total_cache_misses = 2344
	L1I_total_cache_miss_rate = 0.2035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4160
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.3077
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1910
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1910
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9176
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2344
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2264
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11520

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1910
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 
gpgpu_n_tot_thrd_icount = 706560
gpgpu_n_tot_w_icount = 22080
gpgpu_n_stall_shd_mem = 53850
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 3840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 133120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1910
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1910
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58697	W0_Idle:82169	W0_Scoreboard:41238	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22080
single_issue_nums: WS0:10080	WS1:10080	
dual_issue_nums: WS0:480	WS1:480	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 522240 {136:3840,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 348160 {136:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30720 {8:3840,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 1732 
max_icnt2mem_latency = 689 
maxmrqlatency = 1056 
max_icnt2sh_latency = 190 
averagemflatency = 474 
avg_icnt2mem_latency = 75 
avg_mrq_latency = 267 
avg_icnt2sh_latency = 27 
mrq_lat_table:373 	6 	70 	104 	90 	203 	387 	818 	1242 	553 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1891 	2210 	1917 	402 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	326 	2680 	2489 	174 	223 	475 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3307 	1080 	1348 	649 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	6 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934       967       962      1015      1010      1206      1201      1224      1219      1248      1242      1299      1289      2081      2075 
dram[1]:       952       714       979       974      1003       998      1145      1140      1152      1147      1314      1304      1188      1183      1236      1226 
dram[2]:       546      1226       992       987      1028      1023      2074      2068      2081      2075      2032      2027      2466      2460      2484      2478 
dram[3]:       976       970      1003       998      1040      1034      1158      1152      1163      1158      1289      1284      1314      1307      1332      1327 
dram[4]:      1003       996      1015      1010      1140      1134      2135      2129      2484      2478      2147      2142      2513      2507      2531      2527 
dram[5]:      1010      1003      1048      1041      1066      1060      1260      1255      1266      1260      1598      1577      1302      1296      1337      1316 
dram[6]:      1014      1008      1059      1055      1127      1122      1343      1338      2531      2527      2088      2081      2556      2550      2574      2568 
dram[7]:       988       983      1046      1039      1080      1075      1284      1278      1433      1428      1296      1289      1458      1453      1476      1471 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3848/136 = 28.294117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7712
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        210       139       208       163       202       163       198       172       223       194       181       159       198       178       172       152
dram[1]:        152       149       184       187       190       193       209       216       244       247       212       219       210       219       192       197
dram[2]:        155       156       187       191       199       203       192       201       211       216       204       214       242       248       201       211
dram[3]:        152       160       180       187       193       199       199       202       199       215       189       192       216       221       182       185
dram[4]:        166       173       197       204       197       203       205       209       233       239       201       214       235       246       191       200
dram[5]:        163       166       193       204       195       205       226       211       219       224       237       248       224       231       191       194
dram[6]:        168       171       212       215       201       206       187       189       226       230       183       188       242       246       198       202
dram[7]:        141       145       179       184       175       177       170       184       213       217       151       155       203       206       162       163
maximum mf latency per bank:
dram[0]:       1060       920      1075      1038      1100       905      1068       855      1214      1225      1008      1071      1319      1330       800       825
dram[1]:       1102      1064      1358      1370      1274      1309      1314      1325      1692      1705      1353      1406      1239      1408       940       873
dram[2]:       1079      1089      1178      1219      1293      1304      1229      1240      1489      1504      1238      1251      1642      1659      1141      1151
dram[3]:        888      1071      1081      1242      1056      1085      1130      1165      1246      1257      1154      1166      1353      1382       893       850
dram[4]:       1005      1053      1252      1264      1058      1071      1245      1256      1524      1535      1107      1265      1683      1708       846       869
dram[5]:       1286      1236      1315      1350      1142      1234      1607      1452      1677      1706      1642      1716      1625      1732      1165      1176
dram[6]:        945       896      1385      1420      1045      1057      1029      1046      1599      1610      1031      1066      1714      1727       917       940
dram[7]:        786       797       930       965       869       830       904       912      1317      1329       743       760      1153      1164       642       626
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16593 n_nop=14652 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2319
n_activity=4426 dram_eff=0.8694
bk0: 68a 13600i bk1: 64a 13739i bk2: 64a 13541i bk3: 64a 13508i bk4: 64a 13566i bk5: 64a 13500i bk6: 64a 13421i bk7: 64a 13329i bk8: 64a 13216i bk9: 64a 13184i bk10: 64a 13406i bk11: 64a 13341i bk12: 64a 13652i bk13: 64a 13594i bk14: 32a 15036i bk15: 32a 14964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966736
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.897123
Bank_Level_Parallism_Col = 10.894082
Bank_Level_Parallism_Ready = 6.203012
write_to_read_ratio_blp_rw_average = 0.468280
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.231905 
total_CMD = 16593 
util_bw = 3848 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 12241 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 21 
WTRc_limit = 2177 
RTWc_limit = 2012 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2177 
RTWc_limit_alone = 2012 

Commands details: 
total_CMD = 16593 
n_nop = 14652 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001085 
CoL_Bus_Util = 0.115953 
Either_Row_CoL_Bus_Util = 0.116977 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000515 
queue_avg = 9.814621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.81462
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16593 n_nop=14651 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2319
n_activity=4276 dram_eff=0.8999
bk0: 64a 13185i bk1: 68a 13141i bk2: 64a 12856i bk3: 64a 12844i bk4: 64a 12879i bk5: 64a 12864i bk6: 64a 12859i bk7: 64a 12807i bk8: 64a 12784i bk9: 64a 12768i bk10: 64a 12978i bk11: 64a 12956i bk12: 64a 12875i bk13: 64a 12858i bk14: 32a 14497i bk15: 32a 14574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.249058
Bank_Level_Parallism_Col = 13.271912
Bank_Level_Parallism_Ready = 7.275468
write_to_read_ratio_blp_rw_average = 0.488244
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.231905 
total_CMD = 16593 
util_bw = 3848 
Wasted_Col = 389 
Wasted_Row = 9 
Idle = 12347 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 10 
WTRc_limit = 2160 
RTWc_limit = 2230 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2230 

Commands details: 
total_CMD = 16593 
n_nop = 14651 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001085 
CoL_Bus_Util = 0.115953 
Either_Row_CoL_Bus_Util = 0.117037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.988851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9889
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16593 n_nop=14644 n_act=19 n_pre=3 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2324
n_activity=4509 dram_eff=0.8552
bk0: 68a 13840i bk1: 68a 13782i bk2: 64a 13589i bk3: 64a 13557i bk4: 64a 13342i bk5: 64a 13295i bk6: 64a 13388i bk7: 64a 13326i bk8: 64a 13445i bk9: 64a 13416i bk10: 64a 13303i bk11: 64a 13254i bk12: 64a 13235i bk13: 64a 13219i bk14: 32a 14908i bk15: 32a 14860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960581
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.929167
Bank_Level_Parallism = 10.871193
Bank_Level_Parallism_Col = 10.865884
Bank_Level_Parallism_Ready = 6.223316
write_to_read_ratio_blp_rw_average = 0.476935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.232387 
total_CMD = 16593 
util_bw = 3856 
Wasted_Col = 583 
Wasted_Row = 0 
Idle = 12154 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 35 
WTRc_limit = 2242 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2242 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 16593 
n_nop = 14644 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1928 
Row_Bus_Util =  0.001326 
CoL_Bus_Util = 0.116194 
Either_Row_CoL_Bus_Util = 0.117459 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000513 
queue_avg = 10.804134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8041
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16593 n_nop=14657 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2314
n_activity=4247 dram_eff=0.9042
bk0: 64a 13421i bk1: 64a 13353i bk2: 64a 13058i bk3: 64a 13044i bk4: 64a 12825i bk5: 64a 12808i bk6: 64a 12967i bk7: 64a 12933i bk8: 64a 12903i bk9: 64a 12887i bk10: 64a 12979i bk11: 64a 12945i bk12: 64a 12928i bk13: 64a 12912i bk14: 32a 14418i bk15: 32a 14490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.002360
Bank_Level_Parallism_Col = 12.998347
Bank_Level_Parallism_Ready = 7.153045
write_to_read_ratio_blp_rw_average = 0.494535
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.231423 
total_CMD = 16593 
util_bw = 3840 
Wasted_Col = 397 
Wasted_Row = 0 
Idle = 12356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 19 
WTRc_limit = 2160 
RTWc_limit = 2265 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2265 

Commands details: 
total_CMD = 16593 
n_nop = 14657 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000964 
CoL_Bus_Util = 0.115711 
Either_Row_CoL_Bus_Util = 0.116676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.720605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7206
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16593 n_nop=14658 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2314
n_activity=4424 dram_eff=0.868
bk0: 64a 14285i bk1: 64a 14182i bk2: 64a 13545i bk3: 64a 13497i bk4: 64a 13414i bk5: 64a 13356i bk6: 64a 13325i bk7: 64a 13276i bk8: 64a 13186i bk9: 64a 13172i bk10: 64a 13343i bk11: 64a 13294i bk12: 64a 13179i bk13: 64a 13161i bk14: 32a 14732i bk15: 32a 14679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.088344
Bank_Level_Parallism_Col = 11.089072
Bank_Level_Parallism_Ready = 6.284823
write_to_read_ratio_blp_rw_average = 0.474252
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.231423 
total_CMD = 16593 
util_bw = 3840 
Wasted_Col = 524 
Wasted_Row = 0 
Idle = 12229 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2188 
RTWc_limit = 2045 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2188 
RTWc_limit_alone = 2045 

Commands details: 
total_CMD = 16593 
n_nop = 14658 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000964 
CoL_Bus_Util = 0.115711 
Either_Row_CoL_Bus_Util = 0.116615 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000517 
queue_avg = 11.385102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3851
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16593 n_nop=14646 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2324
n_activity=4399 dram_eff=0.8766
bk0: 68a 13345i bk1: 68a 13358i bk2: 64a 13345i bk3: 64a 13312i bk4: 64a 12989i bk5: 64a 13126i bk6: 64a 13030i bk7: 64a 13082i bk8: 64a 12948i bk9: 64a 12997i bk10: 64a 13265i bk11: 64a 13244i bk12: 64a 12916i bk13: 64a 12900i bk14: 32a 14636i bk15: 32a 14542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.206181
Bank_Level_Parallism_Col = 12.272981
Bank_Level_Parallism_Ready = 6.805498
write_to_read_ratio_blp_rw_average = 0.488650
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.232387 
total_CMD = 16593 
util_bw = 3856 
Wasted_Col = 460 
Wasted_Row = 24 
Idle = 12253 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 30 
WTRc_limit = 2161 
RTWc_limit = 2255 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2161 
RTWc_limit_alone = 2255 

Commands details: 
total_CMD = 16593 
n_nop = 14646 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001205 
CoL_Bus_Util = 0.116194 
Either_Row_CoL_Bus_Util = 0.117339 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000514 
queue_avg = 13.900681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9007
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16593 n_nop=14646 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2324
n_activity=4518 dram_eff=0.8535
bk0: 68a 13557i bk1: 68a 13556i bk2: 64a 13370i bk3: 64a 13324i bk4: 64a 13301i bk5: 64a 13238i bk6: 64a 13205i bk7: 64a 13139i bk8: 64a 13081i bk9: 64a 13099i bk10: 64a 13547i bk11: 64a 13443i bk12: 64a 13067i bk13: 64a 13067i bk14: 32a 14880i bk15: 32a 14794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.401587
Bank_Level_Parallism_Col = 11.466788
Bank_Level_Parallism_Ready = 6.527433
write_to_read_ratio_blp_rw_average = 0.467397
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.232387 
total_CMD = 16593 
util_bw = 3856 
Wasted_Col = 538 
Wasted_Row = 24 
Idle = 12175 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 2207 
RTWc_limit = 1986 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2207 
RTWc_limit_alone = 1986 

Commands details: 
total_CMD = 16593 
n_nop = 14646 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001205 
CoL_Bus_Util = 0.116194 
Either_Row_CoL_Bus_Util = 0.117339 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000514 
queue_avg = 11.124571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1246
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16593 n_nop=14660 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2314
n_activity=4323 dram_eff=0.8883
bk0: 64a 13688i bk1: 64a 13590i bk2: 64a 13202i bk3: 64a 13168i bk4: 64a 13235i bk5: 64a 13127i bk6: 64a 13058i bk7: 64a 13008i bk8: 64a 13011i bk9: 64a 12996i bk10: 64a 13417i bk11: 64a 13364i bk12: 64a 12982i bk13: 64a 12965i bk14: 32a 14504i bk15: 32a 14714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.075349
Bank_Level_Parallism_Col = 12.073505
Bank_Level_Parallism_Ready = 6.804370
write_to_read_ratio_blp_rw_average = 0.473246
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.231423 
total_CMD = 16593 
util_bw = 3840 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 12290 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 25 
WTRc_limit = 2228 
RTWc_limit = 2067 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 2067 

Commands details: 
total_CMD = 16593 
n_nop = 14660 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000964 
CoL_Bus_Util = 0.115711 
Either_Row_CoL_Bus_Util = 0.116495 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.001552 
queue_avg = 11.428735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 420, Miss = 121, Miss_rate = 0.288, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[5]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[6]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 420, Miss = 121, Miss_rate = 0.288, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[13]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[14]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6500
L2_total_cache_misses = 1928
L2_total_cache_miss_rate = 0.2966
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 63
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=17100
icnt_total_pkts_simt_to_mem=21860
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.788342
	minimum = 6.000000
	maximum = 650.000000
Network latency average = 39.080052
	minimum = 6.000000
	maximum = 624.000000
Slowest packet = 10123
Flit latency average = 27.418135
	minimum = 6.000000
	maximum = 624.000000
Slowest flit = 28882
Fragmentation average = 0.258031
	minimum = 0.000000
	maximum = 174.000000
Injected packet rate average = 0.037843
	minimum = 0.000000 (at node 0)
	maximum = 0.094608 (at node 10)
Accepted packet rate average = 0.037843
	minimum = 0.000000 (at node 0)
	maximum = 0.094608 (at node 10)
Injected flit rate average = 0.113529
	minimum = 0.000000 (at node 0)
	maximum = 0.240196 (at node 32)
Accepted flit rate average= 0.113529
	minimum = 0.000000 (at node 0)
	maximum = 0.347549 (at node 10)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.981467 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 471.750000 (4 samples)
Network latency average = 26.571834 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 455.500000 (4 samples)
Flit latency average = 23.595196 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 453.500000 (4 samples)
Fragmentation average = 1.087594 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 312.750000 (4 samples)
Injected packet rate average = 0.027286 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.068216 (4 samples)
Accepted packet rate average = 0.027286 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.068216 (4 samples)
Injected flit rate average = 0.081787 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.211861 (4 samples)
Accepted flit rate average = 0.081787 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.222772 (4 samples)
Injected packet size average = 2.997345 (4 samples)
Accepted packet size average = 2.997345 (4 samples)
Hops average = 1.000000 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 176640 (inst/sec)
gpgpu_simulation_rate = 2667 (cycle/sec)
gpgpu_silicon_slowdown = 602549x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d88..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a56a210463 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'.
GPGPU-Sim PTX: pushing kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 2198
gpu_sim_insn = 194560
gpu_ipc =      88.5168
gpu_tot_sim_cycle = 12866
gpu_tot_sim_insn = 901120
gpu_tot_ipc =      70.0389
gpu_tot_issued_cta = 50
gpu_occupancy = 44.5722% 
gpu_tot_occupancy = 40.3424% 
max_total_param_size = 0
gpu_stall_dramfull = 40803
gpu_stall_icnt2sh    = 44909
partiton_level_parallism =       0.8781
partiton_level_parallism_total  =       0.6552
partiton_level_parallism_util =       3.5741
partiton_level_parallism_util_total  =       3.8794
L2_BW  =      45.1539 GB/Sec
L2_BW_total  =      33.6938 GB/Sec
gpu_total_sim_rate=180224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14720
	L1I_total_cache_misses = 2664
	L1I_total_cache_miss_rate = 0.1810
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5120
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1910
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1910
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2664
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2574
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1910
ctas_completed 50, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 
gpgpu_n_tot_thrd_icount = 901120
gpgpu_n_tot_w_icount = 28160
gpgpu_n_stall_shd_mem = 63546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3840
gpgpu_n_mem_write_global = 4480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 71680
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 163840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1910
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1910
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65391	W0_Idle:93975	W0_Scoreboard:57578	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28160
single_issue_nums: WS0:12480	WS1:12480	
dual_issue_nums: WS0:800	WS1:800	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30720 {8:3840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609280 {136:4480,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 522240 {136:3840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35840 {8:4480,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmflatency = 1732 
max_icnt2mem_latency = 882 
maxmrqlatency = 1056 
max_icnt2sh_latency = 190 
averagemflatency = 474 
avg_icnt2mem_latency = 91 
avg_mrq_latency = 267 
avg_icnt2sh_latency = 29 
mrq_lat_table:374 	6 	70 	104 	90 	203 	387 	818 	1242 	553 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2471 	2767 	2683 	419 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	402 	3265 	3255 	199 	253 	752 	304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3801 	1594 	1975 	932 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	8 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934       967       962      1015      1010      1206      1201      1224      1219      1248      1242      1299      1289      2081      2075 
dram[1]:       952       714       979       974      1003       998      1145      1140      1152      1147      1314      1304      1188      1183      1236      1226 
dram[2]:       546      1226       992       987      1028      1023      2074      2068      2081      2075      2032      2027      2466      2460      2484      2478 
dram[3]:       976       970      1003       998      1040      1034      1158      1152      1163      1158      1289      1284      1314      1307      1332      1327 
dram[4]:      1003       996      1015      1010      1140      1134      2135      2129      2484      2478      2147      2142      2513      2507      2531      2527 
dram[5]:      1010      1003      1048      1041      1066      1060      1260      1255      1266      1260      1598      1577      1302      1296      1337      1316 
dram[6]:      1014      1008      1059      1055      1127      1122      1343      1338      2531      2527      2088      2081      2556      2550      2574      2568 
dram[7]:       988       983      1046      1039      1080      1075      1284      1278      1433      1428      1296      1289      1458      1453      1476      1471 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3849/137 = 28.094891
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7716
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        232       161       228       183       242       192       274       225       314       255       291       237       321       274       302       264
dram[1]:        181       177       218       223       233       239       244       252       294       299       297       304       292       302       271       277
dram[2]:        208       212       216       223       230       235       245       254       276       282       268       279       318       325       295       307
dram[3]:        175       184       210       218       236       242       237       242       252       269       276       281       301       306       263       267
dram[4]:        217       228       227       237       227       234       260       265       304       311       270       284       313       326       295       305
dram[5]:        187       191       218       229       242       253       269       254       279       284       329       341       321       328       274       278
dram[6]:        207       212       234       240       233       239       248       251       301       305       260       265       329       334       299       310
dram[7]:        169       180       202       209       223       226       220       234       281       286       240       245       303       307       246       248
maximum mf latency per bank:
dram[0]:       1060       920      1075      1038      1100       905      1068       917      1214      1225      1058      1071      1319      1330      1062       961
dram[1]:       1102      1064      1358      1370      1274      1309      1314      1325      1692      1705      1353      1406      1239      1408       940       873
dram[2]:       1079      1089      1178      1219      1293      1304      1229      1240      1489      1504      1238      1251      1642      1659      1141      1151
dram[3]:        888      1071      1081      1242      1056      1085      1130      1165      1246      1257      1154      1166      1353      1382       893       850
dram[4]:       1005      1053      1252      1264      1058      1071      1245      1256      1524      1535      1107      1265      1683      1708      1010      1006
dram[5]:       1286      1236      1315      1350      1142      1234      1607      1452      1677      1706      1642      1716      1625      1732      1165      1176
dram[6]:        945       896      1385      1420      1045      1057      1029      1046      1599      1610      1031      1066      1714      1727       933      1018
dram[7]:        786       797       930       965       869       865       933       941      1317      1329       919       927      1153      1164       811       819
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20011 n_nop=18070 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.1923
n_activity=4426 dram_eff=0.8694
bk0: 68a 17018i bk1: 64a 17157i bk2: 64a 16959i bk3: 64a 16926i bk4: 64a 16984i bk5: 64a 16918i bk6: 64a 16839i bk7: 64a 16747i bk8: 64a 16634i bk9: 64a 16602i bk10: 64a 16824i bk11: 64a 16759i bk12: 64a 17070i bk13: 64a 17012i bk14: 32a 18454i bk15: 32a 18382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966736
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.897123
Bank_Level_Parallism_Col = 10.894082
Bank_Level_Parallism_Ready = 6.203012
write_to_read_ratio_blp_rw_average = 0.468280
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.192294 
total_CMD = 20011 
util_bw = 3848 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 15659 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 21 
WTRc_limit = 2177 
RTWc_limit = 2012 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2177 
RTWc_limit_alone = 2012 

Commands details: 
total_CMD = 20011 
n_nop = 18070 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.096147 
Either_Row_CoL_Bus_Util = 0.096997 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.000515 
queue_avg = 8.138224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.13822
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20011 n_nop=18069 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.1923
n_activity=4276 dram_eff=0.8999
bk0: 64a 16603i bk1: 68a 16559i bk2: 64a 16274i bk3: 64a 16262i bk4: 64a 16297i bk5: 64a 16282i bk6: 64a 16277i bk7: 64a 16225i bk8: 64a 16202i bk9: 64a 16186i bk10: 64a 16396i bk11: 64a 16374i bk12: 64a 16293i bk13: 64a 16276i bk14: 32a 17915i bk15: 32a 17992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.249058
Bank_Level_Parallism_Col = 13.271912
Bank_Level_Parallism_Ready = 7.275468
write_to_read_ratio_blp_rw_average = 0.488244
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.192294 
total_CMD = 20011 
util_bw = 3848 
Wasted_Col = 389 
Wasted_Row = 9 
Idle = 15765 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 10 
WTRc_limit = 2160 
RTWc_limit = 2230 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2230 

Commands details: 
total_CMD = 20011 
n_nop = 18069 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.096147 
Either_Row_CoL_Bus_Util = 0.097047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.599470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5995
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20011 n_nop=18062 n_act=19 n_pre=3 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.1927
n_activity=4509 dram_eff=0.8552
bk0: 68a 17258i bk1: 68a 17200i bk2: 64a 17007i bk3: 64a 16975i bk4: 64a 16760i bk5: 64a 16713i bk6: 64a 16806i bk7: 64a 16744i bk8: 64a 16863i bk9: 64a 16834i bk10: 64a 16721i bk11: 64a 16672i bk12: 64a 16653i bk13: 64a 16637i bk14: 32a 18326i bk15: 32a 18278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960581
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.929167
Bank_Level_Parallism = 10.871193
Bank_Level_Parallism_Col = 10.865884
Bank_Level_Parallism_Ready = 6.223316
write_to_read_ratio_blp_rw_average = 0.476935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.192694 
total_CMD = 20011 
util_bw = 3856 
Wasted_Col = 583 
Wasted_Row = 0 
Idle = 15572 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 35 
WTRc_limit = 2242 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2242 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 20011 
n_nop = 18062 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1928 
Row_Bus_Util =  0.001099 
CoL_Bus_Util = 0.096347 
Either_Row_CoL_Bus_Util = 0.097396 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.000513 
queue_avg = 8.958723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.95872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20011 n_nop=18075 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.1919
n_activity=4247 dram_eff=0.9042
bk0: 64a 16839i bk1: 64a 16771i bk2: 64a 16476i bk3: 64a 16462i bk4: 64a 16243i bk5: 64a 16226i bk6: 64a 16385i bk7: 64a 16351i bk8: 64a 16321i bk9: 64a 16305i bk10: 64a 16397i bk11: 64a 16363i bk12: 64a 16346i bk13: 64a 16330i bk14: 32a 17836i bk15: 32a 17908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.002360
Bank_Level_Parallism_Col = 12.998347
Bank_Level_Parallism_Ready = 7.153045
write_to_read_ratio_blp_rw_average = 0.494535
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.191894 
total_CMD = 20011 
util_bw = 3840 
Wasted_Col = 397 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 19 
WTRc_limit = 2160 
RTWc_limit = 2265 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2265 

Commands details: 
total_CMD = 20011 
n_nop = 18075 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.095947 
Either_Row_CoL_Bus_Util = 0.096747 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.377043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.377
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20011 n_nop=18076 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.1919
n_activity=4424 dram_eff=0.868
bk0: 64a 17703i bk1: 64a 17600i bk2: 64a 16963i bk3: 64a 16915i bk4: 64a 16832i bk5: 64a 16774i bk6: 64a 16743i bk7: 64a 16694i bk8: 64a 16604i bk9: 64a 16590i bk10: 64a 16761i bk11: 64a 16712i bk12: 64a 16597i bk13: 64a 16579i bk14: 32a 18150i bk15: 32a 18097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.088344
Bank_Level_Parallism_Col = 11.089072
Bank_Level_Parallism_Ready = 6.284823
write_to_read_ratio_blp_rw_average = 0.474252
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.191894 
total_CMD = 20011 
util_bw = 3840 
Wasted_Col = 524 
Wasted_Row = 0 
Idle = 15647 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2188 
RTWc_limit = 2045 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2188 
RTWc_limit_alone = 2045 

Commands details: 
total_CMD = 20011 
n_nop = 18076 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.095947 
Either_Row_CoL_Bus_Util = 0.096697 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.000517 
queue_avg = 9.440457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.44046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20011 n_nop=18064 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.1927
n_activity=4399 dram_eff=0.8766
bk0: 68a 16763i bk1: 68a 16776i bk2: 64a 16763i bk3: 64a 16730i bk4: 64a 16407i bk5: 64a 16544i bk6: 64a 16448i bk7: 64a 16500i bk8: 64a 16366i bk9: 64a 16415i bk10: 64a 16683i bk11: 64a 16662i bk12: 64a 16334i bk13: 64a 16318i bk14: 32a 18054i bk15: 32a 17960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.206181
Bank_Level_Parallism_Col = 12.272981
Bank_Level_Parallism_Ready = 6.805498
write_to_read_ratio_blp_rw_average = 0.488650
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.192694 
total_CMD = 20011 
util_bw = 3856 
Wasted_Col = 460 
Wasted_Row = 24 
Idle = 15671 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 30 
WTRc_limit = 2161 
RTWc_limit = 2255 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2161 
RTWc_limit_alone = 2255 

Commands details: 
total_CMD = 20011 
n_nop = 18064 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.000999 
CoL_Bus_Util = 0.096347 
Either_Row_CoL_Bus_Util = 0.097296 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.000514 
queue_avg = 11.526361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5264
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20011 n_nop=18064 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.1927
n_activity=4518 dram_eff=0.8535
bk0: 68a 16975i bk1: 68a 16974i bk2: 64a 16788i bk3: 64a 16742i bk4: 64a 16719i bk5: 64a 16656i bk6: 64a 16623i bk7: 64a 16557i bk8: 64a 16499i bk9: 64a 16517i bk10: 64a 16965i bk11: 64a 16861i bk12: 64a 16485i bk13: 64a 16485i bk14: 32a 18298i bk15: 32a 18212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.401587
Bank_Level_Parallism_Col = 11.466788
Bank_Level_Parallism_Ready = 6.527433
write_to_read_ratio_blp_rw_average = 0.467397
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.192694 
total_CMD = 20011 
util_bw = 3856 
Wasted_Col = 538 
Wasted_Row = 24 
Idle = 15593 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 2207 
RTWc_limit = 1986 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2207 
RTWc_limit_alone = 1986 

Commands details: 
total_CMD = 20011 
n_nop = 18064 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.000999 
CoL_Bus_Util = 0.096347 
Either_Row_CoL_Bus_Util = 0.097296 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.000514 
queue_avg = 9.224426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.22443
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20011 n_nop=18072 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.1923
n_activity=4375 dram_eff=0.8795
bk0: 68a 17076i bk1: 64a 17007i bk2: 64a 16619i bk3: 64a 16585i bk4: 64a 16652i bk5: 64a 16544i bk6: 64a 16475i bk7: 64a 16425i bk8: 64a 16429i bk9: 64a 16414i bk10: 64a 16836i bk11: 64a 16783i bk12: 64a 16401i bk13: 64a 16384i bk14: 32a 17923i bk15: 32a 18133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 11.996075
Bank_Level_Parallism_Col = 12.027334
Bank_Level_Parallism_Ready = 6.792315
write_to_read_ratio_blp_rw_average = 0.471272
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.192294 
total_CMD = 20011 
util_bw = 3848 
Wasted_Col = 475 
Wasted_Row = 12 
Idle = 15676 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 25 
WTRc_limit = 2228 
RTWc_limit = 2067 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 2067 

Commands details: 
total_CMD = 20011 
n_nop = 18072 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.096147 
Either_Row_CoL_Bus_Util = 0.096897 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.001547 
queue_avg = 9.476638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.47664

========= L2 cache stats =========
L2_cache_bank[0]: Access = 540, Miss = 121, Miss_rate = 0.224, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[5]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[6]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 540, Miss = 121, Miss_rate = 0.224, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[13]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[14]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[15]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8430
L2_total_cache_misses = 1929
L2_total_cache_miss_rate = 0.2288
L2_total_cache_pending_hits = 81
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 72
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
L2_cache_data_port_util = 0.125
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=24190
icnt_total_pkts_simt_to_mem=26350
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.206218
	minimum = 6.000000
	maximum = 880.000000
Network latency average = 37.932124
	minimum = 6.000000
	maximum = 768.000000
Slowest packet = 14427
Flit latency average = 26.041537
	minimum = 6.000000
	maximum = 768.000000
Slowest flit = 41086
Fragmentation average = 0.269689
	minimum = 0.000000
	maximum = 295.000000
Injected packet rate average = 0.035123
	minimum = 0.000000 (at node 10)
	maximum = 0.087807 (at node 0)
Accepted packet rate average = 0.035123
	minimum = 0.000000 (at node 10)
	maximum = 0.087807 (at node 0)
Injected flit rate average = 0.105369
	minimum = 0.000000 (at node 10)
	maximum = 0.222930 (at node 34)
Accepted flit rate average= 0.105369
	minimum = 0.000000 (at node 10)
	maximum = 0.322566 (at node 0)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.826417 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 553.400000 (5 samples)
Network latency average = 28.843892 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 518.000000 (5 samples)
Flit latency average = 24.084464 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 516.400000 (5 samples)
Fragmentation average = 0.924013 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 309.200000 (5 samples)
Injected packet rate average = 0.028854 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.072134 (5 samples)
Accepted packet rate average = 0.028854 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.072134 (5 samples)
Injected flit rate average = 0.086503 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.214074 (5 samples)
Accepted flit rate average = 0.086503 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.242731 (5 samples)
Injected packet size average = 2.997992 (5 samples)
Accepted packet size average = 2.997992 (5 samples)
Hops average = 1.000000 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 180224 (inst/sec)
gpgpu_simulation_rate = 2573 (cycle/sec)
gpgpu_silicon_slowdown = 624562x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcd410d68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcd410d64..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a56a2104bf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x880 (CUDAStream.1.sm_30.ptx:489) @%p1 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x900 (CUDAStream.1.sm_30.ptx:511) shr.u32 %r24, %r2, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f0 (CUDAStream.1.sm_30.ptx:506) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (CUDAStream.1.sm_30.ptx:508) st.shared.f64 [%r5], %fd10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x910 (CUDAStream.1.sm_30.ptx:513) @%p3 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x938 (CUDAStream.1.sm_30.ptx:520) @%p4 bra BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (CUDAStream.1.sm_30.ptx:532) shr.u32 %r21, %r10, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9a0 (CUDAStream.1.sm_30.ptx:536) @%p5 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9b0 (CUDAStream.1.sm_30.ptx:540) @%p6 bra BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (CUDAStream.1.sm_30.ptx:549) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' to stream 0, gridDim= (256,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads shmem
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 34051
gpu_sim_insn = 33424640
gpu_ipc =     981.6052
gpu_tot_sim_cycle = 46917
gpu_tot_sim_insn = 34325760
gpu_tot_ipc =     731.6273
gpu_tot_issued_cta = 306
gpu_occupancy = 92.5061% 
gpu_tot_occupancy = 84.3717% 
max_total_param_size = 0
gpu_stall_dramfull = 52202
gpu_stall_icnt2sh    = 62044
partiton_level_parallism =       0.0472
partiton_level_parallism_total  =       0.2139
partiton_level_parallism_util =       2.1940
partiton_level_parallism_util_total  =       3.4547
L2_BW  =       2.4254 GB/Sec
L2_BW_total  =      11.0001 GB/Sec
gpu_total_sim_rate=591823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647840
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6618
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37888
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0338
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1910
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1910
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642334
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6618
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5346
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1910
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6618
ctas_completed 306, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1645, 1176, 1105, 1107, 1034, 1035, 1034, 1035, 967, 967, 967, 967, 967, 967, 967, 967, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 1362, 958, 899, 899, 838, 838, 838, 838, 780, 780, 780, 780, 780, 780, 780, 780, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 
gpgpu_n_tot_thrd_icount = 35436544
gpgpu_n_tot_w_icount = 1107392
gpgpu_n_stall_shd_mem = 99382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 4736
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 71936
gpgpu_n_shmem_insn = 1058304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1212416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1910
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1910
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32320
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91221	W0_Idle:242178	W0_Scoreboard:132972	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095872
single_issue_nums: WS0:544210	WS1:537700	
dual_issue_nums: WS0:8135	WS1:4606	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 619520 {40:256,136:4480,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 696320 {136:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37888 {8:4736,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmflatency = 1732 
max_icnt2mem_latency = 899 
maxmrqlatency = 1056 
max_icnt2sh_latency = 190 
averagemflatency = 480 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 262 
avg_icnt2sh_latency = 30 
mrq_lat_table:441 	7 	71 	105 	90 	203 	387 	818 	1242 	553 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2827 	3182 	3382 	485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	762 	3412 	3897 	235 	423 	865 	442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4061 	1923 	2651 	1191 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	9 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       940       934       967       962      1015      1010      1206      1201      1224      1219      1248      1242      1299      1289      2081      2075 
dram[1]:       952       714       979       974      1003       998      1145      1140      1152      1147      1314      1304      1188      1183      1236      1226 
dram[2]:       546      1226       992       987      1028      1023      2074      2068      2081      2075      2032      2027      2466      2460      2484      2478 
dram[3]:       976       970      1003       998      1040      1034      1158      1152      1163      1158      1289      1284      1314      1307      1332      1327 
dram[4]:      1003       996      1015      1010      1140      1134      2135      2129      2484      2478      2147      2142      2513      2507      2531      2527 
dram[5]:      1010      1003      1048      1041      1066      1060      1260      1255      1266      1260      1598      1577      1302      1296      1337      1316 
dram[6]:      1014      1008      1059      1055      1127      1122      1343      1338      2531      2527      2088      2081      2556      2550      2574      2568 
dram[7]:       988       983      1046      1039      1080      1075      1284      1278      1433      1428      1296      1289      1458      1453      1476      1471 
average row accesses per activate:
dram[0]: 17.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 23.000000 21.000000 
dram[1]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 21.000000 19.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 20.000000 24.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 19.000000 20.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 18.000000 18.000000 
dram[5]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 21.000000 18.000000 
dram[6]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 19.000000 18.000000 
dram[7]: 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 20.000000 24.000000 
average row locality = 3919/140 = 27.992857
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        72        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[1]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[6]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[7]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
total dram reads = 7792
bank skew: 72/36 = 2.00
chip skew: 980/968 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        38        36 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        34 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        35        39 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        34        35 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        33        33 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        33 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        34        33 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        35        39 
total dram writes = 7731
bank skew: 64/33 = 1.94
chip skew: 970/962 = 1.01
average mf latency per bank:
dram[0]:        284       217       301       257       300       251       338       288       388       330       291       237       321       274       300       272
dram[1]:        250       240       303       297       316       309       320       314       384       376       297       304       292       302       278       288
dram[2]:        258       263       275       283       278       283       297       307       328       335       268       279       318       325       302       301
dram[3]:        256       266       299       308       323       330       315       320       347       365       276       281       301       306       276       277
dram[4]:        286       299       308       319       292       300       332       338       376       384       270       284       313       326       307       316
dram[5]:        277       282       318       330       339       352       358       344       386       392       329       341       321       328       280       292
dram[6]:        274       280       312       320       302       309       318       322       371       376       260       265       329       334       308       321
dram[7]:        236       250       276       284       295       299       283       299       358       365       240       245       303       307       258       251
maximum mf latency per bank:
dram[0]:       1060       920      1075      1038      1100       905      1068       917      1214      1225      1058      1071      1319      1330      1062       961
dram[1]:       1102      1064      1358      1370      1274      1309      1314      1325      1692      1705      1353      1406      1239      1408       940       873
dram[2]:       1079      1089      1178      1219      1293      1304      1229      1240      1489      1504      1238      1251      1642      1659      1141      1151
dram[3]:       1032      1071      1118      1242      1096      1106      1130      1165      1246      1257      1154      1166      1353      1382       893       850
dram[4]:       1005      1053      1252      1264      1058      1071      1245      1256      1524      1535      1107      1265      1683      1708      1010      1006
dram[5]:       1286      1236      1315      1350      1158      1234      1607      1452      1677      1706      1642      1716      1625      1732      1165      1176
dram[6]:        945       914      1385      1420      1045      1057      1029      1046      1599      1610      1031      1066      1714      1727       933      1018
dram[7]:        826       834       930       965       869       868       933       941      1317      1329       919       927      1153      1164       811       819
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72983 n_nop=71012 n_act=19 n_pre=3 n_ref_event=0 n_req=495 n_rd=12 n_rd_L2_A=968 n_write=970 n_wr_bk=0 bw_util=0.05344
n_activity=4640 dram_eff=0.8405
bk0: 72a 69960i bk1: 68a 70099i bk2: 64a 69931i bk3: 64a 69898i bk4: 64a 69956i bk5: 64a 69890i bk6: 64a 69811i bk7: 64a 69719i bk8: 64a 69606i bk9: 64a 69574i bk10: 64a 69796i bk11: 64a 69731i bk12: 64a 70042i bk13: 64a 69984i bk14: 36a 71389i bk15: 36a 71329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.991837
Row_Buffer_Locality_write = 0.936000
Bank_Level_Parallism = 10.658586
Bank_Level_Parallism_Col = 10.712220
Bank_Level_Parallism_Ready = 6.135758
write_to_read_ratio_blp_rw_average = 0.465380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053437 
total_CMD = 72983 
util_bw = 3900 
Wasted_Col = 547 
Wasted_Row = 24 
Idle = 68512 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 21 
WTRc_limit = 2195 
RTWc_limit = 2022 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2195 
RTWc_limit_alone = 2022 

Commands details: 
total_CMD = 72983 
n_nop = 71012 
Read = 12 
Write = 970 
L2_Alloc = 968 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 495 
total_req = 1950 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1950 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.026719 
Either_Row_CoL_Bus_Util = 0.027006 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000507 
queue_avg = 2.231451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23145
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72983 n_nop=71021 n_act=18 n_pre=2 n_ref_event=0 n_req=490 n_rd=8 n_rd_L2_A=968 n_write=966 n_wr_bk=0 bw_util=0.05322
n_activity=4430 dram_eff=0.8767
bk0: 68a 69545i bk1: 68a 69530i bk2: 64a 69246i bk3: 64a 69234i bk4: 64a 69269i bk5: 64a 69254i bk6: 64a 69249i bk7: 64a 69197i bk8: 64a 69174i bk9: 64a 69158i bk10: 64a 69368i bk11: 64a 69346i bk12: 64a 69265i bk13: 64a 69248i bk14: 36a 70872i bk15: 36a 70948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963265
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.934959
Bank_Level_Parallism = 13.050302
Bank_Level_Parallism_Col = 13.108858
Bank_Level_Parallism_Ready = 7.217302
write_to_read_ratio_blp_rw_average = 0.483388
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053218 
total_CMD = 72983 
util_bw = 3884 
Wasted_Col = 420 
Wasted_Row = 21 
Idle = 68658 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 10 
WTRc_limit = 2178 
RTWc_limit = 2231 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2178 
RTWc_limit_alone = 2231 

Commands details: 
total_CMD = 72983 
n_nop = 71021 
Read = 8 
Write = 966 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 490 
total_req = 1942 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1942 
Row_Bus_Util =  0.000274 
CoL_Bus_Util = 0.026609 
Either_Row_CoL_Bus_Util = 0.026883 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.180426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.18043
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72983 n_nop=71016 n_act=19 n_pre=3 n_ref_event=0 n_req=494 n_rd=8 n_rd_L2_A=968 n_write=970 n_wr_bk=0 bw_util=0.05333
n_activity=4651 dram_eff=0.8368
bk0: 68a 70230i bk1: 68a 70172i bk2: 64a 69979i bk3: 64a 69947i bk4: 64a 69732i bk5: 64a 69685i bk6: 64a 69778i bk7: 64a 69716i bk8: 64a 69835i bk9: 64a 69806i bk10: 64a 69693i bk11: 64a 69644i bk12: 64a 69625i bk13: 64a 69609i bk14: 36a 71272i bk15: 36a 71223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.932000
Bank_Level_Parallism = 10.728546
Bank_Level_Parallism_Col = 10.723186
Bank_Level_Parallism_Ready = 6.175051
write_to_read_ratio_blp_rw_average = 0.477157
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053327 
total_CMD = 72983 
util_bw = 3892 
Wasted_Col = 621 
Wasted_Row = 0 
Idle = 68470 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 35 
WTRc_limit = 2260 
RTWc_limit = 2169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2260 
RTWc_limit_alone = 2169 

Commands details: 
total_CMD = 72983 
n_nop = 71016 
Read = 8 
Write = 970 
L2_Alloc = 968 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 494 
total_req = 1946 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1946 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.026664 
Either_Row_CoL_Bus_Util = 0.026951 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000508 
queue_avg = 2.456435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45643
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72983 n_nop=71034 n_act=16 n_pre=0 n_ref_event=0 n_req=487 n_rd=0 n_rd_L2_A=968 n_write=965 n_wr_bk=0 bw_util=0.05297
n_activity=4338 dram_eff=0.8912
bk0: 64a 69811i bk1: 64a 69743i bk2: 64a 69448i bk3: 64a 69434i bk4: 64a 69215i bk5: 64a 69198i bk6: 64a 69357i bk7: 64a 69323i bk8: 64a 69293i bk9: 64a 69277i bk10: 64a 69369i bk11: 64a 69335i bk12: 64a 69318i bk13: 64a 69302i bk14: 36a 70793i bk15: 36a 70864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967146
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.934694
Bank_Level_Parallism = 12.895648
Bank_Level_Parallism_Col = 12.891645
Bank_Level_Parallism_Ready = 7.111686
write_to_read_ratio_blp_rw_average = 0.491307
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.052971 
total_CMD = 72983 
util_bw = 3866 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 68702 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 19 
WTRc_limit = 2178 
RTWc_limit = 2265 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2178 
RTWc_limit_alone = 2265 

Commands details: 
total_CMD = 72983 
n_nop = 71034 
Read = 0 
Write = 965 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 487 
total_req = 1933 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1933 
Row_Bus_Util =  0.000219 
CoL_Bus_Util = 0.026486 
Either_Row_CoL_Bus_Util = 0.026705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.119439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11944
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72983 n_nop=71038 n_act=16 n_pre=0 n_ref_event=0 n_req=484 n_rd=0 n_rd_L2_A=968 n_write=962 n_wr_bk=0 bw_util=0.05289
n_activity=4482 dram_eff=0.8612
bk0: 64a 70675i bk1: 64a 70572i bk2: 64a 69935i bk3: 64a 69887i bk4: 64a 69804i bk5: 64a 69746i bk6: 64a 69715i bk7: 64a 69666i bk8: 64a 69576i bk9: 64a 69562i bk10: 64a 69733i bk11: 64a 69684i bk12: 64a 69569i bk13: 64a 69551i bk14: 36a 71107i bk15: 36a 71053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966942
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933884
Bank_Level_Parallism = 11.007967
Bank_Level_Parallism_Col = 11.008654
Bank_Level_Parallism_Ready = 6.257497
write_to_read_ratio_blp_rw_average = 0.470927
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.052889 
total_CMD = 72983 
util_bw = 3860 
Wasted_Col = 542 
Wasted_Row = 0 
Idle = 68581 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2206 
RTWc_limit = 2045 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2206 
RTWc_limit_alone = 2045 

Commands details: 
total_CMD = 72983 
n_nop = 71038 
Read = 0 
Write = 962 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 484 
total_req = 1930 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1930 
Row_Bus_Util =  0.000219 
CoL_Bus_Util = 0.026445 
Either_Row_CoL_Bus_Util = 0.026650 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000514 
queue_avg = 2.588452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58845
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72983 n_nop=71023 n_act=18 n_pre=2 n_ref_event=0 n_req=489 n_rd=8 n_rd_L2_A=968 n_write=965 n_wr_bk=0 bw_util=0.05319
n_activity=4490 dram_eff=0.8646
bk0: 68a 69735i bk1: 68a 69748i bk2: 64a 69735i bk3: 64a 69702i bk4: 64a 69379i bk5: 64a 69516i bk6: 64a 69420i bk7: 64a 69472i bk8: 64a 69338i bk9: 64a 69387i bk10: 64a 69655i bk11: 64a 69634i bk12: 64a 69306i bk13: 64a 69290i bk14: 36a 71010i bk15: 36a 70916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963190
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.934694
Bank_Level_Parallism = 12.106286
Bank_Level_Parallism_Col = 12.171843
Bank_Level_Parallism_Ready = 6.766615
write_to_read_ratio_blp_rw_average = 0.485416
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053190 
total_CMD = 72983 
util_bw = 3882 
Wasted_Col = 478 
Wasted_Row = 24 
Idle = 68599 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 30 
WTRc_limit = 2179 
RTWc_limit = 2255 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2179 
RTWc_limit_alone = 2255 

Commands details: 
total_CMD = 72983 
n_nop = 71023 
Read = 8 
Write = 965 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 489 
total_req = 1941 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1941 
Row_Bus_Util =  0.000274 
CoL_Bus_Util = 0.026595 
Either_Row_CoL_Bus_Util = 0.026856 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000510 
queue_avg = 3.160380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16038
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72983 n_nop=71025 n_act=18 n_pre=2 n_ref_event=0 n_req=487 n_rd=8 n_rd_L2_A=968 n_write=963 n_wr_bk=0 bw_util=0.05314
n_activity=4587 dram_eff=0.8454
bk0: 68a 69947i bk1: 68a 69946i bk2: 64a 69760i bk3: 64a 69714i bk4: 64a 69691i bk5: 64a 69628i bk6: 64a 69595i bk7: 64a 69529i bk8: 64a 69471i bk9: 64a 69489i bk10: 64a 69937i bk11: 64a 69833i bk12: 64a 69457i bk13: 64a 69457i bk14: 36a 71247i bk15: 36a 71168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963039
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.934156
Bank_Level_Parallism = 11.298833
Bank_Level_Parallism_Col = 11.362712
Bank_Level_Parallism_Ready = 6.496140
write_to_read_ratio_blp_rw_average = 0.465009
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053136 
total_CMD = 72983 
util_bw = 3878 
Wasted_Col = 563 
Wasted_Row = 24 
Idle = 68518 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 2225 
RTWc_limit = 1993 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2225 
RTWc_limit_alone = 1993 

Commands details: 
total_CMD = 72983 
n_nop = 71025 
Read = 8 
Write = 963 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 487 
total_req = 1939 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1939 
Row_Bus_Util =  0.000274 
CoL_Bus_Util = 0.026568 
Either_Row_CoL_Bus_Util = 0.026828 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000511 
queue_avg = 2.529219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52922
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72983 n_nop=71026 n_act=17 n_pre=1 n_ref_event=0 n_req=493 n_rd=4 n_rd_L2_A=968 n_write=970 n_wr_bk=0 bw_util=0.05322
n_activity=4509 dram_eff=0.8614
bk0: 68a 70048i bk1: 64a 69979i bk2: 64a 69591i bk3: 64a 69557i bk4: 64a 69624i bk5: 64a 69516i bk6: 64a 69447i bk7: 64a 69397i bk8: 64a 69401i bk9: 64a 69386i bk10: 64a 69808i bk11: 64a 69755i bk12: 64a 69373i bk13: 64a 69356i bk14: 36a 70869i bk15: 36a 71089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.995885
Row_Buffer_Locality_write = 0.936000
Bank_Level_Parallism = 11.860662
Bank_Level_Parallism_Col = 11.891101
Bank_Level_Parallism_Ready = 6.738683
write_to_read_ratio_blp_rw_average = 0.470255
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053218 
total_CMD = 72983 
util_bw = 3884 
Wasted_Col = 503 
Wasted_Row = 12 
Idle = 68584 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 25 
WTRc_limit = 2246 
RTWc_limit = 2077 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2246 
RTWc_limit_alone = 2077 

Commands details: 
total_CMD = 72983 
n_nop = 71026 
Read = 4 
Write = 970 
L2_Alloc = 968 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 493 
total_req = 1942 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1942 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.026609 
Either_Row_CoL_Bus_Util = 0.026814 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001533 
queue_avg = 2.598537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59854

========= L2 cache stats =========
L2_cache_bank[0]: Access = 656, Miss = 123, Miss_rate = 0.188, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[1]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[2]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 22, Reservation_fails = 2
L2_cache_bank[3]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 2
L2_cache_bank[4]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 11, Reservation_fails = 1
L2_cache_bank[5]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[6]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[13]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[14]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[15]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 10036
L2_total_cache_misses = 1948
L2_total_cache_miss_rate = 0.1941
L2_total_cache_pending_hits = 172
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2765
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4736
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=31196
icnt_total_pkts_simt_to_mem=28212
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.618929
	minimum = 6.000000
	maximum = 838.000000
Network latency average = 31.305729
	minimum = 6.000000
	maximum = 513.000000
Slowest packet = 17837
Flit latency average = 24.804804
	minimum = 6.000000
	maximum = 513.000000
Slowest flit = 51985
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.001887
	minimum = 0.000000 (at node 36)
	maximum = 0.004258 (at node 10)
Accepted packet rate average = 0.001887
	minimum = 0.000000 (at node 36)
	maximum = 0.004258 (at node 10)
Injected flit rate average = 0.005209
	minimum = 0.000000 (at node 36)
	maximum = 0.015154 (at node 20)
Accepted flit rate average= 0.005209
	minimum = 0.000000 (at node 36)
	maximum = 0.019764 (at node 10)
Injected packet length average = 2.760897
Accepted packet length average = 2.760897
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 42.125169 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 600.833333 (6 samples)
Network latency average = 29.254198 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 517.166667 (6 samples)
Flit latency average = 24.204521 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 515.833333 (6 samples)
Fragmentation average = 0.770011 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 257.666667 (6 samples)
Injected packet rate average = 0.024359 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.060822 (6 samples)
Accepted packet rate average = 0.024359 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.060822 (6 samples)
Injected flit rate average = 0.072954 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.180921 (6 samples)
Accepted flit rate average = 0.072954 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.205570 (6 samples)
Injected packet size average = 2.994931 (6 samples)
Accepted packet size average = 2.994931 (6 samples)
Hops average = 1.000000 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 591823 (inst/sec)
gpgpu_simulation_rate = 808 (cycle/sec)
gpgpu_silicon_slowdown = 1988861x
Function    MBytes/sec  Min (sec)   Max         Average     
Copy        0.232       0.70476     0.70476     0.70476     
Mul         0.204       0.80414     0.80414     0.80414     
Add         0.272       0.90415     0.90415     0.90415     
Triad       0.272       0.90408     0.90408     0.90408     
Dot         0.003       53.05464    53.05464    53.05464    
GPGPU-Sim: *** exit detected ***
