Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 12 for port 'd' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 12 for port 'q' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/31930/Desktop/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/31930/Desktop/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
