Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  9 14:47:26 2021
| Host         : DESKTOP-71JN9RA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/example_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.793        0.000                      0                  170        0.246        0.000                      0                  170        6.166        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.667}      13.333          75.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             10.793        0.000                      0                  170        0.246        0.000                      0                  170        6.166        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.793ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/int_a_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (ap_clk rise@13.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.770ns (33.061%)  route 1.559ns (66.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 14.081 - 13.333 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.787     0.787    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/waddr_reg[4]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/waddr_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/int_a[7]_i_3/O
                         net (fo=2, unplaced)         0.358     2.607    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/int_a[7]_i_3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.712 r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/int_a[7]_i_1/O
                         net (fo=8, unplaced)         0.404     3.116    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/int_a[7]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/int_a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    13.333    13.333 r  
                                                      0.000    13.333 r  ap_clk (IN)
                         net (fo=97, unset)           0.748    14.081    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/int_a_reg[0]/C
                         clock pessimism              0.000    14.081    
                         clock uncertainty           -0.035    14.045    
                         FDRE (Setup_fdre_C_CE)      -0.136    13.909    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/int_a_reg[0]
  -------------------------------------------------------------------
                         required time                         13.909    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                 10.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.262ns (67.793%)  route 0.124ns (32.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.390     0.390    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unplaced)         0.124     0.679    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/s_axi_BUS_A_BVALID
                         LUT4 (Prop_lut4_I3_O)        0.098     0.777 r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.777    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.411     0.411    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.411    
                         FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/example_BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         13.333      12.333               bd_0_i/hls_inst/inst/a_read_reg_64_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.666       6.166                bd_0_i/hls_inst/inst/a_read_reg_64_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.667       6.167                bd_0_i/hls_inst/inst/a_read_reg_64_reg[0]/C



