Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 29 15:35:14 2025
| Host         : LAPTOP-AOM7HOQR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Rete_board_timing_summary_routed.rpt -pb Rete_board_timing_summary_routed.pb -rpx Rete_board_timing_summary_routed.rpx -warn_on_violation
| Design       : Rete_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   64          inf        0.000                      0                   64        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     CU/reg_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     CU/reg_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     CU/reg_data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     CU/reg_data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     CU/reg_data_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     CU/reg_data_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     CU/reg_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     CU/reg_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     CU/reg_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     CU/reg_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     CU/reg_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     CU/reg_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     CU/reg_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     CU/reg_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     CU/reg_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     CU/reg_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     CU/reg_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     CU/reg_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     CU/reg_data_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     CU/reg_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     CU/reg_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     CU/reg_data_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     CU/reg_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     CU/reg_data_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     CU/reg_data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     CU/reg_data_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     CU/reg_data_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     CU/reg_data_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     CU/reg_data_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/reg_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 4.841ns (51.054%)  route 4.641ns (48.946%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.716     5.319    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CU/reg_data_reg[3]/Q
                         net (fo=1, routed)           0.948     6.723    CU/data_in[3]
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.124     6.847 r  CU/LED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.847    CU/LED_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y82          MUXF7 (Prop_muxf7_I0_O)      0.212     7.059 r  CU/LED_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.022     8.081    CU/LED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.327     8.408 r  CU/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.671    11.079    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    14.801 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.801    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.259ns  (logic 4.644ns (50.150%)  route 4.616ns (49.850%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.716     5.319    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CU/reg_data_reg[3]/Q
                         net (fo=1, routed)           0.948     6.723    CU/data_in[3]
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.124     6.847 r  CU/LED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.847    CU/LED_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y82          MUXF7 (Prop_muxf7_I0_O)      0.212     7.059 r  CU/LED_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.015     8.074    CU/LED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.299     8.373 r  CU/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.653    11.025    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    14.578 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.578    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 4.626ns (52.310%)  route 4.218ns (47.690%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.716     5.319    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CU/reg_data_reg[3]/Q
                         net (fo=1, routed)           0.948     6.723    CU/data_in[3]
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.124     6.847 r  CU/LED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.847    CU/LED_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y82          MUXF7 (Prop_muxf7_I0_O)      0.212     7.059 r  CU/LED_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.022     8.081    CU/LED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.299     8.380 r  CU/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.247    10.627    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.163 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.163    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 4.878ns (57.250%)  route 3.642ns (42.750%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.716     5.319    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CU/reg_data_reg[3]/Q
                         net (fo=1, routed)           0.948     6.723    CU/data_in[3]
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.124     6.847 r  CU/LED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.847    CU/LED_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y82          MUXF7 (Prop_muxf7_I0_O)      0.212     7.059 r  CU/LED_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.015     8.074    CU/LED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.327     8.401 r  CU/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.679    10.080    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.759    13.838 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.838    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/reg_sel_DEMUX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.502ns (74.291%)  route 0.520ns (25.709%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    CU/CLK
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_DEMUX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  CU/reg_sel_DEMUX_reg[0]/Q
                         net (fo=4, routed)           0.173     1.833    CU/sel_DEMUX[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.043     1.876 r  CU/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.347     2.223    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.318     3.541 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.541    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_sel_DEMUX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.422ns (65.021%)  route 0.765ns (34.979%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    CU/CLK
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_DEMUX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  CU/reg_sel_DEMUX_reg[0]/Q
                         net (fo=4, routed)           0.184     1.844    CU/sel_DEMUX[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.045     1.889 r  CU/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.470    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.706 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.706    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_sel_DEMUX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.439ns (60.812%)  route 0.927ns (39.188%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    CU/CLK
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_DEMUX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  CU/reg_sel_DEMUX_reg[0]/Q
                         net (fo=4, routed)           0.173     1.833    CU/sel_DEMUX[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.045     1.878 r  CU/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.755     2.633    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.886 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.886    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_sel_DEMUX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.466ns (60.891%)  route 0.942ns (39.109%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    CU/CLK
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_DEMUX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  CU/reg_sel_DEMUX_reg[0]/Q
                         net (fo=4, routed)           0.184     1.844    CU/sel_DEMUX[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.042     1.886 r  CU/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.644    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.283     3.928 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_DEMUX_in[0]
                            (input port)
  Destination:            CU/reg_sel_DEMUX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.645ns  (logic 1.467ns (25.979%)  route 4.179ns (74.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sel_DEMUX_in[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_DEMUX_in[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sel_DEMUX_in_IBUF[0]_inst/O
                         net (fo=1, routed)           4.179     5.645    CU/reg_sel_DEMUX_reg[1]_0[0]
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_DEMUX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.599     5.022    CU/CLK
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_DEMUX_reg[0]/C

Slack:                    inf
  Source:                 sel_MUX_in[1]
                            (input port)
  Destination:            CU/reg_sel_MUX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.523ns  (logic 0.967ns (17.509%)  route 4.556ns (82.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sel_MUX_in[1] (IN)
                         net (fo=0)                   0.000     0.000    sel_MUX_in[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sel_MUX_in_IBUF[1]_inst/O
                         net (fo=1, routed)           4.556     5.523    CU/reg_sel_MUX_reg[3]_0[1]
    SLICE_X0Y83          FDRE                                         r  CU/reg_sel_MUX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.598     5.021    CU/CLK
    SLICE_X0Y83          FDRE                                         r  CU/reg_sel_MUX_reg[1]/C

Slack:                    inf
  Source:                 sel_MUX_in[0]
                            (input port)
  Destination:            CU/reg_sel_MUX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 0.982ns (18.184%)  route 4.419ns (81.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sel_MUX_in[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_MUX_in[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sel_MUX_in_IBUF[0]_inst/O
                         net (fo=1, routed)           4.419     5.401    CU/reg_sel_MUX_reg[3]_0[0]
    SLICE_X0Y83          FDRE                                         r  CU/reg_sel_MUX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.598     5.021    CU/CLK
    SLICE_X0Y83          FDRE                                         r  CU/reg_sel_MUX_reg[0]/C

Slack:                    inf
  Source:                 load_second_input
                            (input port)
  Destination:            CU/reg_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 1.591ns (41.566%)  route 2.237ns (58.434%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second_input (IN)
                         net (fo=0)                   0.000     0.000    load_second_input
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  load_second_input_IBUF_inst/O
                         net (fo=2, routed)           1.348     2.815    CU/load_second_input_IBUF
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.124     2.939 r  CU/reg_data[15]_i_1/O
                         net (fo=8, routed)           0.890     3.829    CU/reg_data[15]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  CU/reg_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.597     5.020    CU/CLK
    SLICE_X0Y82          FDRE                                         r  CU/reg_data_reg[11]/C

Slack:                    inf
  Source:                 load_second_input
                            (input port)
  Destination:            CU/reg_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 1.591ns (41.566%)  route 2.237ns (58.434%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second_input (IN)
                         net (fo=0)                   0.000     0.000    load_second_input
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  load_second_input_IBUF_inst/O
                         net (fo=2, routed)           1.348     2.815    CU/load_second_input_IBUF
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.124     2.939 r  CU/reg_data[15]_i_1/O
                         net (fo=8, routed)           0.890     3.829    CU/reg_data[15]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  CU/reg_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.597     5.020    CU/CLK
    SLICE_X0Y82          FDRE                                         r  CU/reg_data_reg[12]/C

Slack:                    inf
  Source:                 load_second_input
                            (input port)
  Destination:            CU/reg_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 1.591ns (41.566%)  route 2.237ns (58.434%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second_input (IN)
                         net (fo=0)                   0.000     0.000    load_second_input
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  load_second_input_IBUF_inst/O
                         net (fo=2, routed)           1.348     2.815    CU/load_second_input_IBUF
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.124     2.939 r  CU/reg_data[15]_i_1/O
                         net (fo=8, routed)           0.890     3.829    CU/reg_data[15]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  CU/reg_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.597     5.020    CU/CLK
    SLICE_X0Y82          FDRE                                         r  CU/reg_data_reg[14]/C

Slack:                    inf
  Source:                 load_indirizzamento
                            (input port)
  Destination:            CU/reg_sel_DEMUX_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.610ns (45.549%)  route 1.924ns (54.451%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  load_indirizzamento (IN)
                         net (fo=0)                   0.000     0.000    load_indirizzamento
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  load_indirizzamento_IBUF_inst/O
                         net (fo=1, routed)           1.582     3.068    CU/load_indirizzamento_IBUF
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     3.192 r  CU//i_/O
                         net (fo=6, routed)           0.342     3.534    CU/reg_sel_MUX
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_DEMUX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.599     5.022    CU/CLK
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_DEMUX_reg[0]/C

Slack:                    inf
  Source:                 load_indirizzamento
                            (input port)
  Destination:            CU/reg_sel_DEMUX_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.610ns (45.549%)  route 1.924ns (54.451%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  load_indirizzamento (IN)
                         net (fo=0)                   0.000     0.000    load_indirizzamento
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  load_indirizzamento_IBUF_inst/O
                         net (fo=1, routed)           1.582     3.068    CU/load_indirizzamento_IBUF
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     3.192 r  CU//i_/O
                         net (fo=6, routed)           0.342     3.534    CU/reg_sel_MUX
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_DEMUX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.599     5.022    CU/CLK
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_DEMUX_reg[1]/C

Slack:                    inf
  Source:                 load_indirizzamento
                            (input port)
  Destination:            CU/reg_sel_MUX_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.610ns (45.549%)  route 1.924ns (54.451%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  load_indirizzamento (IN)
                         net (fo=0)                   0.000     0.000    load_indirizzamento
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  load_indirizzamento_IBUF_inst/O
                         net (fo=1, routed)           1.582     3.068    CU/load_indirizzamento_IBUF
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     3.192 r  CU//i_/O
                         net (fo=6, routed)           0.342     3.534    CU/reg_sel_MUX
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_MUX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.599     5.022    CU/CLK
    SLICE_X0Y84          FDRE                                         r  CU/reg_sel_MUX_reg[3]/C

Slack:                    inf
  Source:                 load_indirizzamento
                            (input port)
  Destination:            CU/reg_sel_MUX_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.394ns  (logic 1.610ns (47.426%)  route 1.785ns (52.574%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  load_indirizzamento (IN)
                         net (fo=0)                   0.000     0.000    load_indirizzamento
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  load_indirizzamento_IBUF_inst/O
                         net (fo=1, routed)           1.582     3.068    CU/load_indirizzamento_IBUF
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     3.192 r  CU//i_/O
                         net (fo=6, routed)           0.202     3.394    CU/reg_sel_MUX
    SLICE_X0Y83          FDRE                                         r  CU/reg_sel_MUX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.598     5.021    CU/CLK
    SLICE_X0Y83          FDRE                                         r  CU/reg_sel_MUX_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU/reg_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.244ns (39.758%)  route 0.370ns (60.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.370     0.615    CU/SR[0]
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU/reg_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.244ns (39.758%)  route 0.370ns (60.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.370     0.615    CU/SR[0]
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU/reg_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.244ns (39.758%)  route 0.370ns (60.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.370     0.615    CU/SR[0]
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU/reg_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.244ns (39.758%)  route 0.370ns (60.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.370     0.615    CU/SR[0]
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU/reg_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.244ns (39.758%)  route 0.370ns (60.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.370     0.615    CU/SR[0]
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU/reg_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.244ns (39.758%)  route 0.370ns (60.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.370     0.615    CU/SR[0]
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU/reg_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.244ns (39.758%)  route 0.370ns (60.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.370     0.615    CU/SR[0]
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU/reg_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.244ns (39.758%)  route 0.370ns (60.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.370     0.615    CU/SR[0]
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    CU/CLK
    SLICE_X1Y82          FDRE                                         r  CU/reg_data_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU/reg_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.244ns (39.478%)  route 0.375ns (60.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.375     0.619    CU/SR[0]
    SLICE_X0Y82          FDRE                                         r  CU/reg_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    CU/CLK
    SLICE_X0Y82          FDRE                                         r  CU/reg_data_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU/reg_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.244ns (39.478%)  route 0.375ns (60.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=17, routed)          0.375     0.619    CU/SR[0]
    SLICE_X0Y82          FDRE                                         r  CU/reg_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    CU/CLK
    SLICE_X0Y82          FDRE                                         r  CU/reg_data_reg[12]/C





