// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pointwise_conv2d_fix_4_HH_
#define _pointwise_conv2d_fix_4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mux_164_16_1_1_x.h"
#include "network_mac_muladd_11ns_5ns_11s_15_1_1.h"
#include "network_mul_mul_16s_16s_32_1_1.h"

namespace ap_rtl {

struct pointwise_conv2d_fix_4 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_signal< sc_lv<16> > ap_var_for_const0;
    sc_signal< sc_lv<16> > ap_var_for_const1;
    sc_signal< sc_lv<16> > ap_var_for_const2;
    sc_signal< sc_lv<16> > ap_var_for_const3;
    sc_signal< sc_lv<16> > ap_var_for_const4;
    sc_signal< sc_lv<16> > ap_var_for_const5;
    sc_signal< sc_lv<16> > ap_var_for_const6;
    sc_signal< sc_lv<16> > ap_var_for_const7;
    sc_signal< sc_lv<16> > ap_var_for_const8;
    sc_signal< sc_lv<16> > ap_var_for_const9;
    sc_signal< sc_lv<16> > ap_var_for_const10;
    sc_signal< sc_lv<16> > ap_var_for_const11;
    sc_signal< sc_lv<16> > ap_var_for_const12;
    sc_signal< sc_lv<16> > ap_var_for_const13;
    sc_signal< sc_lv<16> > ap_var_for_const14;
    sc_signal< sc_lv<16> > ap_var_for_const15;


    // Module declarations
    pointwise_conv2d_fix_4(sc_module_name name);
    SC_HAS_PROCESS(pointwise_conv2d_fix_4);

    ~pointwise_conv2d_fix_4();

    sc_trace_file* mVcdFile;

    network_mux_164_16_1_1_x<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,4,16>* network_mux_164_16_1_1_x_U129;
    network_mac_muladd_11ns_5ns_11s_15_1_1<1,1,11,5,11,15>* network_mac_muladd_11ns_5ns_11s_15_1_1_U130;
    network_mul_mul_16s_16s_32_1_1<1,1,16,16,32>* network_mul_mul_16s_16s_32_1_1_U131;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten59_reg_134;
    sc_signal< sc_lv<14> > indvar_flatten18_reg_145;
    sc_signal< sc_lv<1> > out_d_0_reg_156;
    sc_signal< sc_lv<5> > out_h_0_reg_168;
    sc_signal< sc_lv<10> > indvar_flatten_reg_179;
    sc_signal< sc_lv<5> > out_w_0_reg_190;
    sc_signal< sc_lv<23> > buffer_0_reg_201;
    sc_signal< sc_lv<5> > in_d_0_reg_213;
    sc_signal< sc_lv<1> > icmp_ln34_fu_224_p2;
    sc_signal< sc_lv<1> > icmp_ln34_reg_701;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln34_reg_701_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_701_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_701_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_701_pp0_iter4_reg;
    sc_signal< sc_lv<14> > add_ln34_2_fu_230_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln20_fu_236_p2;
    sc_signal< sc_lv<1> > icmp_ln20_reg_710;
    sc_signal< sc_lv<1> > icmp_ln20_reg_710_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln20_reg_710_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln20_reg_710_pp0_iter3_reg;
    sc_signal< sc_lv<14> > select_ln20_1_fu_248_p3;
    sc_signal< sc_lv<11> > add_ln29_fu_290_p2;
    sc_signal< sc_lv<11> > add_ln29_reg_728;
    sc_signal< sc_lv<1> > and_ln34_2_fu_333_p2;
    sc_signal< sc_lv<1> > and_ln34_2_reg_733;
    sc_signal< sc_lv<11> > sub_ln29_1_fu_382_p2;
    sc_signal< sc_lv<11> > sub_ln29_1_reg_738;
    sc_signal< sc_lv<11> > select_ln29_1_fu_388_p3;
    sc_signal< sc_lv<11> > select_ln29_1_reg_743;
    sc_signal< sc_lv<11> > select_ln29_1_reg_743_pp0_iter2_reg;
    sc_signal< sc_lv<11> > select_ln29_1_reg_743_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln29_fu_407_p2;
    sc_signal< sc_lv<1> > and_ln29_reg_749;
    sc_signal< sc_lv<5> > select_ln20_fu_413_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<5> > out_w_fu_421_p2;
    sc_signal< sc_lv<5> > out_w_reg_759;
    sc_signal< sc_lv<1> > or_ln24_1_fu_433_p2;
    sc_signal< sc_lv<1> > or_ln24_1_reg_764;
    sc_signal< sc_lv<1> > or_ln24_1_reg_764_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_ln24_1_reg_764_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_ln24_1_reg_764_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln24_1_fu_438_p3;
    sc_signal< sc_lv<5> > select_ln24_1_reg_769;
    sc_signal< sc_lv<5> > select_ln21_fu_446_p3;
    sc_signal< sc_lv<5> > select_ln21_reg_774;
    sc_signal< sc_lv<5> > select_ln21_reg_774_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln21_reg_774_pp0_iter3_reg;
    sc_signal< sc_lv<16> > tmp_4_fu_458_p18;
    sc_signal< sc_lv<16> > tmp_4_reg_780;
    sc_signal< sc_lv<16> > tmp_4_reg_780_pp0_iter2_reg;
    sc_signal< sc_lv<16> > tmp_4_reg_780_pp0_iter3_reg;
    sc_signal< sc_lv<5> > in_d_fu_496_p2;
    sc_signal< sc_lv<5> > in_d_reg_785;
    sc_signal< sc_lv<10> > select_ln21_9_fu_508_p3;
    sc_signal< sc_lv<1> > icmp_ln24_1_fu_558_p2;
    sc_signal< sc_lv<1> > icmp_ln24_1_reg_801;
    sc_signal< sc_lv<1> > icmp_ln24_1_reg_801_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln24_1_reg_801_pp0_iter4_reg;
    sc_signal< sc_lv<16> > input_load_reg_805;
    sc_signal< sc_lv<1> > out_d_0_mid2_fu_592_p3;
    sc_signal< sc_lv<1> > out_d_0_mid2_reg_810;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > mul_ln29_fu_695_p2;
    sc_signal< sc_lv<32> > mul_ln29_reg_815;
    sc_signal< sc_lv<11> > add_ln34_1_fu_614_p2;
    sc_signal< sc_lv<11> > add_ln34_1_reg_820;
    sc_signal< sc_lv<23> > buffer_fu_639_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > ap_phi_mux_out_d_0_phi_fu_160_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_194_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_in_d_0_phi_fu_217_p4;
    sc_signal< sc_lv<64> > zext_ln29_5_fu_553_p1;
    sc_signal< sc_lv<64> > zext_ln34_fu_681_p1;
    sc_signal< sc_lv<14> > add_ln20_1_fu_242_p2;
    sc_signal< sc_lv<10> > shl_ln_fu_256_p3;
    sc_signal< sc_lv<7> > shl_ln29_7_fu_268_p3;
    sc_signal< sc_lv<11> > zext_ln29_fu_264_p1;
    sc_signal< sc_lv<11> > zext_ln29_1_fu_276_p1;
    sc_signal< sc_lv<11> > sub_ln29_fu_280_p2;
    sc_signal< sc_lv<11> > zext_ln24_fu_286_p1;
    sc_signal< sc_lv<1> > icmp_ln24_fu_315_p2;
    sc_signal< sc_lv<1> > xor_ln34_fu_310_p2;
    sc_signal< sc_lv<1> > icmp_ln21_fu_327_p2;
    sc_signal< sc_lv<5> > select_ln34_fu_296_p3;
    sc_signal< sc_lv<1> > or_ln29_fu_345_p2;
    sc_signal< sc_lv<5> > out_h_fu_339_p2;
    sc_signal< sc_lv<10> > shl_ln29_mid1_fu_358_p3;
    sc_signal< sc_lv<7> > shl_ln29_7_mid1_fu_370_p3;
    sc_signal< sc_lv<11> > zext_ln29_2_fu_366_p1;
    sc_signal< sc_lv<11> > zext_ln29_3_fu_378_p1;
    sc_signal< sc_lv<11> > select_ln34_4_fu_303_p3;
    sc_signal< sc_lv<1> > xor_ln29_fu_396_p2;
    sc_signal< sc_lv<1> > and_ln34_1_fu_321_p2;
    sc_signal< sc_lv<1> > or_ln29_1_fu_402_p2;
    sc_signal< sc_lv<5> > select_ln29_fu_350_p3;
    sc_signal< sc_lv<1> > or_ln24_fu_427_p2;
    sc_signal< sc_lv<4> > tmp_4_fu_458_p17;
    sc_signal< sc_lv<10> > add_ln21_fu_502_p2;
    sc_signal< sc_lv<11> > select_ln34_5_fu_516_p3;
    sc_signal< sc_lv<11> > zext_ln24_1_fu_528_p1;
    sc_signal< sc_lv<11> > add_ln29_2_fu_531_p2;
    sc_signal< sc_lv<11> > select_ln29_2_fu_522_p3;
    sc_signal< sc_lv<11> > select_ln24_2_fu_536_p3;
    sc_signal< sc_lv<15> > grp_fu_686_p3;
    sc_signal< sc_lv<32> > sext_ln29_fu_550_p1;
    sc_signal< sc_lv<5> > select_ln34_1_fu_569_p3;
    sc_signal< sc_lv<5> > select_ln34_2_fu_577_p3;
    sc_signal< sc_lv<1> > out_d_fu_563_p2;
    sc_signal< sc_lv<5> > select_ln34_3_fu_585_p3;
    sc_signal< sc_lv<5> > add_ln34_fu_605_p2;
    sc_signal< sc_lv<11> > zext_ln34_1_fu_610_p1;
    sc_signal< sc_lv<18> > trunc_ln29_2_fu_626_p4;
    sc_signal< sc_lv<23> > select_ln24_fu_619_p3;
    sc_signal< sc_lv<23> > sext_ln29_3_fu_635_p1;
    sc_signal< sc_lv<1> > tmp_1_fu_645_p3;
    sc_signal< sc_lv<1> > xor_ln33_fu_657_p2;
    sc_signal< sc_lv<16> > select_ln33_fu_663_p3;
    sc_signal< sc_lv<16> > trunc_ln33_fu_653_p1;
    sc_signal< sc_lv<32> > sext_ln34_fu_678_p1;
    sc_signal< sc_lv<11> > grp_fu_686_p0;
    sc_signal< sc_lv<5> > grp_fu_686_p1;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<15> > grp_fu_686_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state8;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<23> ap_const_lv23_7FD60D;
    static const sc_lv<14> ap_const_lv14_3100;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<10> ap_const_lv10_1C0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<16> ap_const_lv16_E69A;
    static const sc_lv<16> ap_const_lv16_C003;
    static const sc_lv<16> ap_const_lv16_1C17;
    static const sc_lv<16> ap_const_lv16_F91C;
    static const sc_lv<16> ap_const_lv16_D6A;
    static const sc_lv<16> ap_const_lv16_F46C;
    static const sc_lv<16> ap_const_lv16_FFDC;
    static const sc_lv<16> ap_const_lv16_FE22;
    static const sc_lv<16> ap_const_lv16_2EC;
    static const sc_lv<16> ap_const_lv16_1B7E;
    static const sc_lv<16> ap_const_lv16_1ECE;
    static const sc_lv<16> ap_const_lv16_ED6;
    static const sc_lv<16> ap_const_lv16_D2BE;
    static const sc_lv<16> ap_const_lv16_15C7;
    static const sc_lv<16> ap_const_lv16_E34D;
    static const sc_lv<16> ap_const_lv16_DA7B;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<15> ap_const_lv15_310;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_clk_no_reset_();
    void thread_add_ln20_1_fu_242_p2();
    void thread_add_ln21_fu_502_p2();
    void thread_add_ln29_2_fu_531_p2();
    void thread_add_ln29_fu_290_p2();
    void thread_add_ln34_1_fu_614_p2();
    void thread_add_ln34_2_fu_230_p2();
    void thread_add_ln34_fu_605_p2();
    void thread_and_ln29_fu_407_p2();
    void thread_and_ln34_1_fu_321_p2();
    void thread_and_ln34_2_fu_333_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_condition_pp0_exit_iter1_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_in_d_0_phi_fu_217_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_160_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_194_p4();
    void thread_ap_ready();
    void thread_buffer_fu_639_p2();
    void thread_grp_fu_686_p0();
    void thread_grp_fu_686_p1();
    void thread_grp_fu_686_p10();
    void thread_icmp_ln20_fu_236_p2();
    void thread_icmp_ln21_fu_327_p2();
    void thread_icmp_ln24_1_fu_558_p2();
    void thread_icmp_ln24_fu_315_p2();
    void thread_icmp_ln34_fu_224_p2();
    void thread_in_d_fu_496_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_or_ln24_1_fu_433_p2();
    void thread_or_ln24_fu_427_p2();
    void thread_or_ln29_1_fu_402_p2();
    void thread_or_ln29_fu_345_p2();
    void thread_out_d_0_mid2_fu_592_p3();
    void thread_out_d_fu_563_p2();
    void thread_out_h_fu_339_p2();
    void thread_out_w_fu_421_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln20_1_fu_248_p3();
    void thread_select_ln20_fu_413_p3();
    void thread_select_ln21_9_fu_508_p3();
    void thread_select_ln21_fu_446_p3();
    void thread_select_ln24_1_fu_438_p3();
    void thread_select_ln24_2_fu_536_p3();
    void thread_select_ln24_fu_619_p3();
    void thread_select_ln29_1_fu_388_p3();
    void thread_select_ln29_2_fu_522_p3();
    void thread_select_ln29_fu_350_p3();
    void thread_select_ln33_fu_663_p3();
    void thread_select_ln34_1_fu_569_p3();
    void thread_select_ln34_2_fu_577_p3();
    void thread_select_ln34_3_fu_585_p3();
    void thread_select_ln34_4_fu_303_p3();
    void thread_select_ln34_5_fu_516_p3();
    void thread_select_ln34_fu_296_p3();
    void thread_sext_ln29_3_fu_635_p1();
    void thread_sext_ln29_fu_550_p1();
    void thread_sext_ln34_fu_678_p1();
    void thread_shl_ln29_7_fu_268_p3();
    void thread_shl_ln29_7_mid1_fu_370_p3();
    void thread_shl_ln29_mid1_fu_358_p3();
    void thread_shl_ln_fu_256_p3();
    void thread_sub_ln29_1_fu_382_p2();
    void thread_sub_ln29_fu_280_p2();
    void thread_tmp_1_fu_645_p3();
    void thread_tmp_4_fu_458_p17();
    void thread_trunc_ln29_2_fu_626_p4();
    void thread_trunc_ln33_fu_653_p1();
    void thread_xor_ln29_fu_396_p2();
    void thread_xor_ln33_fu_657_p2();
    void thread_xor_ln34_fu_310_p2();
    void thread_zext_ln24_1_fu_528_p1();
    void thread_zext_ln24_fu_286_p1();
    void thread_zext_ln29_1_fu_276_p1();
    void thread_zext_ln29_2_fu_366_p1();
    void thread_zext_ln29_3_fu_378_p1();
    void thread_zext_ln29_5_fu_553_p1();
    void thread_zext_ln29_fu_264_p1();
    void thread_zext_ln34_1_fu_610_p1();
    void thread_zext_ln34_fu_681_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
