    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; PWM_A_L
PWM_A_L__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
PWM_A_L__0__MASK EQU 0x02
PWM_A_L__0__PC EQU CYREG_PRT12_PC1
PWM_A_L__0__PORT EQU 12
PWM_A_L__0__SHIFT EQU 1
PWM_A_L__AG EQU CYREG_PRT12_AG
PWM_A_L__BIE EQU CYREG_PRT12_BIE
PWM_A_L__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PWM_A_L__BYP EQU CYREG_PRT12_BYP
PWM_A_L__DM0 EQU CYREG_PRT12_DM0
PWM_A_L__DM1 EQU CYREG_PRT12_DM1
PWM_A_L__DM2 EQU CYREG_PRT12_DM2
PWM_A_L__DR EQU CYREG_PRT12_DR
PWM_A_L__INP_DIS EQU CYREG_PRT12_INP_DIS
PWM_A_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PWM_A_L__MASK EQU 0x02
PWM_A_L__PORT EQU 12
PWM_A_L__PRT EQU CYREG_PRT12_PRT
PWM_A_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PWM_A_L__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PWM_A_L__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PWM_A_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PWM_A_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PWM_A_L__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PWM_A_L__PS EQU CYREG_PRT12_PS
PWM_A_L__SHIFT EQU 1
PWM_A_L__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PWM_A_L__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PWM_A_L__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PWM_A_L__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PWM_A_L__SLW EQU CYREG_PRT12_SLW

; PWM_A_PWMUDB
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_A_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
PWM_A_PWMUDB_genblk7_dbctrlreg__0__MASK EQU 0x01
PWM_A_PWMUDB_genblk7_dbctrlreg__0__POS EQU 0
PWM_A_PWMUDB_genblk7_dbctrlreg__1__MASK EQU 0x02
PWM_A_PWMUDB_genblk7_dbctrlreg__1__POS EQU 1
PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_A_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_A_PWMUDB_genblk7_dbctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_A_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_A_PWMUDB_genblk7_dbctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_A_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_A_PWMUDB_genblk7_dbctrlreg__MASK EQU 0x03
PWM_A_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_A_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_A_PWMUDB_genblk7_dbctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_A_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_A_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_A_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_A_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PWM_A_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_A_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_A_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_A_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_A_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_A_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PWM_A_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_A_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_A_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_A_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_A_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_A_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_A_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_A_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_A_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_A_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_A_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_A_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_A_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_A_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

; PWM_A_U
PWM_A_U__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
PWM_A_U__0__MASK EQU 0x01
PWM_A_U__0__PC EQU CYREG_PRT12_PC0
PWM_A_U__0__PORT EQU 12
PWM_A_U__0__SHIFT EQU 0
PWM_A_U__AG EQU CYREG_PRT12_AG
PWM_A_U__BIE EQU CYREG_PRT12_BIE
PWM_A_U__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PWM_A_U__BYP EQU CYREG_PRT12_BYP
PWM_A_U__DM0 EQU CYREG_PRT12_DM0
PWM_A_U__DM1 EQU CYREG_PRT12_DM1
PWM_A_U__DM2 EQU CYREG_PRT12_DM2
PWM_A_U__DR EQU CYREG_PRT12_DR
PWM_A_U__INP_DIS EQU CYREG_PRT12_INP_DIS
PWM_A_U__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PWM_A_U__MASK EQU 0x01
PWM_A_U__PORT EQU 12
PWM_A_U__PRT EQU CYREG_PRT12_PRT
PWM_A_U__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PWM_A_U__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PWM_A_U__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PWM_A_U__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PWM_A_U__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PWM_A_U__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PWM_A_U__PS EQU CYREG_PRT12_PS
PWM_A_U__SHIFT EQU 0
PWM_A_U__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PWM_A_U__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PWM_A_U__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PWM_A_U__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PWM_A_U__SLW EQU CYREG_PRT12_SLW

; PWM_B_L
PWM_B_L__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
PWM_B_L__0__MASK EQU 0x08
PWM_B_L__0__PC EQU CYREG_PRT12_PC3
PWM_B_L__0__PORT EQU 12
PWM_B_L__0__SHIFT EQU 3
PWM_B_L__AG EQU CYREG_PRT12_AG
PWM_B_L__BIE EQU CYREG_PRT12_BIE
PWM_B_L__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PWM_B_L__BYP EQU CYREG_PRT12_BYP
PWM_B_L__DM0 EQU CYREG_PRT12_DM0
PWM_B_L__DM1 EQU CYREG_PRT12_DM1
PWM_B_L__DM2 EQU CYREG_PRT12_DM2
PWM_B_L__DR EQU CYREG_PRT12_DR
PWM_B_L__INP_DIS EQU CYREG_PRT12_INP_DIS
PWM_B_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PWM_B_L__MASK EQU 0x08
PWM_B_L__PORT EQU 12
PWM_B_L__PRT EQU CYREG_PRT12_PRT
PWM_B_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PWM_B_L__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PWM_B_L__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PWM_B_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PWM_B_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PWM_B_L__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PWM_B_L__PS EQU CYREG_PRT12_PS
PWM_B_L__SHIFT EQU 3
PWM_B_L__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PWM_B_L__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PWM_B_L__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PWM_B_L__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PWM_B_L__SLW EQU CYREG_PRT12_SLW

; PWM_B_PWMUDB
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_B_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_B_PWMUDB_genblk7_dbctrlreg__0__MASK EQU 0x01
PWM_B_PWMUDB_genblk7_dbctrlreg__0__POS EQU 0
PWM_B_PWMUDB_genblk7_dbctrlreg__1__MASK EQU 0x02
PWM_B_PWMUDB_genblk7_dbctrlreg__1__POS EQU 1
PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_B_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_B_PWMUDB_genblk7_dbctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_B_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_B_PWMUDB_genblk7_dbctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_B_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_B_PWMUDB_genblk7_dbctrlreg__MASK EQU 0x03
PWM_B_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_B_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_B_PWMUDB_genblk7_dbctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_B_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_B_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_B_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_B_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_B_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_B_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_B_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_B_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_B_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_B_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_B_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_B_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB10_A0
PWM_B_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB10_A1
PWM_B_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_B_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB10_D0
PWM_B_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB10_D1
PWM_B_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_B_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_B_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB10_F0
PWM_B_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB10_F1

; PWM_B_U
PWM_B_U__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
PWM_B_U__0__MASK EQU 0x04
PWM_B_U__0__PC EQU CYREG_PRT12_PC2
PWM_B_U__0__PORT EQU 12
PWM_B_U__0__SHIFT EQU 2
PWM_B_U__AG EQU CYREG_PRT12_AG
PWM_B_U__BIE EQU CYREG_PRT12_BIE
PWM_B_U__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PWM_B_U__BYP EQU CYREG_PRT12_BYP
PWM_B_U__DM0 EQU CYREG_PRT12_DM0
PWM_B_U__DM1 EQU CYREG_PRT12_DM1
PWM_B_U__DM2 EQU CYREG_PRT12_DM2
PWM_B_U__DR EQU CYREG_PRT12_DR
PWM_B_U__INP_DIS EQU CYREG_PRT12_INP_DIS
PWM_B_U__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PWM_B_U__MASK EQU 0x04
PWM_B_U__PORT EQU 12
PWM_B_U__PRT EQU CYREG_PRT12_PRT
PWM_B_U__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PWM_B_U__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PWM_B_U__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PWM_B_U__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PWM_B_U__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PWM_B_U__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PWM_B_U__PS EQU CYREG_PRT12_PS
PWM_B_U__SHIFT EQU 2
PWM_B_U__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PWM_B_U__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PWM_B_U__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PWM_B_U__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PWM_B_U__SLW EQU CYREG_PRT12_SLW

; PWM_C_L
PWM_C_L__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
PWM_C_L__0__MASK EQU 0x20
PWM_C_L__0__PC EQU CYREG_PRT12_PC5
PWM_C_L__0__PORT EQU 12
PWM_C_L__0__SHIFT EQU 5
PWM_C_L__AG EQU CYREG_PRT12_AG
PWM_C_L__BIE EQU CYREG_PRT12_BIE
PWM_C_L__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PWM_C_L__BYP EQU CYREG_PRT12_BYP
PWM_C_L__DM0 EQU CYREG_PRT12_DM0
PWM_C_L__DM1 EQU CYREG_PRT12_DM1
PWM_C_L__DM2 EQU CYREG_PRT12_DM2
PWM_C_L__DR EQU CYREG_PRT12_DR
PWM_C_L__INP_DIS EQU CYREG_PRT12_INP_DIS
PWM_C_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PWM_C_L__MASK EQU 0x20
PWM_C_L__PORT EQU 12
PWM_C_L__PRT EQU CYREG_PRT12_PRT
PWM_C_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PWM_C_L__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PWM_C_L__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PWM_C_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PWM_C_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PWM_C_L__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PWM_C_L__PS EQU CYREG_PRT12_PS
PWM_C_L__SHIFT EQU 5
PWM_C_L__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PWM_C_L__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PWM_C_L__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PWM_C_L__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PWM_C_L__SLW EQU CYREG_PRT12_SLW

; PWM_C_PWMUDB
PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_C_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_C_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_C_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_C_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_C_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_C_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_C_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_C_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_C_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_C_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_C_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_C_PWMUDB_genblk7_dbctrlreg__0__MASK EQU 0x01
PWM_C_PWMUDB_genblk7_dbctrlreg__0__POS EQU 0
PWM_C_PWMUDB_genblk7_dbctrlreg__1__MASK EQU 0x02
PWM_C_PWMUDB_genblk7_dbctrlreg__1__POS EQU 1
PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_C_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_C_PWMUDB_genblk7_dbctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
PWM_C_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_C_PWMUDB_genblk7_dbctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
PWM_C_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_C_PWMUDB_genblk7_dbctrlreg__MASK EQU 0x03
PWM_C_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_C_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_C_PWMUDB_genblk7_dbctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_C_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_C_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_C_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_C_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_C_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_C_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_C_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_C_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_C_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_C_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_C_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_C_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_C_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_C_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
PWM_C_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
PWM_C_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_C_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
PWM_C_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
PWM_C_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_C_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_C_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
PWM_C_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
PWM_C_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_C_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; PWM_C_U
PWM_C_U__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
PWM_C_U__0__MASK EQU 0x10
PWM_C_U__0__PC EQU CYREG_PRT12_PC4
PWM_C_U__0__PORT EQU 12
PWM_C_U__0__SHIFT EQU 4
PWM_C_U__AG EQU CYREG_PRT12_AG
PWM_C_U__BIE EQU CYREG_PRT12_BIE
PWM_C_U__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PWM_C_U__BYP EQU CYREG_PRT12_BYP
PWM_C_U__DM0 EQU CYREG_PRT12_DM0
PWM_C_U__DM1 EQU CYREG_PRT12_DM1
PWM_C_U__DM2 EQU CYREG_PRT12_DM2
PWM_C_U__DR EQU CYREG_PRT12_DR
PWM_C_U__INP_DIS EQU CYREG_PRT12_INP_DIS
PWM_C_U__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PWM_C_U__MASK EQU 0x10
PWM_C_U__PORT EQU 12
PWM_C_U__PRT EQU CYREG_PRT12_PRT
PWM_C_U__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PWM_C_U__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PWM_C_U__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PWM_C_U__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PWM_C_U__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PWM_C_U__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PWM_C_U__PS EQU CYREG_PRT12_PS
PWM_C_U__SHIFT EQU 4
PWM_C_U__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PWM_C_U__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PWM_C_U__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PWM_C_U__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PWM_C_U__SLW EQU CYREG_PRT12_SLW

; Pin_SW
Pin_SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_SW__0__MASK EQU 0x04
Pin_SW__0__PC EQU CYREG_PRT2_PC2
Pin_SW__0__PORT EQU 2
Pin_SW__0__SHIFT EQU 2
Pin_SW__AG EQU CYREG_PRT2_AG
Pin_SW__AMUX EQU CYREG_PRT2_AMUX
Pin_SW__BIE EQU CYREG_PRT2_BIE
Pin_SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_SW__BYP EQU CYREG_PRT2_BYP
Pin_SW__CTL EQU CYREG_PRT2_CTL
Pin_SW__DM0 EQU CYREG_PRT2_DM0
Pin_SW__DM1 EQU CYREG_PRT2_DM1
Pin_SW__DM2 EQU CYREG_PRT2_DM2
Pin_SW__DR EQU CYREG_PRT2_DR
Pin_SW__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_SW__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_SW__MASK EQU 0x04
Pin_SW__PORT EQU 2
Pin_SW__PRT EQU CYREG_PRT2_PRT
Pin_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_SW__PS EQU CYREG_PRT2_PS
Pin_SW__SHIFT EQU 2
Pin_SW__SLW EQU CYREG_PRT2_SLW

; Pin_TC
Pin_TC__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_TC__0__MASK EQU 0x40
Pin_TC__0__PC EQU CYREG_PRT0_PC6
Pin_TC__0__PORT EQU 0
Pin_TC__0__SHIFT EQU 6
Pin_TC__AG EQU CYREG_PRT0_AG
Pin_TC__AMUX EQU CYREG_PRT0_AMUX
Pin_TC__BIE EQU CYREG_PRT0_BIE
Pin_TC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_TC__BYP EQU CYREG_PRT0_BYP
Pin_TC__CTL EQU CYREG_PRT0_CTL
Pin_TC__DM0 EQU CYREG_PRT0_DM0
Pin_TC__DM1 EQU CYREG_PRT0_DM1
Pin_TC__DM2 EQU CYREG_PRT0_DM2
Pin_TC__DR EQU CYREG_PRT0_DR
Pin_TC__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_TC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_TC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_TC__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_TC__MASK EQU 0x40
Pin_TC__PORT EQU 0
Pin_TC__PRT EQU CYREG_PRT0_PRT
Pin_TC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_TC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_TC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_TC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_TC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_TC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_TC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_TC__PS EQU CYREG_PRT0_PS
Pin_TC__SHIFT EQU 6
Pin_TC__SLW EQU CYREG_PRT0_SLW

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; Pin_LED
Pin_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_LED__0__MASK EQU 0x02
Pin_LED__0__PC EQU CYREG_PRT2_PC1
Pin_LED__0__PORT EQU 2
Pin_LED__0__SHIFT EQU 1
Pin_LED__AG EQU CYREG_PRT2_AG
Pin_LED__AMUX EQU CYREG_PRT2_AMUX
Pin_LED__BIE EQU CYREG_PRT2_BIE
Pin_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_LED__BYP EQU CYREG_PRT2_BYP
Pin_LED__CTL EQU CYREG_PRT2_CTL
Pin_LED__DM0 EQU CYREG_PRT2_DM0
Pin_LED__DM1 EQU CYREG_PRT2_DM1
Pin_LED__DM2 EQU CYREG_PRT2_DM2
Pin_LED__DR EQU CYREG_PRT2_DR
Pin_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_LED__MASK EQU 0x02
Pin_LED__PORT EQU 2
Pin_LED__PRT EQU CYREG_PRT2_PRT
Pin_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_LED__PS EQU CYREG_PRT2_PS
Pin_LED__SHIFT EQU 1
Pin_LED__SLW EQU CYREG_PRT2_SLW

; ISR_Hall
ISR_Hall__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Hall__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Hall__INTC_MASK EQU 0x01
ISR_Hall__INTC_NUMBER EQU 0
ISR_Hall__INTC_PRIOR_NUM EQU 7
ISR_Hall__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_Hall__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Hall__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_VBAT
Pin_VBAT__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_VBAT__0__MASK EQU 0x10
Pin_VBAT__0__PC EQU CYREG_PRT0_PC4
Pin_VBAT__0__PORT EQU 0
Pin_VBAT__0__SHIFT EQU 4
Pin_VBAT__AG EQU CYREG_PRT0_AG
Pin_VBAT__AMUX EQU CYREG_PRT0_AMUX
Pin_VBAT__BIE EQU CYREG_PRT0_BIE
Pin_VBAT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_VBAT__BYP EQU CYREG_PRT0_BYP
Pin_VBAT__CTL EQU CYREG_PRT0_CTL
Pin_VBAT__DM0 EQU CYREG_PRT0_DM0
Pin_VBAT__DM1 EQU CYREG_PRT0_DM1
Pin_VBAT__DM2 EQU CYREG_PRT0_DM2
Pin_VBAT__DR EQU CYREG_PRT0_DR
Pin_VBAT__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_VBAT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_VBAT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_VBAT__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_VBAT__MASK EQU 0x10
Pin_VBAT__PORT EQU 0
Pin_VBAT__PRT EQU CYREG_PRT0_PRT
Pin_VBAT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_VBAT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_VBAT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_VBAT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_VBAT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_VBAT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_VBAT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_VBAT__PS EQU CYREG_PRT0_PS
Pin_VBAT__SHIFT EQU 4
Pin_VBAT__SLW EQU CYREG_PRT0_SLW

; Counter_16_CounterHW
Counter_16_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_16_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_16_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_16_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_16_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_16_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_16_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_16_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_16_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_16_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_16_CounterHW__PM_ACT_MSK EQU 0x01
Counter_16_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_16_CounterHW__PM_STBY_MSK EQU 0x01
Counter_16_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_16_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_16_CounterHW__SR0 EQU CYREG_TMR0_SR0

; ISR_PWM_TC
ISR_PWM_TC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_PWM_TC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_PWM_TC__INTC_MASK EQU 0x02
ISR_PWM_TC__INTC_NUMBER EQU 1
ISR_PWM_TC__INTC_PRIOR_NUM EQU 6
ISR_PWM_TC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_PWM_TC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_PWM_TC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_Hall_0
Pin_Hall_0__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_Hall_0__0__MASK EQU 0x08
Pin_Hall_0__0__PC EQU CYREG_PRT2_PC3
Pin_Hall_0__0__PORT EQU 2
Pin_Hall_0__0__SHIFT EQU 3
Pin_Hall_0__AG EQU CYREG_PRT2_AG
Pin_Hall_0__AMUX EQU CYREG_PRT2_AMUX
Pin_Hall_0__BIE EQU CYREG_PRT2_BIE
Pin_Hall_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Hall_0__BYP EQU CYREG_PRT2_BYP
Pin_Hall_0__CTL EQU CYREG_PRT2_CTL
Pin_Hall_0__DM0 EQU CYREG_PRT2_DM0
Pin_Hall_0__DM1 EQU CYREG_PRT2_DM1
Pin_Hall_0__DM2 EQU CYREG_PRT2_DM2
Pin_Hall_0__DR EQU CYREG_PRT2_DR
Pin_Hall_0__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Hall_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Hall_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Hall_0__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Hall_0__MASK EQU 0x08
Pin_Hall_0__PORT EQU 2
Pin_Hall_0__PRT EQU CYREG_PRT2_PRT
Pin_Hall_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Hall_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Hall_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Hall_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Hall_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Hall_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Hall_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Hall_0__PS EQU CYREG_PRT2_PS
Pin_Hall_0__SHIFT EQU 3
Pin_Hall_0__SLW EQU CYREG_PRT2_SLW

; Pin_Hall_1
Pin_Hall_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_Hall_1__0__MASK EQU 0x10
Pin_Hall_1__0__PC EQU CYREG_PRT2_PC4
Pin_Hall_1__0__PORT EQU 2
Pin_Hall_1__0__SHIFT EQU 4
Pin_Hall_1__AG EQU CYREG_PRT2_AG
Pin_Hall_1__AMUX EQU CYREG_PRT2_AMUX
Pin_Hall_1__BIE EQU CYREG_PRT2_BIE
Pin_Hall_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Hall_1__BYP EQU CYREG_PRT2_BYP
Pin_Hall_1__CTL EQU CYREG_PRT2_CTL
Pin_Hall_1__DM0 EQU CYREG_PRT2_DM0
Pin_Hall_1__DM1 EQU CYREG_PRT2_DM1
Pin_Hall_1__DM2 EQU CYREG_PRT2_DM2
Pin_Hall_1__DR EQU CYREG_PRT2_DR
Pin_Hall_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Hall_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Hall_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Hall_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Hall_1__MASK EQU 0x10
Pin_Hall_1__PORT EQU 2
Pin_Hall_1__PRT EQU CYREG_PRT2_PRT
Pin_Hall_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Hall_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Hall_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Hall_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Hall_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Hall_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Hall_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Hall_1__PS EQU CYREG_PRT2_PS
Pin_Hall_1__SHIFT EQU 4
Pin_Hall_1__SLW EQU CYREG_PRT2_SLW

; Pin_Hall_2
Pin_Hall_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_Hall_2__0__MASK EQU 0x20
Pin_Hall_2__0__PC EQU CYREG_PRT2_PC5
Pin_Hall_2__0__PORT EQU 2
Pin_Hall_2__0__SHIFT EQU 5
Pin_Hall_2__AG EQU CYREG_PRT2_AG
Pin_Hall_2__AMUX EQU CYREG_PRT2_AMUX
Pin_Hall_2__BIE EQU CYREG_PRT2_BIE
Pin_Hall_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Hall_2__BYP EQU CYREG_PRT2_BYP
Pin_Hall_2__CTL EQU CYREG_PRT2_CTL
Pin_Hall_2__DM0 EQU CYREG_PRT2_DM0
Pin_Hall_2__DM1 EQU CYREG_PRT2_DM1
Pin_Hall_2__DM2 EQU CYREG_PRT2_DM2
Pin_Hall_2__DR EQU CYREG_PRT2_DR
Pin_Hall_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Hall_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Hall_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Hall_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Hall_2__MASK EQU 0x20
Pin_Hall_2__PORT EQU 2
Pin_Hall_2__PRT EQU CYREG_PRT2_PRT
Pin_Hall_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Hall_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Hall_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Hall_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Hall_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Hall_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Hall_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Hall_2__PS EQU CYREG_PRT2_PS
Pin_Hall_2__SHIFT EQU 5
Pin_Hall_2__SLW EQU CYREG_PRT2_SLW

; ADC_DelSig_1_Bypass_P03
ADC_DelSig_1_Bypass_P03__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
ADC_DelSig_1_Bypass_P03__0__MASK EQU 0x08
ADC_DelSig_1_Bypass_P03__0__PC EQU CYREG_PRT0_PC3
ADC_DelSig_1_Bypass_P03__0__PORT EQU 0
ADC_DelSig_1_Bypass_P03__0__SHIFT EQU 3
ADC_DelSig_1_Bypass_P03__AG EQU CYREG_PRT0_AG
ADC_DelSig_1_Bypass_P03__AMUX EQU CYREG_PRT0_AMUX
ADC_DelSig_1_Bypass_P03__BIE EQU CYREG_PRT0_BIE
ADC_DelSig_1_Bypass_P03__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_DelSig_1_Bypass_P03__BYP EQU CYREG_PRT0_BYP
ADC_DelSig_1_Bypass_P03__CTL EQU CYREG_PRT0_CTL
ADC_DelSig_1_Bypass_P03__DM0 EQU CYREG_PRT0_DM0
ADC_DelSig_1_Bypass_P03__DM1 EQU CYREG_PRT0_DM1
ADC_DelSig_1_Bypass_P03__DM2 EQU CYREG_PRT0_DM2
ADC_DelSig_1_Bypass_P03__DR EQU CYREG_PRT0_DR
ADC_DelSig_1_Bypass_P03__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_DelSig_1_Bypass_P03__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_DelSig_1_Bypass_P03__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_DelSig_1_Bypass_P03__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_DelSig_1_Bypass_P03__MASK EQU 0x08
ADC_DelSig_1_Bypass_P03__PORT EQU 0
ADC_DelSig_1_Bypass_P03__PRT EQU CYREG_PRT0_PRT
ADC_DelSig_1_Bypass_P03__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_DelSig_1_Bypass_P03__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_DelSig_1_Bypass_P03__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_DelSig_1_Bypass_P03__PS EQU CYREG_PRT0_PS
ADC_DelSig_1_Bypass_P03__SHIFT EQU 3
ADC_DelSig_1_Bypass_P03__SLW EQU CYREG_PRT0_SLW

; ADC_DelSig_1_DEC
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DelSig_1_DSM
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_1_Ext_CP_Clk
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x02

; ADC_DelSig_1_IRQ
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x04
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 2
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig_1_theACLK
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; Counter_Hall_CounterUDB
Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Counter_Hall_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Counter_Hall_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Counter_Hall_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Counter_Hall_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Counter_Hall_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Counter_Hall_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Counter_Hall_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Counter_Hall_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Counter_Hall_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Counter_Hall_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Counter_Hall_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Counter_Hall_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Counter_Hall_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Counter_Hall_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Counter_Hall_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Counter_Hall_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Counter_Hall_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Counter_Hall_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Counter_Hall_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Counter_Hall_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Counter_Hall_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_Hall_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_Hall_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_Hall_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_Hall_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Counter_Hall_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Counter_Hall_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_Hall_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_Hall_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Counter_Hall_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Counter_Hall_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_Hall_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_Hall_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_Hall_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_Hall_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Counter_Hall_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Counter_Hall_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Counter_Hall_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

; ISR_ADC_DelSig
ISR_ADC_DelSig__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_ADC_DelSig__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_ADC_DelSig__INTC_MASK EQU 0x20000000
ISR_ADC_DelSig__INTC_NUMBER EQU 29
ISR_ADC_DelSig__INTC_PRIOR_NUM EQU 7
ISR_ADC_DelSig__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ISR_ADC_DelSig__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_ADC_DelSig__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Status_Reg_Hall
Status_Reg_Hall_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_Hall_sts_sts_reg__0__POS EQU 0
Status_Reg_Hall_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_Hall_sts_sts_reg__1__POS EQU 1
Status_Reg_Hall_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Status_Reg_Hall_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Status_Reg_Hall_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_Hall_sts_sts_reg__2__POS EQU 2
Status_Reg_Hall_sts_sts_reg__MASK EQU 0x07
Status_Reg_Hall_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB03_MSK
Status_Reg_Hall_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Status_Reg_Hall_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Status_Reg_Hall_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Status_Reg_Hall_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Status_Reg_Hall_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Status_Reg_Hall_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB03_ST

; Control_Reg_PWM_Reset
Control_Reg_PWM_Reset_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_PWM_Reset_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_PWM_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_PWM_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Control_Reg_PWM_Reset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CydwClock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CydwClock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CydwClock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CydwClock_1__CFG2_SRC_SEL_MASK EQU 0x07
CydwClock_1__INDEX EQU 0x00
CydwClock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CydwClock_1__PM_ACT_MSK EQU 0x01
CydwClock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CydwClock_1__PM_STBY_MSK EQU 0x01
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
