# Verilog

## Half-Adder
- Basic half-adder adding two inputs and gives its sum with a carry bit.
  
![seq_det](https://github.com/DineshReddy2k/verilog_projects/blob/main/Capture.JPG)

## 8x1 Multiplexer
- This multiplexer has 8 inputs with 3 selection lines. Based on the selection lines value, corresponding input is assigned to output.
  
![seq_det](https://github.com/DineshReddy2k/verilog_projects/blob/main/simulation_waveform.JPG)
