

================================================================
== Vitis HLS Report for 'sinus'
================================================================
* Date:           Fri Jan 28 10:58:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sinus
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.825 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        3|  10.000 ns|  30.000 ns|    2|    4|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 4 2 8 6 
2 --> 3 
3 --> 5 
4 --> 3 
5 --> 
6 --> 7 
7 --> 5 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%step_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %step"   --->   Operation 10 'read' 'step_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%debug_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %debug"   --->   Operation 11 'read' 'debug_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r"   --->   Operation 12 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debug"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debug, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %step"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %step, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %angle_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %angle_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sinus_1_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sinus_1_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sinus_2_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sinus_2_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %start_read, void %._crit_edge, void" [sinus.cpp:49]   --->   Operation 25 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %debug_read, void, void" [sinus.cpp:53]   --->   Operation 26 'br' 'br_ln53' <Predicate = (start_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_10 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %angle_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'tmp_10' <Predicate = (start_read & !debug_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%idx_3 = trunc i32 %tmp_10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 28 'trunc' 'idx_3' <Predicate = (start_read & !debug_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i32 %tmp_10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 29 'trunc' 'trunc_ln155_1' <Predicate = (start_read & !debug_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln9 = icmp_eq  i32 %tmp_10, i32 256" [sinus.cpp:9]   --->   Operation 30 'icmp' 'icmp_ln9' <Predicate = (start_read & !debug_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.70ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void, void %_Z10sin_lookupi.exit.thread" [sinus.cpp:9]   --->   Operation 31 'br' 'br_ln9' <Predicate = (start_read & !debug_read)> <Delay = 1.70>
ST_1 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln13 = icmp_ult  i32 %tmp_10, i32 65" [sinus.cpp:13]   --->   Operation 32 'icmp' 'icmp_ln13' <Predicate = (start_read & !debug_read & !icmp_ln9)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.70ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %_Z10sin_lookupi.exit.thread" [sinus.cpp:13]   --->   Operation 33 'br' 'br_ln13' <Predicate = (start_read & !debug_read & !icmp_ln9)> <Delay = 1.70>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %tmp_10, i32 6, i32 31" [sinus.cpp:17]   --->   Operation 34 'partselect' 'tmp' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.45ns)   --->   "%icmp_ln17 = icmp_sgt  i26 %tmp, i26 0" [sinus.cpp:17]   --->   Operation 35 'icmp' 'icmp_ln17' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_10, i32 7, i32 31" [sinus.cpp:17]   --->   Operation 36 'partselect' 'tmp_1' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.45ns)   --->   "%icmp_ln17_1 = icmp_slt  i25 %tmp_1, i25 1" [sinus.cpp:17]   --->   Operation 37 'icmp' 'icmp_ln17_1' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln17 = and i1 %icmp_ln17, i1 %icmp_ln17_1" [sinus.cpp:17]   --->   Operation 38 'and' 'and_ln17' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %and_ln17, void, void" [sinus.cpp:17]   --->   Operation 39 'br' 'br_ln17' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_10, i32 7, i32 31" [sinus.cpp:21]   --->   Operation 40 'partselect' 'tmp_5' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.45ns)   --->   "%icmp_ln21 = icmp_sgt  i25 %tmp_5, i25 0" [sinus.cpp:21]   --->   Operation 41 'icmp' 'icmp_ln21' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln21_1 = icmp_slt  i32 %tmp_10, i32 192" [sinus.cpp:21]   --->   Operation 42 'icmp' 'icmp_ln21_1' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%and_ln21 = and i1 %icmp_ln21, i1 %icmp_ln21_1" [sinus.cpp:21]   --->   Operation 43 'and' 'and_ln21' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void, void" [sinus.cpp:21]   --->   Operation 44 'br' 'br_ln21' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_10, i32 31" [sinus.cpp:26]   --->   Operation 45 'bitselect' 'tmp_8' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.82ns)   --->   "%sub_ln26 = sub i6 0, i6 %idx_3" [sinus.cpp:26]   --->   Operation 46 'sub' 'sub_ln26' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_and_t_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %sub_ln26" [sinus.cpp:26]   --->   Operation 47 'bitconcatenate' 'p_and_t_cast' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.87ns)   --->   "%sub_ln26_1 = sub i7 0, i7 %p_and_t_cast" [sinus.cpp:26]   --->   Operation 48 'sub' 'sub_ln26_1' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %idx_3" [sinus.cpp:26]   --->   Operation 49 'bitconcatenate' 'tmp_3' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%select_ln26 = select i1 %tmp_8, i7 %sub_ln26_1, i7 %tmp_3" [sinus.cpp:26]   --->   Operation 50 'select' 'select_ln26' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.87ns) (out node of the LUT)   --->   "%idx_4 = sub i7 64, i7 %select_ln26" [sinus.cpp:26]   --->   Operation 51 'sub' 'idx_4' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i6 %idx_3" [sinus.cpp:7]   --->   Operation 53 'zext' 'zext_ln7' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & and_ln21)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [sinus.cpp:24]   --->   Operation 54 'br' 'br_ln24' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & and_ln21)> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %idx_3" [sinus.cpp:18]   --->   Operation 55 'zext' 'zext_ln18' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.87ns)   --->   "%idx = sub i7 64, i7 %zext_ln18" [sinus.cpp:18]   --->   Operation 56 'sub' 'idx' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & and_ln17)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.70ns)   --->   "%br_ln20 = br void %_Z10sin_lookupi.exit.thread" [sinus.cpp:20]   --->   Operation 57 'br' 'br_ln20' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & and_ln17)> <Delay = 1.70>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %step_read, void %._crit_edge, void" [sinus.cpp:62]   --->   Operation 58 'br' 'br_ln62' <Predicate = (start_read & debug_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %angle_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'read' 'tmp_11' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%idx_6 = trunc i32 %tmp_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 60 'trunc' 'idx_6' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln155_3 = trunc i32 %tmp_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 61 'trunc' 'trunc_ln155_3' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.47ns)   --->   "%icmp_ln9_1 = icmp_eq  i32 %tmp_11, i32 256" [sinus.cpp:9]   --->   Operation 62 'icmp' 'icmp_ln9_1' <Predicate = (start_read & debug_read & step_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.70ns)   --->   "%br_ln9 = br i1 %icmp_ln9_1, void, void %_Z10sin_lookupi.exit28.thread" [sinus.cpp:9]   --->   Operation 63 'br' 'br_ln9' <Predicate = (start_read & debug_read & step_read)> <Delay = 1.70>
ST_1 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln13_1 = icmp_ult  i32 %tmp_11, i32 65" [sinus.cpp:13]   --->   Operation 64 'icmp' 'icmp_ln13_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.70ns)   --->   "%br_ln13 = br i1 %icmp_ln13_1, void, void %_Z10sin_lookupi.exit28.thread" [sinus.cpp:13]   --->   Operation 65 'br' 'br_ln13' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1)> <Delay = 1.70>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %tmp_11, i32 6, i32 31" [sinus.cpp:17]   --->   Operation 66 'partselect' 'tmp_2' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.45ns)   --->   "%icmp_ln17_2 = icmp_sgt  i26 %tmp_2, i26 0" [sinus.cpp:17]   --->   Operation 67 'icmp' 'icmp_ln17_2' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_11, i32 7, i32 31" [sinus.cpp:17]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.45ns)   --->   "%icmp_ln17_3 = icmp_slt  i25 %tmp_4, i25 1" [sinus.cpp:17]   --->   Operation 69 'icmp' 'icmp_ln17_3' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln17_1 = and i1 %icmp_ln17_2, i1 %icmp_ln17_3" [sinus.cpp:17]   --->   Operation 70 'and' 'and_ln17_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %and_ln17_1, void, void" [sinus.cpp:17]   --->   Operation 71 'br' 'br_ln17' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_11, i32 7, i32 31" [sinus.cpp:21]   --->   Operation 72 'partselect' 'tmp_6' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.45ns)   --->   "%icmp_ln21_2 = icmp_sgt  i25 %tmp_6, i25 0" [sinus.cpp:21]   --->   Operation 73 'icmp' 'icmp_ln21_2' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln21_3 = icmp_slt  i32 %tmp_11, i32 192" [sinus.cpp:21]   --->   Operation 74 'icmp' 'icmp_ln21_3' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln21_1 = and i1 %icmp_ln21_2, i1 %icmp_ln21_3" [sinus.cpp:21]   --->   Operation 75 'and' 'and_ln21_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21_1, void, void" [sinus.cpp:21]   --->   Operation 76 'br' 'br_ln21' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_11, i32 31" [sinus.cpp:26]   --->   Operation 77 'bitselect' 'tmp_9' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.82ns)   --->   "%sub_ln26_3 = sub i6 0, i6 %idx_6" [sinus.cpp:26]   --->   Operation 78 'sub' 'sub_ln26_3' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_and_t3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %sub_ln26_3" [sinus.cpp:26]   --->   Operation 79 'bitconcatenate' 'p_and_t3_cast' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.87ns)   --->   "%sub_ln26_4 = sub i7 0, i7 %p_and_t3_cast" [sinus.cpp:26]   --->   Operation 80 'sub' 'sub_ln26_4' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %idx_6" [sinus.cpp:26]   --->   Operation 81 'bitconcatenate' 'tmp_7' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%select_ln26_1 = select i1 %tmp_9, i7 %sub_ln26_4, i7 %tmp_7" [sinus.cpp:26]   --->   Operation 82 'select' 'select_ln26_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.87ns) (out node of the LUT)   --->   "%idx_7 = sub i7 64, i7 %select_ln26_1" [sinus.cpp:26]   --->   Operation 83 'sub' 'idx_7' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i6 %idx_6" [sinus.cpp:7]   --->   Operation 85 'zext' 'zext_ln7_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & and_ln21_1)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [sinus.cpp:24]   --->   Operation 86 'br' 'br_ln24' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & and_ln21_1)> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i6 %idx_6" [sinus.cpp:18]   --->   Operation 87 'zext' 'zext_ln18_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & and_ln17_1)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.87ns)   --->   "%idx_1 = sub i7 64, i7 %zext_ln18_1" [sinus.cpp:18]   --->   Operation 88 'sub' 'idx_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & and_ln17_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.70ns)   --->   "%br_ln20 = br void %_Z10sin_lookupi.exit28.thread" [sinus.cpp:20]   --->   Operation 89 'br' 'br_ln20' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & and_ln17_1)> <Delay = 1.70>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%idx_2 = phi i7 %zext_ln7, void, i7 %idx_4, void"   --->   Operation 90 'phi' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%idxprom_i = zext i7 %idx_2" [sinus.cpp:7]   --->   Operation 91 'zext' 'idxprom_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sin_table_addr_2 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i" [sinus.cpp:7]   --->   Operation 92 'getelementptr' 'sin_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (2.32ns)   --->   "%sin_table_load_2 = load i7 %sin_table_addr_2" [sinus.cpp:7]   --->   Operation 93 'load' 'sin_table_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>

State 3 <SV = 2> <Delay = 5.82>
ST_3 : Operation 94 [1/2] (2.32ns)   --->   "%sin_table_load_2 = load i7 %sin_table_addr_2" [sinus.cpp:7]   --->   Operation 94 'load' 'sin_table_load_2' <Predicate = (!icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_3 : Operation 95 [1/1] (1.91ns)   --->   "%sub_ln31 = sub i8 0, i8 %sin_table_load_2" [sinus.cpp:31]   --->   Operation 95 'sub' 'sub_ln31' <Predicate = (!icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i8 %sub_ln31" [sinus.cpp:29]   --->   Operation 96 'sext' 'sext_ln29' <Predicate = (!icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln29 = br void" [sinus.cpp:29]   --->   Operation 97 'br' 'br_ln29' <Predicate = (!icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 1.58>
ST_3 : Operation 98 [1/2] (2.32ns)   --->   "%sin_table_load = load i7 %sin_table_addr" [sinus.cpp:18]   --->   Operation 98 'load' 'sin_table_load' <Predicate = (and_ln17) | (icmp_ln13) | (icmp_ln9)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %sin_table_load" [sinus.cpp:29]   --->   Operation 99 'zext' 'zext_ln29' <Predicate = (and_ln17) | (icmp_ln13) | (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln29 = br void" [sinus.cpp:29]   --->   Operation 100 'br' 'br_ln29' <Predicate = (and_ln17) | (icmp_ln13) | (icmp_ln9)> <Delay = 1.58>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%signal_tmp = phi i9 %sext_ln29, void, i9 %zext_ln29, void %_Z10sin_lookupi.exit.thread" [sinus.cpp:29]   --->   Operation 101 'phi' 'signal_tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i9 %signal_tmp" [sinus.cpp:56]   --->   Operation 102 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln56" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 104 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln56" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 1> <Delay = 2.32>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%idx_3_i_ph = phi i7 %idx, void, i7 0, void, i7 %trunc_ln155_1, void"   --->   Operation 105 'phi' 'idx_3_i_ph' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%idxprom_i29 = zext i7 %idx_3_i_ph" [sinus.cpp:18]   --->   Operation 106 'zext' 'idxprom_i29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sin_table_addr = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i29" [sinus.cpp:18]   --->   Operation 107 'getelementptr' 'sin_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (2.32ns)   --->   "%sin_table_load = load i7 %sin_table_addr" [sinus.cpp:18]   --->   Operation 108 'load' 'sin_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 109 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln56" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (start_read & !debug_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 110 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln56" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = (start_read & !debug_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln59 = br void %._crit_edge" [sinus.cpp:59]   --->   Operation 111 'br' 'br_ln59' <Predicate = (start_read & !debug_read)> <Delay = 0.00>
ST_5 : Operation 112 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln65" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 113 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln65" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln68 = br void %._crit_edge" [sinus.cpp:68]   --->   Operation 114 'br' 'br_ln68' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [sinus.cpp:71]   --->   Operation 115 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 2.32>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%idx_5 = phi i7 %zext_ln7_1, void, i7 %idx_7, void"   --->   Operation 116 'phi' 'idx_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%idxprom_i24 = zext i7 %idx_5" [sinus.cpp:7]   --->   Operation 117 'zext' 'idxprom_i24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sin_table_addr_3 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i24" [sinus.cpp:7]   --->   Operation 118 'getelementptr' 'sin_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (2.32ns)   --->   "%sin_table_load_3 = load i7 %sin_table_addr_3" [sinus.cpp:7]   --->   Operation 119 'load' 'sin_table_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>

State 7 <SV = 2> <Delay = 5.82>
ST_7 : Operation 120 [1/2] (2.32ns)   --->   "%sin_table_load_3 = load i7 %sin_table_addr_3" [sinus.cpp:7]   --->   Operation 120 'load' 'sin_table_load_3' <Predicate = (!icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_7 : Operation 121 [1/1] (1.91ns)   --->   "%sub_ln31_1 = sub i8 0, i8 %sin_table_load_3" [sinus.cpp:31]   --->   Operation 121 'sub' 'sub_ln31_1' <Predicate = (!icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i8 %sub_ln31_1" [sinus.cpp:29]   --->   Operation 122 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (1.58ns)   --->   "%br_ln29 = br void" [sinus.cpp:29]   --->   Operation 123 'br' 'br_ln29' <Predicate = (!icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 1.58>
ST_7 : Operation 124 [1/2] (2.32ns)   --->   "%sin_table_load_1 = load i7 %sin_table_addr_1" [sinus.cpp:18]   --->   Operation 124 'load' 'sin_table_load_1' <Predicate = (and_ln17_1) | (icmp_ln13_1) | (icmp_ln9_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i8 %sin_table_load_1" [sinus.cpp:29]   --->   Operation 125 'zext' 'zext_ln29_1' <Predicate = (and_ln17_1) | (icmp_ln13_1) | (icmp_ln9_1)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln29 = br void" [sinus.cpp:29]   --->   Operation 126 'br' 'br_ln29' <Predicate = (and_ln17_1) | (icmp_ln13_1) | (icmp_ln9_1)> <Delay = 1.58>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%signal_tmp_1 = phi i9 %sext_ln29_1, void, i9 %zext_ln29_1, void %_Z10sin_lookupi.exit28.thread" [sinus.cpp:29]   --->   Operation 127 'phi' 'signal_tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i9 %signal_tmp_1" [sinus.cpp:65]   --->   Operation 128 'sext' 'sext_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln65" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 130 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln65" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 1> <Delay = 2.32>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%idx_3_i22_ph = phi i7 %idx_1, void, i7 0, void, i7 %trunc_ln155_3, void"   --->   Operation 131 'phi' 'idx_3_i22_ph' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%idxprom_i2432 = zext i7 %idx_3_i22_ph" [sinus.cpp:18]   --->   Operation 132 'zext' 'idxprom_i2432' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%sin_table_addr_1 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i2432" [sinus.cpp:18]   --->   Operation 133 'getelementptr' 'sin_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [2/2] (2.32ns)   --->   "%sin_table_load_1 = load i7 %sin_table_addr_1" [sinus.cpp:18]   --->   Operation 134 'load' 'sin_table_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.57ns
The critical path consists of the following:
	axis read on port 'angle_V' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [29]  (0 ns)
	'sub' operation ('sub_ln26', sinus.cpp:26) [52]  (1.83 ns)
	'sub' operation ('sub_ln26_1', sinus.cpp:26) [54]  (1.87 ns)
	'select' operation ('select_ln26', sinus.cpp:26) [56]  (0 ns)
	'sub' operation ('idx', sinus.cpp:26) [57]  (1.87 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('idx', sinus.cpp:26) ('zext_ln7', sinus.cpp:7) [63]  (0 ns)
	'getelementptr' operation ('sin_table_addr_2', sinus.cpp:7) [65]  (0 ns)
	'load' operation ('sin_table_load_2', sinus.cpp:7) on array 'sin_table' [66]  (2.32 ns)

 <State 3>: 5.83ns
The critical path consists of the following:
	'load' operation ('sin_table_load_2', sinus.cpp:7) on array 'sin_table' [66]  (2.32 ns)
	'sub' operation ('sub_ln31', sinus.cpp:31) [67]  (1.92 ns)
	multiplexor before 'phi' operation ('signal_tmp', sinus.cpp:29) with incoming values : ('sext_ln29', sinus.cpp:29) ('zext_ln29', sinus.cpp:29) [82]  (1.59 ns)
	'phi' operation ('signal_tmp', sinus.cpp:29) with incoming values : ('sext_ln29', sinus.cpp:29) ('zext_ln29', sinus.cpp:29) [82]  (0 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('trunc_ln155_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) ('idx', sinus.cpp:18) [75]  (0 ns)
	'getelementptr' operation ('sin_table_addr', sinus.cpp:18) [77]  (0 ns)
	'load' operation ('sin_table_load', sinus.cpp:18) on array 'sin_table' [78]  (2.32 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 2.32ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('idx', sinus.cpp:26) ('zext_ln7_1', sinus.cpp:7) [124]  (0 ns)
	'getelementptr' operation ('sin_table_addr_3', sinus.cpp:7) [126]  (0 ns)
	'load' operation ('sin_table_load_3', sinus.cpp:7) on array 'sin_table' [127]  (2.32 ns)

 <State 7>: 5.83ns
The critical path consists of the following:
	'load' operation ('sin_table_load_3', sinus.cpp:7) on array 'sin_table' [127]  (2.32 ns)
	'sub' operation ('sub_ln31_1', sinus.cpp:31) [128]  (1.92 ns)
	multiplexor before 'phi' operation ('signal_tmp', sinus.cpp:29) with incoming values : ('sext_ln29_1', sinus.cpp:29) ('zext_ln29_1', sinus.cpp:29) [143]  (1.59 ns)
	'phi' operation ('signal_tmp', sinus.cpp:29) with incoming values : ('sext_ln29_1', sinus.cpp:29) ('zext_ln29_1', sinus.cpp:29) [143]  (0 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('trunc_ln155_3', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) ('idx', sinus.cpp:18) [136]  (0 ns)
	'getelementptr' operation ('sin_table_addr_1', sinus.cpp:18) [138]  (0 ns)
	'load' operation ('sin_table_load_1', sinus.cpp:18) on array 'sin_table' [139]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
