Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Mon Mar  2 10:53:28 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : mkDelayWorker32B
| Device       : 7v2000t-flg1925
| Speed File   : -2  PRODUCTION 1.10 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/wp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.306%)  route 0.068ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X103Y133       net (fo=61, unset)           0.068     1.744    sizefifo1/fifo_1/wp[2]
    SLICE_X103Y133       LUT6 (Prop_lut6_I5_O)        0.028     1.772    sizefifo1/fifo_1/wp[2]_i_1/O
    SLICE_X103Y133       net (fo=1, routed)           0.000     1.772    sizefifo1/fifo_1/n_0_wp[2]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.893     2.023    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.588    
    SLICE_X103Y133       FDRE (Hold_fdre_C_D)         0.061     1.649    sizefifo1/fifo_1/wp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 wci_reqF_countReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            wci_reqF_countReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.306%)  route 0.068ns (34.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y125       net (fo=1324, unset)         0.678     1.568    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.100     1.668    wci_reqF_countReg_reg[1]/Q
    SLICE_X103Y125       net (fo=2, unset)            0.068     1.736    wciS0_SThreadBusy_OBUF
    SLICE_X103Y125       LUT5 (Prop_lut5_I4_O)        0.028     1.764    wci_reqF_countReg[1]_i_2/O
    SLICE_X103Y125       net (fo=1, routed)           0.000     1.764    n_0_wci_reqF_countReg[1]_i_2
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y125       net (fo=1324, unset)         0.884     2.014    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.579    
    SLICE_X103Y125       FDRE (Hold_fdre_C_D)         0.060     1.639    wci_reqF_countReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/wp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.745%)  route 0.076ns (37.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[0]/Q
    SLICE_X103Y133       net (fo=63, unset)           0.076     1.752    sizefifo1/fifo_1/wp[0]
    SLICE_X103Y133       LUT4 (Prop_lut4_I3_O)        0.028     1.780    sizefifo1/fifo_1/wp[0]_i_1/O
    SLICE_X103Y133       net (fo=1, routed)           0.000     1.780    sizefifo1/fifo_1/n_0_wp[0]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.893     2.023    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.588    
    SLICE_X103Y133       FDRE (Hold_fdre_C_D)         0.061     1.649    sizefifo1/fifo_1/wp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/wp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.439%)  route 0.077ns (37.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[1]/Q
    SLICE_X103Y133       net (fo=62, unset)           0.077     1.753    sizefifo1/fifo_1/wp[1]
    SLICE_X103Y133       LUT5 (Prop_lut5_I4_O)        0.028     1.781    sizefifo1/fifo_1/wp[1]_i_1/O
    SLICE_X103Y133       net (fo=1, routed)           0.000     1.781    sizefifo1/fifo_1/n_0_wp[1]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.893     2.023    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.588    
    SLICE_X103Y133       FDRE (Hold_fdre_C_D)         0.060     1.648    sizefifo1/fifo_1/wp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.126ns (48.837%)  route 0.132ns (51.163%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y132       net (fo=61, unset)           0.132     1.808    sizefifo1/fifo_1/ram2/mem_reg_0_7_54_59/ADDRC2
    SLICE_X102Y132       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.026     1.834    sizefifo1/fifo_1/ram2/mem_reg_0_7_54_59/RAMC/O
    SLICE_X102Y132       net (fo=1, routed)           0.000     1.834    sizefifo1/fifo_1/ram2/q_b0[58]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y132       net (fo=1324, unset)         0.892     2.022    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.587    
    SLICE_X102Y132       FDRE (Hold_fdre_C_D)         0.096     1.683    sizefifo1/fifo_1/ram2/q_b_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.127ns (48.846%)  route 0.133ns (51.154%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y133       net (fo=61, unset)           0.133     1.809    sizefifo1/fifo_1/ram2/mem_reg_0_7_48_53/ADDRA2
    SLICE_X102Y133       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.027     1.836    sizefifo1/fifo_1/ram2/mem_reg_0_7_48_53/RAMA/O
    SLICE_X102Y133       net (fo=1, routed)           0.000     1.836    sizefifo1/fifo_1/ram2/q_b0[48]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y133       net (fo=1324, unset)         0.893     2.023    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.588    
    SLICE_X102Y133       FDRE (Hold_fdre_C_D)         0.096     1.684    sizefifo1/fifo_1/ram2/q_b_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.126ns (47.909%)  route 0.137ns (52.091%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y135       net (fo=61, unset)           0.137     1.813    sizefifo1/fifo_1/ram2/mem_reg_0_7_18_23/ADDRC2
    SLICE_X102Y135       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.026     1.839    sizefifo1/fifo_1/ram2/mem_reg_0_7_18_23/RAMC/O
    SLICE_X102Y135       net (fo=1, routed)           0.000     1.839    sizefifo1/fifo_1/ram2/q_b0[22]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y135       net (fo=1324, unset)         0.895     2.025    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.590    
    SLICE_X102Y135       FDRE (Hold_fdre_C_D)         0.096     1.686    sizefifo1/fifo_1/ram2/q_b_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.130ns (49.430%)  route 0.133ns (50.570%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y133       net (fo=61, unset)           0.133     1.809    sizefifo1/fifo_1/ram2/mem_reg_0_7_48_53/ADDRB2
    SLICE_X102Y133       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.030     1.839    sizefifo1/fifo_1/ram2/mem_reg_0_7_48_53/RAMB/O
    SLICE_X102Y133       net (fo=1, routed)           0.000     1.839    sizefifo1/fifo_1/ram2/q_b0[50]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y133       net (fo=1324, unset)         0.893     2.023    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.588    
    SLICE_X102Y133       FDRE (Hold_fdre_C_D)         0.096     1.684    sizefifo1/fifo_1/ram2/q_b_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.231%)  route 0.132ns (50.769%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y132       net (fo=61, unset)           0.132     1.808    sizefifo1/fifo_1/ram2/mem_reg_0_7_54_59/ADDRC2
    SLICE_X102Y132       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028     1.836    sizefifo1/fifo_1/ram2/mem_reg_0_7_54_59/RAMC_D1/O
    SLICE_X102Y132       net (fo=1, routed)           0.000     1.836    sizefifo1/fifo_1/ram2/q_b0[59]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y132       net (fo=1324, unset)         0.892     2.022    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.587    
    SLICE_X102Y132       FDRE (Hold_fdre_C_D)         0.087     1.674    sizefifo1/fifo_1/ram2/q_b_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.042%)  route 0.133ns (50.958%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y133       net (fo=61, unset)           0.133     1.809    sizefifo1/fifo_1/ram2/mem_reg_0_7_48_53/ADDRA2
    SLICE_X102Y133       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028     1.837    sizefifo1/fifo_1/ram2/mem_reg_0_7_48_53/RAMA_D1/O
    SLICE_X102Y133       net (fo=1, routed)           0.000     1.837    sizefifo1/fifo_1/ram2/q_b0[49]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y133       net (fo=1324, unset)         0.893     2.023    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.588    
    SLICE_X102Y133       FDRE (Hold_fdre_C_D)         0.087     1.675    sizefifo1/fifo_1/ram2/q_b_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.042%)  route 0.133ns (50.958%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y133       net (fo=61, unset)           0.133     1.809    sizefifo1/fifo_1/ram2/mem_reg_0_7_48_53/ADDRB2
    SLICE_X102Y133       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028     1.837    sizefifo1/fifo_1/ram2/mem_reg_0_7_48_53/RAMB_D1/O
    SLICE_X102Y133       net (fo=1, routed)           0.000     1.837    sizefifo1/fifo_1/ram2/q_b0[51]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y133       net (fo=1324, unset)         0.893     2.023    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.588    
    SLICE_X102Y133       FDRE (Hold_fdre_C_D)         0.087     1.675    sizefifo1/fifo_1/ram2/q_b_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.302%)  route 0.137ns (51.698%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y135       net (fo=61, unset)           0.137     1.813    sizefifo1/fifo_1/ram2/mem_reg_0_7_18_23/ADDRC2
    SLICE_X102Y135       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028     1.841    sizefifo1/fifo_1/ram2/mem_reg_0_7_18_23/RAMC_D1/O
    SLICE_X102Y135       net (fo=1, routed)           0.000     1.841    sizefifo1/fifo_1/ram2/q_b0[23]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y135       net (fo=1324, unset)         0.895     2.025    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.590    
    SLICE_X102Y135       FDRE (Hold_fdre_C_D)         0.087     1.677    sizefifo1/fifo_1/ram2/q_b_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 wci_reqF_countReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            wci_reqF_countReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.556%)  route 0.111ns (46.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X104Y125       net (fo=1324, unset)         0.648     1.538    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDRE (Prop_fdre_C_Q)         0.100     1.638    wci_reqF_countReg_reg[0]/Q
    SLICE_X104Y125       net (fo=2, unset)            0.111     1.749    wci_reqF_countReg[0]
    SLICE_X104Y125       LUT4 (Prop_lut4_I3_O)        0.028     1.777    wci_reqF_countReg[0]_i_1/O
    SLICE_X104Y125       net (fo=1, routed)           0.000     1.777    n_0_wci_reqF_countReg[0]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X104Y125       net (fo=1324, unset)         0.854     1.984    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.549    
    SLICE_X104Y125       FDRE (Hold_fdre_C_D)         0.060     1.609    wci_reqF_countReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.126ns (41.176%)  route 0.180ns (58.824%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X98Y130        net (fo=61, unset)           0.180     1.856    sizefifo1/fifo_1/ram2/mem_reg_0_7_12_17/ADDRC2
    SLICE_X98Y130        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.026     1.882    sizefifo1/fifo_1/ram2/mem_reg_0_7_12_17/RAMC/O
    SLICE_X98Y130        net (fo=1, routed)           0.000     1.882    sizefifo1/fifo_1/ram2/q_b0[16]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X98Y130        net (fo=1324, unset)         0.891     2.021    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.413     1.608    
    SLICE_X98Y130        FDRE (Hold_fdre_C_D)         0.096     1.704    sizefifo1/fifo_1/ram2/q_b_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.127ns (43.945%)  route 0.162ns (56.055%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y135       net (fo=61, unset)           0.162     1.838    sizefifo1/fifo_1/ram2/mem_reg_0_7_18_23/ADDRA2
    SLICE_X102Y135       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.027     1.865    sizefifo1/fifo_1/ram2/mem_reg_0_7_18_23/RAMA/O
    SLICE_X102Y135       net (fo=1, routed)           0.000     1.865    sizefifo1/fifo_1/ram2/q_b0[18]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y135       net (fo=1324, unset)         0.895     2.025    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.590    
    SLICE_X102Y135       FDRE (Hold_fdre_C_D)         0.096     1.686    sizefifo1/fifo_1/ram2/q_b_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.127ns (44.097%)  route 0.161ns (55.903%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[1]/Q
    SLICE_X102Y132       net (fo=62, unset)           0.161     1.837    sizefifo1/fifo_1/ram2/mem_reg_0_7_54_59/ADDRA1
    SLICE_X102Y132       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.027     1.864    sizefifo1/fifo_1/ram2/mem_reg_0_7_54_59/RAMA/O
    SLICE_X102Y132       net (fo=1, routed)           0.000     1.864    sizefifo1/fifo_1/ram2/q_b0[54]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y132       net (fo=1324, unset)         0.892     2.022    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.587    
    SLICE_X102Y132       FDRE (Hold_fdre_C_D)         0.096     1.683    sizefifo1/fifo_1/ram2/q_b_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.126ns (43.750%)  route 0.162ns (56.250%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y131       net (fo=61, unset)           0.162     1.838    sizefifo1/fifo_1/ram2/mem_reg_0_7_42_47/ADDRC2
    SLICE_X102Y131       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.026     1.864    sizefifo1/fifo_1/ram2/mem_reg_0_7_42_47/RAMC/O
    SLICE_X102Y131       net (fo=1, routed)           0.000     1.864    sizefifo1/fifo_1/ram2/q_b0[46]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y131       net (fo=1324, unset)         0.891     2.021    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.586    
    SLICE_X102Y131       FDRE (Hold_fdre_C_D)         0.096     1.682    sizefifo1/fifo_1/ram2/q_b_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.130ns (44.369%)  route 0.163ns (55.631%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[2]/Q
    SLICE_X102Y135       net (fo=61, unset)           0.163     1.839    sizefifo1/fifo_1/ram2/mem_reg_0_7_18_23/ADDRB2
    SLICE_X102Y135       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.030     1.869    sizefifo1/fifo_1/ram2/mem_reg_0_7_18_23/RAMB/O
    SLICE_X102Y135       net (fo=1, routed)           0.000     1.869    sizefifo1/fifo_1/ram2/q_b0[20]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y135       net (fo=1324, unset)         0.895     2.025    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.590    
    SLICE_X102Y135       FDRE (Hold_fdre_C_D)         0.096     1.686    sizefifo1/fifo_1/ram2/q_b_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.130ns (44.828%)  route 0.160ns (55.172%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[1]/Q
    SLICE_X102Y132       net (fo=62, unset)           0.160     1.836    sizefifo1/fifo_1/ram2/mem_reg_0_7_54_59/ADDRB1
    SLICE_X102Y132       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.030     1.866    sizefifo1/fifo_1/ram2/mem_reg_0_7_54_59/RAMB/O
    SLICE_X102Y132       net (fo=1, routed)           0.000     1.866    sizefifo1/fifo_1/ram2/q_b0[56]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y132       net (fo=1324, unset)         0.892     2.022    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.587    
    SLICE_X102Y132       FDRE (Hold_fdre_C_D)         0.096     1.683    sizefifo1/fifo_1/ram2/q_b_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sizefifo1/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo1/fifo_1/ram2/q_b_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.126ns (43.299%)  route 0.165ns (56.701%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X103Y133       net (fo=1324, unset)         0.686     1.576    sizefifo1/fifo_1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.100     1.676    sizefifo1/fifo_1/wp_reg[0]/Q
    SLICE_X102Y133       net (fo=63, unset)           0.165     1.841    sizefifo1/fifo_1/ram2/mem_reg_0_7_48_53/ADDRC0
    SLICE_X102Y133       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.026     1.867    sizefifo1/fifo_1/ram2/mem_reg_0_7_48_53/RAMC/O
    SLICE_X102Y133       net (fo=1, routed)           0.000     1.867    sizefifo1/fifo_1/ram2/q_b0[52]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X102Y133       net (fo=1324, unset)         0.893     2.023    sizefifo1/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.435     1.588    
    SLICE_X102Y133       FDRE (Hold_fdre_C_D)         0.096     1.684    sizefifo1/fifo_1/ram2/q_b_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLR Crossing[0->2]
    SLICE_X404Y440       net (fo=1324, unset)         1.192     2.082    sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/WCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y440       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.378    sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/RAMC/O
    SLICE_X404Y440       net (fo=1, routed)           0.000     2.378    sizefifo2/fifo_1/ram1/q_b0[136]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLR Crossing[0->2]
    SLICE_X404Y440       net (fo=1324, unset)         1.520     2.650    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.552     2.098    
    SLICE_X404Y440       FDRE (Hold_fdre_C_D)         0.096     2.194    sizefifo2/fifo_1/ram1/q_b_reg[136]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_96_101/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLR Crossing[0->2]
    SLICE_X404Y406       net (fo=1324, unset)         1.193     2.083    sizefifo2/fifo_1/ram1/mem_reg_0_7_96_101/WCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y406       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.379    sizefifo2/fifo_1/ram1/mem_reg_0_7_96_101/RAMC/O
    SLICE_X404Y406       net (fo=1, routed)           0.000     2.379    sizefifo2/fifo_1/ram1/q_b0[100]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLR Crossing[0->2]
    SLICE_X404Y406       net (fo=1324, unset)         1.521     2.651    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.552     2.099    
    SLICE_X404Y406       FDRE (Hold_fdre_C_D)         0.096     2.195    sizefifo2/fifo_1/ram1/q_b_reg[100]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_138_143/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLR Crossing[0->2]
    SLICE_X404Y438       net (fo=1324, unset)         1.191     2.081    sizefifo2/fifo_1/ram1/mem_reg_0_7_138_143/WCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y438       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.377    sizefifo2/fifo_1/ram1/mem_reg_0_7_138_143/RAMC/O
    SLICE_X404Y438       net (fo=1, routed)           0.000     2.377    sizefifo2/fifo_1/ram1/q_b0[142]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLR Crossing[0->2]
    SLICE_X404Y438       net (fo=1324, unset)         1.519     2.649    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.552     2.097    
    SLICE_X404Y438       FDRE (Hold_fdre_C_D)         0.096     2.193    sizefifo2/fifo_1/ram1/q_b_reg[142]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_90_95/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLR Crossing[0->2]
    SLICE_X404Y400       net (fo=1324, unset)         1.194     2.084    sizefifo2/fifo_1/ram1/mem_reg_0_7_90_95/WCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y400       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.380    sizefifo2/fifo_1/ram1/mem_reg_0_7_90_95/RAMC/O
    SLICE_X404Y400       net (fo=1, routed)           0.000     2.380    sizefifo2/fifo_1/ram1/q_b0[94]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLR Crossing[0->2]
    SLICE_X404Y400       net (fo=1324, unset)         1.522     2.652    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.552     2.100    
    SLICE_X404Y400       FDRE (Hold_fdre_C_D)         0.096     2.196    sizefifo2/fifo_1/ram1/q_b_reg[94]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/q_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y101       net (fo=1324, unset)         0.622     1.512    ars4/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y101       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.808    ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/O
    SLICE_X396Y101       net (fo=1, routed)           0.000     1.808    ars4/fifo_1/ram1/q_b0[10]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y101       net (fo=1324, unset)         0.830     1.960    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.433     1.527    
    SLICE_X396Y101       FDRE (Hold_fdre_C_D)         0.096     1.623    ars4/fifo_1/ram1/q_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0_15_120_125/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/q_b_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y102       net (fo=1324, unset)         0.622     1.512    ars4/fifo_1/ram1/mem_reg_0_15_120_125/WCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y102       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.808    ars4/fifo_1/ram1/mem_reg_0_15_120_125/RAMC/O
    SLICE_X396Y102       net (fo=1, routed)           0.000     1.808    ars4/fifo_1/ram1/q_b0[124]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y102       net (fo=1324, unset)         0.830     1.960    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.433     1.527    
    SLICE_X396Y102       FDRE (Hold_fdre_C_D)         0.096     1.623    ars4/fifo_1/ram1/q_b_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0_15_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/q_b_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y100       net (fo=1324, unset)         0.622     1.512    ars4/fifo_1/ram1/mem_reg_0_15_24_29/WCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y100       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.808    ars4/fifo_1/ram1/mem_reg_0_15_24_29/RAMC/O
    SLICE_X396Y100       net (fo=1, routed)           0.000     1.808    ars4/fifo_1/ram1/q_b0[28]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y100       net (fo=1324, unset)         0.830     1.960    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.433     1.527    
    SLICE_X396Y100       FDRE (Hold_fdre_C_D)         0.096     1.623    ars4/fifo_1/ram1/q_b_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0_15_108_113/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/q_b_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y103       net (fo=1324, unset)         0.621     1.511    ars4/fifo_1/ram1/mem_reg_0_15_108_113/WCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y103       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.807    ars4/fifo_1/ram1/mem_reg_0_15_108_113/RAMC/O
    SLICE_X396Y103       net (fo=1, routed)           0.000     1.807    ars4/fifo_1/ram1/q_b0[112]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y103       net (fo=1324, unset)         0.829     1.959    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.433     1.526    
    SLICE_X396Y103       FDRE (Hold_fdre_C_D)         0.096     1.622    ars4/fifo_1/ram1/q_b_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0_15_114_119/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/q_b_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y105       net (fo=1324, unset)         0.621     1.511    ars4/fifo_1/ram1/mem_reg_0_15_114_119/WCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y105       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.807    ars4/fifo_1/ram1/mem_reg_0_15_114_119/RAMC/O
    SLICE_X396Y105       net (fo=1, routed)           0.000     1.807    ars4/fifo_1/ram1/q_b0[118]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y105       net (fo=1324, unset)         0.829     1.959    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.433     1.526    
    SLICE_X396Y105       FDRE (Hold_fdre_C_D)         0.096     1.622    ars4/fifo_1/ram1/q_b_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0_15_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/q_b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y99        net (fo=1324, unset)         0.640     1.530    ars4/fifo_1/ram1/mem_reg_0_15_12_17/WCLK
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y99        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.826    ars4/fifo_1/ram1/mem_reg_0_15_12_17/RAMC/O
    SLICE_X396Y99        net (fo=1, routed)           0.000     1.826    ars4/fifo_1/ram1/q_b0[16]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y99        net (fo=1324, unset)         0.844     1.974    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.429     1.545    
    SLICE_X396Y99        FDRE (Hold_fdre_C_D)         0.096     1.641    ars4/fifo_1/ram1/q_b_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.185    




