--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/sfp_ibufds_bufR/I
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/sfp_ibufds_bufR/I
  Location pin: BUFR_X2Y1.I
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p 
PHASE 2.0833 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1497 paths analyzed, 326 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X53Y59.B6), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.008ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.929 - 0.992)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X36Y72.A1      net (fanout=2)        0.748   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X36Y72.COUT    Topcya                0.410   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X36Y73.CMUX    Tcinc                 0.264   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X53Y59.B6      net (fanout=1)        1.179   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X53Y59.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (1.081ns logic, 1.927ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.929 - 0.992)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1
    SLICE_X36Y72.A3      net (fanout=2)        0.736   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<1>
    SLICE_X36Y72.COUT    Topcya                0.410   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X36Y73.CMUX    Tcinc                 0.264   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X53Y59.B6      net (fanout=1)        1.179   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X53Y59.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.996ns (1.081ns logic, 1.915ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_5 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.987ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.929 - 0.994)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_5 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y69.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_5
    SLICE_X36Y72.A2      net (fanout=2)        0.727   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<5>
    SLICE_X36Y72.COUT    Topcya                0.410   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X36Y73.CMUX    Tcinc                 0.264   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X53Y59.B6      net (fanout=1)        1.179   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X53Y59.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (1.081ns logic, 1.906ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X52Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (1.593 - 1.717)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y40.CQ      Tcko                  0.337   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X52Y59.AX      net (fanout=1)        1.854   usr/sync_from_vio<12>
    SLICE_X52Y59.CLK     Tdick                 0.034   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.371ns logic, 1.854ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (SLICE_X37Y75.CIN), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.938 - 0.986)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y59.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X37Y72.B1      net (fanout=35)       1.671   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X37Y72.COUT    Topcyb                0.404   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<19>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<17>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X37Y73.COUT    Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X37Y75.CLK     Tcinck                0.193   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (1.090ns logic, 1.671ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.725ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.938 - 0.986)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y59.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X37Y71.A2      net (fanout=35)       1.552   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X37Y71.COUT    Topcya                0.409   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<15>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<12>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
    SLICE_X37Y72.COUT    Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<19>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X37Y73.COUT    Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X37Y75.CLK     Tcinck                0.193   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (1.173ns logic, 1.552ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.721ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.938 - 0.986)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y59.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X37Y69.B1      net (fanout=35)       1.397   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    SLICE_X37Y69.COUT    Topcyb                0.404   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<5>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<7>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<7>
    SLICE_X37Y70.COUT    Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<11>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<11>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<11>
    SLICE_X37Y71.COUT    Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<15>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<15>
    SLICE_X37Y72.COUT    Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<19>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<19>
    SLICE_X37Y73.COUT    Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<23>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.078   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<27>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy<27>
    SLICE_X37Y75.CLK     Tcinck                0.193   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<31>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<31>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (1.324ns logic, 1.397ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (SLICE_X53Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y59.AQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X53Y59.A5      net (fanout=3)        0.071   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X53Y59.CLK     Tah         (-Th)     0.082   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_rstpot
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (SLICE_X53Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y59.AQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X53Y59.A5      net (fanout=3)        0.071   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X53Y59.CLK     Tah         (-Th)     0.055   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_9 (SLICE_X88Y13.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Destination Clock:    usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y13.AQ      Tcko                  0.115   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<9>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6
    SLICE_X88Y13.D5      net (fanout=4)        0.080   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<6>
    SLICE_X88Y13.CLK     Tah         (-Th)     0.077   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<9>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT111
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_9
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.038ns logic, 0.080ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/sfp_ibufds_bufR/I
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/sfp_ibufds_bufR/I
  Location pin: BUFR_X2Y1.I
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y9.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y9.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2458 paths analyzed, 403 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.350ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X20Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/nuke_i (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.434ns (Levels of Logic = 0)
  Clock Path Skew:      -3.551ns (1.518 - 5.069)
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/nuke_i to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.AQ      Tcko                  0.381   system/rst/nuke_i
                                                       system/rst/nuke_i
    SLICE_X20Y62.AX      net (fanout=1)        0.683   system/rst/nuke_i
    SLICE_X20Y62.CLK     Tds                   0.370   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.751ns logic, 0.683ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X40Y43.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.531 - 1.447)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.AQ      Tcko                  0.337   system/rst/clkdiv/d25
                                                       system/rst/d25_d
    SLICE_X17Y85.D3      net (fanout=1)        0.577   system/rst/d25_d
    SLICE_X17Y85.D       Tilo                  0.068   system/rst/clkdiv/d25
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X40Y43.CE      net (fanout=2)        2.820   system/rst/d25_d25_d_AND_3_o
    SLICE_X40Y43.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (0.689ns logic, 3.397ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.531 - 1.447)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.DQ      Tcko                  0.337   system/rst/clkdiv/d25
                                                       system/rst/clkdiv/d25
    SLICE_X17Y85.D4      net (fanout=2)        0.275   system/rst/clkdiv/d25
    SLICE_X17Y85.D       Tilo                  0.068   system/rst/clkdiv/d25
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X40Y43.CE      net (fanout=2)        2.820   system/rst/d25_d25_d_AND_3_o
    SLICE_X40Y43.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.784ns (0.689ns logic, 3.095ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X8Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.066ns (0.874 - 0.940)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y88.A       Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X8Y92.C4       net (fanout=2)        0.691   system/rst/clkdiv/rst_b
    SLICE_X8Y92.C        Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X8Y100.SR      net (fanout=7)        1.095   system/rst/clkdiv/rst_b_inv
    SLICE_X8Y100.CLK     Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (1.893ns logic, 1.786ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/d25_d (SLICE_X17Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/d25_d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/d25 to system/rst/d25_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.DQ      Tcko                  0.098   system/rst/clkdiv/d25
                                                       system/rst/clkdiv/d25
    SLICE_X17Y85.AX      net (fanout=2)        0.099   system/rst/clkdiv/d25
    SLICE_X17Y85.CLK     Tckdi       (-Th)     0.076   system/rst/clkdiv/d25
                                                       system/rst/d25_d
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X100Y102.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y102.AQ    Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X100Y102.A5    net (fanout=2)        0.080   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X100Y102.CLK   Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/d25 (SLICE_X17Y85.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/clkdiv/d25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/d25 to system/rst/clkdiv/d25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.DQ      Tcko                  0.098   system/rst/clkdiv/d25
                                                       system/rst/clkdiv/d25
    SLICE_X17Y85.D4      net (fanout=2)        0.095   system/rst/clkdiv/d25
    SLICE_X17Y85.CLK     Tah         (-Th)     0.056   system/rst/clkdiv/d25
                                                       system/rst/clkdiv/d25_rstpot
                                                       system/rst/clkdiv/d25
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.042ns logic, 0.095ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42612 paths analyzed, 13931 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.839ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_60 (SLICE_X100Y154.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.947 - 0.909)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X91Y118.D2     net (fanout=411)      2.058   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X91Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X89Y132.D1     net (fanout=119)      1.447   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X89Y132.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X94Y138.D4     net (fanout=9)        0.792   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X94Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y154.SR    net (fanout=22)       1.491   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y154.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<64>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_60
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (1.054ns logic, 5.788ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.947 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y97.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/state_machine.set_addr_int
                                                       system/rst/rst_125_2
    SLICE_X86Y133.B1     net (fanout=532)      2.456   system/rst/rst_125_2
    SLICE_X86Y133.BMUX   Tilo                  0.233   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y132.D4     net (fanout=2)        0.532   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y132.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X94Y138.D4     net (fanout=9)        0.792   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X94Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y154.SR    net (fanout=22)       1.491   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y154.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<64>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_60
    -------------------------------------------------  ---------------------------
    Total                                      6.534ns (1.263ns logic, 5.271ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.018ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.947 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y110.AQ     Tcko                  0.381   system/mac_rx_valid<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X91Y118.D5     net (fanout=507)      1.190   system/mac_rx_valid<2>
    SLICE_X91Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X89Y132.D1     net (fanout=119)      1.447   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X89Y132.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X94Y138.D4     net (fanout=9)        0.792   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X94Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y154.SR    net (fanout=22)       1.491   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y154.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<64>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_60
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (1.098ns logic, 4.920ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62 (SLICE_X100Y154.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.947 - 0.909)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X91Y118.D2     net (fanout=411)      2.058   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X91Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X89Y132.D1     net (fanout=119)      1.447   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X89Y132.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X94Y138.D4     net (fanout=9)        0.792   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X94Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y154.SR    net (fanout=22)       1.491   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y154.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<64>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (1.054ns logic, 5.788ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.947 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y97.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/state_machine.set_addr_int
                                                       system/rst/rst_125_2
    SLICE_X86Y133.B1     net (fanout=532)      2.456   system/rst/rst_125_2
    SLICE_X86Y133.BMUX   Tilo                  0.233   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y132.D4     net (fanout=2)        0.532   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y132.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X94Y138.D4     net (fanout=9)        0.792   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X94Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y154.SR    net (fanout=22)       1.491   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y154.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<64>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62
    -------------------------------------------------  ---------------------------
    Total                                      6.534ns (1.263ns logic, 5.271ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.018ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.947 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y110.AQ     Tcko                  0.381   system/mac_rx_valid<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X91Y118.D5     net (fanout=507)      1.190   system/mac_rx_valid<2>
    SLICE_X91Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X89Y132.D1     net (fanout=119)      1.447   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X89Y132.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X94Y138.D4     net (fanout=9)        0.792   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X94Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y154.SR    net (fanout=22)       1.491   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y154.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<64>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_62
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (1.098ns logic, 4.920ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_63 (SLICE_X100Y154.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_63 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.947 - 0.909)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X91Y118.D2     net (fanout=411)      2.058   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X91Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X89Y132.D1     net (fanout=119)      1.447   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X89Y132.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X94Y138.D4     net (fanout=9)        0.792   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X94Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y154.SR    net (fanout=22)       1.491   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y154.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<64>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_63
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (1.054ns logic, 5.788ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_63 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.947 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y97.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/state_machine.set_addr_int
                                                       system/rst/rst_125_2
    SLICE_X86Y133.B1     net (fanout=532)      2.456   system/rst/rst_125_2
    SLICE_X86Y133.BMUX   Tilo                  0.233   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X89Y132.D4     net (fanout=2)        0.532   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X89Y132.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X94Y138.D4     net (fanout=9)        0.792   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X94Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y154.SR    net (fanout=22)       1.491   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y154.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<64>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_63
    -------------------------------------------------  ---------------------------
    Total                                      6.534ns (1.263ns logic, 5.271ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_63 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.018ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.947 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y110.AQ     Tcko                  0.381   system/mac_rx_valid<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X91Y118.D5     net (fanout=507)      1.190   system/mac_rx_valid<2>
    SLICE_X91Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X89Y132.D1     net (fanout=119)      1.447   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X89Y132.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X94Y138.D4     net (fanout=9)        0.792   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X94Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y154.SR    net (fanout=22)       1.491   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y154.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<64>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_63
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (1.098ns logic, 4.920ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X103Y99.BQ               Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.547   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<1>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.110ns (-0.437ns logic, 0.547ns route)
                                                                 (-397.3% logic, 497.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_ram_written (SLICE_X102Y115.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_write_buf_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_ram_written (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_write_buf_1 to system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_ram_written
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y115.BQ    Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_write_buf_1
    SLICE_X102Y115.A6    net (fanout=2)        0.049   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_write_buf<1>
    SLICE_X102Y115.CLK   Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_ram_written
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/Mxor_pkt_done_write_buf[2]_pkt_done_write_buf[1]_XOR_207_o_xo<0>1
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_ram_written
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.022ns logic, 0.049ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_ram_sent (SLICE_X88Y105.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_read_buf_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_ram_sent (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_read_buf_1 to system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_ram_sent
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y105.BQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_read_buf_1
    SLICE_X88Y105.D6     net (fanout=2)        0.050   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_read_buf<1>
    SLICE_X88Y105.CLK    Tah         (-Th)     0.077   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_ram_sent
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/Mxor_pkt_done_read_buf[2]_pkt_done_read_buf[1]_XOR_206_o_xo<0>1
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_ram_sent
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.021ns logic, 0.050ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42742 paths analyzed, 13973 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.443ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_0 (SLICE_X73Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.175ns (0.846 - 1.021)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y65.AQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X77Y50.C2      net (fanout=507)      2.271   system/mac_rx_valid<0>
    SLICE_X77Y50.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y108.SR     net (fanout=112)      4.044   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y108.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_0
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (0.918ns logic, 6.315ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (0.846 - 0.997)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y68.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y50.C3      net (fanout=413)      1.532   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y50.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y108.SR     net (fanout=112)      4.044   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y108.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_0
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (0.962ns logic, 5.576ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_1 (SLICE_X73Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.175ns (0.846 - 1.021)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y65.AQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X77Y50.C2      net (fanout=507)      2.271   system/mac_rx_valid<0>
    SLICE_X77Y50.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y108.SR     net (fanout=112)      4.044   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y108.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_1
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (0.918ns logic, 6.315ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (0.846 - 0.997)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y68.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y50.C3      net (fanout=413)      1.532   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y50.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y108.SR     net (fanout=112)      4.044   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y108.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_1
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (0.962ns logic, 5.576ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2 (SLICE_X73Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.175ns (0.846 - 1.021)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y65.AQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X77Y50.C2      net (fanout=507)      2.271   system/mac_rx_valid<0>
    SLICE_X77Y50.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y108.SR     net (fanout=112)      4.044   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y108.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (0.918ns logic, 6.315ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (0.846 - 0.997)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y68.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y50.C3      net (fanout=413)      1.532   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y50.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/ram_ready
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y108.SR     net (fanout=112)      4.044   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y108.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (0.962ns logic, 5.576ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAMB36_X4Y11.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.129ns (0.440 - 0.311)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y56.CQ         Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_2
    RAMB36_X4Y11.DIADI2     net (fanout=5)        0.260   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig<2>
    RAMB36_X4Y11.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    ----------------------------------------------------  ---------------------------
    Total                                         0.160ns (-0.100ns logic, 0.260ns route)
                                                          (-62.5% logic, 162.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXRUNDISP), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.073ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X96Y88.AQ             Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/rxcharisk_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r
    TEMAC_X0Y0.PHYEMACRXRUNDISP net (fanout=1)        0.239   system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_DISP(-Th)     0.281   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.073ns (-0.166ns logic, 0.239ns route)
                                                              (-227.4% logic, 327.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAMB36_X5Y12.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.465 - 0.315)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y59.BQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_5
    RAMB36_X5Y12.DIADI1     net (fanout=5)        0.271   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig<5>
    RAMB36_X5Y12.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    ----------------------------------------------------  ---------------------------
    Total                                         0.188ns (-0.083ns logic, 0.271ns route)
                                                          (-44.1% logic, 144.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X27Y51.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (1.476 - 1.459)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y95.AMUX     Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y52.A5      net (fanout=22)       2.507   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y52.AMUX    Tilo                  0.193   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X27Y51.CE      net (fanout=2)        0.389   system/cdce_synch/_n0067_inv
    SLICE_X27Y51.CLK     Tceck                 0.318   system/cdce_synch/fsm_sync
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (0.933ns logic, 2.896ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (1.476 - 1.459)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y95.AQ       Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y52.A3      net (fanout=23)       2.562   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y52.AMUX    Tilo                  0.182   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X27Y51.CE      net (fanout=2)        0.389   system/cdce_synch/_n0067_inv
    SLICE_X27Y51.CLK     Tceck                 0.318   system/cdce_synch/fsm_sync
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (0.837ns logic, 2.951ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X27Y52.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (1.475 - 1.459)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y95.AMUX     Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y52.A5      net (fanout=22)       2.507   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y52.AMUX    Tilo                  0.193   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X27Y52.CE      net (fanout=2)        0.379   system/cdce_synch/_n0067_inv
    SLICE_X27Y52.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.933ns logic, 2.886ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (1.475 - 1.459)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y95.AQ       Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y52.A3      net (fanout=23)       2.562   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y52.AMUX    Tilo                  0.182   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X27Y52.CE      net (fanout=2)        0.379   system/cdce_synch/_n0067_inv
    SLICE_X27Y52.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (0.837ns logic, 2.941ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X27Y52.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.002ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (1.475 - 1.459)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y95.AMUX     Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y52.A5      net (fanout=22)       2.507   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y52.CLK     Tas                   0.073   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/cdce_control.state_cdce_control.state[1]_fsm_pwrdown_Mux_8_o1
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.002ns (0.495ns logic, 2.507ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.state_FSM_FFd2 (SLICE_X3Y95.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/cdce_control.state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y95.AQ       Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X3Y95.A5       net (fanout=23)       0.085   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X3Y95.CLK      Tah         (-Th)     0.082   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2-In1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.016ns logic, 0.085ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X3Y98.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y98.CQ       Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X3Y98.C5       net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X3Y98.CLK      Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X2Y95.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.CQ       Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X2Y95.C5       net (fanout=3)        0.077   system/cdce_synch/cdce_control.timer_2
    SLICE_X2Y95.CLK      Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.042ns logic, 0.077ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         
"usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y5.CLKARDCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y6.CLKARDCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y5.CLKARDCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP        
 "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 66188175250123 paths analyzed, 21730 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.571ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_2 (SLICE_X34Y119.C3), 296554593985 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      22.394ns (Levels of Logic = 30)
  Clock Path Skew:      -0.072ns (0.914 - 0.986)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.CQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<91>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42
    SLICE_X39Y93.C5      net (fanout=10)       1.054   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<42>
    SLICE_X39Y93.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_net1<1><9><0>_xo<0>1
    SLICE_X39Y94.C3      net (fanout=3)        0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/net1<1><9><0>
    SLICE_X39Y94.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<106>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>2
    SLICE_X38Y101.B5     net (fanout=1)        0.775   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>1
    SLICE_X38Y101.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>5
    SLICE_X39Y96.A3      net (fanout=26)       0.793   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<0>
    SLICE_X39Y96.A       Tilo                  0.068   N1332
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><1>_xo<0>2
    SLICE_X38Y97.B1      net (fanout=5)        0.592   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><1>
    SLICE_X38Y97.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X38Y97.A2      net (fanout=1)        0.474   N94
    SLICE_X38Y97.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X36Y98.A1      net (fanout=4)        0.751   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X36Y98.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<627>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<4>1
    SLICE_X37Y100.C1     net (fanout=3)        0.632   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<0>
    SLICE_X37Y100.C      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X37Y100.B1     net (fanout=1)        0.632   N116
    SLICE_X37Y100.B      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X39Y101.D2     net (fanout=5)        0.626   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X39Y101.D      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O45
    SLICE_X38Y101.C4     net (fanout=1)        0.397   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
    SLICE_X38Y101.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
    SLICE_X37Y106.C5     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O46
    SLICE_X37Y106.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>11
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O48
    SLICE_X37Y104.B3     net (fanout=20)       0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<3>
    SLICE_X37Y104.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X37Y104.A2     net (fanout=1)        0.465   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>
    SLICE_X37Y104.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>2
    SLICE_X36Y105.C3     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X36Y105.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>3
    SLICE_X39Y108.A5     net (fanout=7)        0.663   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<9>
    SLICE_X39Y108.A      Tilo                  0.068   N150
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>11
    SLICE_X39Y109.B1     net (fanout=1)        0.578   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>1
    SLICE_X39Y109.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>13
    SLICE_X39Y109.C2     net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>12
    SLICE_X39Y109.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>14
    SLICE_X36Y108.C2     net (fanout=9)        0.614   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncRight<0>
    SLICE_X36Y108.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1167>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX0_O12
    SLICE_X36Y110.C4     net (fanout=25)       0.532   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<0>
    SLICE_X36Y110.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X36Y110.B1     net (fanout=1)        0.850   N54
    SLICE_X36Y110.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X37Y111.B1     net (fanout=3)        0.720   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X37Y111.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<151>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o11
    SLICE_X37Y113.D4     net (fanout=3)        0.516   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o1
    SLICE_X37Y113.DMUX   Tilo                  0.186   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X37Y113.B2     net (fanout=1)        0.857   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X37Y113.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X34Y114.B1     net (fanout=17)       0.874   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
    SLICE_X34Y114.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X32Y115.D1     net (fanout=4)        0.756   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X32Y115.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X32Y115.C2     net (fanout=1)        0.476   N62
    SLICE_X32Y115.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X34Y118.B1     net (fanout=13)       0.868   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X34Y118.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<3>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3322
    SLICE_X34Y118.A6     net (fanout=1)        0.125   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3322
    SLICE_X34Y118.A      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<3>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O161
    SLICE_X34Y119.C3     net (fanout=1)        1.071   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<23>
    SLICE_X34Y119.CLK    Tas                   0.073   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O<3>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[2]_feedbackRegister[4]_XOR_3014_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     22.394ns (2.746ns logic, 19.648ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      22.388ns (Levels of Logic = 30)
  Clock Path Skew:      -0.072ns (0.914 - 0.986)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.CQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<91>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42
    SLICE_X39Y93.C5      net (fanout=10)       1.054   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<42>
    SLICE_X39Y93.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_net1<1><9><0>_xo<0>1
    SLICE_X39Y94.C3      net (fanout=3)        0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/net1<1><9><0>
    SLICE_X39Y94.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<106>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>2
    SLICE_X38Y101.B5     net (fanout=1)        0.775   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>1
    SLICE_X38Y101.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>5
    SLICE_X39Y96.A3      net (fanout=26)       0.793   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<0>
    SLICE_X39Y96.A       Tilo                  0.068   N1332
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><1>_xo<0>2
    SLICE_X38Y97.B1      net (fanout=5)        0.592   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><1>
    SLICE_X38Y97.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X38Y97.A2      net (fanout=1)        0.474   N94
    SLICE_X38Y97.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X36Y98.A1      net (fanout=4)        0.751   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X36Y98.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<627>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<4>1
    SLICE_X37Y100.C1     net (fanout=3)        0.632   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<0>
    SLICE_X37Y100.C      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X37Y100.B1     net (fanout=1)        0.632   N116
    SLICE_X37Y100.B      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X39Y101.D2     net (fanout=5)        0.626   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X39Y101.D      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O45
    SLICE_X38Y101.C4     net (fanout=1)        0.397   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
    SLICE_X38Y101.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
    SLICE_X37Y106.C5     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O46
    SLICE_X37Y106.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>11
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O48
    SLICE_X37Y104.B3     net (fanout=20)       0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<3>
    SLICE_X37Y104.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X37Y104.A2     net (fanout=1)        0.465   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>
    SLICE_X37Y104.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>2
    SLICE_X36Y105.C3     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X36Y105.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>3
    SLICE_X39Y108.A5     net (fanout=7)        0.663   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<9>
    SLICE_X39Y108.A      Tilo                  0.068   N150
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>11
    SLICE_X39Y109.B1     net (fanout=1)        0.578   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>1
    SLICE_X39Y109.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>13
    SLICE_X39Y109.C2     net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>12
    SLICE_X39Y109.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>14
    SLICE_X36Y108.C2     net (fanout=9)        0.614   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncRight<0>
    SLICE_X36Y108.CMUX   Tilo                  0.198   usr/txIla/U0/iTRIG_IN<1167>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX0_O21
    SLICE_X38Y109.C3     net (fanout=47)       0.495   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X38Y109.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>_SW0
    SLICE_X37Y110.A1     net (fanout=3)        0.599   N58
    SLICE_X37Y110.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1155>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X37Y111.B2     net (fanout=1)        0.872   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X37Y111.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<151>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o11
    SLICE_X37Y113.D4     net (fanout=3)        0.516   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o1
    SLICE_X37Y113.DMUX   Tilo                  0.186   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X37Y113.B2     net (fanout=1)        0.857   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X37Y113.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X34Y114.B1     net (fanout=17)       0.874   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
    SLICE_X34Y114.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X32Y115.D1     net (fanout=4)        0.756   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X32Y115.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X32Y115.C2     net (fanout=1)        0.476   N62
    SLICE_X32Y115.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X34Y118.B1     net (fanout=13)       0.868   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X34Y118.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<3>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3322
    SLICE_X34Y118.A6     net (fanout=1)        0.125   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3322
    SLICE_X34Y118.A      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<3>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O161
    SLICE_X34Y119.C3     net (fanout=1)        1.071   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<23>
    SLICE_X34Y119.CLK    Tas                   0.073   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O<3>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[2]_feedbackRegister[4]_XOR_3014_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     22.388ns (2.876ns logic, 19.512ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      22.361ns (Levels of Logic = 31)
  Clock Path Skew:      -0.072ns (0.914 - 0.986)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.CQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<91>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42
    SLICE_X39Y93.C5      net (fanout=10)       1.054   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<42>
    SLICE_X39Y93.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_net1<1><9><0>_xo<0>1
    SLICE_X39Y94.C3      net (fanout=3)        0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/net1<1><9><0>
    SLICE_X39Y94.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<106>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>2
    SLICE_X38Y101.B5     net (fanout=1)        0.775   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>1
    SLICE_X38Y101.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>5
    SLICE_X39Y96.A3      net (fanout=26)       0.793   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<0>
    SLICE_X39Y96.A       Tilo                  0.068   N1332
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><1>_xo<0>2
    SLICE_X38Y97.B1      net (fanout=5)        0.592   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><1>
    SLICE_X38Y97.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X38Y97.A2      net (fanout=1)        0.474   N94
    SLICE_X38Y97.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X36Y98.A1      net (fanout=4)        0.751   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X36Y98.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<627>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<4>1
    SLICE_X37Y100.C1     net (fanout=3)        0.632   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<0>
    SLICE_X37Y100.C      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X37Y100.B1     net (fanout=1)        0.632   N116
    SLICE_X37Y100.B      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X39Y101.D2     net (fanout=5)        0.626   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X39Y101.D      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O45
    SLICE_X38Y101.C4     net (fanout=1)        0.397   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
    SLICE_X38Y101.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
    SLICE_X37Y106.C5     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O46
    SLICE_X37Y106.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>11
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O48
    SLICE_X37Y104.B3     net (fanout=20)       0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<3>
    SLICE_X37Y104.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X37Y104.A2     net (fanout=1)        0.465   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>
    SLICE_X37Y104.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>2
    SLICE_X36Y105.C3     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X36Y105.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>3
    SLICE_X39Y108.A5     net (fanout=7)        0.663   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<9>
    SLICE_X39Y108.A      Tilo                  0.068   N150
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>11
    SLICE_X39Y109.B1     net (fanout=1)        0.578   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>1
    SLICE_X39Y109.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>13
    SLICE_X39Y109.C2     net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>12
    SLICE_X39Y109.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>14
    SLICE_X36Y108.C2     net (fanout=9)        0.614   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncRight<0>
    SLICE_X36Y108.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1167>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX0_O12
    SLICE_X36Y110.C4     net (fanout=25)       0.532   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<0>
    SLICE_X36Y110.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X36Y110.B1     net (fanout=1)        0.850   N54
    SLICE_X36Y110.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X37Y111.B1     net (fanout=3)        0.720   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X37Y111.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<151>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o11
    SLICE_X37Y113.D4     net (fanout=3)        0.516   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o1
    SLICE_X37Y113.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<0>_xo<0>_SW0
    SLICE_X37Y113.C2     net (fanout=1)        0.463   N64
    SLICE_X37Y113.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<0>_xo<0>
    SLICE_X34Y114.C1     net (fanout=16)       0.875   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<0>
    SLICE_X34Y114.C      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X34Y114.B4     net (fanout=1)        0.410   N46
    SLICE_X34Y114.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X32Y115.D1     net (fanout=4)        0.756   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X32Y115.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X32Y115.C2     net (fanout=1)        0.476   N62
    SLICE_X32Y115.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X34Y118.B1     net (fanout=13)       0.868   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X34Y118.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<3>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3322
    SLICE_X34Y118.A6     net (fanout=1)        0.125   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3322
    SLICE_X34Y118.A      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<3>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O161
    SLICE_X34Y119.C3     net (fanout=1)        1.071   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<23>
    SLICE_X34Y119.CLK    Tas                   0.073   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O<3>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[2]_feedbackRegister[4]_XOR_3014_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     22.361ns (2.696ns logic, 19.665ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_1 (SLICE_X21Y109.B5), 296064504649 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      22.314ns (Levels of Logic = 30)
  Clock Path Skew:      -0.124ns (0.862 - 0.986)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.CQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<91>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42
    SLICE_X39Y93.C5      net (fanout=10)       1.054   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<42>
    SLICE_X39Y93.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_net1<1><9><0>_xo<0>1
    SLICE_X39Y94.C3      net (fanout=3)        0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/net1<1><9><0>
    SLICE_X39Y94.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<106>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>2
    SLICE_X38Y101.B5     net (fanout=1)        0.775   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>1
    SLICE_X38Y101.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>5
    SLICE_X39Y96.A3      net (fanout=26)       0.793   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<0>
    SLICE_X39Y96.A       Tilo                  0.068   N1332
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><1>_xo<0>2
    SLICE_X38Y97.B1      net (fanout=5)        0.592   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><1>
    SLICE_X38Y97.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X38Y97.A2      net (fanout=1)        0.474   N94
    SLICE_X38Y97.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X36Y98.A1      net (fanout=4)        0.751   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X36Y98.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<627>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<4>1
    SLICE_X37Y100.C1     net (fanout=3)        0.632   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<0>
    SLICE_X37Y100.C      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X37Y100.B1     net (fanout=1)        0.632   N116
    SLICE_X37Y100.B      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X39Y101.D2     net (fanout=5)        0.626   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X39Y101.D      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O45
    SLICE_X38Y101.C4     net (fanout=1)        0.397   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
    SLICE_X38Y101.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
    SLICE_X37Y106.C5     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O46
    SLICE_X37Y106.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>11
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O48
    SLICE_X37Y104.B3     net (fanout=20)       0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<3>
    SLICE_X37Y104.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X37Y104.A2     net (fanout=1)        0.465   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>
    SLICE_X37Y104.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>2
    SLICE_X36Y105.C3     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X36Y105.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>3
    SLICE_X39Y108.A5     net (fanout=7)        0.663   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<9>
    SLICE_X39Y108.A      Tilo                  0.068   N150
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>11
    SLICE_X39Y109.B1     net (fanout=1)        0.578   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>1
    SLICE_X39Y109.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>13
    SLICE_X39Y109.C2     net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>12
    SLICE_X39Y109.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>14
    SLICE_X36Y108.C2     net (fanout=9)        0.614   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncRight<0>
    SLICE_X36Y108.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1167>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX0_O12
    SLICE_X36Y110.C4     net (fanout=25)       0.532   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<0>
    SLICE_X36Y110.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X36Y110.B1     net (fanout=1)        0.850   N54
    SLICE_X36Y110.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X37Y111.B1     net (fanout=3)        0.720   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X37Y111.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<151>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o11
    SLICE_X37Y113.D4     net (fanout=3)        0.516   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o1
    SLICE_X37Y113.DMUX   Tilo                  0.186   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X37Y113.B2     net (fanout=1)        0.857   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X37Y113.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X34Y114.B1     net (fanout=17)       0.874   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
    SLICE_X34Y114.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X32Y115.D1     net (fanout=4)        0.756   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X32Y115.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X32Y115.C2     net (fanout=1)        0.476   N62
    SLICE_X32Y115.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X27Y110.C2     net (fanout=13)       1.010   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X27Y110.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X27Y110.B3     net (fanout=1)        0.335   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X27Y110.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O385
    SLICE_X21Y109.B5     net (fanout=1)        0.519   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X21Y109.CLK    Tas                   0.070   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[1]_feedbackRegister[3]_XOR_3012_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     22.314ns (2.866ns logic, 19.448ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      22.308ns (Levels of Logic = 30)
  Clock Path Skew:      -0.124ns (0.862 - 0.986)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.CQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<91>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42
    SLICE_X39Y93.C5      net (fanout=10)       1.054   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<42>
    SLICE_X39Y93.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_net1<1><9><0>_xo<0>1
    SLICE_X39Y94.C3      net (fanout=3)        0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/net1<1><9><0>
    SLICE_X39Y94.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<106>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>2
    SLICE_X38Y101.B5     net (fanout=1)        0.775   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>1
    SLICE_X38Y101.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>5
    SLICE_X39Y96.A3      net (fanout=26)       0.793   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<0>
    SLICE_X39Y96.A       Tilo                  0.068   N1332
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><1>_xo<0>2
    SLICE_X38Y97.B1      net (fanout=5)        0.592   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><1>
    SLICE_X38Y97.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X38Y97.A2      net (fanout=1)        0.474   N94
    SLICE_X38Y97.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X36Y98.A1      net (fanout=4)        0.751   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X36Y98.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<627>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<4>1
    SLICE_X37Y100.C1     net (fanout=3)        0.632   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<0>
    SLICE_X37Y100.C      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X37Y100.B1     net (fanout=1)        0.632   N116
    SLICE_X37Y100.B      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X39Y101.D2     net (fanout=5)        0.626   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X39Y101.D      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O45
    SLICE_X38Y101.C4     net (fanout=1)        0.397   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
    SLICE_X38Y101.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
    SLICE_X37Y106.C5     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O46
    SLICE_X37Y106.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>11
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O48
    SLICE_X37Y104.B3     net (fanout=20)       0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<3>
    SLICE_X37Y104.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X37Y104.A2     net (fanout=1)        0.465   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>
    SLICE_X37Y104.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>2
    SLICE_X36Y105.C3     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X36Y105.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>3
    SLICE_X39Y108.A5     net (fanout=7)        0.663   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<9>
    SLICE_X39Y108.A      Tilo                  0.068   N150
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>11
    SLICE_X39Y109.B1     net (fanout=1)        0.578   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>1
    SLICE_X39Y109.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>13
    SLICE_X39Y109.C2     net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>12
    SLICE_X39Y109.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>14
    SLICE_X36Y108.C2     net (fanout=9)        0.614   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncRight<0>
    SLICE_X36Y108.CMUX   Tilo                  0.198   usr/txIla/U0/iTRIG_IN<1167>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX0_O21
    SLICE_X38Y109.C3     net (fanout=47)       0.495   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X38Y109.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>_SW0
    SLICE_X37Y110.A1     net (fanout=3)        0.599   N58
    SLICE_X37Y110.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1155>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X37Y111.B2     net (fanout=1)        0.872   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X37Y111.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<151>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o11
    SLICE_X37Y113.D4     net (fanout=3)        0.516   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o1
    SLICE_X37Y113.DMUX   Tilo                  0.186   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X37Y113.B2     net (fanout=1)        0.857   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X37Y113.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X34Y114.B1     net (fanout=17)       0.874   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
    SLICE_X34Y114.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X32Y115.D1     net (fanout=4)        0.756   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X32Y115.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X32Y115.C2     net (fanout=1)        0.476   N62
    SLICE_X32Y115.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X27Y110.C2     net (fanout=13)       1.010   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X27Y110.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X27Y110.B3     net (fanout=1)        0.335   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X27Y110.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O385
    SLICE_X21Y109.B5     net (fanout=1)        0.519   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X21Y109.CLK    Tas                   0.070   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[1]_feedbackRegister[3]_XOR_3012_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     22.308ns (2.996ns logic, 19.312ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      22.281ns (Levels of Logic = 31)
  Clock Path Skew:      -0.124ns (0.862 - 0.986)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.CQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<91>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42
    SLICE_X39Y93.C5      net (fanout=10)       1.054   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<42>
    SLICE_X39Y93.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_net1<1><9><0>_xo<0>1
    SLICE_X39Y94.C3      net (fanout=3)        0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/net1<1><9><0>
    SLICE_X39Y94.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<106>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>2
    SLICE_X38Y101.B5     net (fanout=1)        0.775   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>1
    SLICE_X38Y101.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>5
    SLICE_X39Y96.A3      net (fanout=26)       0.793   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<0>
    SLICE_X39Y96.A       Tilo                  0.068   N1332
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><1>_xo<0>2
    SLICE_X38Y97.B1      net (fanout=5)        0.592   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><1>
    SLICE_X38Y97.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X38Y97.A2      net (fanout=1)        0.474   N94
    SLICE_X38Y97.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X36Y98.A1      net (fanout=4)        0.751   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X36Y98.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<627>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<4>1
    SLICE_X37Y100.C1     net (fanout=3)        0.632   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<0>
    SLICE_X37Y100.C      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X37Y100.B1     net (fanout=1)        0.632   N116
    SLICE_X37Y100.B      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X39Y101.D2     net (fanout=5)        0.626   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X39Y101.D      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O45
    SLICE_X38Y101.C4     net (fanout=1)        0.397   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
    SLICE_X38Y101.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
    SLICE_X37Y106.C5     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O46
    SLICE_X37Y106.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>11
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O48
    SLICE_X37Y104.B3     net (fanout=20)       0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<3>
    SLICE_X37Y104.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X37Y104.A2     net (fanout=1)        0.465   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>
    SLICE_X37Y104.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>2
    SLICE_X36Y105.C3     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X36Y105.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>3
    SLICE_X39Y108.A5     net (fanout=7)        0.663   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<9>
    SLICE_X39Y108.A      Tilo                  0.068   N150
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>11
    SLICE_X39Y109.B1     net (fanout=1)        0.578   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>1
    SLICE_X39Y109.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>13
    SLICE_X39Y109.C2     net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>12
    SLICE_X39Y109.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>14
    SLICE_X36Y108.C2     net (fanout=9)        0.614   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncRight<0>
    SLICE_X36Y108.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1167>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX0_O12
    SLICE_X36Y110.C4     net (fanout=25)       0.532   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<0>
    SLICE_X36Y110.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X36Y110.B1     net (fanout=1)        0.850   N54
    SLICE_X36Y110.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X37Y111.B1     net (fanout=3)        0.720   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X37Y111.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<151>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o11
    SLICE_X37Y113.D4     net (fanout=3)        0.516   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o1
    SLICE_X37Y113.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<0>_xo<0>_SW0
    SLICE_X37Y113.C2     net (fanout=1)        0.463   N64
    SLICE_X37Y113.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<0>_xo<0>
    SLICE_X34Y114.C1     net (fanout=16)       0.875   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<0>
    SLICE_X34Y114.C      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X34Y114.B4     net (fanout=1)        0.410   N46
    SLICE_X34Y114.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X32Y115.D1     net (fanout=4)        0.756   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X32Y115.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X32Y115.C2     net (fanout=1)        0.476   N62
    SLICE_X32Y115.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X27Y110.C2     net (fanout=13)       1.010   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X27Y110.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X27Y110.B3     net (fanout=1)        0.335   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X27Y110.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O385
    SLICE_X21Y109.B5     net (fanout=1)        0.519   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X21Y109.CLK    Tas                   0.070   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[1]_feedbackRegister[3]_XOR_3012_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     22.281ns (2.816ns logic, 19.465ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (SLICE_X21Y109.B5), 296064504649 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          25.000ns
  Data Path Delay:      22.290ns (Levels of Logic = 30)
  Clock Path Skew:      -0.124ns (0.862 - 0.986)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.CQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<91>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42
    SLICE_X39Y93.C5      net (fanout=10)       1.054   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<42>
    SLICE_X39Y93.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_net1<1><9><0>_xo<0>1
    SLICE_X39Y94.C3      net (fanout=3)        0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/net1<1><9><0>
    SLICE_X39Y94.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<106>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>2
    SLICE_X38Y101.B5     net (fanout=1)        0.775   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>1
    SLICE_X38Y101.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>5
    SLICE_X39Y96.A3      net (fanout=26)       0.793   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<0>
    SLICE_X39Y96.A       Tilo                  0.068   N1332
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><1>_xo<0>2
    SLICE_X38Y97.B1      net (fanout=5)        0.592   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><1>
    SLICE_X38Y97.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X38Y97.A2      net (fanout=1)        0.474   N94
    SLICE_X38Y97.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X36Y98.A1      net (fanout=4)        0.751   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X36Y98.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<627>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<4>1
    SLICE_X37Y100.C1     net (fanout=3)        0.632   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<0>
    SLICE_X37Y100.C      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X37Y100.B1     net (fanout=1)        0.632   N116
    SLICE_X37Y100.B      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X39Y101.D2     net (fanout=5)        0.626   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X39Y101.D      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O45
    SLICE_X38Y101.C4     net (fanout=1)        0.397   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
    SLICE_X38Y101.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
    SLICE_X37Y106.C5     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O46
    SLICE_X37Y106.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>11
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O48
    SLICE_X37Y104.B3     net (fanout=20)       0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<3>
    SLICE_X37Y104.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X37Y104.A2     net (fanout=1)        0.465   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>
    SLICE_X37Y104.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>2
    SLICE_X36Y105.C3     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X36Y105.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>3
    SLICE_X39Y108.A5     net (fanout=7)        0.663   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<9>
    SLICE_X39Y108.A      Tilo                  0.068   N150
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>11
    SLICE_X39Y109.B1     net (fanout=1)        0.578   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>1
    SLICE_X39Y109.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>13
    SLICE_X39Y109.C2     net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>12
    SLICE_X39Y109.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>14
    SLICE_X36Y108.C2     net (fanout=9)        0.614   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncRight<0>
    SLICE_X36Y108.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1167>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX0_O12
    SLICE_X36Y110.C4     net (fanout=25)       0.532   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<0>
    SLICE_X36Y110.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X36Y110.B1     net (fanout=1)        0.850   N54
    SLICE_X36Y110.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X37Y111.B1     net (fanout=3)        0.720   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X37Y111.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<151>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o11
    SLICE_X37Y113.D4     net (fanout=3)        0.516   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o1
    SLICE_X37Y113.DMUX   Tilo                  0.186   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X37Y113.B2     net (fanout=1)        0.857   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X37Y113.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X34Y114.B1     net (fanout=17)       0.874   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
    SLICE_X34Y114.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X32Y115.D1     net (fanout=4)        0.756   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X32Y115.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X32Y115.C2     net (fanout=1)        0.476   N62
    SLICE_X32Y115.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X27Y110.C2     net (fanout=13)       1.010   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X27Y110.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X27Y110.B3     net (fanout=1)        0.335   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X27Y110.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O385
    SLICE_X21Y109.B5     net (fanout=1)        0.519   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X21Y109.CLK    Tas                   0.046   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_3050_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     22.290ns (2.842ns logic, 19.448ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          25.000ns
  Data Path Delay:      22.284ns (Levels of Logic = 30)
  Clock Path Skew:      -0.124ns (0.862 - 0.986)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.CQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<91>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42
    SLICE_X39Y93.C5      net (fanout=10)       1.054   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<42>
    SLICE_X39Y93.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_net1<1><9><0>_xo<0>1
    SLICE_X39Y94.C3      net (fanout=3)        0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/net1<1><9><0>
    SLICE_X39Y94.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<106>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>2
    SLICE_X38Y101.B5     net (fanout=1)        0.775   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>1
    SLICE_X38Y101.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>5
    SLICE_X39Y96.A3      net (fanout=26)       0.793   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<0>
    SLICE_X39Y96.A       Tilo                  0.068   N1332
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><1>_xo<0>2
    SLICE_X38Y97.B1      net (fanout=5)        0.592   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><1>
    SLICE_X38Y97.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X38Y97.A2      net (fanout=1)        0.474   N94
    SLICE_X38Y97.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X36Y98.A1      net (fanout=4)        0.751   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X36Y98.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<627>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<4>1
    SLICE_X37Y100.C1     net (fanout=3)        0.632   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<0>
    SLICE_X37Y100.C      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X37Y100.B1     net (fanout=1)        0.632   N116
    SLICE_X37Y100.B      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X39Y101.D2     net (fanout=5)        0.626   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X39Y101.D      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O45
    SLICE_X38Y101.C4     net (fanout=1)        0.397   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
    SLICE_X38Y101.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
    SLICE_X37Y106.C5     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O46
    SLICE_X37Y106.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>11
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O48
    SLICE_X37Y104.B3     net (fanout=20)       0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<3>
    SLICE_X37Y104.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X37Y104.A2     net (fanout=1)        0.465   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>
    SLICE_X37Y104.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>2
    SLICE_X36Y105.C3     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X36Y105.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>3
    SLICE_X39Y108.A5     net (fanout=7)        0.663   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<9>
    SLICE_X39Y108.A      Tilo                  0.068   N150
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>11
    SLICE_X39Y109.B1     net (fanout=1)        0.578   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>1
    SLICE_X39Y109.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>13
    SLICE_X39Y109.C2     net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>12
    SLICE_X39Y109.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>14
    SLICE_X36Y108.C2     net (fanout=9)        0.614   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncRight<0>
    SLICE_X36Y108.CMUX   Tilo                  0.198   usr/txIla/U0/iTRIG_IN<1167>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX0_O21
    SLICE_X38Y109.C3     net (fanout=47)       0.495   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X38Y109.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>_SW0
    SLICE_X37Y110.A1     net (fanout=3)        0.599   N58
    SLICE_X37Y110.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1155>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X37Y111.B2     net (fanout=1)        0.872   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X37Y111.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<151>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o11
    SLICE_X37Y113.D4     net (fanout=3)        0.516   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o1
    SLICE_X37Y113.DMUX   Tilo                  0.186   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X37Y113.B2     net (fanout=1)        0.857   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X37Y113.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X34Y114.B1     net (fanout=17)       0.874   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
    SLICE_X34Y114.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X32Y115.D1     net (fanout=4)        0.756   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X32Y115.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X32Y115.C2     net (fanout=1)        0.476   N62
    SLICE_X32Y115.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X27Y110.C2     net (fanout=13)       1.010   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X27Y110.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X27Y110.B3     net (fanout=1)        0.335   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X27Y110.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O385
    SLICE_X21Y109.B5     net (fanout=1)        0.519   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X21Y109.CLK    Tas                   0.046   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_3050_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     22.284ns (2.972ns logic, 19.312ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          25.000ns
  Data Path Delay:      22.257ns (Levels of Logic = 31)
  Clock Path Skew:      -0.124ns (0.862 - 0.986)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.CQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<91>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_42
    SLICE_X39Y93.C5      net (fanout=10)       1.054   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<42>
    SLICE_X39Y93.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_net1<1><9><0>_xo<0>1
    SLICE_X39Y94.C3      net (fanout=3)        0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/net1<1><9><0>
    SLICE_X39Y94.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O<106>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>2
    SLICE_X38Y101.B5     net (fanout=1)        0.775   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>1
    SLICE_X38Y101.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Mxor_syndrome_from_syndromeEvaluator<1><0>_xo<0>5
    SLICE_X39Y96.A3      net (fanout=26)       0.793   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<0>
    SLICE_X39Y96.A       Tilo                  0.068   N1332
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><1>_xo<0>2
    SLICE_X38Y97.B1      net (fanout=5)        0.592   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><1>
    SLICE_X38Y97.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X38Y97.A2      net (fanout=1)        0.474   N94
    SLICE_X38Y97.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X36Y98.A1      net (fanout=4)        0.751   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X36Y98.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<627>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<4>1
    SLICE_X37Y100.C1     net (fanout=3)        0.632   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<0>
    SLICE_X37Y100.C      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X37Y100.B1     net (fanout=1)        0.632   N116
    SLICE_X37Y100.B      Tilo                  0.068   N112
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X39Y101.D2     net (fanout=5)        0.626   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X39Y101.D      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O45
    SLICE_X38Y101.C4     net (fanout=1)        0.397   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O44
    SLICE_X38Y101.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
    SLICE_X37Y106.C5     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O46
    SLICE_X37Y106.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>11
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O48
    SLICE_X37Y104.B3     net (fanout=20)       0.728   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<3>
    SLICE_X37Y104.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X37Y104.A2     net (fanout=1)        0.465   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>
    SLICE_X37Y104.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1211>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>2
    SLICE_X36Y105.C3     net (fanout=1)        0.460   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>1
    SLICE_X36Y105.C      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[9].errLocPolyEval/ZERO_O<3>3
    SLICE_X39Y108.A5     net (fanout=7)        0.663   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<9>
    SLICE_X39Y108.A      Tilo                  0.068   N150
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>11
    SLICE_X39Y109.B1     net (fanout=1)        0.578   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>1
    SLICE_X39Y109.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>13
    SLICE_X39Y109.C2     net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>12
    SLICE_X39Y109.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>131
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncRight<0>14
    SLICE_X36Y108.C2     net (fanout=9)        0.614   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncRight<0>
    SLICE_X36Y108.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1167>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX0_O12
    SLICE_X36Y110.C4     net (fanout=25)       0.532   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<0>
    SLICE_X36Y110.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X36Y110.B1     net (fanout=1)        0.850   N54
    SLICE_X36Y110.B      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<587>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X37Y111.B1     net (fanout=3)        0.720   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X37Y111.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<151>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o11
    SLICE_X37Y113.D4     net (fanout=3)        0.516   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_3717_o1
    SLICE_X37Y113.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<0>_xo<0>_SW0
    SLICE_X37Y113.C2     net (fanout=1)        0.463   N64
    SLICE_X37Y113.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<575>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<0>_xo<0>
    SLICE_X34Y114.C1     net (fanout=16)       0.875   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<0>
    SLICE_X34Y114.C      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X34Y114.B4     net (fanout=1)        0.410   N46
    SLICE_X34Y114.B      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<71>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X32Y115.D1     net (fanout=4)        0.756   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X32Y115.D      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X32Y115.C2     net (fanout=1)        0.476   N62
    SLICE_X32Y115.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1091>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X27Y110.C2     net (fanout=13)       1.010   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X27Y110.CMUX   Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X27Y110.B3     net (fanout=1)        0.335   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X27Y110.B      Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O385
    SLICE_X21Y109.B5     net (fanout=1)        0.519   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X21Y109.CLK    Tas                   0.046   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_3050_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     22.257ns (2.792ns logic, 19.465ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X2Y23.DIBDI27), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[830].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.776 - 0.610)
  Source Clock:         fmc1_la_p_0_OBUF rising at 27.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[830].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y126.BQ        Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<828>
                                                          usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[830].I_SRLT_NE_0.FF
    RAMB36_X2Y23.DIBDI27    net (fanout=1)        0.254   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<830>
    RAMB36_X2Y23.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         0.171ns (-0.083ns logic, 0.254ns route)
                                                          (-48.5% logic, 148.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y23.DIBDI26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1099].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.775 - 0.613)
  Source Clock:         fmc1_la_p_0_OBUF rising at 27.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1099].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y123.CQ         Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<1098>
                                                          usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1099].I_SRLT_NE_0.FF
    RAMB36_X0Y23.DIBDI26    net (fanout=1)        0.253   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<1099>
    RAMB36_X0Y23.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         0.170ns (-0.083ns logic, 0.253ns route)
                                                          (-48.8% logic, 148.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X5Y23.DIBDI31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[996].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.773 - 0.606)
  Source Clock:         fmc1_la_p_0_OBUF rising at 27.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[996].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y121.BQ        Tcko                  0.115   usr/txIla/U0/I_NO_D.U_ILA/iDATA<994>
                                                          usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[996].I_SRLT_NE_0.FF
    RAMB36_X5Y23.DIBDI31    net (fanout=1)        0.258   usr/txIla/U0/I_NO_D.U_ILA/iDATA<996>
    RAMB36_X5Y23.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         0.175ns (-0.083ns logic, 0.258ns route)
                                                          (-47.4% logic, 147.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y5.CLKARDCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y6.CLKARDCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y5.CLKARDCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" 
TS_xpoint1_clk3_p         / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" TS_xpoint1_clk3_p
        / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y12.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X6Y12.WRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y13.CLKARDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" 
TS_xpoint1_clk3_p         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" TS_xpoint1_clk3_p
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X32Y76.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X32Y76.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP "usr_clkDiv_clkout2" 
TS_xpoint1_clk3_p         PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP "usr_clkDiv_clkout2" TS_xpoint1_clk3_p
        PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout3_buf/I0
  Logical resource: usr/clkDiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_55/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_48/CK
  Location pin: SLICE_X77Y58.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_55/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_48/CK
  Location pin: SLICE_X77Y58.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout1_0"         TS_xpoint1_clk3_n / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 854 paths analyzed, 389 endpoints analyzed, 41 failing endpoints
 41 timing errors detected. (41 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.117ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_29 (SLICE_X93Y39.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_29 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Skew:      -0.178ns (0.868 - 1.046)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X6Y13.DOADO8  Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X102Y31.A4     net (fanout=1)        0.726   usr/dtc_top/dtc/dout_buff_0<1>
    SLICE_X102Y31.AMUX   Tilo                  0.190   usr/dtc_top/dtc/eports_trig/eport_out_3
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X93Y39.AX      net (fanout=8)        0.836   usr/dtc_top/dtc/cic_out<1>
    SLICE_X93Y39.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_29
                                                       usr/dtc_top/dtc/eports_trig/eport_out_29
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (2.297ns logic, 1.562ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_29 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.761ns (Levels of Logic = 1)
  Clock Path Skew:      -0.178ns (0.868 - 1.046)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X6Y12.DO8     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X102Y31.A5     net (fanout=1)        0.622   usr/dtc_top/dtc/dout_buff_1<1>
    SLICE_X102Y31.AMUX   Tilo                  0.196   usr/dtc_top/dtc/eports_trig/eport_out_3
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X93Y39.AX      net (fanout=8)        0.836   usr/dtc_top/dtc/cic_out<1>
    SLICE_X93Y39.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_29
                                                       usr/dtc_top/dtc/eports_trig/eport_out_29
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (2.303ns logic, 1.458ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_29 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.446ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.868 - 0.926)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/eports_trig/eport_out_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y27.AQ     Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X102Y31.A1     net (fanout=18)       1.043   usr/dtc_top/dtc/cycle
    SLICE_X102Y31.AMUX   Tilo                  0.196   usr/dtc_top/dtc/eports_trig/eport_out_3
                                                       usr/dtc_top/dtc/Mmux_cic_out21
    SLICE_X93Y39.AX      net (fanout=8)        0.836   usr/dtc_top/dtc/cic_out<1>
    SLICE_X93Y39.CLK     Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_29
                                                       usr/dtc_top/dtc/eports_trig/eport_out_29
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.567ns logic, 1.879ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_11 (SLICE_X101Y31.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_11 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.591ns (Levels of Logic = 1)
  Clock Path Skew:      -0.177ns (0.869 - 1.046)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X6Y12.DO24    Trcko_DOB             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X103Y31.C1     net (fanout=1)        0.896   usr/dtc_top/dtc/dout_buff_1<3>
    SLICE_X103Y31.CMUX   Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_19
                                                       usr/dtc_top/dtc/Mmux_cic_out41
    SLICE_X101Y31.AX     net (fanout=8)        0.397   usr/dtc_top/dtc/cic_out<3>
    SLICE_X101Y31.CLK    Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_11
                                                       usr/dtc_top/dtc/eports_trig/eport_out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (2.298ns logic, 1.293ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_11 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.413ns (Levels of Logic = 1)
  Clock Path Skew:      -0.177ns (0.869 - 1.046)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X6Y13.DOBDO8  Trcko_DOB             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X103Y31.C5     net (fanout=1)        0.718   usr/dtc_top/dtc/dout_buff_0<3>
    SLICE_X103Y31.CMUX   Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_19
                                                       usr/dtc_top/dtc/Mmux_cic_out41
    SLICE_X101Y31.AX     net (fanout=8)        0.397   usr/dtc_top/dtc/cic_out<3>
    SLICE_X101Y31.CLK    Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_11
                                                       usr/dtc_top/dtc/eports_trig/eport_out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (2.298ns logic, 1.115ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_11 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.869 - 0.926)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/eports_trig/eport_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y27.AQ     Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X103Y31.C2     net (fanout=18)       0.984   usr/dtc_top/dtc/cycle
    SLICE_X103Y31.CMUX   Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_19
                                                       usr/dtc_top/dtc/Mmux_cic_out41
    SLICE_X101Y31.AX     net (fanout=8)        0.397   usr/dtc_top/dtc/cic_out<3>
    SLICE_X101Y31.CLK    Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_11
                                                       usr/dtc_top/dtc/eports_trig/eport_out_11
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.562ns logic, 1.381ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_19 (SLICE_X103Y31.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_19 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.591ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (0.870 - 1.046)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X6Y12.DO24    Trcko_DOB             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X103Y31.C1     net (fanout=1)        0.896   usr/dtc_top/dtc/dout_buff_1<3>
    SLICE_X103Y31.CMUX   Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_19
                                                       usr/dtc_top/dtc/Mmux_cic_out41
    SLICE_X103Y31.DX     net (fanout=8)        0.397   usr/dtc_top/dtc/cic_out<3>
    SLICE_X103Y31.CLK    Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_19
                                                       usr/dtc_top/dtc/eports_trig/eport_out_19
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (2.298ns logic, 1.293ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_19 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.413ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (0.870 - 1.046)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X6Y13.DOBDO8  Trcko_DOB             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X103Y31.C5     net (fanout=1)        0.718   usr/dtc_top/dtc/dout_buff_0<3>
    SLICE_X103Y31.CMUX   Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_19
                                                       usr/dtc_top/dtc/Mmux_cic_out41
    SLICE_X103Y31.DX     net (fanout=8)        0.397   usr/dtc_top/dtc/cic_out<3>
    SLICE_X103Y31.CLK    Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_19
                                                       usr/dtc_top/dtc/eports_trig/eport_out_19
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (2.298ns logic, 1.115ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_19 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.870 - 0.926)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/eports_trig/eport_out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y27.AQ     Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X103Y31.C2     net (fanout=18)       0.984   usr/dtc_top/dtc/cycle
    SLICE_X103Y31.CMUX   Tilo                  0.191   usr/dtc_top/dtc/eports_trig/eport_out_19
                                                       usr/dtc_top/dtc/Mmux_cic_out41
    SLICE_X103Y31.DX     net (fanout=8)        0.397   usr/dtc_top/dtc/cic_out<3>
    SLICE_X103Y31.CLK    Tdick                 0.034   usr/dtc_top/dtc/eports_trig/eport_out_19
                                                       usr/dtc_top/dtc/eports_trig/eport_out_19
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.562ns logic, 1.381ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_xpoint1_clk3_n / 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAMB18_X6Y11.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/addra_0_7 (FF)
  Destination:          usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.545 - 0.393)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/addra_0_7 to usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X104Y23.DQ           Tcko                  0.098   usr/dtc_top/dtc/addra_0<7>
                                                             usr/dtc_top/dtc/addra_0_7
    RAMB18_X6Y11.ADDRARDADDR10 net (fanout=3)        0.203   usr/dtc_top/dtc/addra_0<7>
    RAMB18_X6Y11.CLKARDCLK     Trckc_ADDRA (-Th)     0.097   usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                                             usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.204ns (0.001ns logic, 0.203ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X6Y13.ADDRBWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 (FF)
  Destination:          usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.548 - 0.397)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 to usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X103Y29.CQ          Tcko                  0.098   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                            usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2
    RAMB18_X6Y13.ADDRBWRADDR7 net (fanout=3)        0.217   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<2>
    RAMB18_X6Y13.CLKBWRCLK    Trckc_ADDRB (-Th)     0.097   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                            usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.218ns (0.001ns logic, 0.217ns route)
                                                            (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAMB18_X6Y11.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/addra_0_5 (FF)
  Destination:          usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.545 - 0.393)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/addra_0_5 to usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X104Y23.BQ          Tcko                  0.098   usr/dtc_top/dtc/addra_0<7>
                                                            usr/dtc_top/dtc/addra_0_5
    RAMB18_X6Y11.ADDRARDADDR8 net (fanout=3)        0.222   usr/dtc_top/dtc/addra_0<5>
    RAMB18_X6Y11.CLKARDCLK    Trckc_ADDRA (-Th)     0.097   usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                                            usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.223ns (0.001ns logic, 0.222ns route)
                                                            (0.4% logic, 99.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_xpoint1_clk3_n / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y12.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X6Y12.WRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y13.CLKARDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout0_0"         TS_xpoint1_clk3_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP "usr_clkDiv_clkout0_0"
        TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X32Y76.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X32Y76.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout2_0"         TS_xpoint1_clk3_n PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.720ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_50 (SLICE_X77Y58.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_30 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_50 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.550ns (Levels of Logic = 1)
  Clock Path Skew:      -0.312ns (2.729 - 3.041)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_30 to usr/dtc_top/dtc/DTC_FE_OUT_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y33.CQ     Tcko                  0.337   usr/dtc_top/dtc/eports_trig/eport_out_30
                                                       usr/dtc_top/dtc/eports_trig/eport_out_30
    SLICE_X77Y58.C5      net (fanout=1)        2.168   usr/dtc_top/dtc/eports_trig/eport_out_30
    SLICE_X77Y58.CLK     Tas                   0.045   usr/dtc_top/dtc/DTC_FE_OUT_55
                                                       usr/dtc_top/dtc/eports_trig/eport_out_30_rt
                                                       usr/dtc_top/dtc/DTC_FE_OUT_50
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.382ns logic, 2.168ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_53 (SLICE_X77Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_25 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_53 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.483ns (Levels of Logic = 0)
  Clock Path Skew:      -0.310ns (2.729 - 3.039)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_25 to usr/dtc_top/dtc/DTC_FE_OUT_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y30.BQ     Tcko                  0.337   usr/dtc_top/dtc/eports_trig/eport_out_27
                                                       usr/dtc_top/dtc/eports_trig/eport_out_25
    SLICE_X77Y58.BX      net (fanout=1)        2.112   usr/dtc_top/dtc/eports_trig/eport_out_25
    SLICE_X77Y58.CLK     Tdick                 0.034   usr/dtc_top/dtc/DTC_FE_OUT_55
                                                       usr/dtc_top/dtc/DTC_FE_OUT_53
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (0.371ns logic, 2.112ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_42 (SLICE_X79Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_6 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_42 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.370ns (Levels of Logic = 0)
  Clock Path Skew:      -0.304ns (2.734 - 3.038)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_6 to usr/dtc_top/dtc/DTC_FE_OUT_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y29.CQ     Tcko                  0.381   usr/dtc_top/dtc/eports_trig/eport_out_6
                                                       usr/dtc_top/dtc/eports_trig/eport_out_6
    SLICE_X79Y53.CX      net (fanout=1)        1.955   usr/dtc_top/dtc/eports_trig/eport_out_6
    SLICE_X79Y53.CLK     Tdick                 0.034   usr/dtc_top/dtc/DTC_FE_OUT_43
                                                       usr/dtc_top/dtc/DTC_FE_OUT_42
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (0.415ns logic, 1.955ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP "usr_clkDiv_clkout2_0"
        TS_xpoint1_clk3_n PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_65 (SLICE_X80Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_13 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_65 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (1.304 - 1.287)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_13 to usr/dtc_top/dtc/DTC_FE_OUT_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y33.BQ     Tcko                  0.115   usr/dtc_top/dtc/eports_trig/eport_out_15
                                                       usr/dtc_top/dtc/eports_trig/eport_out_13
    SLICE_X80Y48.BX      net (fanout=1)        0.594   usr/dtc_top/dtc/eports_trig/eport_out_13
    SLICE_X80Y48.CLK     Tckdi       (-Th)     0.089   usr/dtc_top/dtc/DTC_FE_OUT_67
                                                       usr/dtc_top/dtc/DTC_FE_OUT_65
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.026ns logic, 0.594ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_66 (SLICE_X80Y48.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_14 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_66 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (1.304 - 1.287)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_14 to usr/dtc_top/dtc/DTC_FE_OUT_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y33.CQ     Tcko                  0.115   usr/dtc_top/dtc/eports_trig/eport_out_15
                                                       usr/dtc_top/dtc/eports_trig/eport_out_14
    SLICE_X80Y48.CX      net (fanout=1)        0.640   usr/dtc_top/dtc/eports_trig/eport_out_14
    SLICE_X80Y48.CLK     Tckdi       (-Th)     0.089   usr/dtc_top/dtc/DTC_FE_OUT_67
                                                       usr/dtc_top/dtc/DTC_FE_OUT_66
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.026ns logic, 0.640ns route)
                                                       (3.9% logic, 96.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_70 (SLICE_X80Y48.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_10 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_70 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (1.304 - 1.288)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_10 to usr/dtc_top/dtc/DTC_FE_OUT_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y31.CQ     Tcko                  0.098   usr/dtc_top/dtc/eports_trig/eport_out_10
                                                       usr/dtc_top/dtc/eports_trig/eport_out_10
    SLICE_X80Y48.C5      net (fanout=1)        0.671   usr/dtc_top/dtc/eports_trig/eport_out_10
    SLICE_X80Y48.CLK     Tah         (-Th)     0.101   usr/dtc_top/dtc/DTC_FE_OUT_67
                                                       usr/dtc_top/dtc/eports_trig/eport_out_10_rt
                                                       usr/dtc_top/dtc/DTC_FE_OUT_70
    -------------------------------------------------  ---------------------------
    Total                                      0.668ns (-0.003ns logic, 0.671ns route)
                                                       (-0.4% logic, 100.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP "usr_clkDiv_clkout2_0"
        TS_xpoint1_clk3_n PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout3_buf/I0
  Logical resource: usr/clkDiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_55/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_48/CK
  Location pin: SLICE_X77Y58.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/dtc_top/dtc/DTC_FE_OUT_55/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_48/CK
  Location pin: SLICE_X77Y58.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X12Y59.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y13.CLKBWRCLKL
  Clock network: system/ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: system/ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: system/ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I1
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I1
  Location pin: BUFGCTRL_X0Y2.I1
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 138512 paths analyzed, 1687 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  31.636ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/main_process.errorCounter_0 (SLICE_X6Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram2_if/bist/main_process.errorCounter_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.694ns (Levels of Logic = 1)
  Clock Path Skew:      3.150ns (4.807 - 1.657)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram2_if/bist/main_process.errorCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X19Y70.C4      net (fanout=303)      7.957   system/rst/rst_fabric_o
    SLICE_X19Y70.C       Tilo                  0.068   system/sram2_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X6Y40.SR       net (fanout=81)       1.993   system/sram2_if/bistReset_from_sramInterfaceIoControl
    SLICE_X6Y40.CLK      Trck                  0.295   system/sram2_if/bist/main_process.errorCounter<3>
                                                       system/sram2_if/bist/main_process.errorCounter_0
    -------------------------------------------------  ---------------------------
    Total                                     10.694ns (0.744ns logic, 9.950ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/bist/main_process.errorCounter_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      4.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.167ns (3.042 - 3.209)
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/bist/main_process.errorCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.337   system/ipb_sys_regs/regs_8<19>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X19Y70.C1      net (fanout=77)       1.822   system/ipb_sys_regs/regs_8<16>
    SLICE_X19Y70.C       Tilo                  0.068   system/sram2_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X6Y40.SR       net (fanout=81)       1.993   system/sram2_if/bistReset_from_sramInterfaceIoControl
    SLICE_X6Y40.CLK      Trck                  0.295   system/sram2_if/bist/main_process.errorCounter<3>
                                                       system/sram2_if/bist/main_process.errorCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (0.700ns logic, 3.815ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/main_process.errorCounter_1 (SLICE_X6Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram2_if/bist/main_process.errorCounter_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.694ns (Levels of Logic = 1)
  Clock Path Skew:      3.150ns (4.807 - 1.657)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram2_if/bist/main_process.errorCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X19Y70.C4      net (fanout=303)      7.957   system/rst/rst_fabric_o
    SLICE_X19Y70.C       Tilo                  0.068   system/sram2_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X6Y40.SR       net (fanout=81)       1.993   system/sram2_if/bistReset_from_sramInterfaceIoControl
    SLICE_X6Y40.CLK      Trck                  0.295   system/sram2_if/bist/main_process.errorCounter<3>
                                                       system/sram2_if/bist/main_process.errorCounter_1
    -------------------------------------------------  ---------------------------
    Total                                     10.694ns (0.744ns logic, 9.950ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/bist/main_process.errorCounter_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      4.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.167ns (3.042 - 3.209)
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/bist/main_process.errorCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.337   system/ipb_sys_regs/regs_8<19>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X19Y70.C1      net (fanout=77)       1.822   system/ipb_sys_regs/regs_8<16>
    SLICE_X19Y70.C       Tilo                  0.068   system/sram2_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X6Y40.SR       net (fanout=81)       1.993   system/sram2_if/bistReset_from_sramInterfaceIoControl
    SLICE_X6Y40.CLK      Trck                  0.295   system/sram2_if/bist/main_process.errorCounter<3>
                                                       system/sram2_if/bist/main_process.errorCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (0.700ns logic, 3.815ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/main_process.errorCounter_2 (SLICE_X6Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram2_if/bist/main_process.errorCounter_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.694ns (Levels of Logic = 1)
  Clock Path Skew:      3.150ns (4.807 - 1.657)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram2_if/bist/main_process.errorCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X19Y70.C4      net (fanout=303)      7.957   system/rst/rst_fabric_o
    SLICE_X19Y70.C       Tilo                  0.068   system/sram2_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X6Y40.SR       net (fanout=81)       1.993   system/sram2_if/bistReset_from_sramInterfaceIoControl
    SLICE_X6Y40.CLK      Trck                  0.295   system/sram2_if/bist/main_process.errorCounter<3>
                                                       system/sram2_if/bist/main_process.errorCounter_2
    -------------------------------------------------  ---------------------------
    Total                                     10.694ns (0.744ns logic, 9.950ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/bist/main_process.errorCounter_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      4.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.167ns (3.042 - 3.209)
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/bist/main_process.errorCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.337   system/ipb_sys_regs/regs_8<19>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X19Y70.C1      net (fanout=77)       1.822   system/ipb_sys_regs/regs_8<16>
    SLICE_X19Y70.C       Tilo                  0.068   system/sram2_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X6Y40.SR       net (fanout=81)       1.993   system/sram2_if/bistReset_from_sramInterfaceIoControl
    SLICE_X6Y40.CLK      Trck                  0.295   system/sram2_if/bist/main_process.errorCounter<3>
                                                       system/sram2_if/bist/main_process.errorCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (0.700ns logic, 3.815ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/data_i_r_7 (SLICE_X14Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/pdata_7 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.434 - 0.401)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/pdata_7 to system/sram2_if/sramInterface/data_i_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y67.DQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/pdata<7>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_7
    SLICE_X14Y67.A6      net (fanout=2)        0.097   system/sram2_if/bist/prbsPatterGenerator/pdata<7>
    SLICE_X14Y67.CLK     Tah         (-Th)     0.076   system/sram2_if/sramInterface/data_i_r<10>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT341
                                                       system/sram2_if/sramInterface/data_i_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (SLICE_X56Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.AQ      Tcko                  0.115   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X56Y39.A5      net (fanout=3)        0.072   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X56Y39.CLK     Tah         (-Th)     0.101   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.014ns logic, 0.072ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X13Y64.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y64.AQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X13Y64.A5      net (fanout=58)       0.072   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X13Y64.CLK     Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.088ns (0.016ns logic, 0.072ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X12Y59.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1210512 paths analyzed, 17913 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  28.492ns.
--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_e_b (SLICE_X24Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_e_b (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.893ns (Levels of Logic = 0)
  Clock Path Skew:      3.135ns (4.792 - 1.657)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/flash_if/flashInterface/FLASH_O_e_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X24Y70.SR      net (fanout=303)      9.141   system/rst/rst_fabric_o
    SLICE_X24Y70.CLK     Trck                  0.371   system/flash_w_e_b
                                                       system/flash_if/flashInterface/FLASH_O_e_b
    -------------------------------------------------  ---------------------------
    Total                                      9.893ns (0.752ns logic, 9.141ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/dataOut_15 (SLICE_X33Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/flash_if/flashInterface/dataOut_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 0)
  Clock Path Skew:      3.163ns (4.820 - 1.657)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/flash_if/flashInterface/dataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X33Y69.SR      net (fanout=303)      9.063   system/rst/rst_fabric_o
    SLICE_X33Y69.CLK     Trck                  0.295   system/flash_if/flashInterface/dataOut<15>
                                                       system/flash_if/flashInterface/dataOut_15
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (0.676ns logic, 9.063ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_w_b (SLICE_X25Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_w_b (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.689ns (Levels of Logic = 0)
  Clock Path Skew:      3.135ns (4.792 - 1.657)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/flash_if/flashInterface/FLASH_O_w_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X25Y70.SR      net (fanout=303)      8.887   system/rst/rst_fabric_o
    SLICE_X25Y70.CLK     Trck                  0.421   system/flash_w_l_b
                                                       system/flash_if/flashInterface/FLASH_O_w_b
    -------------------------------------------------  ---------------------------
    Total                                      9.689ns (0.802ns logic, 8.887ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/eep_mac_str_curr (SLICE_X68Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/eep_mac_str_curr (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 0)
  Clock Path Skew:      3.660ns (5.220 - 1.560)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    system/ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/eep_mac_str_curr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.307   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X68Y13.SR      net (fanout=303)      3.583   system/rst/rst_fabric_o
    SLICE_X68Y13.CLK     Tremck      (-Th)    -0.138   system/ip_mac/eep_mac_str_curr
                                                       system/ip_mac/eep_mac_str_curr
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (0.445ns logic, 3.583ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X6Y15.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.836 - 0.617)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X105Y83.DQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X6Y15.ADDRARDADDRL14 net (fanout=16)       0.223   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer<3>
    RAMB36_X6Y15.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    --------------------------------------------------------  ---------------------------
    Total                                             0.224ns (0.001ns logic, 0.223ns route)
                                                              (0.4% logic, 99.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X6Y15.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.836 - 0.617)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X105Y83.DQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X6Y15.ADDRARDADDRU14 net (fanout=16)       0.224   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer<3>
    RAMB36_X6Y15.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    --------------------------------------------------------  ---------------------------
    Total                                             0.225ns (0.001ns logic, 0.224ns route)
                                                              (0.4% logic, 99.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y13.CLKBWRCLKL
  Clock network: system/ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: system/ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: system/ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 138213 paths analyzed, 1676 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.924ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X32Y65.SR), 521 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.431ns (Levels of Logic = 1)
  Clock Path Skew:      3.160ns (4.817 - 1.657)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.460ns

  Clock Uncertainty:          0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X35Y42.B4      net (fanout=303)      6.407   system/rst/rst_fabric_o
    SLICE_X35Y42.BMUX    Tilo                  0.191   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X32Y65.SR      net (fanout=9)        1.997   system/sram1_if/sramInterface/_n0147
    SLICE_X32Y65.CLK     Tsrck                 0.455   system/sram1_if/sramInterface/DATA_O<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                      9.431ns (1.027ns logic, 8.404ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.950ns (Levels of Logic = 9)
  Clock Path Skew:      -0.216ns (3.052 - 3.268)
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X28Y33.A3      net (fanout=78)       2.689   system/ipb_arb/src<0>
    SLICE_X28Y33.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr110
    SLICE_X40Y52.A6      net (fanout=715)      2.018   system/flash_w_addr<0>
    SLICE_X40Y52.A       Tilo                  0.068   N228
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X43Y60.B1      net (fanout=1)        1.009   N228
    SLICE_X43Y60.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y61.B4      net (fanout=55)       0.571   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y61.B       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y33.B1      net (fanout=70)       2.004   system/ipb_fabric/sel<2>
    SLICE_X53Y33.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>81
    SLICE_X53Y33.A6      net (fanout=4)        0.115   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y33.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y35.A6      net (fanout=7)        0.530   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y35.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X35Y42.C3      net (fanout=5)        1.044   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X35Y42.CMUX    Tilo                  0.179   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_25_o11
    SLICE_X35Y42.B3      net (fanout=2)        0.340   system/sram1_if/sramInterface/control_process.readState[1]_X_72_o_Mux_25_o_inv_inv
    SLICE_X35Y42.BMUX    Tilo                  0.186   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X32Y65.SR      net (fanout=9)        1.997   system/sram1_if/sramInterface/_n0147
    SLICE_X32Y65.CLK     Tsrck                 0.455   system/sram1_if/sramInterface/DATA_O<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     13.950ns (1.633ns logic, 12.317ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.845ns (Levels of Logic = 9)
  Clock Path Skew:      -0.216ns (3.052 - 3.268)
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X28Y33.A3      net (fanout=78)       2.689   system/ipb_arb/src<0>
    SLICE_X28Y33.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr110
    SLICE_X40Y52.A6      net (fanout=715)      2.018   system/flash_w_addr<0>
    SLICE_X40Y52.A       Tilo                  0.068   N228
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X43Y60.B1      net (fanout=1)        1.009   N228
    SLICE_X43Y60.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y62.A6      net (fanout=55)       0.416   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y62.A       Tilo                  0.068   system/flash_w_addr<9>
                                                       system/ipb_fabric/mux_rdata<0><0>71
    SLICE_X53Y33.B3      net (fanout=34)       2.054   system/ipb_fabric/mux_rdata<0><0>71
    SLICE_X53Y33.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>81
    SLICE_X53Y33.A6      net (fanout=4)        0.115   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y33.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y35.A6      net (fanout=7)        0.530   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y35.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X35Y42.C3      net (fanout=5)        1.044   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X35Y42.CMUX    Tilo                  0.179   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_25_o11
    SLICE_X35Y42.B3      net (fanout=2)        0.340   system/sram1_if/sramInterface/control_process.readState[1]_X_72_o_Mux_25_o_inv_inv
    SLICE_X35Y42.BMUX    Tilo                  0.186   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X32Y65.SR      net (fanout=9)        1.997   system/sram1_if/sramInterface/_n0147
    SLICE_X32Y65.CLK     Tsrck                 0.455   system/sram1_if/sramInterface/DATA_O<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     13.845ns (1.633ns logic, 12.212ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X32Y65.SR), 521 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.431ns (Levels of Logic = 1)
  Clock Path Skew:      3.160ns (4.817 - 1.657)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.460ns

  Clock Uncertainty:          0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X35Y42.B4      net (fanout=303)      6.407   system/rst/rst_fabric_o
    SLICE_X35Y42.BMUX    Tilo                  0.191   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X32Y65.SR      net (fanout=9)        1.997   system/sram1_if/sramInterface/_n0147
    SLICE_X32Y65.CLK     Tsrck                 0.455   system/sram1_if/sramInterface/DATA_O<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                      9.431ns (1.027ns logic, 8.404ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.950ns (Levels of Logic = 9)
  Clock Path Skew:      -0.216ns (3.052 - 3.268)
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X28Y33.A3      net (fanout=78)       2.689   system/ipb_arb/src<0>
    SLICE_X28Y33.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr110
    SLICE_X40Y52.A6      net (fanout=715)      2.018   system/flash_w_addr<0>
    SLICE_X40Y52.A       Tilo                  0.068   N228
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X43Y60.B1      net (fanout=1)        1.009   N228
    SLICE_X43Y60.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y61.B4      net (fanout=55)       0.571   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y61.B       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y33.B1      net (fanout=70)       2.004   system/ipb_fabric/sel<2>
    SLICE_X53Y33.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>81
    SLICE_X53Y33.A6      net (fanout=4)        0.115   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y33.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y35.A6      net (fanout=7)        0.530   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y35.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X35Y42.C3      net (fanout=5)        1.044   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X35Y42.CMUX    Tilo                  0.179   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_25_o11
    SLICE_X35Y42.B3      net (fanout=2)        0.340   system/sram1_if/sramInterface/control_process.readState[1]_X_72_o_Mux_25_o_inv_inv
    SLICE_X35Y42.BMUX    Tilo                  0.186   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X32Y65.SR      net (fanout=9)        1.997   system/sram1_if/sramInterface/_n0147
    SLICE_X32Y65.CLK     Tsrck                 0.455   system/sram1_if/sramInterface/DATA_O<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     13.950ns (1.633ns logic, 12.317ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.845ns (Levels of Logic = 9)
  Clock Path Skew:      -0.216ns (3.052 - 3.268)
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X28Y33.A3      net (fanout=78)       2.689   system/ipb_arb/src<0>
    SLICE_X28Y33.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr110
    SLICE_X40Y52.A6      net (fanout=715)      2.018   system/flash_w_addr<0>
    SLICE_X40Y52.A       Tilo                  0.068   N228
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X43Y60.B1      net (fanout=1)        1.009   N228
    SLICE_X43Y60.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y62.A6      net (fanout=55)       0.416   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y62.A       Tilo                  0.068   system/flash_w_addr<9>
                                                       system/ipb_fabric/mux_rdata<0><0>71
    SLICE_X53Y33.B3      net (fanout=34)       2.054   system/ipb_fabric/mux_rdata<0><0>71
    SLICE_X53Y33.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>81
    SLICE_X53Y33.A6      net (fanout=4)        0.115   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y33.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y35.A6      net (fanout=7)        0.530   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y35.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X35Y42.C3      net (fanout=5)        1.044   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X35Y42.CMUX    Tilo                  0.179   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_25_o11
    SLICE_X35Y42.B3      net (fanout=2)        0.340   system/sram1_if/sramInterface/control_process.readState[1]_X_72_o_Mux_25_o_inv_inv
    SLICE_X35Y42.BMUX    Tilo                  0.186   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X32Y65.SR      net (fanout=9)        1.997   system/sram1_if/sramInterface/_n0147
    SLICE_X32Y65.CLK     Tsrck                 0.455   system/sram1_if/sramInterface/DATA_O<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     13.845ns (1.633ns logic, 12.212ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X32Y65.SR), 521 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.431ns (Levels of Logic = 1)
  Clock Path Skew:      3.160ns (4.817 - 1.657)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.460ns

  Clock Uncertainty:          0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X35Y42.B4      net (fanout=303)      6.407   system/rst/rst_fabric_o
    SLICE_X35Y42.BMUX    Tilo                  0.191   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X32Y65.SR      net (fanout=9)        1.997   system/sram1_if/sramInterface/_n0147
    SLICE_X32Y65.CLK     Tsrck                 0.455   system/sram1_if/sramInterface/DATA_O<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                      9.431ns (1.027ns logic, 8.404ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.950ns (Levels of Logic = 9)
  Clock Path Skew:      -0.216ns (3.052 - 3.268)
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X28Y33.A3      net (fanout=78)       2.689   system/ipb_arb/src<0>
    SLICE_X28Y33.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr110
    SLICE_X40Y52.A6      net (fanout=715)      2.018   system/flash_w_addr<0>
    SLICE_X40Y52.A       Tilo                  0.068   N228
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X43Y60.B1      net (fanout=1)        1.009   N228
    SLICE_X43Y60.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y61.B4      net (fanout=55)       0.571   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y61.B       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X53Y33.B1      net (fanout=70)       2.004   system/ipb_fabric/sel<2>
    SLICE_X53Y33.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>81
    SLICE_X53Y33.A6      net (fanout=4)        0.115   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y33.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y35.A6      net (fanout=7)        0.530   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y35.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X35Y42.C3      net (fanout=5)        1.044   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X35Y42.CMUX    Tilo                  0.179   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_25_o11
    SLICE_X35Y42.B3      net (fanout=2)        0.340   system/sram1_if/sramInterface/control_process.readState[1]_X_72_o_Mux_25_o_inv_inv
    SLICE_X35Y42.BMUX    Tilo                  0.186   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X32Y65.SR      net (fanout=9)        1.997   system/sram1_if/sramInterface/_n0147
    SLICE_X32Y65.CLK     Tsrck                 0.455   system/sram1_if/sramInterface/DATA_O<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     13.950ns (1.633ns logic, 12.317ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.845ns (Levels of Logic = 9)
  Clock Path Skew:      -0.216ns (3.052 - 3.268)
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X28Y33.A3      net (fanout=78)       2.689   system/ipb_arb/src<0>
    SLICE_X28Y33.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr110
    SLICE_X40Y52.A6      net (fanout=715)      2.018   system/flash_w_addr<0>
    SLICE_X40Y52.A       Tilo                  0.068   N228
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X43Y60.B1      net (fanout=1)        1.009   N228
    SLICE_X43Y60.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y62.A6      net (fanout=55)       0.416   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X40Y62.A       Tilo                  0.068   system/flash_w_addr<9>
                                                       system/ipb_fabric/mux_rdata<0><0>71
    SLICE_X53Y33.B3      net (fanout=34)       2.054   system/ipb_fabric/mux_rdata<0><0>71
    SLICE_X53Y33.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>81
    SLICE_X53Y33.A6      net (fanout=4)        0.115   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y33.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y35.A6      net (fanout=7)        0.530   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y35.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X35Y42.C3      net (fanout=5)        1.044   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X35Y42.CMUX    Tilo                  0.179   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_25_o11
    SLICE_X35Y42.B3      net (fanout=2)        0.340   system/sram1_if/sramInterface/control_process.readState[1]_X_72_o_Mux_25_o_inv_inv
    SLICE_X35Y42.BMUX    Tilo                  0.186   system/sram_w[1]_oe_b
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X32Y65.SR      net (fanout=9)        1.997   system/sram1_if/sramInterface/_n0147
    SLICE_X32Y65.CLK     Tsrck                 0.455   system/sram1_if/sramInterface/DATA_O<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     13.845ns (1.633ns logic, 12.212ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_19 (SLICE_X45Y63.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 2)
  Clock Path Skew:      0.088ns (1.480 - 1.392)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.BQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X45Y63.C5      net (fanout=77)       0.200   system/ipb_arb/src<1>
    SLICE_X45Y63.C       Tilo                  0.034   system/sram_w[1]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X45Y63.D3      net (fanout=5)        0.117   system/flash_w_addr<19>
    SLICE_X45Y63.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<19>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram1_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.075ns logic, 0.317ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 2)
  Clock Path Skew:      0.089ns (1.480 - 1.391)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y63.C3      net (fanout=78)       0.247   system/ipb_arb/src<0>
    SLICE_X45Y63.C       Tilo                  0.034   system/sram_w[1]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X45Y63.D3      net (fanout=5)        0.117   system/flash_w_addr<19>
    SLICE_X45Y63.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<19>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram1_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.075ns logic, 0.364ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.087ns (1.480 - 1.393)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram1_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.DQ      Tcko                  0.098   system/phy_en.phy_ipb_ctrl/trans/sm/addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X45Y63.C2      net (fanout=2)        0.318   system/phy_en.phy_ipb_ctrl/trans/sm/addr<19>
    SLICE_X45Y63.C       Tilo                  0.034   system/sram_w[1]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X45Y63.D3      net (fanout=5)        0.117   system/flash_w_addr<19>
    SLICE_X45Y63.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<19>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram1_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.075ns logic, 0.435ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_18 (SLICE_X45Y63.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 2)
  Clock Path Skew:      0.089ns (1.480 - 1.391)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X45Y63.A5      net (fanout=78)       0.195   system/ipb_arb/src<0>
    SLICE_X45Y63.A       Tilo                  0.034   system/sram_w[1]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X45Y63.B3      net (fanout=5)        0.124   system/flash_w_addr<18>
    SLICE_X45Y63.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<19>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram1_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.075ns logic, 0.319ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_18 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 2)
  Clock Path Skew:      0.087ns (1.480 - 1.393)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_18 to system/sram1_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.CQ      Tcko                  0.098   system/phy_en.phy_ipb_ctrl/trans/sm/addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_18
    SLICE_X45Y63.A3      net (fanout=2)        0.234   system/phy_en.phy_ipb_ctrl/trans/sm/addr<18>
    SLICE_X45Y63.A       Tilo                  0.034   system/sram_w[1]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X45Y63.B3      net (fanout=5)        0.124   system/flash_w_addr<18>
    SLICE_X45Y63.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<19>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram1_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.075ns logic, 0.358ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 2)
  Clock Path Skew:      0.088ns (1.480 - 1.392)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.BQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X45Y63.A1      net (fanout=77)       0.297   system/ipb_arb/src<1>
    SLICE_X45Y63.A       Tilo                  0.034   system/sram_w[1]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X45Y63.B3      net (fanout=5)        0.124   system/flash_w_addr<18>
    SLICE_X45Y63.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<19>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram1_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.075ns logic, 0.421ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_2 (SLICE_X40Y50.B3), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result_2 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.486 - 1.393)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result_2 to system/sram1_if/sramInterface/data_i_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result<30>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result_2
    SLICE_X40Y50.A3      net (fanout=1)        0.219   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result<2>
    SLICE_X40Y50.A       Tilo                  0.034   system/sram1_if/sramInterface/data_i_r<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata23
    SLICE_X40Y50.B3      net (fanout=67)       0.131   system/ipb_from_eth_ipb_wdata<2>
    SLICE_X40Y50.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<3>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT231
                                                       system/sram1_if/sramInterface/data_i_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.055ns logic, 0.350ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.486 - 1.391)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X40Y50.A6      net (fanout=78)       0.541   system/ipb_arb/src<0>
    SLICE_X40Y50.A       Tilo                  0.034   system/sram1_if/sramInterface/data_i_r<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata23
    SLICE_X40Y50.B3      net (fanout=67)       0.131   system/ipb_from_eth_ipb_wdata<2>
    SLICE_X40Y50.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<3>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT231
                                                       system/sram1_if/sramInterface/data_i_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.055ns logic, 0.672ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.754ns (Levels of Logic = 3)
  Clock Path Skew:      0.089ns (1.486 - 1.397)
  Source Clock:         system/ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.352ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/data_i_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y47.DQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X43Y47.A5      net (fanout=10)       0.182   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X43Y47.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata1101
    SLICE_X40Y50.A2      net (fanout=34)       0.352   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
    SLICE_X40Y50.A       Tilo                  0.034   system/sram1_if/sramInterface/data_i_r<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata23
    SLICE_X40Y50.B3      net (fanout=67)       0.131   system/ipb_from_eth_ipb_wdata<2>
    SLICE_X40Y50.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<3>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT231
                                                       system/sram1_if/sramInterface/data_i_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.754ns (0.089ns logic, 0.665ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I1
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I1
  Location pin: BUFGCTRL_X0Y2.I1
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.184ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X80Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.997ns (Levels of Logic = 1)
  Clock Path Skew:      -0.104ns (0.848 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/test_xor_mclk
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X75Y85.B6      net (fanout=1)        1.473   system/gbt_phase_monitoring/fmc1_cdce_pm/test_xor_mclk
    SLICE_X75Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X80Y82.CE      net (fanout=4)        0.835   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X80Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.689ns logic, 2.308ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.097ns (0.848 - 0.945)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y86.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    SLICE_X68Y85.D2      net (fanout=2)        0.608   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
    SLICE_X68Y85.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<43>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>3
    SLICE_X75Y85.B3      net (fanout=2)        0.737   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>2
    SLICE_X75Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X80Y82.CE      net (fanout=4)        0.835   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X80Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (0.757ns logic, 2.180ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.865ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.848 - 0.946)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X68Y84.D1      net (fanout=2)        0.604   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X68Y84.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>2
    SLICE_X75Y85.B4      net (fanout=2)        0.669   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>1
    SLICE_X75Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X80Y82.CE      net (fanout=4)        0.835   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X80Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (0.757ns logic, 2.108ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X80Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.997ns (Levels of Logic = 1)
  Clock Path Skew:      -0.104ns (0.848 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/test_xor_mclk
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X75Y85.B6      net (fanout=1)        1.473   system/gbt_phase_monitoring/fmc1_cdce_pm/test_xor_mclk
    SLICE_X75Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X80Y82.CE      net (fanout=4)        0.835   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X80Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.689ns logic, 2.308ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.097ns (0.848 - 0.945)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y86.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    SLICE_X68Y85.D2      net (fanout=2)        0.608   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
    SLICE_X68Y85.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<43>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>3
    SLICE_X75Y85.B3      net (fanout=2)        0.737   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>2
    SLICE_X75Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X80Y82.CE      net (fanout=4)        0.835   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X80Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (0.757ns logic, 2.180ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.865ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.848 - 0.946)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X68Y84.D1      net (fanout=2)        0.604   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X68Y84.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>2
    SLICE_X75Y85.B4      net (fanout=2)        0.669   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>1
    SLICE_X75Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X80Y82.CE      net (fanout=4)        0.835   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X80Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (0.757ns logic, 2.108ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X80Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.997ns (Levels of Logic = 1)
  Clock Path Skew:      -0.104ns (0.848 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/test_xor_mclk
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X75Y85.B6      net (fanout=1)        1.473   system/gbt_phase_monitoring/fmc1_cdce_pm/test_xor_mclk
    SLICE_X75Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X80Y82.CE      net (fanout=4)        0.835   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X80Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.689ns logic, 2.308ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.097ns (0.848 - 0.945)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y86.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    SLICE_X68Y85.D2      net (fanout=2)        0.608   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
    SLICE_X68Y85.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<43>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>3
    SLICE_X75Y85.B3      net (fanout=2)        0.737   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>2
    SLICE_X75Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X80Y82.CE      net (fanout=4)        0.835   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X80Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (0.757ns logic, 2.180ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.865ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.848 - 0.946)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X68Y84.D1      net (fanout=2)        0.604   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X68Y84.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>2
    SLICE_X75Y85.B4      net (fanout=2)        0.669   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_509_o_INV_1441_o<16>1
    SLICE_X75Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X80Y82.CE      net (fanout=4)        0.835   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X80Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (0.757ns logic, 2.108ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X82Y83.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.422 - 0.385)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y84.CQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X82Y83.CI      net (fanout=4)        0.116   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X82Y83.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.030ns logic, 0.116ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y81.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y81.AI      net (fanout=2)        0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y81.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.028ns logic, 0.098ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (SLICE_X56Y86.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.CQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    SLICE_X56Y86.BI      net (fanout=4)        0.103   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<14>
    SLICE_X56Y86.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.029ns logic, 0.103ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.608ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X60Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X60Y25.A3      net (fanout=303)      5.543   system/rst/rst_fabric_o
    SLICE_X60Y25.A       Tilo                  0.068   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X60Y25.SR      net (fanout=4)        0.362   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X60Y25.CLK     Trck                  0.254   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.608ns (0.703ns logic, 5.905ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  26.689ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.311ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X60Y25.A4      net (fanout=2)        3.886   v6_cpld_0_IBUF
    SLICE_X60Y25.A       Tilo                  0.068   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X60Y25.SR      net (fanout=4)        0.362   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X60Y25.CLK     Trck                  0.254   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.311ns (1.063ns logic, 4.248ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X60Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.519ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.481ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X60Y25.A3      net (fanout=303)      5.543   system/rst/rst_fabric_o
    SLICE_X60Y25.AMUX    Tilo                  0.189   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X60Y25.CLK     net (fanout=3)        0.368   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      6.481ns (0.570ns logic, 5.911ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  26.815ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.185ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X60Y25.A4      net (fanout=2)        3.886   v6_cpld_0_IBUF
    SLICE_X60Y25.AMUX    Tilo                  0.190   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X60Y25.CLK     net (fanout=3)        0.368   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (0.931ns logic, 4.254ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X60Y25.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.529ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.529ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X60Y25.A4      net (fanout=2)        1.949   v6_cpld_0_IBUF
    SLICE_X60Y25.A       Tilo                  0.034   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X60Y25.SR      net (fanout=4)        0.143   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X60Y25.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.437ns logic, 2.092ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.046ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.115   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X60Y25.A3      net (fanout=303)      2.700   system/rst/rst_fabric_o
    SLICE_X60Y25.A       Tilo                  0.034   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X60Y25.SR      net (fanout=4)        0.143   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X60Y25.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.046ns (0.203ns logic, 2.843ns route)
                                                       (6.7% logic, 93.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X60Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.528ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.528ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X60Y25.A4      net (fanout=2)        1.949   v6_cpld_0_IBUF
    SLICE_X60Y25.AMUX    Tilo                  0.079   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X60Y25.CLK     net (fanout=3)        0.151   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (0.428ns logic, 2.100ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X60Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.046ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      3.046ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.115   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X60Y25.A3      net (fanout=303)      2.700   system/rst/rst_fabric_o
    SLICE_X60Y25.AMUX    Tilo                  0.080   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X60Y25.CLK     net (fanout=3)        0.151   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      3.046ns (0.195ns logic, 2.851ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.783ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X62Y26.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X60Y27.D3      net (fanout=303)      5.662   system/rst/rst_fabric_o
    SLICE_X60Y27.D       Tilo                  0.068   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X62Y26.SR      net (fanout=3)        0.375   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X62Y26.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.783ns (0.746ns logic, 6.037ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  26.591ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.409ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X60Y27.D2      net (fanout=2)        3.975   v6_cpld_1_IBUF
    SLICE_X60Y27.D       Tilo                  0.068   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X62Y26.SR      net (fanout=3)        0.375   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X62Y26.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (1.059ns logic, 4.350ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X62Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.398ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.602ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X60Y27.D3      net (fanout=303)      5.662   system/rst/rst_fabric_o
    SLICE_X60Y27.DMUX    Tilo                  0.190   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X62Y26.CLK     net (fanout=3)        0.369   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      6.602ns (0.571ns logic, 6.031ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  26.766ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.234ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X60Y27.D2      net (fanout=2)        3.975   v6_cpld_1_IBUF
    SLICE_X60Y27.DMUX    Tilo                  0.196   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X62Y26.CLK     net (fanout=3)        0.369   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      5.234ns (0.890ns logic, 4.344ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X62Y26.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.556ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      2.556ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X60Y27.D2      net (fanout=2)        1.993   v6_cpld_1_IBUF
    SLICE_X60Y27.D       Tilo                  0.034   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X62Y26.SR      net (fanout=3)        0.145   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X62Y26.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (0.418ns logic, 2.138ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.115   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X60Y27.D3      net (fanout=303)      2.745   system/rst/rst_fabric_o
    SLICE_X60Y27.D       Tilo                  0.034   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X62Y26.SR      net (fanout=3)        0.145   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X62Y26.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.224ns logic, 2.890ns route)
                                                       (7.2% logic, 92.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X62Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.529ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      2.529ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X60Y27.D2      net (fanout=2)        1.993   v6_cpld_1_IBUF
    SLICE_X60Y27.DMUX    Tilo                  0.076   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X62Y26.CLK     net (fanout=3)        0.151   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.385ns logic, 2.144ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X62Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.092ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      3.092ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.115   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X60Y27.D3      net (fanout=303)      2.745   system/rst/rst_fabric_o
    SLICE_X60Y27.DMUX    Tilo                  0.081   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X62Y26.CLK     net (fanout=3)        0.151   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.196ns logic, 2.896ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.316ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X68Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.316ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X64Y26.D4      net (fanout=303)      4.964   system/rst/rst_fabric_o
    SLICE_X64Y26.D       Tilo                  0.068   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X68Y25.SR      net (fanout=4)        0.649   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X68Y25.CLK     Trck                  0.254   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (0.703ns logic, 5.613ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  26.307ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.693ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X64Y26.D5      net (fanout=2)        4.024   v6_cpld_2_IBUF
    SLICE_X64Y26.D       Tilo                  0.068   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X68Y25.SR      net (fanout=4)        0.649   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X68Y25.CLK     Trck                  0.254   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.020ns logic, 4.673ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X68Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.933ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.067ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X64Y26.D4      net (fanout=303)      4.964   system/rst/rst_fabric_o
    SLICE_X64Y26.DMUX    Tilo                  0.191   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X68Y25.CLK     net (fanout=4)        0.531   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      6.067ns (0.572ns logic, 5.495ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  26.551ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.449ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X64Y26.D5      net (fanout=2)        4.024   v6_cpld_2_IBUF
    SLICE_X64Y26.DMUX    Tilo                  0.196   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X68Y25.CLK     net (fanout=4)        0.531   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (0.894ns logic, 4.555ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X68Y25.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.751ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      2.751ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X64Y26.D5      net (fanout=2)        2.073   v6_cpld_2_IBUF
    SLICE_X64Y26.D       Tilo                  0.034   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X68Y25.SR      net (fanout=4)        0.278   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X68Y25.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.400ns logic, 2.351ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.870ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.115   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X64Y26.D4      net (fanout=303)      2.389   system/rst/rst_fabric_o
    SLICE_X64Y26.D       Tilo                  0.034   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X68Y25.SR      net (fanout=4)        0.278   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X68Y25.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (0.203ns logic, 2.667ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X68Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.708ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      2.708ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X64Y26.D5      net (fanout=2)        2.073   v6_cpld_2_IBUF
    SLICE_X64Y26.DMUX    Tilo                  0.081   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X68Y25.CLK     net (fanout=4)        0.242   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (0.393ns logic, 2.315ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X68Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.826ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.115   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X64Y26.D4      net (fanout=303)      2.389   system/rst/rst_fabric_o
    SLICE_X64Y26.DMUX    Tilo                  0.080   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X68Y25.CLK     net (fanout=4)        0.242   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      2.826ns (0.195ns logic, 2.631ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.131ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X67Y27.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X66Y27.A3      net (fanout=303)      5.030   system/rst/rst_fabric_o
    SLICE_X66Y27.A       Tilo                  0.068   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X67Y27.SR      net (fanout=3)        0.355   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X67Y27.CLK     Trck                  0.297   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (0.746ns logic, 5.385ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  26.628ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X66Y27.A5      net (fanout=2)        3.892   v6_cpld_3_IBUF
    SLICE_X66Y27.A       Tilo                  0.068   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X67Y27.SR      net (fanout=3)        0.355   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X67Y27.CLK     Trck                  0.297   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (1.125ns logic, 4.247ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X67Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.033ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.967ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X66Y27.A3      net (fanout=303)      5.030   system/rst/rst_fabric_o
    SLICE_X66Y27.AMUX    Tilo                  0.182   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X67Y27.CLK     net (fanout=4)        0.374   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (0.563ns logic, 5.404ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  26.781ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.219ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X66Y27.A5      net (fanout=2)        3.892   v6_cpld_3_IBUF
    SLICE_X66Y27.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X67Y27.CLK     net (fanout=4)        0.374   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      5.219ns (0.953ns logic, 4.266ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X67Y27.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.505ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.505ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X66Y27.A5      net (fanout=2)        1.894   v6_cpld_3_IBUF
    SLICE_X66Y27.A       Tilo                  0.034   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X67Y27.SR      net (fanout=3)        0.136   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X67Y27.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (0.475ns logic, 2.030ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.771ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.115   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X66Y27.A3      net (fanout=303)      2.411   system/rst/rst_fabric_o
    SLICE_X66Y27.A       Tilo                  0.034   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X67Y27.SR      net (fanout=3)        0.136   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X67Y27.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.771ns (0.224ns logic, 2.547ns route)
                                                       (8.1% logic, 91.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X67Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.495ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.495ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X66Y27.A5      net (fanout=2)        1.894   v6_cpld_3_IBUF
    SLICE_X66Y27.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X67Y27.CLK     net (fanout=4)        0.157   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      2.495ns (0.444ns logic, 2.051ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X67Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.762ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.762ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.115   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X66Y27.A3      net (fanout=303)      2.411   system/rst/rst_fabric_o
    SLICE_X66Y27.AMUX    Tilo                  0.079   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X67Y27.CLK     net (fanout=4)        0.157   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (0.194ns logic, 2.568ns route)
                                                       (7.0% logic, 93.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.996ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X8Y15.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    26.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.996ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X8Y15.A4       net (fanout=303)      4.941   system/rst/rst_fabric_o
    SLICE_X8Y15.A        Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X8Y15.SR       net (fanout=2)        0.352   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X8Y15.CLK      Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.996ns (0.703ns logic, 5.293ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    30.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.381   system/ipb_sys_regs/regs_11<13>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X8Y15.A5       net (fanout=5)        0.842   system/ipb_sys_regs/regs_11<12>
    SLICE_X8Y15.A        Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X8Y15.SR       net (fanout=2)        0.352   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X8Y15.CLK      Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.703ns logic, 1.194ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X8Y15.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.125ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.875ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.381   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X8Y15.A4       net (fanout=303)      4.941   system/rst/rst_fabric_o
    SLICE_X8Y15.AMUX     Tilo                  0.190   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X8Y15.CLK      net (fanout=2)        0.363   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      5.875ns (0.571ns logic, 5.304ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.218ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.782ns (Levels of Logic = 1)
  Source Clock:         system/ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.381   system/ipb_sys_regs/regs_11<13>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X8Y15.A5       net (fanout=5)        0.842   system/ipb_sys_regs/regs_11<12>
    SLICE_X8Y15.AMUX     Tilo                  0.196   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X8Y15.CLK      net (fanout=2)        0.363   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.577ns logic, 1.205ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X8Y15.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.672ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system/ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.115   system/ipb_sys_regs/regs_11<13>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X8Y15.A5       net (fanout=5)        0.336   system/ipb_sys_regs/regs_11<12>
    SLICE_X8Y15.A        Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X8Y15.SR       net (fanout=2)        0.133   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X8Y15.CLK      Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.203ns logic, 0.469ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.540ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.115   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X8Y15.A4       net (fanout=303)      2.204   system/rst/rst_fabric_o
    SLICE_X8Y15.A        Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X8Y15.SR       net (fanout=2)        0.133   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X8Y15.CLK      Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (0.203ns logic, 2.337ns route)
                                                       (8.0% logic, 92.0% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X8Y15.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.676ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Source Clock:         system/ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.115   system/ipb_sys_regs/regs_11<13>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X8Y15.A5       net (fanout=5)        0.336   system/ipb_sys_regs/regs_11<12>
    SLICE_X8Y15.AMUX     Tilo                  0.079   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X8Y15.CLK      net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.194ns logic, 0.482ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X8Y15.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.544ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.115   system/rst/rst_fabric_o
                                                       system/rst/rst_fabric_o
    SLICE_X8Y15.A4       net (fanout=303)      2.204   system/rst/rst_fabric_o
    SLICE_X8Y15.AMUX     Tilo                  0.079   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X8Y15.CLK      net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (0.194ns logic, 2.350ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      4.167ns|      3.332ns|      3.762ns|            0|            0|            0|66188175251620|
| TS_cdce_out0_n                |      4.167ns|      3.332ns|      3.762ns|            0|            0|         1497|66188175250123|
|  TS_usr_txpll_mmcm_inst_pll_cl|     25.000ns|     22.571ns|          N/A|            0|            0|66188175250123|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_txpll_mmcm_inst_pll_clk|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     25.000ns|     10.000ns|     32.936ns|            0|           41|            0|          886|
| TS_xpoint1_clk3_n             |     25.000ns|     10.000ns|     32.936ns|            0|           41|            0|          886|
|  TS_usr_clkDiv_clkout1_0      |      3.125ns|      4.117ns|          N/A|           41|            0|          854|            0|
|  TS_usr_clkDiv_clkout0_0      |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  TS_usr_clkDiv_clkout2_0      |     25.000ns|     24.720ns|          N/A|            0|            0|           32|            0|
| TS_usr_clkDiv_clkout1         |      3.125ns|      2.500ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout0         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout2         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      7.909ns|            0|            0|            0|      1489715|
| TS_clk125_2_n                 |      8.000ns|      5.350ns|      7.909ns|            0|            0|         2458|      1487237|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     31.636ns|          N/A|            0|            0|       138512|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     28.492ns|          N/A|            0|            0|      1210512|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     26.924ns|          N/A|            0|            0|       138213|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      6.783ns|            0|            0|            0|           20|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      6.608ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      6.783ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      6.316ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      6.131ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      5.996ns|          N/A|            0|            0|            4|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.104ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.104ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.184ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cdce_out0_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out0_n    |   22.571|         |         |         |
cdce_out0_p    |   22.571|         |         |         |
clk125_2_n     |   14.466|         |         |         |
clk125_2_p     |   14.466|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cdce_out0_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out0_n    |   22.571|         |         |         |
cdce_out0_p    |   22.571|         |         |         |
clk125_2_n     |   14.466|         |         |         |
clk125_2_p     |   14.466|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out0_n    |    8.150|         |         |         |
cdce_out0_p    |    8.150|         |         |         |
clk125_2_n     |   16.163|         |         |         |
clk125_2_p     |   16.163|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out0_n    |    8.150|         |         |         |
cdce_out0_p    |    8.150|         |         |         |
clk125_2_n     |   16.163|         |         |         |
clk125_2_p     |   16.163|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |         |         |    6.608|         |
clk125_2_p     |         |         |    6.608|         |
v6_cpld<0>     |         |         |    0.933|    0.933|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |         |         |    6.783|         |
clk125_2_p     |         |         |    6.783|         |
v6_cpld<1>     |         |         |    0.992|    0.992|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |         |         |    6.316|         |
clk125_2_p     |         |         |    6.316|         |
v6_cpld<2>     |         |         |    1.099|    1.099|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |         |         |    6.131|         |
clk125_2_p     |         |         |    6.131|         |
v6_cpld<3>     |         |         |    1.015|    1.015|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    3.847|         |         |         |
xpoint1_clk1_p |    3.847|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    3.847|         |         |         |
xpoint1_clk1_p |    3.847|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    4.117|         |         |         |
xpoint1_clk3_p |    4.117|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    4.117|         |         |         |
xpoint1_clk3_p |    4.117|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 41  Score: 19840  (Setup/Max: 19840, Hold: 0)

Constraints cover 66188176830218 paths, 0 nets, and 91140 connections

Design statistics:
   Minimum period:  31.636ns{1}   (Maximum frequency:  31.610MHz)
   Maximum path delay from/to any node:   6.783ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 12 16:16:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 701 MB



