
ZadanieScaraC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e8c  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  08001fc8  08001fc8  00011fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800215c  0800215c  0001215c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002160  08002160  00012160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000084  20000000  08002164  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000110  20000084  080021e8  00020084  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000194  080021e8  00020194  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
  9 .debug_info   00005100  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000d4e  00000000  00000000  000251ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000728  00000000  00000000  00025f00  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000680  00000000  00000000  00026628  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000023dc  00000000  00000000  00026ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002159  00000000  00000000  00029084  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  0002b1dd  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002428  00000000  00000000  0002b25c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      000000df  00000000  00000000  0002d684  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000084 	.word	0x20000084
 8000158:	00000000 	.word	0x00000000
 800015c:	08001fb0 	.word	0x08001fb0

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000088 	.word	0x20000088
 8000178:	08001fb0 	.word	0x08001fb0

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800018c:	b480      	push	{r7}
 800018e:	b083      	sub	sp, #12
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000194:	4a05      	ldr	r2, [pc, #20]	; (80001ac <NVIC_PriorityGroupConfig+0x20>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800019c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001a0:	60d3      	str	r3, [r2, #12]
}
 80001a2:	bf00      	nop
 80001a4:	370c      	adds	r7, #12
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	e000ed00 	.word	0xe000ed00

080001b0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001b0:	b480      	push	{r7}
 80001b2:	b085      	sub	sp, #20
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001b8:	2300      	movs	r3, #0
 80001ba:	73fb      	strb	r3, [r7, #15]
 80001bc:	2300      	movs	r3, #0
 80001be:	73bb      	strb	r3, [r7, #14]
 80001c0:	230f      	movs	r3, #15
 80001c2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	78db      	ldrb	r3, [r3, #3]
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d038      	beq.n	800023e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001cc:	4b26      	ldr	r3, [pc, #152]	; (8000268 <NVIC_Init+0xb8>)
 80001ce:	68db      	ldr	r3, [r3, #12]
 80001d0:	43db      	mvns	r3, r3
 80001d2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80001d6:	0a1b      	lsrs	r3, r3, #8
 80001d8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001da:	7bfb      	ldrb	r3, [r7, #15]
 80001dc:	f1c3 0304 	rsb	r3, r3, #4
 80001e0:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001e2:	7b7a      	ldrb	r2, [r7, #13]
 80001e4:	7bfb      	ldrb	r3, [r7, #15]
 80001e6:	fa42 f303 	asr.w	r3, r2, r3
 80001ea:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	785b      	ldrb	r3, [r3, #1]
 80001f0:	461a      	mov	r2, r3
 80001f2:	7bbb      	ldrb	r3, [r7, #14]
 80001f4:	fa02 f303 	lsl.w	r3, r2, r3
 80001f8:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	789a      	ldrb	r2, [r3, #2]
 80001fe:	7b7b      	ldrb	r3, [r7, #13]
 8000200:	4013      	ands	r3, r2
 8000202:	b2da      	uxtb	r2, r3
 8000204:	7bfb      	ldrb	r3, [r7, #15]
 8000206:	4313      	orrs	r3, r2
 8000208:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 800020a:	7bfb      	ldrb	r3, [r7, #15]
 800020c:	011b      	lsls	r3, r3, #4
 800020e:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000210:	4a16      	ldr	r2, [pc, #88]	; (800026c <NVIC_Init+0xbc>)
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	781b      	ldrb	r3, [r3, #0]
 8000216:	4413      	add	r3, r2
 8000218:	7bfa      	ldrb	r2, [r7, #15]
 800021a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800021e:	4a13      	ldr	r2, [pc, #76]	; (800026c <NVIC_Init+0xbc>)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	781b      	ldrb	r3, [r3, #0]
 8000224:	095b      	lsrs	r3, r3, #5
 8000226:	b2db      	uxtb	r3, r3
 8000228:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	f003 031f 	and.w	r3, r3, #31
 8000232:	2101      	movs	r1, #1
 8000234:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800023c:	e00f      	b.n	800025e <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800023e:	490b      	ldr	r1, [pc, #44]	; (800026c <NVIC_Init+0xbc>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	095b      	lsrs	r3, r3, #5
 8000246:	b2db      	uxtb	r3, r3
 8000248:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	781b      	ldrb	r3, [r3, #0]
 800024e:	f003 031f 	and.w	r3, r3, #31
 8000252:	2201      	movs	r2, #1
 8000254:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000256:	f100 0320 	add.w	r3, r0, #32
 800025a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800025e:	bf00      	nop
 8000260:	3714      	adds	r7, #20
 8000262:	46bd      	mov	sp, r7
 8000264:	bc80      	pop	{r7}
 8000266:	4770      	bx	lr
 8000268:	e000ed00 	.word	0xe000ed00
 800026c:	e000e100 	.word	0xe000e100

08000270 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000270:	b480      	push	{r7}
 8000272:	b087      	sub	sp, #28
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
 8000278:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800027a:	2300      	movs	r3, #0
 800027c:	617b      	str	r3, [r7, #20]
 800027e:	2300      	movs	r3, #0
 8000280:	613b      	str	r3, [r7, #16]
 8000282:	2300      	movs	r3, #0
 8000284:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000286:	2300      	movs	r3, #0
 8000288:	617b      	str	r3, [r7, #20]
 800028a:	e07e      	b.n	800038a <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800028c:	2201      	movs	r2, #1
 800028e:	697b      	ldr	r3, [r7, #20]
 8000290:	fa02 f303 	lsl.w	r3, r2, r3
 8000294:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	681a      	ldr	r2, [r3, #0]
 800029a:	693b      	ldr	r3, [r7, #16]
 800029c:	4013      	ands	r3, r2
 800029e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80002a0:	68fa      	ldr	r2, [r7, #12]
 80002a2:	693b      	ldr	r3, [r7, #16]
 80002a4:	429a      	cmp	r2, r3
 80002a6:	d16d      	bne.n	8000384 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	681a      	ldr	r2, [r3, #0]
 80002ac:	697b      	ldr	r3, [r7, #20]
 80002ae:	005b      	lsls	r3, r3, #1
 80002b0:	2103      	movs	r1, #3
 80002b2:	fa01 f303 	lsl.w	r3, r1, r3
 80002b6:	43db      	mvns	r3, r3
 80002b8:	401a      	ands	r2, r3
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	681a      	ldr	r2, [r3, #0]
 80002c2:	683b      	ldr	r3, [r7, #0]
 80002c4:	791b      	ldrb	r3, [r3, #4]
 80002c6:	4619      	mov	r1, r3
 80002c8:	697b      	ldr	r3, [r7, #20]
 80002ca:	005b      	lsls	r3, r3, #1
 80002cc:	fa01 f303 	lsl.w	r3, r1, r3
 80002d0:	431a      	orrs	r2, r3
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80002d6:	683b      	ldr	r3, [r7, #0]
 80002d8:	791b      	ldrb	r3, [r3, #4]
 80002da:	2b01      	cmp	r3, #1
 80002dc:	d003      	beq.n	80002e6 <GPIO_Init+0x76>
 80002de:	683b      	ldr	r3, [r7, #0]
 80002e0:	791b      	ldrb	r3, [r3, #4]
 80002e2:	2b02      	cmp	r3, #2
 80002e4:	d136      	bne.n	8000354 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	689a      	ldr	r2, [r3, #8]
 80002ea:	697b      	ldr	r3, [r7, #20]
 80002ec:	005b      	lsls	r3, r3, #1
 80002ee:	2103      	movs	r1, #3
 80002f0:	fa01 f303 	lsl.w	r3, r1, r3
 80002f4:	43db      	mvns	r3, r3
 80002f6:	401a      	ands	r2, r3
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	689a      	ldr	r2, [r3, #8]
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	795b      	ldrb	r3, [r3, #5]
 8000304:	4619      	mov	r1, r3
 8000306:	697b      	ldr	r3, [r7, #20]
 8000308:	005b      	lsls	r3, r3, #1
 800030a:	fa01 f303 	lsl.w	r3, r1, r3
 800030e:	431a      	orrs	r2, r3
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	889b      	ldrh	r3, [r3, #4]
 8000318:	b29a      	uxth	r2, r3
 800031a:	697b      	ldr	r3, [r7, #20]
 800031c:	b29b      	uxth	r3, r3
 800031e:	2101      	movs	r1, #1
 8000320:	fa01 f303 	lsl.w	r3, r1, r3
 8000324:	b29b      	uxth	r3, r3
 8000326:	43db      	mvns	r3, r3
 8000328:	b29b      	uxth	r3, r3
 800032a:	4013      	ands	r3, r2
 800032c:	b29a      	uxth	r2, r3
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	889b      	ldrh	r3, [r3, #4]
 8000336:	b29b      	uxth	r3, r3
 8000338:	b21a      	sxth	r2, r3
 800033a:	683b      	ldr	r3, [r7, #0]
 800033c:	799b      	ldrb	r3, [r3, #6]
 800033e:	4619      	mov	r1, r3
 8000340:	697b      	ldr	r3, [r7, #20]
 8000342:	b29b      	uxth	r3, r3
 8000344:	fa01 f303 	lsl.w	r3, r1, r3
 8000348:	b21b      	sxth	r3, r3
 800034a:	4313      	orrs	r3, r2
 800034c:	b21b      	sxth	r3, r3
 800034e:	b29a      	uxth	r2, r3
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	68da      	ldr	r2, [r3, #12]
 8000358:	697b      	ldr	r3, [r7, #20]
 800035a:	b29b      	uxth	r3, r3
 800035c:	005b      	lsls	r3, r3, #1
 800035e:	2103      	movs	r1, #3
 8000360:	fa01 f303 	lsl.w	r3, r1, r3
 8000364:	43db      	mvns	r3, r3
 8000366:	401a      	ands	r2, r3
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	68da      	ldr	r2, [r3, #12]
 8000370:	683b      	ldr	r3, [r7, #0]
 8000372:	79db      	ldrb	r3, [r3, #7]
 8000374:	4619      	mov	r1, r3
 8000376:	697b      	ldr	r3, [r7, #20]
 8000378:	005b      	lsls	r3, r3, #1
 800037a:	fa01 f303 	lsl.w	r3, r1, r3
 800037e:	431a      	orrs	r2, r3
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000384:	697b      	ldr	r3, [r7, #20]
 8000386:	3301      	adds	r3, #1
 8000388:	617b      	str	r3, [r7, #20]
 800038a:	697b      	ldr	r3, [r7, #20]
 800038c:	2b0f      	cmp	r3, #15
 800038e:	f67f af7d 	bls.w	800028c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000392:	bf00      	nop
 8000394:	371c      	adds	r7, #28
 8000396:	46bd      	mov	sp, r7
 8000398:	bc80      	pop	{r7}
 800039a:	4770      	bx	lr

0800039c <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800039c:	b480      	push	{r7}
 800039e:	b085      	sub	sp, #20
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
 80003a4:	460b      	mov	r3, r1
 80003a6:	807b      	strh	r3, [r7, #2]
 80003a8:	4613      	mov	r3, r2
 80003aa:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80003ac:	2300      	movs	r3, #0
 80003ae:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80003b0:	2300      	movs	r3, #0
 80003b2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80003b4:	787a      	ldrb	r2, [r7, #1]
 80003b6:	887b      	ldrh	r3, [r7, #2]
 80003b8:	f003 0307 	and.w	r3, r3, #7
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	fa02 f303 	lsl.w	r3, r2, r3
 80003c2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80003c4:	887b      	ldrh	r3, [r7, #2]
 80003c6:	08db      	lsrs	r3, r3, #3
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	4618      	mov	r0, r3
 80003cc:	887b      	ldrh	r3, [r7, #2]
 80003ce:	08db      	lsrs	r3, r3, #3
 80003d0:	b29b      	uxth	r3, r3
 80003d2:	461a      	mov	r2, r3
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	3208      	adds	r2, #8
 80003d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003dc:	887b      	ldrh	r3, [r7, #2]
 80003de:	f003 0307 	and.w	r3, r3, #7
 80003e2:	009b      	lsls	r3, r3, #2
 80003e4:	210f      	movs	r1, #15
 80003e6:	fa01 f303 	lsl.w	r3, r1, r3
 80003ea:	43db      	mvns	r3, r3
 80003ec:	ea02 0103 	and.w	r1, r2, r3
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	f100 0208 	add.w	r2, r0, #8
 80003f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80003fa:	887b      	ldrh	r3, [r7, #2]
 80003fc:	08db      	lsrs	r3, r3, #3
 80003fe:	b29b      	uxth	r3, r3
 8000400:	461a      	mov	r2, r3
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	3208      	adds	r2, #8
 8000406:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	4313      	orrs	r3, r2
 800040e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000410:	887b      	ldrh	r3, [r7, #2]
 8000412:	08db      	lsrs	r3, r3, #3
 8000414:	b29b      	uxth	r3, r3
 8000416:	461a      	mov	r2, r3
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	3208      	adds	r2, #8
 800041c:	68b9      	ldr	r1, [r7, #8]
 800041e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000422:	bf00      	nop
 8000424:	3714      	adds	r7, #20
 8000426:	46bd      	mov	sp, r7
 8000428:	bc80      	pop	{r7}
 800042a:	4770      	bx	lr

0800042c <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800042c:	b480      	push	{r7}
 800042e:	b089      	sub	sp, #36	; 0x24
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8000434:	2300      	movs	r3, #0
 8000436:	61fb      	str	r3, [r7, #28]
 8000438:	2300      	movs	r3, #0
 800043a:	61bb      	str	r3, [r7, #24]
 800043c:	2300      	movs	r3, #0
 800043e:	617b      	str	r3, [r7, #20]
 8000440:	2300      	movs	r3, #0
 8000442:	613b      	str	r3, [r7, #16]
 8000444:	2300      	movs	r3, #0
 8000446:	60fb      	str	r3, [r7, #12]
 8000448:	2300      	movs	r3, #0
 800044a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800044c:	4b5f      	ldr	r3, [pc, #380]	; (80005cc <RCC_GetClocksFreq+0x1a0>)
 800044e:	689b      	ldr	r3, [r3, #8]
 8000450:	f003 030c 	and.w	r3, r3, #12
 8000454:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8000456:	69fb      	ldr	r3, [r7, #28]
 8000458:	2b0c      	cmp	r3, #12
 800045a:	d865      	bhi.n	8000528 <RCC_GetClocksFreq+0xfc>
 800045c:	a201      	add	r2, pc, #4	; (adr r2, 8000464 <RCC_GetClocksFreq+0x38>)
 800045e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000462:	bf00      	nop
 8000464:	08000499 	.word	0x08000499
 8000468:	08000529 	.word	0x08000529
 800046c:	08000529 	.word	0x08000529
 8000470:	08000529 	.word	0x08000529
 8000474:	080004b9 	.word	0x080004b9
 8000478:	08000529 	.word	0x08000529
 800047c:	08000529 	.word	0x08000529
 8000480:	08000529 	.word	0x08000529
 8000484:	080004c1 	.word	0x080004c1
 8000488:	08000529 	.word	0x08000529
 800048c:	08000529 	.word	0x08000529
 8000490:	08000529 	.word	0x08000529
 8000494:	080004c9 	.word	0x080004c9
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000498:	4b4c      	ldr	r3, [pc, #304]	; (80005cc <RCC_GetClocksFreq+0x1a0>)
 800049a:	685b      	ldr	r3, [r3, #4]
 800049c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80004a0:	0b5b      	lsrs	r3, r3, #13
 80004a2:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80004a4:	68bb      	ldr	r3, [r7, #8]
 80004a6:	3301      	adds	r3, #1
 80004a8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80004ac:	fa02 f303 	lsl.w	r3, r2, r3
 80004b0:	461a      	mov	r2, r3
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	601a      	str	r2, [r3, #0]
      break;
 80004b6:	e047      	b.n	8000548 <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	4a45      	ldr	r2, [pc, #276]	; (80005d0 <RCC_GetClocksFreq+0x1a4>)
 80004bc:	601a      	str	r2, [r3, #0]
      break;
 80004be:	e043      	b.n	8000548 <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	4a44      	ldr	r2, [pc, #272]	; (80005d4 <RCC_GetClocksFreq+0x1a8>)
 80004c4:	601a      	str	r2, [r3, #0]
      break;
 80004c6:	e03f      	b.n	8000548 <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80004c8:	4b40      	ldr	r3, [pc, #256]	; (80005cc <RCC_GetClocksFreq+0x1a0>)
 80004ca:	689b      	ldr	r3, [r3, #8]
 80004cc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80004d0:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80004d2:	4b3e      	ldr	r3, [pc, #248]	; (80005cc <RCC_GetClocksFreq+0x1a0>)
 80004d4:	689b      	ldr	r3, [r3, #8]
 80004d6:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80004da:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 80004dc:	69bb      	ldr	r3, [r7, #24]
 80004de:	0c9b      	lsrs	r3, r3, #18
 80004e0:	4a3d      	ldr	r2, [pc, #244]	; (80005d8 <RCC_GetClocksFreq+0x1ac>)
 80004e2:	5cd3      	ldrb	r3, [r2, r3]
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	0d9b      	lsrs	r3, r3, #22
 80004ec:	3301      	adds	r3, #1
 80004ee:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80004f0:	4b36      	ldr	r3, [pc, #216]	; (80005cc <RCC_GetClocksFreq+0x1a0>)
 80004f2:	689b      	ldr	r3, [r3, #8]
 80004f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80004f8:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 80004fa:	693b      	ldr	r3, [r7, #16]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d109      	bne.n	8000514 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 8000500:	69bb      	ldr	r3, [r7, #24]
 8000502:	4a33      	ldr	r2, [pc, #204]	; (80005d0 <RCC_GetClocksFreq+0x1a4>)
 8000504:	fb02 f203 	mul.w	r2, r2, r3
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	fbb2 f2f3 	udiv	r2, r2, r3
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8000512:	e019      	b.n	8000548 <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8000514:	69bb      	ldr	r3, [r7, #24]
 8000516:	4a2f      	ldr	r2, [pc, #188]	; (80005d4 <RCC_GetClocksFreq+0x1a8>)
 8000518:	fb02 f203 	mul.w	r2, r2, r3
 800051c:	697b      	ldr	r3, [r7, #20]
 800051e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	601a      	str	r2, [r3, #0]
      }
      break;
 8000526:	e00f      	b.n	8000548 <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000528:	4b28      	ldr	r3, [pc, #160]	; (80005cc <RCC_GetClocksFreq+0x1a0>)
 800052a:	685b      	ldr	r3, [r3, #4]
 800052c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000530:	0b5b      	lsrs	r3, r3, #13
 8000532:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000534:	68bb      	ldr	r3, [r7, #8]
 8000536:	3301      	adds	r3, #1
 8000538:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800053c:	fa02 f303 	lsl.w	r3, r2, r3
 8000540:	461a      	mov	r2, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	601a      	str	r2, [r3, #0]
      break;
 8000546:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000548:	4b20      	ldr	r3, [pc, #128]	; (80005cc <RCC_GetClocksFreq+0x1a0>)
 800054a:	689b      	ldr	r3, [r3, #8]
 800054c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000550:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8000552:	69fb      	ldr	r3, [r7, #28]
 8000554:	091b      	lsrs	r3, r3, #4
 8000556:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 8000558:	4a20      	ldr	r2, [pc, #128]	; (80005dc <RCC_GetClocksFreq+0x1b0>)
 800055a:	69fb      	ldr	r3, [r7, #28]
 800055c:	4413      	add	r3, r2
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	b2db      	uxtb	r3, r3
 8000562:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	40da      	lsrs	r2, r3
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000570:	4b16      	ldr	r3, [pc, #88]	; (80005cc <RCC_GetClocksFreq+0x1a0>)
 8000572:	689b      	ldr	r3, [r3, #8]
 8000574:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000578:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 800057a:	69fb      	ldr	r3, [r7, #28]
 800057c:	0a1b      	lsrs	r3, r3, #8
 800057e:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000580:	4a16      	ldr	r2, [pc, #88]	; (80005dc <RCC_GetClocksFreq+0x1b0>)
 8000582:	69fb      	ldr	r3, [r7, #28]
 8000584:	4413      	add	r3, r2
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	b2db      	uxtb	r3, r3
 800058a:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	685a      	ldr	r2, [r3, #4]
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	40da      	lsrs	r2, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000598:	4b0c      	ldr	r3, [pc, #48]	; (80005cc <RCC_GetClocksFreq+0x1a0>)
 800059a:	689b      	ldr	r3, [r3, #8]
 800059c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80005a0:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	0adb      	lsrs	r3, r3, #11
 80005a6:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80005a8:	4a0c      	ldr	r2, [pc, #48]	; (80005dc <RCC_GetClocksFreq+0x1b0>)
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	4413      	add	r3, r2
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	685a      	ldr	r2, [r3, #4]
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	40da      	lsrs	r2, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	60da      	str	r2, [r3, #12]
}
 80005c0:	bf00      	nop
 80005c2:	3724      	adds	r7, #36	; 0x24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bc80      	pop	{r7}
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	40023800 	.word	0x40023800
 80005d0:	00f42400 	.word	0x00f42400
 80005d4:	007a1200 	.word	0x007a1200
 80005d8:	20000000 	.word	0x20000000
 80005dc:	2000000c 	.word	0x2000000c

080005e0 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	460b      	mov	r3, r1
 80005ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80005ec:	78fb      	ldrb	r3, [r7, #3]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d006      	beq.n	8000600 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80005f2:	4909      	ldr	r1, [pc, #36]	; (8000618 <RCC_AHBPeriphClockCmd+0x38>)
 80005f4:	4b08      	ldr	r3, [pc, #32]	; (8000618 <RCC_AHBPeriphClockCmd+0x38>)
 80005f6:	69da      	ldr	r2, [r3, #28]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	4313      	orrs	r3, r2
 80005fc:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 80005fe:	e006      	b.n	800060e <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000600:	4905      	ldr	r1, [pc, #20]	; (8000618 <RCC_AHBPeriphClockCmd+0x38>)
 8000602:	4b05      	ldr	r3, [pc, #20]	; (8000618 <RCC_AHBPeriphClockCmd+0x38>)
 8000604:	69da      	ldr	r2, [r3, #28]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	43db      	mvns	r3, r3
 800060a:	4013      	ands	r3, r2
 800060c:	61cb      	str	r3, [r1, #28]
  }
}
 800060e:	bf00      	nop
 8000610:	370c      	adds	r7, #12
 8000612:	46bd      	mov	sp, r7
 8000614:	bc80      	pop	{r7}
 8000616:	4770      	bx	lr
 8000618:	40023800 	.word	0x40023800

0800061c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000628:	78fb      	ldrb	r3, [r7, #3]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d006      	beq.n	800063c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800062e:	4909      	ldr	r1, [pc, #36]	; (8000654 <RCC_APB1PeriphClockCmd+0x38>)
 8000630:	4b08      	ldr	r3, [pc, #32]	; (8000654 <RCC_APB1PeriphClockCmd+0x38>)
 8000632:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4313      	orrs	r3, r2
 8000638:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800063a:	e006      	b.n	800064a <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800063c:	4905      	ldr	r1, [pc, #20]	; (8000654 <RCC_APB1PeriphClockCmd+0x38>)
 800063e:	4b05      	ldr	r3, [pc, #20]	; (8000654 <RCC_APB1PeriphClockCmd+0x38>)
 8000640:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	43db      	mvns	r3, r3
 8000646:	4013      	ands	r3, r2
 8000648:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 800064a:	bf00      	nop
 800064c:	370c      	adds	r7, #12
 800064e:	46bd      	mov	sp, r7
 8000650:	bc80      	pop	{r7}
 8000652:	4770      	bx	lr
 8000654:	40023800 	.word	0x40023800

08000658 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000662:	2300      	movs	r3, #0
 8000664:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	881b      	ldrh	r3, [r3, #0]
 800066a:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000672:	d00b      	beq.n	800068c <TIM_TimeBaseInit+0x34>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a1c      	ldr	r2, [pc, #112]	; (80006e8 <TIM_TimeBaseInit+0x90>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d007      	beq.n	800068c <TIM_TimeBaseInit+0x34>
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a1b      	ldr	r2, [pc, #108]	; (80006ec <TIM_TimeBaseInit+0x94>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d003      	beq.n	800068c <TIM_TimeBaseInit+0x34>
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	4a1a      	ldr	r2, [pc, #104]	; (80006f0 <TIM_TimeBaseInit+0x98>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d108      	bne.n	800069e <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800068c:	89fb      	ldrh	r3, [r7, #14]
 800068e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000692:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	885a      	ldrh	r2, [r3, #2]
 8000698:	89fb      	ldrh	r3, [r7, #14]
 800069a:	4313      	orrs	r3, r2
 800069c:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4a14      	ldr	r2, [pc, #80]	; (80006f4 <TIM_TimeBaseInit+0x9c>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d00c      	beq.n	80006c0 <TIM_TimeBaseInit+0x68>
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4a13      	ldr	r2, [pc, #76]	; (80006f8 <TIM_TimeBaseInit+0xa0>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d008      	beq.n	80006c0 <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80006ae:	89fb      	ldrh	r3, [r7, #14]
 80006b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80006b4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	891a      	ldrh	r2, [r3, #8]
 80006ba:	89fb      	ldrh	r3, [r7, #14]
 80006bc:	4313      	orrs	r3, r2
 80006be:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	89fa      	ldrh	r2, [r7, #14]
 80006c4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	685a      	ldr	r2, [r3, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	881a      	ldrh	r2, [r3, #0]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2201      	movs	r2, #1
 80006da:	829a      	strh	r2, [r3, #20]
}
 80006dc:	bf00      	nop
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bc80      	pop	{r7}
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	40000400 	.word	0x40000400
 80006ec:	40000800 	.word	0x40000800
 80006f0:	40000c00 	.word	0x40000c00
 80006f4:	40001000 	.word	0x40001000
 80006f8:	40001400 	.word	0x40001400

080006fc <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	460b      	mov	r3, r1
 8000706:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000708:	78fb      	ldrb	r3, [r7, #3]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d008      	beq.n	8000720 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	881b      	ldrh	r3, [r3, #0]
 8000712:	b29b      	uxth	r3, r3
 8000714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000718:	b29a      	uxth	r2, r3
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 800071e:	e007      	b.n	8000730 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	881b      	ldrh	r3, [r3, #0]
 8000724:	b29b      	uxth	r3, r3
 8000726:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800072a:	b29a      	uxth	r2, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	801a      	strh	r2, [r3, #0]
  }
}
 8000730:	bf00      	nop
 8000732:	370c      	adds	r7, #12
 8000734:	46bd      	mov	sp, r7
 8000736:	bc80      	pop	{r7}
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop

0800073c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000748:	78fb      	ldrb	r3, [r7, #3]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d008      	beq.n	8000760 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	b29b      	uxth	r3, r3
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	b29a      	uxth	r2, r3
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 800075e:	e007      	b.n	8000770 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	881b      	ldrh	r3, [r3, #0]
 8000764:	b29b      	uxth	r3, r3
 8000766:	f023 0301 	bic.w	r3, r3, #1
 800076a:	b29a      	uxth	r2, r3
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	801a      	strh	r2, [r3, #0]
  }
}
 8000770:	bf00      	nop
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop

0800077c <TIM_OC1Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800077c:	b480      	push	{r7}
 800077e:	b085      	sub	sp, #20
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	81fb      	strh	r3, [r7, #14]
 800078a:	2300      	movs	r3, #0
 800078c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	8c1b      	ldrh	r3, [r3, #32]
 8000792:	b29b      	uxth	r3, r3
 8000794:	f023 0301 	bic.w	r3, r3, #1
 8000798:	b29a      	uxth	r2, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8c1b      	ldrh	r3, [r3, #32]
 80007a2:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	8b1b      	ldrh	r3, [r3, #24]
 80007a8:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 80007aa:	89fb      	ldrh	r3, [r7, #14]
 80007ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80007b0:	81fb      	strh	r3, [r7, #14]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 80007b2:	89fb      	ldrh	r3, [r7, #14]
 80007b4:	f023 0303 	bic.w	r3, r3, #3
 80007b8:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	881a      	ldrh	r2, [r3, #0]
 80007be:	89fb      	ldrh	r3, [r7, #14]
 80007c0:	4313      	orrs	r3, r2
 80007c2:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 80007c4:	89bb      	ldrh	r3, [r7, #12]
 80007c6:	f023 0302 	bic.w	r3, r3, #2
 80007ca:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	891a      	ldrh	r2, [r3, #8]
 80007d0:	89bb      	ldrh	r3, [r7, #12]
 80007d2:	4313      	orrs	r3, r2
 80007d4:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	885a      	ldrh	r2, [r3, #2]
 80007da:	89bb      	ldrh	r3, [r7, #12]
 80007dc:	4313      	orrs	r3, r2
 80007de:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	685a      	ldr	r2, [r3, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	89fa      	ldrh	r2, [r7, #14]
 80007ec:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	89ba      	ldrh	r2, [r7, #12]
 80007f2:	841a      	strh	r2, [r3, #32]
}
 80007f4:	bf00      	nop
 80007f6:	3714      	adds	r7, #20
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bc80      	pop	{r7}
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop

08000800 <TIM_OC2Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	81fb      	strh	r3, [r7, #14]
 800080e:	2300      	movs	r3, #0
 8000810:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	8c1b      	ldrh	r3, [r3, #32]
 8000816:	b29b      	uxth	r3, r3
 8000818:	f023 0310 	bic.w	r3, r3, #16
 800081c:	b29a      	uxth	r2, r3
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	8c1b      	ldrh	r3, [r3, #32]
 8000826:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	8b1b      	ldrh	r3, [r3, #24]
 800082c:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 800082e:	89fb      	ldrh	r3, [r7, #14]
 8000830:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000834:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	881b      	ldrh	r3, [r3, #0]
 800083a:	021b      	lsls	r3, r3, #8
 800083c:	b29a      	uxth	r2, r3
 800083e:	89fb      	ldrh	r3, [r7, #14]
 8000840:	4313      	orrs	r3, r2
 8000842:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8000844:	89bb      	ldrh	r3, [r7, #12]
 8000846:	f023 0320 	bic.w	r3, r3, #32
 800084a:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	891b      	ldrh	r3, [r3, #8]
 8000850:	011b      	lsls	r3, r3, #4
 8000852:	b29a      	uxth	r2, r3
 8000854:	89bb      	ldrh	r3, [r7, #12]
 8000856:	4313      	orrs	r3, r2
 8000858:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	885b      	ldrh	r3, [r3, #2]
 800085e:	011b      	lsls	r3, r3, #4
 8000860:	b29a      	uxth	r2, r3
 8000862:	89bb      	ldrh	r3, [r7, #12]
 8000864:	4313      	orrs	r3, r2
 8000866:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	685a      	ldr	r2, [r3, #4]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	639a      	str	r2, [r3, #56]	; 0x38
    
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	89fa      	ldrh	r2, [r7, #14]
 8000874:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	89ba      	ldrh	r2, [r7, #12]
 800087a:	841a      	strh	r2, [r3, #32]
}
 800087c:	bf00      	nop
 800087e:	3714      	adds	r7, #20
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop

08000888 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000888:	b480      	push	{r7}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	460b      	mov	r3, r1
 8000892:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	8b1b      	ldrh	r3, [r3, #24]
 800089c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800089e:	89fb      	ldrh	r3, [r7, #14]
 80008a0:	f023 0308 	bic.w	r3, r3, #8
 80008a4:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80008a6:	89fa      	ldrh	r2, [r7, #14]
 80008a8:	887b      	ldrh	r3, [r7, #2]
 80008aa:	4313      	orrs	r3, r2
 80008ac:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	89fa      	ldrh	r2, [r7, #14]
 80008b2:	831a      	strh	r2, [r3, #24]
}
 80008b4:	bf00      	nop
 80008b6:	3714      	adds	r7, #20
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bc80      	pop	{r7}
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop

080008c0 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b085      	sub	sp, #20
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	460b      	mov	r3, r1
 80008ca:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80008cc:	2300      	movs	r3, #0
 80008ce:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	8b1b      	ldrh	r3, [r3, #24]
 80008d4:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 80008d6:	89fb      	ldrh	r3, [r7, #14]
 80008d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80008dc:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80008de:	887b      	ldrh	r3, [r7, #2]
 80008e0:	021b      	lsls	r3, r3, #8
 80008e2:	b29a      	uxth	r2, r3
 80008e4:	89fb      	ldrh	r3, [r7, #14]
 80008e6:	4313      	orrs	r3, r2
 80008e8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	89fa      	ldrh	r2, [r7, #14]
 80008ee:	831a      	strh	r2, [r3, #24]
}
 80008f0:	bf00      	nop
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bc80      	pop	{r7}
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop

080008fc <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	; 0x28
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000906:	2300      	movs	r3, #0
 8000908:	627b      	str	r3, [r7, #36]	; 0x24
 800090a:	2300      	movs	r3, #0
 800090c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800090e:	2300      	movs	r3, #0
 8000910:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000912:	2300      	movs	r3, #0
 8000914:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	8a1b      	ldrh	r3, [r3, #16]
 800091a:	b29b      	uxth	r3, r3
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800091e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000920:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000924:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	88db      	ldrh	r3, [r3, #6]
 800092a:	461a      	mov	r2, r3
 800092c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800092e:	4313      	orrs	r3, r2
 8000930:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000934:	b29a      	uxth	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	899b      	ldrh	r3, [r3, #12]
 800093e:	b29b      	uxth	r3, r3
 8000940:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000944:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000948:	f023 030c 	bic.w	r3, r3, #12
 800094c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	889a      	ldrh	r2, [r3, #4]
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	891b      	ldrh	r3, [r3, #8]
 8000956:	4313      	orrs	r3, r2
 8000958:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800095e:	4313      	orrs	r3, r2
 8000960:	b29b      	uxth	r3, r3
 8000962:	461a      	mov	r2, r3
 8000964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000966:	4313      	orrs	r3, r2
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800096a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800096c:	b29a      	uxth	r2, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	8a9b      	ldrh	r3, [r3, #20]
 8000976:	b29b      	uxth	r3, r3
 8000978:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800097a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800097c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000980:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	899b      	ldrh	r3, [r3, #12]
 8000986:	461a      	mov	r2, r3
 8000988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800098a:	4313      	orrs	r3, r2
 800098c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800098e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000990:	b29a      	uxth	r2, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000996:	f107 0308 	add.w	r3, r7, #8
 800099a:	4618      	mov	r0, r3
 800099c:	f7ff fd46 	bl	800042c <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4a2e      	ldr	r2, [pc, #184]	; (8000a5c <USART_Init+0x160>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d102      	bne.n	80009ae <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	623b      	str	r3, [r7, #32]
 80009ac:	e001      	b.n	80009b2 <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80009ae:	693b      	ldr	r3, [r7, #16]
 80009b0:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	899b      	ldrh	r3, [r3, #12]
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	b21b      	sxth	r3, r3
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	da0c      	bge.n	80009d8 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80009be:	6a3a      	ldr	r2, [r7, #32]
 80009c0:	4613      	mov	r3, r2
 80009c2:	009b      	lsls	r3, r3, #2
 80009c4:	4413      	add	r3, r2
 80009c6:	009a      	lsls	r2, r3, #2
 80009c8:	441a      	add	r2, r3
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	005b      	lsls	r3, r3, #1
 80009d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80009d4:	61fb      	str	r3, [r7, #28]
 80009d6:	e00b      	b.n	80009f0 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80009d8:	6a3a      	ldr	r2, [r7, #32]
 80009da:	4613      	mov	r3, r2
 80009dc:	009b      	lsls	r3, r3, #2
 80009de:	4413      	add	r3, r2
 80009e0:	009a      	lsls	r2, r3, #2
 80009e2:	441a      	add	r2, r3
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ee:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80009f0:	69fb      	ldr	r3, [r7, #28]
 80009f2:	4a1b      	ldr	r2, [pc, #108]	; (8000a60 <USART_Init+0x164>)
 80009f4:	fba2 2303 	umull	r2, r3, r2, r3
 80009f8:	095b      	lsrs	r3, r3, #5
 80009fa:	011b      	lsls	r3, r3, #4
 80009fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80009fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a00:	091b      	lsrs	r3, r3, #4
 8000a02:	2264      	movs	r2, #100	; 0x64
 8000a04:	fb02 f303 	mul.w	r3, r2, r3
 8000a08:	69fa      	ldr	r2, [r7, #28]
 8000a0a:	1ad3      	subs	r3, r2, r3
 8000a0c:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	899b      	ldrh	r3, [r3, #12]
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	b21b      	sxth	r3, r3
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	da0c      	bge.n	8000a34 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000a1a:	69bb      	ldr	r3, [r7, #24]
 8000a1c:	00db      	lsls	r3, r3, #3
 8000a1e:	3332      	adds	r3, #50	; 0x32
 8000a20:	4a0f      	ldr	r2, [pc, #60]	; (8000a60 <USART_Init+0x164>)
 8000a22:	fba2 2303 	umull	r2, r3, r2, r3
 8000a26:	095b      	lsrs	r3, r3, #5
 8000a28:	f003 0307 	and.w	r3, r3, #7
 8000a2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	627b      	str	r3, [r7, #36]	; 0x24
 8000a32:	e00b      	b.n	8000a4c <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000a34:	69bb      	ldr	r3, [r7, #24]
 8000a36:	011b      	lsls	r3, r3, #4
 8000a38:	3332      	adds	r3, #50	; 0x32
 8000a3a:	4a09      	ldr	r2, [pc, #36]	; (8000a60 <USART_Init+0x164>)
 8000a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a40:	095b      	lsrs	r3, r3, #5
 8000a42:	f003 030f 	and.w	r3, r3, #15
 8000a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4e:	b29a      	uxth	r2, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	811a      	strh	r2, [r3, #8]
}
 8000a54:	bf00      	nop
 8000a56:	3728      	adds	r7, #40	; 0x28
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	40013800 	.word	0x40013800
 8000a60:	51eb851f 	.word	0x51eb851f

08000a64 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
 8000a6c:	460b      	mov	r3, r1
 8000a6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000a70:	78fb      	ldrb	r3, [r7, #3]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d008      	beq.n	8000a88 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	899b      	ldrh	r3, [r3, #12]
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a80:	b29a      	uxth	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000a86:	e007      	b.n	8000a98 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	899b      	ldrh	r3, [r3, #12]
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a92:	b29a      	uxth	r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	819a      	strh	r2, [r3, #12]
  }
}
 8000a98:	bf00      	nop
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bc80      	pop	{r7}
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	889b      	ldrh	r3, [r3, #4]
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000ab6:	b29b      	uxth	r3, r3



}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bc80      	pop	{r7}
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b087      	sub	sp, #28
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	460b      	mov	r3, r1
 8000ace:	807b      	strh	r3, [r7, #2]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	613b      	str	r3, [r7, #16]
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	2300      	movs	r3, #0
 8000ade:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000ae8:	887b      	ldrh	r3, [r7, #2]
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	095b      	lsrs	r3, r3, #5
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000af2:	887b      	ldrh	r3, [r7, #2]
 8000af4:	f003 031f 	and.w	r3, r3, #31
 8000af8:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000afa:	2201      	movs	r2, #1
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	fa02 f303 	lsl.w	r3, r2, r3
 8000b02:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d103      	bne.n	8000b12 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	330c      	adds	r3, #12
 8000b0e:	617b      	str	r3, [r7, #20]
 8000b10:	e009      	b.n	8000b26 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	d103      	bne.n	8000b20 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	3310      	adds	r3, #16
 8000b1c:	617b      	str	r3, [r7, #20]
 8000b1e:	e002      	b.n	8000b26 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	3314      	adds	r3, #20
 8000b24:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000b26:	787b      	ldrb	r3, [r7, #1]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d006      	beq.n	8000b3a <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	697a      	ldr	r2, [r7, #20]
 8000b30:	6811      	ldr	r1, [r2, #0]
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	430a      	orrs	r2, r1
 8000b36:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000b38:	e006      	b.n	8000b48 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	697a      	ldr	r2, [r7, #20]
 8000b3e:	6811      	ldr	r1, [r2, #0]
 8000b40:	68ba      	ldr	r2, [r7, #8]
 8000b42:	43d2      	mvns	r2, r2
 8000b44:	400a      	ands	r2, r1
 8000b46:	601a      	str	r2, [r3, #0]
  }
}
 8000b48:	bf00      	nop
 8000b4a:	371c      	adds	r7, #28
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bc80      	pop	{r7}
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop

08000b54 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b087      	sub	sp, #28
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000b70:	887b      	ldrh	r3, [r7, #2]
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	095b      	lsrs	r3, r3, #5
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000b7a:	887b      	ldrh	r3, [r7, #2]
 8000b7c:	f003 031f 	and.w	r3, r3, #31
 8000b80:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000b82:	2201      	movs	r2, #1
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d107      	bne.n	8000ba2 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	899b      	ldrh	r3, [r3, #12]
 8000b96:	b29b      	uxth	r3, r3
 8000b98:	461a      	mov	r2, r3
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	617b      	str	r3, [r7, #20]
 8000ba0:	e011      	b.n	8000bc6 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d107      	bne.n	8000bb8 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	8a1b      	ldrh	r3, [r3, #16]
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	461a      	mov	r2, r3
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	617b      	str	r3, [r7, #20]
 8000bb6:	e006      	b.n	8000bc6 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	8a9b      	ldrh	r3, [r3, #20]
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000bc6:	887b      	ldrh	r3, [r7, #2]
 8000bc8:	0a1b      	lsrs	r3, r3, #8
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000bce:	2201      	movs	r2, #1
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd6:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	881b      	ldrh	r3, [r3, #0]
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	461a      	mov	r2, r3
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	4013      	ands	r3, r2
 8000be4:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d005      	beq.n	8000bf8 <USART_GetITStatus+0xa4>
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d002      	beq.n	8000bf8 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	74fb      	strb	r3, [r7, #19]
 8000bf6:	e001      	b.n	8000bfc <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000bfc:	7cfb      	ldrb	r3, [r7, #19]
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	371c      	adds	r7, #28
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr

08000c08 <USART_ClearITPendingBit>:
  * @note TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b085      	sub	sp, #20
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	460b      	mov	r3, r1
 8000c12:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8000c14:	2300      	movs	r3, #0
 8000c16:	81fb      	strh	r3, [r7, #14]
 8000c18:	2300      	movs	r3, #0
 8000c1a:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8000c1c:	887b      	ldrh	r3, [r7, #2]
 8000c1e:	0a1b      	lsrs	r3, r3, #8
 8000c20:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000c22:	89fb      	ldrh	r3, [r7, #14]
 8000c24:	2201      	movs	r2, #1
 8000c26:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2a:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8000c2c:	89bb      	ldrh	r3, [r7, #12]
 8000c2e:	43db      	mvns	r3, r3
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	801a      	strh	r2, [r3, #0]
}
 8000c36:	bf00      	nop
 8000c38:	3714      	adds	r7, #20
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bc80      	pop	{r7}
 8000c3e:	4770      	bx	lr

08000c40 <pwm_initOutput>:
uint16_t PrescalerValue = 0, timerPeriodValue=0;



void pwm_initOutput()
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
	 /* TIMX clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8000c44:	2101      	movs	r1, #1
 8000c46:	2004      	movs	r0, #4
 8000c48:	f7ff fce8 	bl	800061c <RCC_APB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	2002      	movs	r0, #2
 8000c50:	f7ff fce4 	bl	800061c <RCC_APB1PeriphClockCmd>
    /* GPIOA clock enable */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000c54:	2101      	movs	r1, #1
 8000c56:	2002      	movs	r0, #2
 8000c58:	f7ff fcc2 	bl	80005e0 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	2001      	movs	r0, #1
 8000c60:	f7ff fcbe 	bl	80005e0 <RCC_AHBPeriphClockCmd>


	/*--------------------------------- GPIO Configuration -------------------------*/
	/* GPIOB Configuration: Pin 6 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 ;
 8000c64:	4b4e      	ldr	r3, [pc, #312]	; (8000da0 <pwm_initOutput+0x160>)
 8000c66:	2240      	movs	r2, #64	; 0x40
 8000c68:	601a      	str	r2, [r3, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000c6a:	4b4d      	ldr	r3, [pc, #308]	; (8000da0 <pwm_initOutput+0x160>)
 8000c6c:	2202      	movs	r2, #2
 8000c6e:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000c70:	4b4b      	ldr	r3, [pc, #300]	; (8000da0 <pwm_initOutput+0x160>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 8000c76:	4b4a      	ldr	r3, [pc, #296]	; (8000da0 <pwm_initOutput+0x160>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	71da      	strb	r2, [r3, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000c7c:	4b48      	ldr	r3, [pc, #288]	; (8000da0 <pwm_initOutput+0x160>)
 8000c7e:	2203      	movs	r2, #3
 8000c80:	715a      	strb	r2, [r3, #5]

	// GPIOA Configuration: Pin 6 | Pin 7
	GPIO_InitStructure1.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
 8000c82:	4b48      	ldr	r3, [pc, #288]	; (8000da4 <pwm_initOutput+0x164>)
 8000c84:	22c0      	movs	r2, #192	; 0xc0
 8000c86:	601a      	str	r2, [r3, #0]
	GPIO_InitStructure1.GPIO_Mode = GPIO_Mode_AF;
 8000c88:	4b46      	ldr	r3, [pc, #280]	; (8000da4 <pwm_initOutput+0x164>)
 8000c8a:	2202      	movs	r2, #2
 8000c8c:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure1.GPIO_OType = GPIO_OType_PP;
 8000c8e:	4b45      	ldr	r3, [pc, #276]	; (8000da4 <pwm_initOutput+0x164>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure1.GPIO_PuPd  = GPIO_PuPd_UP;
 8000c94:	4b43      	ldr	r3, [pc, #268]	; (8000da4 <pwm_initOutput+0x164>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	71da      	strb	r2, [r3, #7]
	GPIO_InitStructure1.GPIO_Speed = GPIO_Speed_40MHz;
 8000c9a:	4b42      	ldr	r3, [pc, #264]	; (8000da4 <pwm_initOutput+0x164>)
 8000c9c:	2203      	movs	r2, #3
 8000c9e:	715a      	strb	r2, [r3, #5]


	// Inicializcia truktry
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000ca0:	493f      	ldr	r1, [pc, #252]	; (8000da0 <pwm_initOutput+0x160>)
 8000ca2:	4841      	ldr	r0, [pc, #260]	; (8000da8 <pwm_initOutput+0x168>)
 8000ca4:	f7ff fae4 	bl	8000270 <GPIO_Init>
	GPIO_Init(GPIOA, &GPIO_InitStructure1);
 8000ca8:	493e      	ldr	r1, [pc, #248]	; (8000da4 <pwm_initOutput+0x164>)
 8000caa:	4840      	ldr	r0, [pc, #256]	; (8000dac <pwm_initOutput+0x16c>)
 8000cac:	f7ff fae0 	bl	8000270 <GPIO_Init>

    // Nastavenie Aleternatvnych funckii
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_TIM4); //
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	2106      	movs	r1, #6
 8000cb4:	483c      	ldr	r0, [pc, #240]	; (8000da8 <pwm_initOutput+0x168>)
 8000cb6:	f7ff fb71 	bl	800039c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_TIM3); //
 8000cba:	2202      	movs	r2, #2
 8000cbc:	2107      	movs	r1, #7
 8000cbe:	483b      	ldr	r0, [pc, #236]	; (8000dac <pwm_initOutput+0x16c>)
 8000cc0:	f7ff fb6c 	bl	800039c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_TIM3); //
 8000cc4:	2202      	movs	r2, #2
 8000cc6:	2106      	movs	r1, #6
 8000cc8:	4838      	ldr	r0, [pc, #224]	; (8000dac <pwm_initOutput+0x16c>)
 8000cca:	f7ff fb67 	bl	800039c <GPIO_PinAFConfig>

	/* Compute the prescaler value */
	PrescalerValue = (uint16_t) 16; //160
 8000cce:	4b38      	ldr	r3, [pc, #224]	; (8000db0 <pwm_initOutput+0x170>)
 8000cd0:	2210      	movs	r2, #16
 8000cd2:	801a      	strh	r2, [r3, #0]

	// Dme deleno 50 lebo mme 50 Hz
	timerPeriodValue = (2000/300) - 1;
 8000cd4:	4b37      	ldr	r3, [pc, #220]	; (8000db4 <pwm_initOutput+0x174>)
 8000cd6:	2205      	movs	r2, #5
 8000cd8:	801a      	strh	r2, [r3, #0]
	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 3332;//1999
 8000cda:	4b37      	ldr	r3, [pc, #220]	; (8000db8 <pwm_initOutput+0x178>)
 8000cdc:	f640 5204 	movw	r2, #3332	; 0xd04
 8000ce0:	605a      	str	r2, [r3, #4]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue; //PrescalerValue;
 8000ce2:	4b33      	ldr	r3, [pc, #204]	; (8000db0 <pwm_initOutput+0x170>)
 8000ce4:	881a      	ldrh	r2, [r3, #0]
 8000ce6:	4b34      	ldr	r3, [pc, #208]	; (8000db8 <pwm_initOutput+0x178>)
 8000ce8:	801a      	strh	r2, [r3, #0]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000cea:	4b33      	ldr	r3, [pc, #204]	; (8000db8 <pwm_initOutput+0x178>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	811a      	strh	r2, [r3, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000cf0:	4b31      	ldr	r3, [pc, #196]	; (8000db8 <pwm_initOutput+0x178>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	805a      	strh	r2, [r3, #2]

	TIM_TimeBaseStructure1.TIM_Period =19999 ;//18500 //19999
 8000cf6:	4b31      	ldr	r3, [pc, #196]	; (8000dbc <pwm_initOutput+0x17c>)
 8000cf8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000cfc:	605a      	str	r2, [r3, #4]
    TIM_TimeBaseStructure1.TIM_Prescaler = PrescalerValue; //PrescalerValue;
 8000cfe:	4b2c      	ldr	r3, [pc, #176]	; (8000db0 <pwm_initOutput+0x170>)
 8000d00:	881a      	ldrh	r2, [r3, #0]
 8000d02:	4b2e      	ldr	r3, [pc, #184]	; (8000dbc <pwm_initOutput+0x17c>)
 8000d04:	801a      	strh	r2, [r3, #0]
    TIM_TimeBaseStructure1.TIM_ClockDivision = 0;
 8000d06:	4b2d      	ldr	r3, [pc, #180]	; (8000dbc <pwm_initOutput+0x17c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	811a      	strh	r2, [r3, #8]
    TIM_TimeBaseStructure1.TIM_CounterMode = TIM_CounterMode_Up;
 8000d0c:	4b2b      	ldr	r3, [pc, #172]	; (8000dbc <pwm_initOutput+0x17c>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	805a      	strh	r2, [r3, #2]

   /* Inicializcia Timerov */
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8000d12:	4929      	ldr	r1, [pc, #164]	; (8000db8 <pwm_initOutput+0x178>)
 8000d14:	482a      	ldr	r0, [pc, #168]	; (8000dc0 <pwm_initOutput+0x180>)
 8000d16:	f7ff fc9f 	bl	8000658 <TIM_TimeBaseInit>
	TIM_Cmd(TIM4, ENABLE);  //
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	4828      	ldr	r0, [pc, #160]	; (8000dc0 <pwm_initOutput+0x180>)
 8000d1e:	f7ff fd0d 	bl	800073c <TIM_Cmd>

	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure1);
 8000d22:	4926      	ldr	r1, [pc, #152]	; (8000dbc <pwm_initOutput+0x17c>)
 8000d24:	4827      	ldr	r0, [pc, #156]	; (8000dc4 <pwm_initOutput+0x184>)
 8000d26:	f7ff fc97 	bl	8000658 <TIM_TimeBaseInit>
	TIM_Cmd(TIM3, ENABLE);
 8000d2a:	2101      	movs	r1, #1
 8000d2c:	4825      	ldr	r0, [pc, #148]	; (8000dc4 <pwm_initOutput+0x184>)
 8000d2e:	f7ff fd05 	bl	800073c <TIM_Cmd>

	/* PWM1 Mode configuration: Channel1 */

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000d32:	4b25      	ldr	r3, [pc, #148]	; (8000dc8 <pwm_initOutput+0x188>)
 8000d34:	2260      	movs	r2, #96	; 0x60
 8000d36:	801a      	strh	r2, [r3, #0]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000d38:	4b23      	ldr	r3, [pc, #140]	; (8000dc8 <pwm_initOutput+0x188>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	805a      	strh	r2, [r3, #2]
	TIM_OCInitStructure.TIM_Pulse = 0;//1000 - 1
 8000d3e:	4b22      	ldr	r3, [pc, #136]	; (8000dc8 <pwm_initOutput+0x188>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	605a      	str	r2, [r3, #4]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000d44:	4b20      	ldr	r3, [pc, #128]	; (8000dc8 <pwm_initOutput+0x188>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	811a      	strh	r2, [r3, #8]

	/*Nastavenie Chanelov */
	TIM_OC1Init(TIM4, &TIM_OCInitStructure); //
 8000d4a:	491f      	ldr	r1, [pc, #124]	; (8000dc8 <pwm_initOutput+0x188>)
 8000d4c:	481c      	ldr	r0, [pc, #112]	; (8000dc0 <pwm_initOutput+0x180>)
 8000d4e:	f7ff fd15 	bl	800077c <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000d52:	2108      	movs	r1, #8
 8000d54:	481a      	ldr	r0, [pc, #104]	; (8000dc0 <pwm_initOutput+0x180>)
 8000d56:	f7ff fd97 	bl	8000888 <TIM_OC1PreloadConfig>

    TIM_OC1Init(TIM3, &TIM_OCInitStructure); //
 8000d5a:	491b      	ldr	r1, [pc, #108]	; (8000dc8 <pwm_initOutput+0x188>)
 8000d5c:	4819      	ldr	r0, [pc, #100]	; (8000dc4 <pwm_initOutput+0x184>)
 8000d5e:	f7ff fd0d 	bl	800077c <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8000d62:	2108      	movs	r1, #8
 8000d64:	4817      	ldr	r0, [pc, #92]	; (8000dc4 <pwm_initOutput+0x184>)
 8000d66:	f7ff fd8f 	bl	8000888 <TIM_OC1PreloadConfig>

    TIM_OC2Init(TIM3, &TIM_OCInitStructure); //
 8000d6a:	4917      	ldr	r1, [pc, #92]	; (8000dc8 <pwm_initOutput+0x188>)
 8000d6c:	4815      	ldr	r0, [pc, #84]	; (8000dc4 <pwm_initOutput+0x184>)
 8000d6e:	f7ff fd47 	bl	8000800 <TIM_OC2Init>
    TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8000d72:	2108      	movs	r1, #8
 8000d74:	4813      	ldr	r0, [pc, #76]	; (8000dc4 <pwm_initOutput+0x184>)
 8000d76:	f7ff fda3 	bl	80008c0 <TIM_OC2PreloadConfig>


    TIM_ARRPreloadConfig(TIM4, ENABLE);
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	4810      	ldr	r0, [pc, #64]	; (8000dc0 <pwm_initOutput+0x180>)
 8000d7e:	f7ff fcbd 	bl	80006fc <TIM_ARRPreloadConfig>
    TIM_ARRPreloadConfig(TIM3, ENABLE);
 8000d82:	2101      	movs	r1, #1
 8000d84:	480f      	ldr	r0, [pc, #60]	; (8000dc4 <pwm_initOutput+0x184>)
 8000d86:	f7ff fcb9 	bl	80006fc <TIM_ARRPreloadConfig>

	/* TIM4 enable counter */
	TIM_Cmd(TIM4, ENABLE);
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	480c      	ldr	r0, [pc, #48]	; (8000dc0 <pwm_initOutput+0x180>)
 8000d8e:	f7ff fcd5 	bl	800073c <TIM_Cmd>
	/* TIM5 enable counter */
	TIM_Cmd(TIM3, ENABLE);
 8000d92:	2101      	movs	r1, #1
 8000d94:	480b      	ldr	r0, [pc, #44]	; (8000dc4 <pwm_initOutput+0x184>)
 8000d96:	f7ff fcd1 	bl	800073c <TIM_Cmd>
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	200000ec 	.word	0x200000ec
 8000da4:	200000d8 	.word	0x200000d8
 8000da8:	40020400 	.word	0x40020400
 8000dac:	40020000 	.word	0x40020000
 8000db0:	200000a0 	.word	0x200000a0
 8000db4:	200000a2 	.word	0x200000a2
 8000db8:	200000cc 	.word	0x200000cc
 8000dbc:	200000c0 	.word	0x200000c0
 8000dc0:	40000800 	.word	0x40000800
 8000dc4:	40000400 	.word	0x40000400
 8000dc8:	200000e0 	.word	0x200000e0

08000dcc <nastavPero>:

/* Nastavenie hodnoty pre motor ktor ovlda motor */
void nastavPero(uint16_t value)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	80fb      	strh	r3, [r7, #6]
	TIM3->CCR1 =value;
 8000dd6:	4a04      	ldr	r2, [pc, #16]	; (8000de8 <nastavPero+0x1c>)
 8000dd8:	88fb      	ldrh	r3, [r7, #6]
 8000dda:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000ddc:	bf00      	nop
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	40000400 	.word	0x40000400

08000dec <nastavVelkyMotor>:

/* Nastavenie hodnoty pre vek  motor */
void nastavVelkyMotor(uint16_t value)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	80fb      	strh	r3, [r7, #6]
	TIM4->CCR1 =value;
 8000df6:	4a04      	ldr	r2, [pc, #16]	; (8000e08 <nastavVelkyMotor+0x1c>)
 8000df8:	88fb      	ldrh	r3, [r7, #6]
 8000dfa:	6353      	str	r3, [r2, #52]	; 0x34

}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bc80      	pop	{r7}
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	40000800 	.word	0x40000800

08000e0c <nastavMalyMotor>:

/* Nastavenie hodnoty pre maly motor */
void nastavMalyMotor(uint16_t value)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	80fb      	strh	r3, [r7, #6]
	TIM3->CCR2 =value;
 8000e16:	4a04      	ldr	r2, [pc, #16]	; (8000e28 <nastavMalyMotor+0x1c>)
 8000e18:	88fb      	ldrh	r3, [r7, #6]
 8000e1a:	6393      	str	r3, [r2, #56]	; 0x38

}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	40000400 	.word	0x40000400

08000e2c <initUSART2>:

uint16_t value = 0;


void initUSART2(void)   /// usart 1
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b088      	sub	sp, #32
 8000e30:	af00      	add	r7, sp, #0
  USART_InitTypeDef USART_InitStructure;
  NVIC_InitTypeDef NVIC_InitStructure;
  GPIO_InitTypeDef GPIO_InitStructure;

  /*Nastavenie hodn pre GPIOA  */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000e32:	2101      	movs	r1, #1
 8000e34:	2001      	movs	r0, #1
 8000e36:	f7ff fbd3 	bl	80005e0 <RCC_AHBPeriphClockCmd>
  /*Nastavienie hodn pre usart 2  */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000e40:	f7ff fbec 	bl	800061c <RCC_APB1PeriphClockCmd>


    /* Nastavenie Pinov pre Usart pre odoslavanie a prmanie */
    GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8000e44:	2207      	movs	r2, #7
 8000e46:	2102      	movs	r1, #2
 8000e48:	4824      	ldr	r0, [pc, #144]	; (8000edc <initUSART2+0xb0>)
 8000e4a:	f7ff faa7 	bl	800039c <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 8000e4e:	2207      	movs	r2, #7
 8000e50:	2103      	movs	r1, #3
 8000e52:	4822      	ldr	r0, [pc, #136]	; (8000edc <initUSART2+0xb0>)
 8000e54:	f7ff faa2 	bl	800039c <GPIO_PinAFConfig>

    /*Inicializcia GPIO */
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	727b      	strb	r3, [r7, #9]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000e60:	2300      	movs	r3, #0
 8000e62:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;   //  GPIO_Pin_10 | GPIO_Pin_9;
 8000e68:	230c      	movs	r3, #12
 8000e6a:	607b      	str	r3, [r7, #4]

    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	4619      	mov	r1, r3
 8000e70:	481a      	ldr	r0, [pc, #104]	; (8000edc <initUSART2+0xb0>)
 8000e72:	f7ff f9fd 	bl	8000270 <GPIO_Init>

    //usart configuration
    USART_InitStructure.USART_BaudRate = 9600;
 8000e76:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000e7a:	613b      	str	r3, [r7, #16]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000e80:	2300      	movs	r3, #0
 8000e82:	82fb      	strh	r3, [r7, #22]
    USART_InitStructure.USART_Parity = USART_Parity_No;
 8000e84:	2300      	movs	r3, #0
 8000e86:	833b      	strh	r3, [r7, #24]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	83bb      	strh	r3, [r7, #28]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000e8c:	230c      	movs	r3, #12
 8000e8e:	837b      	strh	r3, [r7, #26]
    USART_Init(USART2, &USART_InitStructure);   // usart 1
 8000e90:	f107 0310 	add.w	r3, r7, #16
 8000e94:	4619      	mov	r1, r3
 8000e96:	4812      	ldr	r0, [pc, #72]	; (8000ee0 <initUSART2+0xb4>)
 8000e98:	f7ff fd30 	bl	80008fc <USART_Init>


    //configuring interrupts

      NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 8000e9c:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000ea0:	f7ff f974 	bl	800018c <NVIC_PriorityGroupConfig>


      NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8000ea4:	2326      	movs	r3, #38	; 0x26
 8000ea6:	733b      	strb	r3, [r7, #12]
      NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	737b      	strb	r3, [r7, #13]
      NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000eac:	2300      	movs	r3, #0
 8000eae:	73bb      	strb	r3, [r7, #14]
      NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	73fb      	strb	r3, [r7, #15]
      NVIC_Init(&NVIC_InitStructure);
 8000eb4:	f107 030c 	add.w	r3, r7, #12
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff f979 	bl	80001b0 <NVIC_Init>
      //choosing which event should cause interrupt
      USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	f240 5125 	movw	r1, #1317	; 0x525
 8000ec4:	4806      	ldr	r0, [pc, #24]	; (8000ee0 <initUSART2+0xb4>)
 8000ec6:	f7ff fdfd 	bl	8000ac4 <USART_ITConfig>

      // Enable USART
      USART_Cmd(USART2, ENABLE);
 8000eca:	2101      	movs	r1, #1
 8000ecc:	4804      	ldr	r0, [pc, #16]	; (8000ee0 <initUSART2+0xb4>)
 8000ece:	f7ff fdc9 	bl	8000a64 <USART_Cmd>

}
 8000ed2:	bf00      	nop
 8000ed4:	3720      	adds	r7, #32
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40020000 	.word	0x40020000
 8000ee0:	40004400 	.word	0x40004400

08000ee4 <RegisterCallbackUART2>:

void (* gCallback1)(unsigned char) = 0;
void RegisterCallbackUART2(void *callback){
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
    gCallback1 = callback;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	4a03      	ldr	r2, [pc, #12]	; (8000efc <RegisterCallbackUART2+0x18>)
 8000ef0:	6013      	str	r3, [r2, #0]
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr
 8000efc:	200000a4 	.word	0x200000a4

08000f00 <USART2_IRQHandler>:
/*
 *  V tejto funkcii rieime prijatie pola v ktorom mme zakodovan  o ak pohyb sa jedn a ak su jeho parametre pre jednotliv motory
 *
 */
void USART2_IRQHandler(void)  //USART1_IRQHandler
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
    uint16_t pom = 0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	80fb      	strh	r3, [r7, #6]

        if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8000f0a:	f240 5125 	movw	r1, #1317	; 0x525
 8000f0e:	4819      	ldr	r0, [pc, #100]	; (8000f74 <USART2_IRQHandler+0x74>)
 8000f10:	f7ff fe20 	bl	8000b54 <USART_GetITStatus>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d028      	beq.n	8000f6c <USART2_IRQHandler+0x6c>
        {
            if (pocetik == 0){          // tato podmienka spravi, ze v pripade ze sa posiela novy prikaz (to je vtedy ked je pocetik = 0)
 8000f1a:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <USART2_IRQHandler+0x78>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d102      	bne.n	8000f28 <USART2_IRQHandler+0x28>
                retazicek[0] = '\0';    // tak vyresetuj vysledny retazec
 8000f22:	4b16      	ldr	r3, [pc, #88]	; (8000f7c <USART2_IRQHandler+0x7c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]
            }

            USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 8000f28:	f240 5125 	movw	r1, #1317	; 0x525
 8000f2c:	4811      	ldr	r0, [pc, #68]	; (8000f74 <USART2_IRQHandler+0x74>)
 8000f2e:	f7ff fe6b 	bl	8000c08 <USART_ClearITPendingBit>
            char znacicek = USART_ReceiveData(USART2);
 8000f32:	4810      	ldr	r0, [pc, #64]	; (8000f74 <USART2_IRQHandler+0x74>)
 8000f34:	f7ff fdb6 	bl	8000aa4 <USART_ReceiveData>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	717b      	strb	r3, [r7, #5]

            retazicek[pocetik++] = znacicek;    // tu sa pridavaju znaky do vysledneho retazca
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <USART2_IRQHandler+0x78>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	1c5a      	adds	r2, r3, #1
 8000f42:	490d      	ldr	r1, [pc, #52]	; (8000f78 <USART2_IRQHandler+0x78>)
 8000f44:	600a      	str	r2, [r1, #0]
 8000f46:	490d      	ldr	r1, [pc, #52]	; (8000f7c <USART2_IRQHandler+0x7c>)
 8000f48:	797a      	ldrb	r2, [r7, #5]
 8000f4a:	54ca      	strb	r2, [r1, r3]

            if(znacicek == '\n'){       // tato podmienka spravi, ze ak zachyti znak enter, tak resetne premennu pocetik - teda
 8000f4c:	797b      	ldrb	r3, [r7, #5]
 8000f4e:	2b0a      	cmp	r3, #10
 8000f50:	d10c      	bne.n	8000f6c <USART2_IRQHandler+0x6c>
                pocetik = 0;           // to je koniec prikazu a ked pride dalsi prikaz tak ho uz uklada nanovo
 8000f52:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <USART2_IRQHandler+0x78>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
                if (gCallback1)
 8000f58:	4b09      	ldr	r3, [pc, #36]	; (8000f80 <USART2_IRQHandler+0x80>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d005      	beq.n	8000f6c <USART2_IRQHandler+0x6c>
                 {
                    gCallback1(retazicek);
 8000f60:	4b07      	ldr	r3, [pc, #28]	; (8000f80 <USART2_IRQHandler+0x80>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a05      	ldr	r2, [pc, #20]	; (8000f7c <USART2_IRQHandler+0x7c>)
 8000f66:	b2d2      	uxtb	r2, r2
 8000f68:	4610      	mov	r0, r2
 8000f6a:	4798      	blx	r3



        }

}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40004400 	.word	0x40004400
 8000f78:	200000a8 	.word	0x200000a8
 8000f7c:	2000016c 	.word	0x2000016c
 8000f80:	200000a4 	.word	0x200000a4

08000f84 <vykresli>:
uint16_t pole[50];
int i=0;

/* V tejto funkcii rieime spracovanie udajov zo G-kodu a poda toho vygenerujem PWM pre motory */

void vykresli(char hodnota[]){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	 if(retazicek[0]=='L')
 8000f8c:	4b7e      	ldr	r3, [pc, #504]	; (8001188 <vykresli+0x204>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b4c      	cmp	r3, #76	; 0x4c
 8000f92:	d178      	bne.n	8001086 <vykresli+0x102>
	 {
	      if(retazicek[3]=='0')   // Nastav pero na pisanie
 8000f94:	4b7c      	ldr	r3, [pc, #496]	; (8001188 <vykresli+0x204>)
 8000f96:	78db      	ldrb	r3, [r3, #3]
 8000f98:	2b30      	cmp	r3, #48	; 0x30
 8000f9a:	d13a      	bne.n	8001012 <vykresli+0x8e>
	                	  {
	                		  nastavPero(1100); // hodnota pre zlozenie pera
 8000f9c:	f240 404c 	movw	r0, #1100	; 0x44c
 8000fa0:	f7ff ff14 	bl	8000dcc <nastavPero>

	                		//  pockaj();

	                		  hodnotaPWM1[0]=retazicek[5];
 8000fa4:	4b78      	ldr	r3, [pc, #480]	; (8001188 <vykresli+0x204>)
 8000fa6:	795a      	ldrb	r2, [r3, #5]
 8000fa8:	4b78      	ldr	r3, [pc, #480]	; (800118c <vykresli+0x208>)
 8000faa:	701a      	strb	r2, [r3, #0]
	                		  hodnotaPWM1[1]=retazicek[6];
 8000fac:	4b76      	ldr	r3, [pc, #472]	; (8001188 <vykresli+0x204>)
 8000fae:	799a      	ldrb	r2, [r3, #6]
 8000fb0:	4b76      	ldr	r3, [pc, #472]	; (800118c <vykresli+0x208>)
 8000fb2:	705a      	strb	r2, [r3, #1]
	                		  hodnotaPWM1[2]=retazicek[7];
 8000fb4:	4b74      	ldr	r3, [pc, #464]	; (8001188 <vykresli+0x204>)
 8000fb6:	79da      	ldrb	r2, [r3, #7]
 8000fb8:	4b74      	ldr	r3, [pc, #464]	; (800118c <vykresli+0x208>)
 8000fba:	709a      	strb	r2, [r3, #2]
	                		  hodnotaPWM1[3]=retazicek[8];
 8000fbc:	4b72      	ldr	r3, [pc, #456]	; (8001188 <vykresli+0x204>)
 8000fbe:	7a1a      	ldrb	r2, [r3, #8]
 8000fc0:	4b72      	ldr	r3, [pc, #456]	; (800118c <vykresli+0x208>)
 8000fc2:	70da      	strb	r2, [r3, #3]

	                		  hodnotaPWM2[0]=retazicek[10];
 8000fc4:	4b70      	ldr	r3, [pc, #448]	; (8001188 <vykresli+0x204>)
 8000fc6:	7a9a      	ldrb	r2, [r3, #10]
 8000fc8:	4b71      	ldr	r3, [pc, #452]	; (8001190 <vykresli+0x20c>)
 8000fca:	701a      	strb	r2, [r3, #0]
	                		  hodnotaPWM2[1]=retazicek[11];
 8000fcc:	4b6e      	ldr	r3, [pc, #440]	; (8001188 <vykresli+0x204>)
 8000fce:	7ada      	ldrb	r2, [r3, #11]
 8000fd0:	4b6f      	ldr	r3, [pc, #444]	; (8001190 <vykresli+0x20c>)
 8000fd2:	705a      	strb	r2, [r3, #1]
	                		  hodnotaPWM2[2]=retazicek[12];
 8000fd4:	4b6c      	ldr	r3, [pc, #432]	; (8001188 <vykresli+0x204>)
 8000fd6:	7b1a      	ldrb	r2, [r3, #12]
 8000fd8:	4b6d      	ldr	r3, [pc, #436]	; (8001190 <vykresli+0x20c>)
 8000fda:	709a      	strb	r2, [r3, #2]
	                		  hodnotaPWM2[3]=retazicek[13];
 8000fdc:	4b6a      	ldr	r3, [pc, #424]	; (8001188 <vykresli+0x204>)
 8000fde:	7b5a      	ldrb	r2, [r3, #13]
 8000fe0:	4b6b      	ldr	r3, [pc, #428]	; (8001190 <vykresli+0x20c>)
 8000fe2:	70da      	strb	r2, [r3, #3]

	                		  sscanf(hodnotaPWM1,"%d",&hVelkyMotor);
 8000fe4:	4a6b      	ldr	r2, [pc, #428]	; (8001194 <vykresli+0x210>)
 8000fe6:	496c      	ldr	r1, [pc, #432]	; (8001198 <vykresli+0x214>)
 8000fe8:	4868      	ldr	r0, [pc, #416]	; (800118c <vykresli+0x208>)
 8000fea:	f000 fa2d 	bl	8001448 <siscanf>
	                		  sscanf(hodnotaPWM2,"%d",&hMalyMotor);
 8000fee:	4a6b      	ldr	r2, [pc, #428]	; (800119c <vykresli+0x218>)
 8000ff0:	4969      	ldr	r1, [pc, #420]	; (8001198 <vykresli+0x214>)
 8000ff2:	4867      	ldr	r0, [pc, #412]	; (8001190 <vykresli+0x20c>)
 8000ff4:	f000 fa28 	bl	8001448 <siscanf>

	                		  nastavVelkyMotor(hVelkyMotor);
 8000ff8:	4b66      	ldr	r3, [pc, #408]	; (8001194 <vykresli+0x210>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fef4 	bl	8000dec <nastavVelkyMotor>
	                		  nastavMalyMotor(hMalyMotor);
 8001004:	4b65      	ldr	r3, [pc, #404]	; (800119c <vykresli+0x218>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	b29b      	uxth	r3, r3
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fefe 	bl	8000e0c <nastavMalyMotor>
 8001010:	e039      	b.n	8001086 <vykresli+0x102>


	                	  }
	                	  else   // Zodvihni pero
	                	  {
	                		  nastavPero(1700); // hodnota pre zdvyhnutie pera
 8001012:	f240 60a4 	movw	r0, #1700	; 0x6a4
 8001016:	f7ff fed9 	bl	8000dcc <nastavPero>
	                	//	  pockaj();
	                		  hodnotaPWM1[0]=retazicek[5];
 800101a:	4b5b      	ldr	r3, [pc, #364]	; (8001188 <vykresli+0x204>)
 800101c:	795a      	ldrb	r2, [r3, #5]
 800101e:	4b5b      	ldr	r3, [pc, #364]	; (800118c <vykresli+0x208>)
 8001020:	701a      	strb	r2, [r3, #0]
	                		  hodnotaPWM1[1]=retazicek[6];
 8001022:	4b59      	ldr	r3, [pc, #356]	; (8001188 <vykresli+0x204>)
 8001024:	799a      	ldrb	r2, [r3, #6]
 8001026:	4b59      	ldr	r3, [pc, #356]	; (800118c <vykresli+0x208>)
 8001028:	705a      	strb	r2, [r3, #1]
	                		  hodnotaPWM1[2]=retazicek[7];
 800102a:	4b57      	ldr	r3, [pc, #348]	; (8001188 <vykresli+0x204>)
 800102c:	79da      	ldrb	r2, [r3, #7]
 800102e:	4b57      	ldr	r3, [pc, #348]	; (800118c <vykresli+0x208>)
 8001030:	709a      	strb	r2, [r3, #2]
	                		  hodnotaPWM1[3]=retazicek[8];
 8001032:	4b55      	ldr	r3, [pc, #340]	; (8001188 <vykresli+0x204>)
 8001034:	7a1a      	ldrb	r2, [r3, #8]
 8001036:	4b55      	ldr	r3, [pc, #340]	; (800118c <vykresli+0x208>)
 8001038:	70da      	strb	r2, [r3, #3]

							  hodnotaPWM2[0]=retazicek[10];
 800103a:	4b53      	ldr	r3, [pc, #332]	; (8001188 <vykresli+0x204>)
 800103c:	7a9a      	ldrb	r2, [r3, #10]
 800103e:	4b54      	ldr	r3, [pc, #336]	; (8001190 <vykresli+0x20c>)
 8001040:	701a      	strb	r2, [r3, #0]
							  hodnotaPWM2[1]=retazicek[11];
 8001042:	4b51      	ldr	r3, [pc, #324]	; (8001188 <vykresli+0x204>)
 8001044:	7ada      	ldrb	r2, [r3, #11]
 8001046:	4b52      	ldr	r3, [pc, #328]	; (8001190 <vykresli+0x20c>)
 8001048:	705a      	strb	r2, [r3, #1]
							  hodnotaPWM2[2]=retazicek[12];
 800104a:	4b4f      	ldr	r3, [pc, #316]	; (8001188 <vykresli+0x204>)
 800104c:	7b1a      	ldrb	r2, [r3, #12]
 800104e:	4b50      	ldr	r3, [pc, #320]	; (8001190 <vykresli+0x20c>)
 8001050:	709a      	strb	r2, [r3, #2]
							  hodnotaPWM2[3]=retazicek[13];
 8001052:	4b4d      	ldr	r3, [pc, #308]	; (8001188 <vykresli+0x204>)
 8001054:	7b5a      	ldrb	r2, [r3, #13]
 8001056:	4b4e      	ldr	r3, [pc, #312]	; (8001190 <vykresli+0x20c>)
 8001058:	70da      	strb	r2, [r3, #3]

	                		  sscanf(hodnotaPWM1,"%d",&hVelkyMotor);
 800105a:	4a4e      	ldr	r2, [pc, #312]	; (8001194 <vykresli+0x210>)
 800105c:	494e      	ldr	r1, [pc, #312]	; (8001198 <vykresli+0x214>)
 800105e:	484b      	ldr	r0, [pc, #300]	; (800118c <vykresli+0x208>)
 8001060:	f000 f9f2 	bl	8001448 <siscanf>
	                		  sscanf(hodnotaPWM2,"%d",&hMalyMotor);
 8001064:	4a4d      	ldr	r2, [pc, #308]	; (800119c <vykresli+0x218>)
 8001066:	494c      	ldr	r1, [pc, #304]	; (8001198 <vykresli+0x214>)
 8001068:	4849      	ldr	r0, [pc, #292]	; (8001190 <vykresli+0x20c>)
 800106a:	f000 f9ed 	bl	8001448 <siscanf>

	                		  nastavVelkyMotor(hVelkyMotor);
 800106e:	4b49      	ldr	r3, [pc, #292]	; (8001194 <vykresli+0x210>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	b29b      	uxth	r3, r3
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff feb9 	bl	8000dec <nastavVelkyMotor>
	                		  nastavMalyMotor(hMalyMotor);
 800107a:	4b48      	ldr	r3, [pc, #288]	; (800119c <vykresli+0x218>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	b29b      	uxth	r3, r3
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fec3 	bl	8000e0c <nastavMalyMotor>
	                  	  }
	                  }
	 if(retazicek[0]=='K')
 8001086:	4b40      	ldr	r3, [pc, #256]	; (8001188 <vykresli+0x204>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2b4b      	cmp	r3, #75	; 0x4b
 800108c:	d178      	bne.n	8001180 <vykresli+0x1fc>
	                  {
                           if (retazicek[7]=='0')
 800108e:	4b3e      	ldr	r3, [pc, #248]	; (8001188 <vykresli+0x204>)
 8001090:	79db      	ldrb	r3, [r3, #7]
 8001092:	2b30      	cmp	r3, #48	; 0x30
 8001094:	d13a      	bne.n	800110c <vykresli+0x188>
                           {
	                	  	   nastavPero(1100); // hodnota pre zlozenie pera
 8001096:	f240 404c 	movw	r0, #1100	; 0x44c
 800109a:	f7ff fe97 	bl	8000dcc <nastavPero>


	                	  	    hodnotaPWM1[0]=retazicek[9];
 800109e:	4b3a      	ldr	r3, [pc, #232]	; (8001188 <vykresli+0x204>)
 80010a0:	7a5a      	ldrb	r2, [r3, #9]
 80010a2:	4b3a      	ldr	r3, [pc, #232]	; (800118c <vykresli+0x208>)
 80010a4:	701a      	strb	r2, [r3, #0]
	                	  	    hodnotaPWM1[1]=retazicek[10];
 80010a6:	4b38      	ldr	r3, [pc, #224]	; (8001188 <vykresli+0x204>)
 80010a8:	7a9a      	ldrb	r2, [r3, #10]
 80010aa:	4b38      	ldr	r3, [pc, #224]	; (800118c <vykresli+0x208>)
 80010ac:	705a      	strb	r2, [r3, #1]
	                	  	    hodnotaPWM1[2]=retazicek[11];
 80010ae:	4b36      	ldr	r3, [pc, #216]	; (8001188 <vykresli+0x204>)
 80010b0:	7ada      	ldrb	r2, [r3, #11]
 80010b2:	4b36      	ldr	r3, [pc, #216]	; (800118c <vykresli+0x208>)
 80010b4:	709a      	strb	r2, [r3, #2]
	                	  	    hodnotaPWM1[3]=retazicek[12];
 80010b6:	4b34      	ldr	r3, [pc, #208]	; (8001188 <vykresli+0x204>)
 80010b8:	7b1a      	ldrb	r2, [r3, #12]
 80010ba:	4b34      	ldr	r3, [pc, #208]	; (800118c <vykresli+0x208>)
 80010bc:	70da      	strb	r2, [r3, #3]

	                	  	    hodnotaPWM2[0]=retazicek[14];
 80010be:	4b32      	ldr	r3, [pc, #200]	; (8001188 <vykresli+0x204>)
 80010c0:	7b9a      	ldrb	r2, [r3, #14]
 80010c2:	4b33      	ldr	r3, [pc, #204]	; (8001190 <vykresli+0x20c>)
 80010c4:	701a      	strb	r2, [r3, #0]
	                	  	    hodnotaPWM2[1]=retazicek[15];
 80010c6:	4b30      	ldr	r3, [pc, #192]	; (8001188 <vykresli+0x204>)
 80010c8:	7bda      	ldrb	r2, [r3, #15]
 80010ca:	4b31      	ldr	r3, [pc, #196]	; (8001190 <vykresli+0x20c>)
 80010cc:	705a      	strb	r2, [r3, #1]
	                	  	    hodnotaPWM2[2]=retazicek[16];
 80010ce:	4b2e      	ldr	r3, [pc, #184]	; (8001188 <vykresli+0x204>)
 80010d0:	7c1a      	ldrb	r2, [r3, #16]
 80010d2:	4b2f      	ldr	r3, [pc, #188]	; (8001190 <vykresli+0x20c>)
 80010d4:	709a      	strb	r2, [r3, #2]
	                	  	    hodnotaPWM2[3 ]=retazicek[17];
 80010d6:	4b2c      	ldr	r3, [pc, #176]	; (8001188 <vykresli+0x204>)
 80010d8:	7c5a      	ldrb	r2, [r3, #17]
 80010da:	4b2d      	ldr	r3, [pc, #180]	; (8001190 <vykresli+0x20c>)
 80010dc:	70da      	strb	r2, [r3, #3]

	                	  	   sscanf(hodnotaPWM1,"%d",&hVelkyMotor);
 80010de:	4a2d      	ldr	r2, [pc, #180]	; (8001194 <vykresli+0x210>)
 80010e0:	492d      	ldr	r1, [pc, #180]	; (8001198 <vykresli+0x214>)
 80010e2:	482a      	ldr	r0, [pc, #168]	; (800118c <vykresli+0x208>)
 80010e4:	f000 f9b0 	bl	8001448 <siscanf>
	                	  	   sscanf(hodnotaPWM2,"%d",&hMalyMotor);
 80010e8:	4a2c      	ldr	r2, [pc, #176]	; (800119c <vykresli+0x218>)
 80010ea:	492b      	ldr	r1, [pc, #172]	; (8001198 <vykresli+0x214>)
 80010ec:	4828      	ldr	r0, [pc, #160]	; (8001190 <vykresli+0x20c>)
 80010ee:	f000 f9ab 	bl	8001448 <siscanf>

	                	  	   nastavVelkyMotor(hVelkyMotor);
 80010f2:	4b28      	ldr	r3, [pc, #160]	; (8001194 <vykresli+0x210>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fe77 	bl	8000dec <nastavVelkyMotor>
	                	  	   nastavMalyMotor(hMalyMotor);
 80010fe:	4b27      	ldr	r3, [pc, #156]	; (800119c <vykresli+0x218>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	b29b      	uxth	r3, r3
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff fe81 	bl	8000e0c <nastavMalyMotor>




	                  }
}
 800110a:	e039      	b.n	8001180 <vykresli+0x1fc>
	                	  	   nastavVelkyMotor(hVelkyMotor);
	                	  	   nastavMalyMotor(hMalyMotor);
                           }
                           else
                           {
                        	   nastavPero(1700); // hodnota zdvihnutie zlozenie pera
 800110c:	f240 60a4 	movw	r0, #1700	; 0x6a4
 8001110:	f7ff fe5c 	bl	8000dcc <nastavPero>


								hodnotaPWM1[0]=retazicek[9];
 8001114:	4b1c      	ldr	r3, [pc, #112]	; (8001188 <vykresli+0x204>)
 8001116:	7a5a      	ldrb	r2, [r3, #9]
 8001118:	4b1c      	ldr	r3, [pc, #112]	; (800118c <vykresli+0x208>)
 800111a:	701a      	strb	r2, [r3, #0]
								hodnotaPWM1[1]=retazicek[10];
 800111c:	4b1a      	ldr	r3, [pc, #104]	; (8001188 <vykresli+0x204>)
 800111e:	7a9a      	ldrb	r2, [r3, #10]
 8001120:	4b1a      	ldr	r3, [pc, #104]	; (800118c <vykresli+0x208>)
 8001122:	705a      	strb	r2, [r3, #1]
								hodnotaPWM1[2]=retazicek[11];
 8001124:	4b18      	ldr	r3, [pc, #96]	; (8001188 <vykresli+0x204>)
 8001126:	7ada      	ldrb	r2, [r3, #11]
 8001128:	4b18      	ldr	r3, [pc, #96]	; (800118c <vykresli+0x208>)
 800112a:	709a      	strb	r2, [r3, #2]
								hodnotaPWM1[3]=retazicek[12];
 800112c:	4b16      	ldr	r3, [pc, #88]	; (8001188 <vykresli+0x204>)
 800112e:	7b1a      	ldrb	r2, [r3, #12]
 8001130:	4b16      	ldr	r3, [pc, #88]	; (800118c <vykresli+0x208>)
 8001132:	70da      	strb	r2, [r3, #3]

								hodnotaPWM2[0]=retazicek[14];
 8001134:	4b14      	ldr	r3, [pc, #80]	; (8001188 <vykresli+0x204>)
 8001136:	7b9a      	ldrb	r2, [r3, #14]
 8001138:	4b15      	ldr	r3, [pc, #84]	; (8001190 <vykresli+0x20c>)
 800113a:	701a      	strb	r2, [r3, #0]
								hodnotaPWM2[1]=retazicek[15];
 800113c:	4b12      	ldr	r3, [pc, #72]	; (8001188 <vykresli+0x204>)
 800113e:	7bda      	ldrb	r2, [r3, #15]
 8001140:	4b13      	ldr	r3, [pc, #76]	; (8001190 <vykresli+0x20c>)
 8001142:	705a      	strb	r2, [r3, #1]
								hodnotaPWM2[2]=retazicek[16];
 8001144:	4b10      	ldr	r3, [pc, #64]	; (8001188 <vykresli+0x204>)
 8001146:	7c1a      	ldrb	r2, [r3, #16]
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <vykresli+0x20c>)
 800114a:	709a      	strb	r2, [r3, #2]
								hodnotaPWM2[3 ]=retazicek[17];
 800114c:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <vykresli+0x204>)
 800114e:	7c5a      	ldrb	r2, [r3, #17]
 8001150:	4b0f      	ldr	r3, [pc, #60]	; (8001190 <vykresli+0x20c>)
 8001152:	70da      	strb	r2, [r3, #3]

							   sscanf(hodnotaPWM1,"%d",&hVelkyMotor);
 8001154:	4a0f      	ldr	r2, [pc, #60]	; (8001194 <vykresli+0x210>)
 8001156:	4910      	ldr	r1, [pc, #64]	; (8001198 <vykresli+0x214>)
 8001158:	480c      	ldr	r0, [pc, #48]	; (800118c <vykresli+0x208>)
 800115a:	f000 f975 	bl	8001448 <siscanf>
							   sscanf(hodnotaPWM2,"%d",&hMalyMotor);
 800115e:	4a0f      	ldr	r2, [pc, #60]	; (800119c <vykresli+0x218>)
 8001160:	490d      	ldr	r1, [pc, #52]	; (8001198 <vykresli+0x214>)
 8001162:	480b      	ldr	r0, [pc, #44]	; (8001190 <vykresli+0x20c>)
 8001164:	f000 f970 	bl	8001448 <siscanf>

							   nastavVelkyMotor(hVelkyMotor);
 8001168:	4b0a      	ldr	r3, [pc, #40]	; (8001194 <vykresli+0x210>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	b29b      	uxth	r3, r3
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fe3c 	bl	8000dec <nastavVelkyMotor>
							   nastavMalyMotor(hMalyMotor);
 8001174:	4b09      	ldr	r3, [pc, #36]	; (800119c <vykresli+0x218>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	b29b      	uxth	r3, r3
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff fe46 	bl	8000e0c <nastavMalyMotor>




	                  }
}
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	2000016c 	.word	0x2000016c
 800118c:	20000168 	.word	0x20000168
 8001190:	2000018c 	.word	0x2000018c
 8001194:	200000b0 	.word	0x200000b0
 8001198:	08001fc8 	.word	0x08001fc8
 800119c:	200000ac 	.word	0x200000ac

080011a0 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
  int i = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	607b      	str	r3, [r7, #4]
  */

  /* TODO - Add your application code here */


  initUSART2();
 80011aa:	f7ff fe3f 	bl	8000e2c <initUSART2>
  pwm_initOutput();
 80011ae:	f7ff fd47 	bl	8000c40 <pwm_initOutput>
	  	  {
	  	    TIM3->CCR2=2100;   //2100 pre maly motor // 215 pre velky motor
	  	  }
*/

	RegisterCallbackUART2(vykresli);
 80011b2:	4803      	ldr	r0, [pc, #12]	; (80011c0 <main+0x20>)
 80011b4:	f7ff fe96 	bl	8000ee4 <RegisterCallbackUART2>

	i++;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3301      	adds	r3, #1
 80011bc:	607b      	str	r3, [r7, #4]
  }
 80011be:	e7f8      	b.n	80011b2 <main+0x12>
 80011c0:	08000f85 	.word	0x08000f85

080011c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80011c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011fc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80011c8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80011ca:	e003      	b.n	80011d4 <LoopCopyDataInit>

080011cc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80011cc:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80011ce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80011d0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80011d2:	3104      	adds	r1, #4

080011d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80011d4:	480b      	ldr	r0, [pc, #44]	; (8001204 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80011d6:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80011d8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80011da:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80011dc:	d3f6      	bcc.n	80011cc <CopyDataInit>
  ldr r2, =_sbss
 80011de:	4a0b      	ldr	r2, [pc, #44]	; (800120c <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80011e0:	e002      	b.n	80011e8 <LoopFillZerobss>

080011e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80011e2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80011e4:	f842 3b04 	str.w	r3, [r2], #4

080011e8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80011e8:	4b09      	ldr	r3, [pc, #36]	; (8001210 <LoopFillZerobss+0x28>)
  cmp r2, r3
 80011ea:	429a      	cmp	r2, r3
  bcc FillZerobss
 80011ec:	d3f9      	bcc.n	80011e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80011ee:	f000 f841 	bl	8001274 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011f2:	f000 f903 	bl	80013fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011f6:	f7ff ffd3 	bl	80011a0 <main>
  bx lr
 80011fa:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80011fc:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8001200:	08002164 	.word	0x08002164
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8001204:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001208:	20000084 	.word	0x20000084
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 800120c:	20000084 	.word	0x20000084
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8001210:	20000194 	.word	0x20000194

08001214 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001214:	e7fe      	b.n	8001214 <ADC1_IRQHandler>
	...

08001218 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr

08001224 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8001228:	e7fe      	b.n	8001228 <HardFault_Handler+0x4>
 800122a:	bf00      	nop

0800122c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001230:	e7fe      	b.n	8001230 <MemManage_Handler+0x4>
 8001232:	bf00      	nop

08001234 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8001238:	e7fe      	b.n	8001238 <BusFault_Handler+0x4>
 800123a:	bf00      	nop

0800123c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8001240:	e7fe      	b.n	8001240 <UsageFault_Handler+0x4>
 8001242:	bf00      	nop

08001244 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
}
 8001248:	bf00      	nop
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr

08001250 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr

0800125c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr

08001268 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 800126c:	bf00      	nop
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001278:	4a15      	ldr	r2, [pc, #84]	; (80012d0 <SystemInit+0x5c>)
 800127a:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <SystemInit+0x5c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001282:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8001284:	4912      	ldr	r1, [pc, #72]	; (80012d0 <SystemInit+0x5c>)
 8001286:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <SystemInit+0x5c>)
 8001288:	689a      	ldr	r2, [r3, #8]
 800128a:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <SystemInit+0x60>)
 800128c:	4013      	ands	r3, r2
 800128e:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001290:	4a0f      	ldr	r2, [pc, #60]	; (80012d0 <SystemInit+0x5c>)
 8001292:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <SystemInit+0x5c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800129a:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 800129e:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80012a0:	4a0b      	ldr	r2, [pc, #44]	; (80012d0 <SystemInit+0x5c>)
 80012a2:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <SystemInit+0x5c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012aa:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80012ac:	4a08      	ldr	r2, [pc, #32]	; (80012d0 <SystemInit+0x5c>)
 80012ae:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <SystemInit+0x5c>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80012b6:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80012b8:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <SystemInit+0x5c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80012be:	f000 f80d 	bl	80012dc <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80012c2:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <SystemInit+0x64>)
 80012c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012c8:	609a      	str	r2, [r3, #8]
#endif
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40023800 	.word	0x40023800
 80012d4:	88ffc00c 	.word	0x88ffc00c
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	607b      	str	r3, [r7, #4]
 80012e6:	2300      	movs	r3, #0
 80012e8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80012ea:	4a41      	ldr	r2, [pc, #260]	; (80013f0 <SetSysClock+0x114>)
 80012ec:	4b40      	ldr	r3, [pc, #256]	; (80013f0 <SetSysClock+0x114>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012f4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80012f6:	4b3e      	ldr	r3, [pc, #248]	; (80013f0 <SetSysClock+0x114>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fe:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3301      	adds	r3, #1
 8001304:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d103      	bne.n	8001314 <SetSysClock+0x38>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001312:	d1f0      	bne.n	80012f6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001314:	4b36      	ldr	r3, [pc, #216]	; (80013f0 <SetSysClock+0x114>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d002      	beq.n	8001326 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001320:	2301      	movs	r3, #1
 8001322:	603b      	str	r3, [r7, #0]
 8001324:	e001      	b.n	800132a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001326:	2300      	movs	r3, #0
 8001328:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d15a      	bne.n	80013e6 <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8001330:	4a30      	ldr	r2, [pc, #192]	; (80013f4 <SetSysClock+0x118>)
 8001332:	4b30      	ldr	r3, [pc, #192]	; (80013f4 <SetSysClock+0x118>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f043 0304 	orr.w	r3, r3, #4
 800133a:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 800133c:	4a2d      	ldr	r2, [pc, #180]	; (80013f4 <SetSysClock+0x118>)
 800133e:	4b2d      	ldr	r3, [pc, #180]	; (80013f4 <SetSysClock+0x118>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f043 0302 	orr.w	r3, r3, #2
 8001346:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8001348:	4a2a      	ldr	r2, [pc, #168]	; (80013f4 <SetSysClock+0x118>)
 800134a:	4b2a      	ldr	r3, [pc, #168]	; (80013f4 <SetSysClock+0x118>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f043 0301 	orr.w	r3, r3, #1
 8001352:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001354:	4a26      	ldr	r2, [pc, #152]	; (80013f0 <SetSysClock+0x114>)
 8001356:	4b26      	ldr	r3, [pc, #152]	; (80013f0 <SetSysClock+0x114>)
 8001358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800135e:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8001360:	4b25      	ldr	r3, [pc, #148]	; (80013f8 <SetSysClock+0x11c>)
 8001362:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001366:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8001368:	bf00      	nop
 800136a:	4b23      	ldr	r3, [pc, #140]	; (80013f8 <SetSysClock+0x11c>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f003 0310 	and.w	r3, r3, #16
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1f9      	bne.n	800136a <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001376:	4a1e      	ldr	r2, [pc, #120]	; (80013f0 <SetSysClock+0x114>)
 8001378:	4b1d      	ldr	r3, [pc, #116]	; (80013f0 <SetSysClock+0x114>)
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800137e:	4a1c      	ldr	r2, [pc, #112]	; (80013f0 <SetSysClock+0x114>)
 8001380:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <SetSysClock+0x114>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8001386:	4a1a      	ldr	r2, [pc, #104]	; (80013f0 <SetSysClock+0x114>)
 8001388:	4b19      	ldr	r3, [pc, #100]	; (80013f0 <SetSysClock+0x114>)
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 800138e:	4a18      	ldr	r2, [pc, #96]	; (80013f0 <SetSysClock+0x114>)
 8001390:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <SetSysClock+0x114>)
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001398:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 800139a:	4a15      	ldr	r2, [pc, #84]	; (80013f0 <SetSysClock+0x114>)
 800139c:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <SetSysClock+0x114>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 80013a4:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80013a6:	4a12      	ldr	r2, [pc, #72]	; (80013f0 <SetSysClock+0x114>)
 80013a8:	4b11      	ldr	r3, [pc, #68]	; (80013f0 <SetSysClock+0x114>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013b0:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80013b2:	bf00      	nop
 80013b4:	4b0e      	ldr	r3, [pc, #56]	; (80013f0 <SetSysClock+0x114>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0f9      	beq.n	80013b4 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80013c0:	4a0b      	ldr	r2, [pc, #44]	; (80013f0 <SetSysClock+0x114>)
 80013c2:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <SetSysClock+0x114>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f023 0303 	bic.w	r3, r3, #3
 80013ca:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80013cc:	4a08      	ldr	r2, [pc, #32]	; (80013f0 <SetSysClock+0x114>)
 80013ce:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <SetSysClock+0x114>)
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f043 0303 	orr.w	r3, r3, #3
 80013d6:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80013d8:	bf00      	nop
 80013da:	4b05      	ldr	r3, [pc, #20]	; (80013f0 <SetSysClock+0x114>)
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	f003 030c 	and.w	r3, r3, #12
 80013e2:	2b0c      	cmp	r3, #12
 80013e4:	d1f9      	bne.n	80013da <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40023c00 	.word	0x40023c00
 80013f8:	40007000 	.word	0x40007000

080013fc <__libc_init_array>:
 80013fc:	4b0e      	ldr	r3, [pc, #56]	; (8001438 <__libc_init_array+0x3c>)
 80013fe:	b570      	push	{r4, r5, r6, lr}
 8001400:	461e      	mov	r6, r3
 8001402:	4c0e      	ldr	r4, [pc, #56]	; (800143c <__libc_init_array+0x40>)
 8001404:	2500      	movs	r5, #0
 8001406:	1ae4      	subs	r4, r4, r3
 8001408:	10a4      	asrs	r4, r4, #2
 800140a:	42a5      	cmp	r5, r4
 800140c:	d004      	beq.n	8001418 <__libc_init_array+0x1c>
 800140e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001412:	4798      	blx	r3
 8001414:	3501      	adds	r5, #1
 8001416:	e7f8      	b.n	800140a <__libc_init_array+0xe>
 8001418:	f000 fdca 	bl	8001fb0 <_init>
 800141c:	4b08      	ldr	r3, [pc, #32]	; (8001440 <__libc_init_array+0x44>)
 800141e:	4c09      	ldr	r4, [pc, #36]	; (8001444 <__libc_init_array+0x48>)
 8001420:	461e      	mov	r6, r3
 8001422:	1ae4      	subs	r4, r4, r3
 8001424:	10a4      	asrs	r4, r4, #2
 8001426:	2500      	movs	r5, #0
 8001428:	42a5      	cmp	r5, r4
 800142a:	d004      	beq.n	8001436 <__libc_init_array+0x3a>
 800142c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001430:	4798      	blx	r3
 8001432:	3501      	adds	r5, #1
 8001434:	e7f8      	b.n	8001428 <__libc_init_array+0x2c>
 8001436:	bd70      	pop	{r4, r5, r6, pc}
 8001438:	0800215c 	.word	0x0800215c
 800143c:	0800215c 	.word	0x0800215c
 8001440:	0800215c 	.word	0x0800215c
 8001444:	08002160 	.word	0x08002160

08001448 <siscanf>:
 8001448:	b40e      	push	{r1, r2, r3}
 800144a:	b530      	push	{r4, r5, lr}
 800144c:	b09c      	sub	sp, #112	; 0x70
 800144e:	ac1f      	add	r4, sp, #124	; 0x7c
 8001450:	f44f 7201 	mov.w	r2, #516	; 0x204
 8001454:	f854 5b04 	ldr.w	r5, [r4], #4
 8001458:	f8ad 2014 	strh.w	r2, [sp, #20]
 800145c:	9002      	str	r0, [sp, #8]
 800145e:	9006      	str	r0, [sp, #24]
 8001460:	f7fe fe8c 	bl	800017c <strlen>
 8001464:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <siscanf+0x4c>)
 8001466:	9003      	str	r0, [sp, #12]
 8001468:	930b      	str	r3, [sp, #44]	; 0x2c
 800146a:	2300      	movs	r3, #0
 800146c:	930f      	str	r3, [sp, #60]	; 0x3c
 800146e:	9314      	str	r3, [sp, #80]	; 0x50
 8001470:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001474:	9007      	str	r0, [sp, #28]
 8001476:	4808      	ldr	r0, [pc, #32]	; (8001498 <siscanf+0x50>)
 8001478:	f8ad 3016 	strh.w	r3, [sp, #22]
 800147c:	462a      	mov	r2, r5
 800147e:	4623      	mov	r3, r4
 8001480:	a902      	add	r1, sp, #8
 8001482:	6800      	ldr	r0, [r0, #0]
 8001484:	9401      	str	r4, [sp, #4]
 8001486:	f000 f867 	bl	8001558 <__ssvfiscanf_r>
 800148a:	b01c      	add	sp, #112	; 0x70
 800148c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001490:	b003      	add	sp, #12
 8001492:	4770      	bx	lr
 8001494:	0800149d 	.word	0x0800149d
 8001498:	2000007c 	.word	0x2000007c

0800149c <__seofread>:
 800149c:	2000      	movs	r0, #0
 800149e:	4770      	bx	lr

080014a0 <_sungetc_r>:
 80014a0:	1c4b      	adds	r3, r1, #1
 80014a2:	b570      	push	{r4, r5, r6, lr}
 80014a4:	460e      	mov	r6, r1
 80014a6:	4614      	mov	r4, r2
 80014a8:	d102      	bne.n	80014b0 <_sungetc_r+0x10>
 80014aa:	f04f 30ff 	mov.w	r0, #4294967295
 80014ae:	bd70      	pop	{r4, r5, r6, pc}
 80014b0:	8993      	ldrh	r3, [r2, #12]
 80014b2:	b2cd      	uxtb	r5, r1
 80014b4:	f023 0320 	bic.w	r3, r3, #32
 80014b8:	8193      	strh	r3, [r2, #12]
 80014ba:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80014bc:	6852      	ldr	r2, [r2, #4]
 80014be:	b183      	cbz	r3, 80014e2 <_sungetc_r+0x42>
 80014c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80014c2:	429a      	cmp	r2, r3
 80014c4:	da07      	bge.n	80014d6 <_sungetc_r+0x36>
 80014c6:	6823      	ldr	r3, [r4, #0]
 80014c8:	1e5a      	subs	r2, r3, #1
 80014ca:	6022      	str	r2, [r4, #0]
 80014cc:	f803 6c01 	strb.w	r6, [r3, #-1]
 80014d0:	6863      	ldr	r3, [r4, #4]
 80014d2:	3301      	adds	r3, #1
 80014d4:	e01f      	b.n	8001516 <_sungetc_r+0x76>
 80014d6:	4621      	mov	r1, r4
 80014d8:	f000 fc1e 	bl	8001d18 <__submore>
 80014dc:	2800      	cmp	r0, #0
 80014de:	d0f2      	beq.n	80014c6 <_sungetc_r+0x26>
 80014e0:	e7e3      	b.n	80014aa <_sungetc_r+0xa>
 80014e2:	6921      	ldr	r1, [r4, #16]
 80014e4:	6823      	ldr	r3, [r4, #0]
 80014e6:	b151      	cbz	r1, 80014fe <_sungetc_r+0x5e>
 80014e8:	4299      	cmp	r1, r3
 80014ea:	d208      	bcs.n	80014fe <_sungetc_r+0x5e>
 80014ec:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80014f0:	428d      	cmp	r5, r1
 80014f2:	d104      	bne.n	80014fe <_sungetc_r+0x5e>
 80014f4:	3b01      	subs	r3, #1
 80014f6:	3201      	adds	r2, #1
 80014f8:	6023      	str	r3, [r4, #0]
 80014fa:	6062      	str	r2, [r4, #4]
 80014fc:	e00c      	b.n	8001518 <_sungetc_r+0x78>
 80014fe:	63e3      	str	r3, [r4, #60]	; 0x3c
 8001500:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001504:	6363      	str	r3, [r4, #52]	; 0x34
 8001506:	2303      	movs	r3, #3
 8001508:	63a3      	str	r3, [r4, #56]	; 0x38
 800150a:	4623      	mov	r3, r4
 800150c:	6422      	str	r2, [r4, #64]	; 0x40
 800150e:	f803 6f46 	strb.w	r6, [r3, #70]!
 8001512:	6023      	str	r3, [r4, #0]
 8001514:	2301      	movs	r3, #1
 8001516:	6063      	str	r3, [r4, #4]
 8001518:	4628      	mov	r0, r5
 800151a:	bd70      	pop	{r4, r5, r6, pc}

0800151c <__ssrefill_r>:
 800151c:	b510      	push	{r4, lr}
 800151e:	460c      	mov	r4, r1
 8001520:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8001522:	b169      	cbz	r1, 8001540 <__ssrefill_r+0x24>
 8001524:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001528:	4299      	cmp	r1, r3
 800152a:	d001      	beq.n	8001530 <__ssrefill_r+0x14>
 800152c:	f000 fc46 	bl	8001dbc <_free_r>
 8001530:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001532:	2000      	movs	r0, #0
 8001534:	6360      	str	r0, [r4, #52]	; 0x34
 8001536:	6063      	str	r3, [r4, #4]
 8001538:	b113      	cbz	r3, 8001540 <__ssrefill_r+0x24>
 800153a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800153c:	6023      	str	r3, [r4, #0]
 800153e:	bd10      	pop	{r4, pc}
 8001540:	6923      	ldr	r3, [r4, #16]
 8001542:	f04f 30ff 	mov.w	r0, #4294967295
 8001546:	6023      	str	r3, [r4, #0]
 8001548:	2300      	movs	r3, #0
 800154a:	6063      	str	r3, [r4, #4]
 800154c:	89a3      	ldrh	r3, [r4, #12]
 800154e:	f043 0320 	orr.w	r3, r3, #32
 8001552:	81a3      	strh	r3, [r4, #12]
 8001554:	bd10      	pop	{r4, pc}
	...

08001558 <__ssvfiscanf_r>:
 8001558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800155c:	f8df 929c 	ldr.w	r9, [pc, #668]	; 80017fc <__ssvfiscanf_r+0x2a4>
 8001560:	4607      	mov	r7, r0
 8001562:	460d      	mov	r5, r1
 8001564:	46ca      	mov	sl, r9
 8001566:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 800156a:	9301      	str	r3, [sp, #4]
 800156c:	2300      	movs	r3, #0
 800156e:	9346      	str	r3, [sp, #280]	; 0x118
 8001570:	9347      	str	r3, [sp, #284]	; 0x11c
 8001572:	4b9e      	ldr	r3, [pc, #632]	; (80017ec <__ssvfiscanf_r+0x294>)
 8001574:	f10d 080c 	add.w	r8, sp, #12
 8001578:	93a2      	str	r3, [sp, #648]	; 0x288
 800157a:	4b9d      	ldr	r3, [pc, #628]	; (80017f0 <__ssvfiscanf_r+0x298>)
 800157c:	f8df b274 	ldr.w	fp, [pc, #628]	; 80017f4 <__ssvfiscanf_r+0x29c>
 8001580:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 8001584:	93a3      	str	r3, [sp, #652]	; 0x28c
 8001586:	7814      	ldrb	r4, [r2, #0]
 8001588:	2c00      	cmp	r4, #0
 800158a:	f000 8127 	beq.w	80017dc <__ssvfiscanf_r+0x284>
 800158e:	f8d9 3000 	ldr.w	r3, [r9]
 8001592:	4423      	add	r3, r4
 8001594:	785b      	ldrb	r3, [r3, #1]
 8001596:	f003 0308 	and.w	r3, r3, #8
 800159a:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 800159e:	b1f3      	cbz	r3, 80015de <__ssvfiscanf_r+0x86>
 80015a0:	686b      	ldr	r3, [r5, #4]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	dd10      	ble.n	80015c8 <__ssvfiscanf_r+0x70>
 80015a6:	682b      	ldr	r3, [r5, #0]
 80015a8:	f8da 0000 	ldr.w	r0, [sl]
 80015ac:	7819      	ldrb	r1, [r3, #0]
 80015ae:	4401      	add	r1, r0
 80015b0:	7849      	ldrb	r1, [r1, #1]
 80015b2:	070c      	lsls	r4, r1, #28
 80015b4:	d510      	bpl.n	80015d8 <__ssvfiscanf_r+0x80>
 80015b6:	9947      	ldr	r1, [sp, #284]	; 0x11c
 80015b8:	3301      	adds	r3, #1
 80015ba:	3101      	adds	r1, #1
 80015bc:	9147      	str	r1, [sp, #284]	; 0x11c
 80015be:	6869      	ldr	r1, [r5, #4]
 80015c0:	602b      	str	r3, [r5, #0]
 80015c2:	3901      	subs	r1, #1
 80015c4:	6069      	str	r1, [r5, #4]
 80015c6:	e7eb      	b.n	80015a0 <__ssvfiscanf_r+0x48>
 80015c8:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80015ca:	4629      	mov	r1, r5
 80015cc:	4638      	mov	r0, r7
 80015ce:	9200      	str	r2, [sp, #0]
 80015d0:	4798      	blx	r3
 80015d2:	9a00      	ldr	r2, [sp, #0]
 80015d4:	2800      	cmp	r0, #0
 80015d6:	d0e6      	beq.n	80015a6 <__ssvfiscanf_r+0x4e>
 80015d8:	1c56      	adds	r6, r2, #1
 80015da:	4632      	mov	r2, r6
 80015dc:	e7d3      	b.n	8001586 <__ssvfiscanf_r+0x2e>
 80015de:	2c25      	cmp	r4, #37	; 0x25
 80015e0:	f102 0601 	add.w	r6, r2, #1
 80015e4:	d152      	bne.n	800168c <__ssvfiscanf_r+0x134>
 80015e6:	9143      	str	r1, [sp, #268]	; 0x10c
 80015e8:	9145      	str	r1, [sp, #276]	; 0x114
 80015ea:	7853      	ldrb	r3, [r2, #1]
 80015ec:	2b2a      	cmp	r3, #42	; 0x2a
 80015ee:	bf02      	ittt	eq
 80015f0:	2310      	moveq	r3, #16
 80015f2:	1c96      	addeq	r6, r2, #2
 80015f4:	9343      	streq	r3, [sp, #268]	; 0x10c
 80015f6:	220a      	movs	r2, #10
 80015f8:	7831      	ldrb	r1, [r6, #0]
 80015fa:	4634      	mov	r4, r6
 80015fc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8001600:	2b09      	cmp	r3, #9
 8001602:	f106 0601 	add.w	r6, r6, #1
 8001606:	d805      	bhi.n	8001614 <__ssvfiscanf_r+0xbc>
 8001608:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800160a:	fb02 1303 	mla	r3, r2, r3, r1
 800160e:	3b30      	subs	r3, #48	; 0x30
 8001610:	9345      	str	r3, [sp, #276]	; 0x114
 8001612:	e7f1      	b.n	80015f8 <__ssvfiscanf_r+0xa0>
 8001614:	2203      	movs	r2, #3
 8001616:	4877      	ldr	r0, [pc, #476]	; (80017f4 <__ssvfiscanf_r+0x29c>)
 8001618:	f000 fbb7 	bl	8001d8a <memchr>
 800161c:	b140      	cbz	r0, 8001630 <__ssvfiscanf_r+0xd8>
 800161e:	4634      	mov	r4, r6
 8001620:	2301      	movs	r3, #1
 8001622:	ebcb 0000 	rsb	r0, fp, r0
 8001626:	fa03 f000 	lsl.w	r0, r3, r0
 800162a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800162c:	4303      	orrs	r3, r0
 800162e:	9343      	str	r3, [sp, #268]	; 0x10c
 8001630:	1c66      	adds	r6, r4, #1
 8001632:	7824      	ldrb	r4, [r4, #0]
 8001634:	2c67      	cmp	r4, #103	; 0x67
 8001636:	d816      	bhi.n	8001666 <__ssvfiscanf_r+0x10e>
 8001638:	2c65      	cmp	r4, #101	; 0x65
 800163a:	d27f      	bcs.n	800173c <__ssvfiscanf_r+0x1e4>
 800163c:	2c47      	cmp	r4, #71	; 0x47
 800163e:	d807      	bhi.n	8001650 <__ssvfiscanf_r+0xf8>
 8001640:	2c45      	cmp	r4, #69	; 0x45
 8001642:	d27b      	bcs.n	800173c <__ssvfiscanf_r+0x1e4>
 8001644:	2c00      	cmp	r4, #0
 8001646:	f000 80cb 	beq.w	80017e0 <__ssvfiscanf_r+0x288>
 800164a:	2c25      	cmp	r4, #37	; 0x25
 800164c:	d01e      	beq.n	800168c <__ssvfiscanf_r+0x134>
 800164e:	e077      	b.n	8001740 <__ssvfiscanf_r+0x1e8>
 8001650:	2c5b      	cmp	r4, #91	; 0x5b
 8001652:	d051      	beq.n	80016f8 <__ssvfiscanf_r+0x1a0>
 8001654:	d802      	bhi.n	800165c <__ssvfiscanf_r+0x104>
 8001656:	2c58      	cmp	r4, #88	; 0x58
 8001658:	d03e      	beq.n	80016d8 <__ssvfiscanf_r+0x180>
 800165a:	e071      	b.n	8001740 <__ssvfiscanf_r+0x1e8>
 800165c:	2c63      	cmp	r4, #99	; 0x63
 800165e:	d057      	beq.n	8001710 <__ssvfiscanf_r+0x1b8>
 8001660:	2c64      	cmp	r4, #100	; 0x64
 8001662:	d03f      	beq.n	80016e4 <__ssvfiscanf_r+0x18c>
 8001664:	e06c      	b.n	8001740 <__ssvfiscanf_r+0x1e8>
 8001666:	2c70      	cmp	r4, #112	; 0x70
 8001668:	d032      	beq.n	80016d0 <__ssvfiscanf_r+0x178>
 800166a:	d807      	bhi.n	800167c <__ssvfiscanf_r+0x124>
 800166c:	2c6e      	cmp	r4, #110	; 0x6e
 800166e:	d055      	beq.n	800171c <__ssvfiscanf_r+0x1c4>
 8001670:	d83a      	bhi.n	80016e8 <__ssvfiscanf_r+0x190>
 8001672:	2c69      	cmp	r4, #105	; 0x69
 8001674:	d164      	bne.n	8001740 <__ssvfiscanf_r+0x1e8>
 8001676:	2300      	movs	r3, #0
 8001678:	9344      	str	r3, [sp, #272]	; 0x110
 800167a:	e03b      	b.n	80016f4 <__ssvfiscanf_r+0x19c>
 800167c:	2c75      	cmp	r4, #117	; 0x75
 800167e:	d031      	beq.n	80016e4 <__ssvfiscanf_r+0x18c>
 8001680:	2c78      	cmp	r4, #120	; 0x78
 8001682:	d029      	beq.n	80016d8 <__ssvfiscanf_r+0x180>
 8001684:	2c73      	cmp	r4, #115	; 0x73
 8001686:	d15b      	bne.n	8001740 <__ssvfiscanf_r+0x1e8>
 8001688:	2302      	movs	r3, #2
 800168a:	e03f      	b.n	800170c <__ssvfiscanf_r+0x1b4>
 800168c:	686b      	ldr	r3, [r5, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	dd0d      	ble.n	80016ae <__ssvfiscanf_r+0x156>
 8001692:	682b      	ldr	r3, [r5, #0]
 8001694:	781a      	ldrb	r2, [r3, #0]
 8001696:	4294      	cmp	r4, r2
 8001698:	f040 80a0 	bne.w	80017dc <__ssvfiscanf_r+0x284>
 800169c:	3301      	adds	r3, #1
 800169e:	686a      	ldr	r2, [r5, #4]
 80016a0:	602b      	str	r3, [r5, #0]
 80016a2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80016a4:	3a01      	subs	r2, #1
 80016a6:	3301      	adds	r3, #1
 80016a8:	606a      	str	r2, [r5, #4]
 80016aa:	9347      	str	r3, [sp, #284]	; 0x11c
 80016ac:	e795      	b.n	80015da <__ssvfiscanf_r+0x82>
 80016ae:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80016b0:	4629      	mov	r1, r5
 80016b2:	4638      	mov	r0, r7
 80016b4:	4798      	blx	r3
 80016b6:	2800      	cmp	r0, #0
 80016b8:	d0eb      	beq.n	8001692 <__ssvfiscanf_r+0x13a>
 80016ba:	9846      	ldr	r0, [sp, #280]	; 0x118
 80016bc:	2800      	cmp	r0, #0
 80016be:	f000 808f 	beq.w	80017e0 <__ssvfiscanf_r+0x288>
 80016c2:	89ab      	ldrh	r3, [r5, #12]
 80016c4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80016c8:	bf18      	it	ne
 80016ca:	f04f 30ff 	movne.w	r0, #4294967295
 80016ce:	e089      	b.n	80017e4 <__ssvfiscanf_r+0x28c>
 80016d0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80016d2:	f043 0320 	orr.w	r3, r3, #32
 80016d6:	9343      	str	r3, [sp, #268]	; 0x10c
 80016d8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80016da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016de:	9343      	str	r3, [sp, #268]	; 0x10c
 80016e0:	2310      	movs	r3, #16
 80016e2:	e002      	b.n	80016ea <__ssvfiscanf_r+0x192>
 80016e4:	230a      	movs	r3, #10
 80016e6:	e000      	b.n	80016ea <__ssvfiscanf_r+0x192>
 80016e8:	2308      	movs	r3, #8
 80016ea:	2c6e      	cmp	r4, #110	; 0x6e
 80016ec:	9344      	str	r3, [sp, #272]	; 0x110
 80016ee:	dd01      	ble.n	80016f4 <__ssvfiscanf_r+0x19c>
 80016f0:	2304      	movs	r3, #4
 80016f2:	e00b      	b.n	800170c <__ssvfiscanf_r+0x1b4>
 80016f4:	2303      	movs	r3, #3
 80016f6:	e009      	b.n	800170c <__ssvfiscanf_r+0x1b4>
 80016f8:	4631      	mov	r1, r6
 80016fa:	4640      	mov	r0, r8
 80016fc:	f000 f9d8 	bl	8001ab0 <__sccl>
 8001700:	4606      	mov	r6, r0
 8001702:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8001704:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001708:	9343      	str	r3, [sp, #268]	; 0x10c
 800170a:	2301      	movs	r3, #1
 800170c:	9349      	str	r3, [sp, #292]	; 0x124
 800170e:	e01b      	b.n	8001748 <__ssvfiscanf_r+0x1f0>
 8001710:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8001712:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001716:	9343      	str	r3, [sp, #268]	; 0x10c
 8001718:	2300      	movs	r3, #0
 800171a:	e7f7      	b.n	800170c <__ssvfiscanf_r+0x1b4>
 800171c:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800171e:	06d0      	lsls	r0, r2, #27
 8001720:	f53f af5b 	bmi.w	80015da <__ssvfiscanf_r+0x82>
 8001724:	f012 0f01 	tst.w	r2, #1
 8001728:	9a01      	ldr	r2, [sp, #4]
 800172a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800172c:	f102 0104 	add.w	r1, r2, #4
 8001730:	9101      	str	r1, [sp, #4]
 8001732:	6812      	ldr	r2, [r2, #0]
 8001734:	bf14      	ite	ne
 8001736:	8013      	strhne	r3, [r2, #0]
 8001738:	6013      	streq	r3, [r2, #0]
 800173a:	e74e      	b.n	80015da <__ssvfiscanf_r+0x82>
 800173c:	2305      	movs	r3, #5
 800173e:	e7e5      	b.n	800170c <__ssvfiscanf_r+0x1b4>
 8001740:	2303      	movs	r3, #3
 8001742:	9349      	str	r3, [sp, #292]	; 0x124
 8001744:	230a      	movs	r3, #10
 8001746:	9344      	str	r3, [sp, #272]	; 0x110
 8001748:	686b      	ldr	r3, [r5, #4]
 800174a:	2b00      	cmp	r3, #0
 800174c:	dd03      	ble.n	8001756 <__ssvfiscanf_r+0x1fe>
 800174e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8001750:	0659      	lsls	r1, r3, #25
 8001752:	d511      	bpl.n	8001778 <__ssvfiscanf_r+0x220>
 8001754:	e018      	b.n	8001788 <__ssvfiscanf_r+0x230>
 8001756:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8001758:	4629      	mov	r1, r5
 800175a:	4638      	mov	r0, r7
 800175c:	4798      	blx	r3
 800175e:	2800      	cmp	r0, #0
 8001760:	d0f5      	beq.n	800174e <__ssvfiscanf_r+0x1f6>
 8001762:	e7aa      	b.n	80016ba <__ssvfiscanf_r+0x162>
 8001764:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8001766:	3201      	adds	r2, #1
 8001768:	9247      	str	r2, [sp, #284]	; 0x11c
 800176a:	686a      	ldr	r2, [r5, #4]
 800176c:	3a01      	subs	r2, #1
 800176e:	2a00      	cmp	r2, #0
 8001770:	606a      	str	r2, [r5, #4]
 8001772:	dd13      	ble.n	800179c <__ssvfiscanf_r+0x244>
 8001774:	3301      	adds	r3, #1
 8001776:	602b      	str	r3, [r5, #0]
 8001778:	682b      	ldr	r3, [r5, #0]
 800177a:	f8da 1000 	ldr.w	r1, [sl]
 800177e:	781a      	ldrb	r2, [r3, #0]
 8001780:	440a      	add	r2, r1
 8001782:	7852      	ldrb	r2, [r2, #1]
 8001784:	0712      	lsls	r2, r2, #28
 8001786:	d4ed      	bmi.n	8001764 <__ssvfiscanf_r+0x20c>
 8001788:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800178a:	2b02      	cmp	r3, #2
 800178c:	dc0d      	bgt.n	80017aa <__ssvfiscanf_r+0x252>
 800178e:	ab01      	add	r3, sp, #4
 8001790:	462a      	mov	r2, r5
 8001792:	a943      	add	r1, sp, #268	; 0x10c
 8001794:	4638      	mov	r0, r7
 8001796:	f000 f833 	bl	8001800 <_scanf_chars>
 800179a:	e019      	b.n	80017d0 <__ssvfiscanf_r+0x278>
 800179c:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800179e:	4629      	mov	r1, r5
 80017a0:	4638      	mov	r0, r7
 80017a2:	4798      	blx	r3
 80017a4:	2800      	cmp	r0, #0
 80017a6:	d0e7      	beq.n	8001778 <__ssvfiscanf_r+0x220>
 80017a8:	e787      	b.n	80016ba <__ssvfiscanf_r+0x162>
 80017aa:	2b04      	cmp	r3, #4
 80017ac:	dc06      	bgt.n	80017bc <__ssvfiscanf_r+0x264>
 80017ae:	ab01      	add	r3, sp, #4
 80017b0:	462a      	mov	r2, r5
 80017b2:	a943      	add	r1, sp, #268	; 0x10c
 80017b4:	4638      	mov	r0, r7
 80017b6:	f000 f889 	bl	80018cc <_scanf_i>
 80017ba:	e009      	b.n	80017d0 <__ssvfiscanf_r+0x278>
 80017bc:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <__ssvfiscanf_r+0x2a0>)
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f43f af0b 	beq.w	80015da <__ssvfiscanf_r+0x82>
 80017c4:	ab01      	add	r3, sp, #4
 80017c6:	462a      	mov	r2, r5
 80017c8:	a943      	add	r1, sp, #268	; 0x10c
 80017ca:	4638      	mov	r0, r7
 80017cc:	f3af 8000 	nop.w
 80017d0:	2801      	cmp	r0, #1
 80017d2:	d003      	beq.n	80017dc <__ssvfiscanf_r+0x284>
 80017d4:	2802      	cmp	r0, #2
 80017d6:	f47f af00 	bne.w	80015da <__ssvfiscanf_r+0x82>
 80017da:	e76e      	b.n	80016ba <__ssvfiscanf_r+0x162>
 80017dc:	9846      	ldr	r0, [sp, #280]	; 0x118
 80017de:	e001      	b.n	80017e4 <__ssvfiscanf_r+0x28c>
 80017e0:	f04f 30ff 	mov.w	r0, #4294967295
 80017e4:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 80017e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017ec:	080014a1 	.word	0x080014a1
 80017f0:	0800151d 	.word	0x0800151d
 80017f4:	08001fda 	.word	0x08001fda
 80017f8:	00000000 	.word	0x00000000
 80017fc:	20000080 	.word	0x20000080

08001800 <_scanf_chars>:
 8001800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001804:	4615      	mov	r5, r2
 8001806:	688a      	ldr	r2, [r1, #8]
 8001808:	4680      	mov	r8, r0
 800180a:	460c      	mov	r4, r1
 800180c:	b932      	cbnz	r2, 800181c <_scanf_chars+0x1c>
 800180e:	698a      	ldr	r2, [r1, #24]
 8001810:	2a00      	cmp	r2, #0
 8001812:	bf0c      	ite	eq
 8001814:	2201      	moveq	r2, #1
 8001816:	f04f 32ff 	movne.w	r2, #4294967295
 800181a:	608a      	str	r2, [r1, #8]
 800181c:	6822      	ldr	r2, [r4, #0]
 800181e:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80018c8 <_scanf_chars+0xc8>
 8001822:	06d1      	lsls	r1, r2, #27
 8001824:	bf58      	it	pl
 8001826:	681a      	ldrpl	r2, [r3, #0]
 8001828:	f04f 0600 	mov.w	r6, #0
 800182c:	bf5e      	ittt	pl
 800182e:	1d11      	addpl	r1, r2, #4
 8001830:	6019      	strpl	r1, [r3, #0]
 8001832:	6817      	ldrpl	r7, [r2, #0]
 8001834:	69a0      	ldr	r0, [r4, #24]
 8001836:	b9f8      	cbnz	r0, 8001878 <_scanf_chars+0x78>
 8001838:	6823      	ldr	r3, [r4, #0]
 800183a:	3601      	adds	r6, #1
 800183c:	06da      	lsls	r2, r3, #27
 800183e:	bf5e      	ittt	pl
 8001840:	682b      	ldrpl	r3, [r5, #0]
 8001842:	781b      	ldrbpl	r3, [r3, #0]
 8001844:	703b      	strbpl	r3, [r7, #0]
 8001846:	682a      	ldr	r2, [r5, #0]
 8001848:	686b      	ldr	r3, [r5, #4]
 800184a:	f102 0201 	add.w	r2, r2, #1
 800184e:	602a      	str	r2, [r5, #0]
 8001850:	68a2      	ldr	r2, [r4, #8]
 8001852:	f103 33ff 	add.w	r3, r3, #4294967295
 8001856:	f102 32ff 	add.w	r2, r2, #4294967295
 800185a:	606b      	str	r3, [r5, #4]
 800185c:	bf58      	it	pl
 800185e:	3701      	addpl	r7, #1
 8001860:	60a2      	str	r2, [r4, #8]
 8001862:	b1e2      	cbz	r2, 800189e <_scanf_chars+0x9e>
 8001864:	2b00      	cmp	r3, #0
 8001866:	dce5      	bgt.n	8001834 <_scanf_chars+0x34>
 8001868:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800186c:	4629      	mov	r1, r5
 800186e:	4640      	mov	r0, r8
 8001870:	4798      	blx	r3
 8001872:	2800      	cmp	r0, #0
 8001874:	d0de      	beq.n	8001834 <_scanf_chars+0x34>
 8001876:	e012      	b.n	800189e <_scanf_chars+0x9e>
 8001878:	2801      	cmp	r0, #1
 800187a:	d106      	bne.n	800188a <_scanf_chars+0x8a>
 800187c:	682b      	ldr	r3, [r5, #0]
 800187e:	781a      	ldrb	r2, [r3, #0]
 8001880:	6963      	ldr	r3, [r4, #20]
 8001882:	5c9b      	ldrb	r3, [r3, r2]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1d7      	bne.n	8001838 <_scanf_chars+0x38>
 8001888:	e019      	b.n	80018be <_scanf_chars+0xbe>
 800188a:	2802      	cmp	r0, #2
 800188c:	d107      	bne.n	800189e <_scanf_chars+0x9e>
 800188e:	682b      	ldr	r3, [r5, #0]
 8001890:	f8d9 2000 	ldr.w	r2, [r9]
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	4413      	add	r3, r2
 8001898:	785b      	ldrb	r3, [r3, #1]
 800189a:	071b      	lsls	r3, r3, #28
 800189c:	d5cc      	bpl.n	8001838 <_scanf_chars+0x38>
 800189e:	6823      	ldr	r3, [r4, #0]
 80018a0:	f013 0310 	ands.w	r3, r3, #16
 80018a4:	d105      	bne.n	80018b2 <_scanf_chars+0xb2>
 80018a6:	68e2      	ldr	r2, [r4, #12]
 80018a8:	3201      	adds	r2, #1
 80018aa:	60e2      	str	r2, [r4, #12]
 80018ac:	69a2      	ldr	r2, [r4, #24]
 80018ae:	b102      	cbz	r2, 80018b2 <_scanf_chars+0xb2>
 80018b0:	703b      	strb	r3, [r7, #0]
 80018b2:	6923      	ldr	r3, [r4, #16]
 80018b4:	2000      	movs	r0, #0
 80018b6:	441e      	add	r6, r3
 80018b8:	6126      	str	r6, [r4, #16]
 80018ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80018be:	2e00      	cmp	r6, #0
 80018c0:	d1ed      	bne.n	800189e <_scanf_chars+0x9e>
 80018c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80018c6:	bf00      	nop
 80018c8:	20000080 	.word	0x20000080

080018cc <_scanf_i>:
 80018cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018d0:	460c      	mov	r4, r1
 80018d2:	469a      	mov	sl, r3
 80018d4:	4b72      	ldr	r3, [pc, #456]	; (8001aa0 <_scanf_i+0x1d4>)
 80018d6:	b087      	sub	sp, #28
 80018d8:	4683      	mov	fp, r0
 80018da:	4616      	mov	r6, r2
 80018dc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80018e0:	ab03      	add	r3, sp, #12
 80018e2:	68a7      	ldr	r7, [r4, #8]
 80018e4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80018e8:	4b6e      	ldr	r3, [pc, #440]	; (8001aa4 <_scanf_i+0x1d8>)
 80018ea:	69a1      	ldr	r1, [r4, #24]
 80018ec:	4a6e      	ldr	r2, [pc, #440]	; (8001aa8 <_scanf_i+0x1dc>)
 80018ee:	f104 091c 	add.w	r9, r4, #28
 80018f2:	2903      	cmp	r1, #3
 80018f4:	bf18      	it	ne
 80018f6:	461a      	movne	r2, r3
 80018f8:	1e7b      	subs	r3, r7, #1
 80018fa:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80018fe:	bf84      	itt	hi
 8001900:	f240 135d 	movwhi	r3, #349	; 0x15d
 8001904:	60a3      	strhi	r3, [r4, #8]
 8001906:	6823      	ldr	r3, [r4, #0]
 8001908:	bf88      	it	hi
 800190a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800190e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8001912:	6023      	str	r3, [r4, #0]
 8001914:	464b      	mov	r3, r9
 8001916:	9200      	str	r2, [sp, #0]
 8001918:	bf8c      	ite	hi
 800191a:	197f      	addhi	r7, r7, r5
 800191c:	2700      	movls	r7, #0
 800191e:	f04f 0800 	mov.w	r8, #0
 8001922:	6831      	ldr	r1, [r6, #0]
 8001924:	9301      	str	r3, [sp, #4]
 8001926:	ab03      	add	r3, sp, #12
 8001928:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800192c:	2202      	movs	r2, #2
 800192e:	7809      	ldrb	r1, [r1, #0]
 8001930:	f000 fa2b 	bl	8001d8a <memchr>
 8001934:	9b01      	ldr	r3, [sp, #4]
 8001936:	2800      	cmp	r0, #0
 8001938:	d033      	beq.n	80019a2 <_scanf_i+0xd6>
 800193a:	f1b8 0f01 	cmp.w	r8, #1
 800193e:	d10b      	bne.n	8001958 <_scanf_i+0x8c>
 8001940:	6862      	ldr	r2, [r4, #4]
 8001942:	b92a      	cbnz	r2, 8001950 <_scanf_i+0x84>
 8001944:	2208      	movs	r2, #8
 8001946:	6062      	str	r2, [r4, #4]
 8001948:	6822      	ldr	r2, [r4, #0]
 800194a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800194e:	6022      	str	r2, [r4, #0]
 8001950:	6822      	ldr	r2, [r4, #0]
 8001952:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8001956:	e00c      	b.n	8001972 <_scanf_i+0xa6>
 8001958:	f1b8 0f02 	cmp.w	r8, #2
 800195c:	d10a      	bne.n	8001974 <_scanf_i+0xa8>
 800195e:	6822      	ldr	r2, [r4, #0]
 8001960:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8001964:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8001968:	d11b      	bne.n	80019a2 <_scanf_i+0xd6>
 800196a:	2110      	movs	r1, #16
 800196c:	6061      	str	r1, [r4, #4]
 800196e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001972:	6022      	str	r2, [r4, #0]
 8001974:	68a2      	ldr	r2, [r4, #8]
 8001976:	1e51      	subs	r1, r2, #1
 8001978:	60a1      	str	r1, [r4, #8]
 800197a:	b192      	cbz	r2, 80019a2 <_scanf_i+0xd6>
 800197c:	6832      	ldr	r2, [r6, #0]
 800197e:	1c5d      	adds	r5, r3, #1
 8001980:	1c51      	adds	r1, r2, #1
 8001982:	6031      	str	r1, [r6, #0]
 8001984:	7812      	ldrb	r2, [r2, #0]
 8001986:	701a      	strb	r2, [r3, #0]
 8001988:	6873      	ldr	r3, [r6, #4]
 800198a:	3b01      	subs	r3, #1
 800198c:	2b00      	cmp	r3, #0
 800198e:	6073      	str	r3, [r6, #4]
 8001990:	dc06      	bgt.n	80019a0 <_scanf_i+0xd4>
 8001992:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8001996:	4631      	mov	r1, r6
 8001998:	4658      	mov	r0, fp
 800199a:	4798      	blx	r3
 800199c:	2800      	cmp	r0, #0
 800199e:	d141      	bne.n	8001a24 <_scanf_i+0x158>
 80019a0:	462b      	mov	r3, r5
 80019a2:	f108 0801 	add.w	r8, r8, #1
 80019a6:	f1b8 0f03 	cmp.w	r8, #3
 80019aa:	d1ba      	bne.n	8001922 <_scanf_i+0x56>
 80019ac:	6862      	ldr	r2, [r4, #4]
 80019ae:	b90a      	cbnz	r2, 80019b4 <_scanf_i+0xe8>
 80019b0:	220a      	movs	r2, #10
 80019b2:	6062      	str	r2, [r4, #4]
 80019b4:	6862      	ldr	r2, [r4, #4]
 80019b6:	493d      	ldr	r1, [pc, #244]	; (8001aac <_scanf_i+0x1e0>)
 80019b8:	6960      	ldr	r0, [r4, #20]
 80019ba:	1a89      	subs	r1, r1, r2
 80019bc:	9301      	str	r3, [sp, #4]
 80019be:	f000 f877 	bl	8001ab0 <__sccl>
 80019c2:	9b01      	ldr	r3, [sp, #4]
 80019c4:	f04f 0800 	mov.w	r8, #0
 80019c8:	461d      	mov	r5, r3
 80019ca:	68a3      	ldr	r3, [r4, #8]
 80019cc:	b363      	cbz	r3, 8001a28 <_scanf_i+0x15c>
 80019ce:	6831      	ldr	r1, [r6, #0]
 80019d0:	6960      	ldr	r0, [r4, #20]
 80019d2:	780a      	ldrb	r2, [r1, #0]
 80019d4:	5c80      	ldrb	r0, [r0, r2]
 80019d6:	b338      	cbz	r0, 8001a28 <_scanf_i+0x15c>
 80019d8:	2a30      	cmp	r2, #48	; 0x30
 80019da:	6822      	ldr	r2, [r4, #0]
 80019dc:	d108      	bne.n	80019f0 <_scanf_i+0x124>
 80019de:	0510      	lsls	r0, r2, #20
 80019e0:	d506      	bpl.n	80019f0 <_scanf_i+0x124>
 80019e2:	f108 0801 	add.w	r8, r8, #1
 80019e6:	b157      	cbz	r7, 80019fe <_scanf_i+0x132>
 80019e8:	3301      	adds	r3, #1
 80019ea:	3f01      	subs	r7, #1
 80019ec:	60a3      	str	r3, [r4, #8]
 80019ee:	e006      	b.n	80019fe <_scanf_i+0x132>
 80019f0:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80019f4:	6022      	str	r2, [r4, #0]
 80019f6:	780b      	ldrb	r3, [r1, #0]
 80019f8:	3501      	adds	r5, #1
 80019fa:	f805 3c01 	strb.w	r3, [r5, #-1]
 80019fe:	6873      	ldr	r3, [r6, #4]
 8001a00:	3b01      	subs	r3, #1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	6073      	str	r3, [r6, #4]
 8001a06:	dd03      	ble.n	8001a10 <_scanf_i+0x144>
 8001a08:	6833      	ldr	r3, [r6, #0]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	6033      	str	r3, [r6, #0]
 8001a0e:	e005      	b.n	8001a1c <_scanf_i+0x150>
 8001a10:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8001a14:	4631      	mov	r1, r6
 8001a16:	4658      	mov	r0, fp
 8001a18:	4798      	blx	r3
 8001a1a:	b928      	cbnz	r0, 8001a28 <_scanf_i+0x15c>
 8001a1c:	68a3      	ldr	r3, [r4, #8]
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	60a3      	str	r3, [r4, #8]
 8001a22:	e7d2      	b.n	80019ca <_scanf_i+0xfe>
 8001a24:	f04f 0800 	mov.w	r8, #0
 8001a28:	6823      	ldr	r3, [r4, #0]
 8001a2a:	05d9      	lsls	r1, r3, #23
 8001a2c:	d50c      	bpl.n	8001a48 <_scanf_i+0x17c>
 8001a2e:	454d      	cmp	r5, r9
 8001a30:	d908      	bls.n	8001a44 <_scanf_i+0x178>
 8001a32:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8001a36:	1e6f      	subs	r7, r5, #1
 8001a38:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8001a3c:	4632      	mov	r2, r6
 8001a3e:	4658      	mov	r0, fp
 8001a40:	4798      	blx	r3
 8001a42:	463d      	mov	r5, r7
 8001a44:	454d      	cmp	r5, r9
 8001a46:	d027      	beq.n	8001a98 <_scanf_i+0x1cc>
 8001a48:	6822      	ldr	r2, [r4, #0]
 8001a4a:	f012 0210 	ands.w	r2, r2, #16
 8001a4e:	d11b      	bne.n	8001a88 <_scanf_i+0x1bc>
 8001a50:	702a      	strb	r2, [r5, #0]
 8001a52:	6863      	ldr	r3, [r4, #4]
 8001a54:	4649      	mov	r1, r9
 8001a56:	4658      	mov	r0, fp
 8001a58:	9e00      	ldr	r6, [sp, #0]
 8001a5a:	47b0      	blx	r6
 8001a5c:	6822      	ldr	r2, [r4, #0]
 8001a5e:	f8da 3000 	ldr.w	r3, [sl]
 8001a62:	f012 0f20 	tst.w	r2, #32
 8001a66:	d107      	bne.n	8001a78 <_scanf_i+0x1ac>
 8001a68:	07d2      	lsls	r2, r2, #31
 8001a6a:	d505      	bpl.n	8001a78 <_scanf_i+0x1ac>
 8001a6c:	1d1a      	adds	r2, r3, #4
 8001a6e:	f8ca 2000 	str.w	r2, [sl]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	8018      	strh	r0, [r3, #0]
 8001a76:	e004      	b.n	8001a82 <_scanf_i+0x1b6>
 8001a78:	1d1a      	adds	r2, r3, #4
 8001a7a:	f8ca 2000 	str.w	r2, [sl]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6018      	str	r0, [r3, #0]
 8001a82:	68e3      	ldr	r3, [r4, #12]
 8001a84:	3301      	adds	r3, #1
 8001a86:	60e3      	str	r3, [r4, #12]
 8001a88:	6923      	ldr	r3, [r4, #16]
 8001a8a:	ebc9 0505 	rsb	r5, r9, r5
 8001a8e:	4445      	add	r5, r8
 8001a90:	441d      	add	r5, r3
 8001a92:	6125      	str	r5, [r4, #16]
 8001a94:	2000      	movs	r0, #0
 8001a96:	e000      	b.n	8001a9a <_scanf_i+0x1ce>
 8001a98:	2001      	movs	r0, #1
 8001a9a:	b007      	add	sp, #28
 8001a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001aa0:	08001fcc 	.word	0x08001fcc
 8001aa4:	08001c1d 	.word	0x08001c1d
 8001aa8:	08001b11 	.word	0x08001b11
 8001aac:	08001fee 	.word	0x08001fee

08001ab0 <__sccl>:
 8001ab0:	b570      	push	{r4, r5, r6, lr}
 8001ab2:	780b      	ldrb	r3, [r1, #0]
 8001ab4:	1e44      	subs	r4, r0, #1
 8001ab6:	2b5e      	cmp	r3, #94	; 0x5e
 8001ab8:	bf13      	iteet	ne
 8001aba:	1c4a      	addne	r2, r1, #1
 8001abc:	1c8a      	addeq	r2, r1, #2
 8001abe:	784b      	ldrbeq	r3, [r1, #1]
 8001ac0:	2100      	movne	r1, #0
 8001ac2:	bf08      	it	eq
 8001ac4:	2101      	moveq	r1, #1
 8001ac6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8001aca:	f804 1f01 	strb.w	r1, [r4, #1]!
 8001ace:	42ac      	cmp	r4, r5
 8001ad0:	d1fb      	bne.n	8001aca <__sccl+0x1a>
 8001ad2:	b90b      	cbnz	r3, 8001ad8 <__sccl+0x28>
 8001ad4:	1e50      	subs	r0, r2, #1
 8001ad6:	bd70      	pop	{r4, r5, r6, pc}
 8001ad8:	f081 0401 	eor.w	r4, r1, #1
 8001adc:	4611      	mov	r1, r2
 8001ade:	54c4      	strb	r4, [r0, r3]
 8001ae0:	780d      	ldrb	r5, [r1, #0]
 8001ae2:	1c4a      	adds	r2, r1, #1
 8001ae4:	2d2d      	cmp	r5, #45	; 0x2d
 8001ae6:	d006      	beq.n	8001af6 <__sccl+0x46>
 8001ae8:	2d5d      	cmp	r5, #93	; 0x5d
 8001aea:	d00f      	beq.n	8001b0c <__sccl+0x5c>
 8001aec:	b10d      	cbz	r5, 8001af2 <__sccl+0x42>
 8001aee:	462b      	mov	r3, r5
 8001af0:	e7f4      	b.n	8001adc <__sccl+0x2c>
 8001af2:	4608      	mov	r0, r1
 8001af4:	bd70      	pop	{r4, r5, r6, pc}
 8001af6:	784e      	ldrb	r6, [r1, #1]
 8001af8:	2e5d      	cmp	r6, #93	; 0x5d
 8001afa:	d0f8      	beq.n	8001aee <__sccl+0x3e>
 8001afc:	42b3      	cmp	r3, r6
 8001afe:	dcf6      	bgt.n	8001aee <__sccl+0x3e>
 8001b00:	3102      	adds	r1, #2
 8001b02:	3301      	adds	r3, #1
 8001b04:	429e      	cmp	r6, r3
 8001b06:	54c4      	strb	r4, [r0, r3]
 8001b08:	dcfb      	bgt.n	8001b02 <__sccl+0x52>
 8001b0a:	e7e9      	b.n	8001ae0 <__sccl+0x30>
 8001b0c:	4610      	mov	r0, r2
 8001b0e:	bd70      	pop	{r4, r5, r6, pc}

08001b10 <_strtol_r>:
 8001b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b14:	460f      	mov	r7, r1
 8001b16:	4680      	mov	r8, r0
 8001b18:	483f      	ldr	r0, [pc, #252]	; (8001c18 <_strtol_r+0x108>)
 8001b1a:	f8d0 9000 	ldr.w	r9, [r0]
 8001b1e:	463d      	mov	r5, r7
 8001b20:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001b24:	eb09 0004 	add.w	r0, r9, r4
 8001b28:	7840      	ldrb	r0, [r0, #1]
 8001b2a:	f000 0008 	and.w	r0, r0, #8
 8001b2e:	f000 06ff 	and.w	r6, r0, #255	; 0xff
 8001b32:	b108      	cbz	r0, 8001b38 <_strtol_r+0x28>
 8001b34:	462f      	mov	r7, r5
 8001b36:	e7f2      	b.n	8001b1e <_strtol_r+0xe>
 8001b38:	2c2d      	cmp	r4, #45	; 0x2d
 8001b3a:	d103      	bne.n	8001b44 <_strtol_r+0x34>
 8001b3c:	1cbd      	adds	r5, r7, #2
 8001b3e:	787c      	ldrb	r4, [r7, #1]
 8001b40:	2601      	movs	r6, #1
 8001b42:	e003      	b.n	8001b4c <_strtol_r+0x3c>
 8001b44:	2c2b      	cmp	r4, #43	; 0x2b
 8001b46:	bf04      	itt	eq
 8001b48:	787c      	ldrbeq	r4, [r7, #1]
 8001b4a:	1cbd      	addeq	r5, r7, #2
 8001b4c:	b113      	cbz	r3, 8001b54 <_strtol_r+0x44>
 8001b4e:	2b10      	cmp	r3, #16
 8001b50:	d10a      	bne.n	8001b68 <_strtol_r+0x58>
 8001b52:	e05b      	b.n	8001c0c <_strtol_r+0xfc>
 8001b54:	2c30      	cmp	r4, #48	; 0x30
 8001b56:	d157      	bne.n	8001c08 <_strtol_r+0xf8>
 8001b58:	7828      	ldrb	r0, [r5, #0]
 8001b5a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8001b5e:	2858      	cmp	r0, #88	; 0x58
 8001b60:	d14d      	bne.n	8001bfe <_strtol_r+0xee>
 8001b62:	786c      	ldrb	r4, [r5, #1]
 8001b64:	2310      	movs	r3, #16
 8001b66:	3502      	adds	r5, #2
 8001b68:	2e00      	cmp	r6, #0
 8001b6a:	bf14      	ite	ne
 8001b6c:	f04f 4c00 	movne.w	ip, #2147483648	; 0x80000000
 8001b70:	f06f 4c00 	mvneq.w	ip, #2147483648	; 0x80000000
 8001b74:	fbbc faf3 	udiv	sl, ip, r3
 8001b78:	2700      	movs	r7, #0
 8001b7a:	4638      	mov	r0, r7
 8001b7c:	fb03 cc1a 	mls	ip, r3, sl, ip
 8001b80:	eb09 0e04 	add.w	lr, r9, r4
 8001b84:	f89e e001 	ldrb.w	lr, [lr, #1]
 8001b88:	f01e 0f04 	tst.w	lr, #4
 8001b8c:	d001      	beq.n	8001b92 <_strtol_r+0x82>
 8001b8e:	3c30      	subs	r4, #48	; 0x30
 8001b90:	e00b      	b.n	8001baa <_strtol_r+0x9a>
 8001b92:	f01e 0e03 	ands.w	lr, lr, #3
 8001b96:	d01b      	beq.n	8001bd0 <_strtol_r+0xc0>
 8001b98:	f1be 0f01 	cmp.w	lr, #1
 8001b9c:	bf0c      	ite	eq
 8001b9e:	f04f 0e37 	moveq.w	lr, #55	; 0x37
 8001ba2:	f04f 0e57 	movne.w	lr, #87	; 0x57
 8001ba6:	ebce 0404 	rsb	r4, lr, r4
 8001baa:	42a3      	cmp	r3, r4
 8001bac:	dd10      	ble.n	8001bd0 <_strtol_r+0xc0>
 8001bae:	f1b7 3fff 	cmp.w	r7, #4294967295
 8001bb2:	d00a      	beq.n	8001bca <_strtol_r+0xba>
 8001bb4:	4550      	cmp	r0, sl
 8001bb6:	d806      	bhi.n	8001bc6 <_strtol_r+0xb6>
 8001bb8:	d101      	bne.n	8001bbe <_strtol_r+0xae>
 8001bba:	4564      	cmp	r4, ip
 8001bbc:	dc03      	bgt.n	8001bc6 <_strtol_r+0xb6>
 8001bbe:	fb03 4000 	mla	r0, r3, r0, r4
 8001bc2:	2701      	movs	r7, #1
 8001bc4:	e001      	b.n	8001bca <_strtol_r+0xba>
 8001bc6:	f04f 37ff 	mov.w	r7, #4294967295
 8001bca:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001bce:	e7d7      	b.n	8001b80 <_strtol_r+0x70>
 8001bd0:	1c7b      	adds	r3, r7, #1
 8001bd2:	d10c      	bne.n	8001bee <_strtol_r+0xde>
 8001bd4:	2e00      	cmp	r6, #0
 8001bd6:	f04f 0322 	mov.w	r3, #34	; 0x22
 8001bda:	bf14      	ite	ne
 8001bdc:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
 8001be0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001be4:	f8c8 3000 	str.w	r3, [r8]
 8001be8:	b92a      	cbnz	r2, 8001bf6 <_strtol_r+0xe6>
 8001bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bee:	b106      	cbz	r6, 8001bf2 <_strtol_r+0xe2>
 8001bf0:	4240      	negs	r0, r0
 8001bf2:	b172      	cbz	r2, 8001c12 <_strtol_r+0x102>
 8001bf4:	b107      	cbz	r7, 8001bf8 <_strtol_r+0xe8>
 8001bf6:	1e69      	subs	r1, r5, #1
 8001bf8:	6011      	str	r1, [r2, #0]
 8001bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bfe:	2430      	movs	r4, #48	; 0x30
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d1b1      	bne.n	8001b68 <_strtol_r+0x58>
 8001c04:	2308      	movs	r3, #8
 8001c06:	e7af      	b.n	8001b68 <_strtol_r+0x58>
 8001c08:	230a      	movs	r3, #10
 8001c0a:	e7ad      	b.n	8001b68 <_strtol_r+0x58>
 8001c0c:	2c30      	cmp	r4, #48	; 0x30
 8001c0e:	d0a3      	beq.n	8001b58 <_strtol_r+0x48>
 8001c10:	e7aa      	b.n	8001b68 <_strtol_r+0x58>
 8001c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c16:	bf00      	nop
 8001c18:	20000080 	.word	0x20000080

08001c1c <_strtoul_r>:
 8001c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c20:	460e      	mov	r6, r1
 8001c22:	4680      	mov	r8, r0
 8001c24:	483b      	ldr	r0, [pc, #236]	; (8001d14 <_strtoul_r+0xf8>)
 8001c26:	f8d0 9000 	ldr.w	r9, [r0]
 8001c2a:	4635      	mov	r5, r6
 8001c2c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001c30:	eb09 0004 	add.w	r0, r9, r4
 8001c34:	7840      	ldrb	r0, [r0, #1]
 8001c36:	f000 0008 	and.w	r0, r0, #8
 8001c3a:	f000 07ff 	and.w	r7, r0, #255	; 0xff
 8001c3e:	b108      	cbz	r0, 8001c44 <_strtoul_r+0x28>
 8001c40:	462e      	mov	r6, r5
 8001c42:	e7f2      	b.n	8001c2a <_strtoul_r+0xe>
 8001c44:	2c2d      	cmp	r4, #45	; 0x2d
 8001c46:	d103      	bne.n	8001c50 <_strtoul_r+0x34>
 8001c48:	1cb5      	adds	r5, r6, #2
 8001c4a:	7874      	ldrb	r4, [r6, #1]
 8001c4c:	2701      	movs	r7, #1
 8001c4e:	e003      	b.n	8001c58 <_strtoul_r+0x3c>
 8001c50:	2c2b      	cmp	r4, #43	; 0x2b
 8001c52:	bf04      	itt	eq
 8001c54:	7874      	ldrbeq	r4, [r6, #1]
 8001c56:	1cb5      	addeq	r5, r6, #2
 8001c58:	b113      	cbz	r3, 8001c60 <_strtoul_r+0x44>
 8001c5a:	2b10      	cmp	r3, #16
 8001c5c:	d10a      	bne.n	8001c74 <_strtoul_r+0x58>
 8001c5e:	e053      	b.n	8001d08 <_strtoul_r+0xec>
 8001c60:	2c30      	cmp	r4, #48	; 0x30
 8001c62:	d14f      	bne.n	8001d04 <_strtoul_r+0xe8>
 8001c64:	7828      	ldrb	r0, [r5, #0]
 8001c66:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8001c6a:	2858      	cmp	r0, #88	; 0x58
 8001c6c:	d145      	bne.n	8001cfa <_strtoul_r+0xde>
 8001c6e:	786c      	ldrb	r4, [r5, #1]
 8001c70:	2310      	movs	r3, #16
 8001c72:	3502      	adds	r5, #2
 8001c74:	f04f 3cff 	mov.w	ip, #4294967295
 8001c78:	fbbc fcf3 	udiv	ip, ip, r3
 8001c7c:	fb03 fa0c 	mul.w	sl, r3, ip
 8001c80:	2600      	movs	r6, #0
 8001c82:	ea6f 0a0a 	mvn.w	sl, sl
 8001c86:	4630      	mov	r0, r6
 8001c88:	eb09 0e04 	add.w	lr, r9, r4
 8001c8c:	f89e e001 	ldrb.w	lr, [lr, #1]
 8001c90:	f01e 0f04 	tst.w	lr, #4
 8001c94:	d001      	beq.n	8001c9a <_strtoul_r+0x7e>
 8001c96:	3c30      	subs	r4, #48	; 0x30
 8001c98:	e00b      	b.n	8001cb2 <_strtoul_r+0x96>
 8001c9a:	f01e 0e03 	ands.w	lr, lr, #3
 8001c9e:	d01a      	beq.n	8001cd6 <_strtoul_r+0xba>
 8001ca0:	f1be 0f01 	cmp.w	lr, #1
 8001ca4:	bf0c      	ite	eq
 8001ca6:	f04f 0e37 	moveq.w	lr, #55	; 0x37
 8001caa:	f04f 0e57 	movne.w	lr, #87	; 0x57
 8001cae:	ebce 0404 	rsb	r4, lr, r4
 8001cb2:	42a3      	cmp	r3, r4
 8001cb4:	dd0f      	ble.n	8001cd6 <_strtoul_r+0xba>
 8001cb6:	2e00      	cmp	r6, #0
 8001cb8:	db08      	blt.n	8001ccc <_strtoul_r+0xb0>
 8001cba:	4560      	cmp	r0, ip
 8001cbc:	d806      	bhi.n	8001ccc <_strtoul_r+0xb0>
 8001cbe:	d101      	bne.n	8001cc4 <_strtoul_r+0xa8>
 8001cc0:	4554      	cmp	r4, sl
 8001cc2:	dc03      	bgt.n	8001ccc <_strtoul_r+0xb0>
 8001cc4:	fb03 4000 	mla	r0, r3, r0, r4
 8001cc8:	2601      	movs	r6, #1
 8001cca:	e001      	b.n	8001cd0 <_strtoul_r+0xb4>
 8001ccc:	f04f 36ff 	mov.w	r6, #4294967295
 8001cd0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001cd4:	e7d8      	b.n	8001c88 <_strtoul_r+0x6c>
 8001cd6:	2e00      	cmp	r6, #0
 8001cd8:	da07      	bge.n	8001cea <_strtoul_r+0xce>
 8001cda:	2322      	movs	r3, #34	; 0x22
 8001cdc:	f8c8 3000 	str.w	r3, [r8]
 8001ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce4:	b92a      	cbnz	r2, 8001cf2 <_strtoul_r+0xd6>
 8001ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cea:	b107      	cbz	r7, 8001cee <_strtoul_r+0xd2>
 8001cec:	4240      	negs	r0, r0
 8001cee:	b172      	cbz	r2, 8001d0e <_strtoul_r+0xf2>
 8001cf0:	b106      	cbz	r6, 8001cf4 <_strtoul_r+0xd8>
 8001cf2:	1e69      	subs	r1, r5, #1
 8001cf4:	6011      	str	r1, [r2, #0]
 8001cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cfa:	2430      	movs	r4, #48	; 0x30
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1b9      	bne.n	8001c74 <_strtoul_r+0x58>
 8001d00:	2308      	movs	r3, #8
 8001d02:	e7b7      	b.n	8001c74 <_strtoul_r+0x58>
 8001d04:	230a      	movs	r3, #10
 8001d06:	e7b5      	b.n	8001c74 <_strtoul_r+0x58>
 8001d08:	2c30      	cmp	r4, #48	; 0x30
 8001d0a:	d0ab      	beq.n	8001c64 <_strtoul_r+0x48>
 8001d0c:	e7b2      	b.n	8001c74 <_strtoul_r+0x58>
 8001d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d12:	bf00      	nop
 8001d14:	20000080 	.word	0x20000080

08001d18 <__submore>:
 8001d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d1c:	460c      	mov	r4, r1
 8001d1e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8001d20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001d24:	4299      	cmp	r1, r3
 8001d26:	d11a      	bne.n	8001d5e <__submore+0x46>
 8001d28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d2c:	f000 f892 	bl	8001e54 <_malloc_r>
 8001d30:	b918      	cbnz	r0, 8001d3a <__submore+0x22>
 8001d32:	f04f 30ff 	mov.w	r0, #4294967295
 8001d36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d3e:	63a3      	str	r3, [r4, #56]	; 0x38
 8001d40:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8001d44:	6360      	str	r0, [r4, #52]	; 0x34
 8001d46:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8001d4a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001d4e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8001d52:	7043      	strb	r3, [r0, #1]
 8001d54:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001d58:	7003      	strb	r3, [r0, #0]
 8001d5a:	6020      	str	r0, [r4, #0]
 8001d5c:	e012      	b.n	8001d84 <__submore+0x6c>
 8001d5e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8001d60:	0077      	lsls	r7, r6, #1
 8001d62:	463a      	mov	r2, r7
 8001d64:	f000 f8d4 	bl	8001f10 <_realloc_r>
 8001d68:	4605      	mov	r5, r0
 8001d6a:	2800      	cmp	r0, #0
 8001d6c:	d0e1      	beq.n	8001d32 <__submore+0x1a>
 8001d6e:	eb00 0806 	add.w	r8, r0, r6
 8001d72:	4601      	mov	r1, r0
 8001d74:	4632      	mov	r2, r6
 8001d76:	4640      	mov	r0, r8
 8001d78:	f000 f815 	bl	8001da6 <memcpy>
 8001d7c:	f8c4 8000 	str.w	r8, [r4]
 8001d80:	6365      	str	r5, [r4, #52]	; 0x34
 8001d82:	63a7      	str	r7, [r4, #56]	; 0x38
 8001d84:	2000      	movs	r0, #0
 8001d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001d8a <memchr>:
 8001d8a:	b510      	push	{r4, lr}
 8001d8c:	b2c9      	uxtb	r1, r1
 8001d8e:	4402      	add	r2, r0
 8001d90:	4290      	cmp	r0, r2
 8001d92:	4603      	mov	r3, r0
 8001d94:	d005      	beq.n	8001da2 <memchr+0x18>
 8001d96:	781c      	ldrb	r4, [r3, #0]
 8001d98:	3001      	adds	r0, #1
 8001d9a:	428c      	cmp	r4, r1
 8001d9c:	d1f8      	bne.n	8001d90 <memchr+0x6>
 8001d9e:	4618      	mov	r0, r3
 8001da0:	bd10      	pop	{r4, pc}
 8001da2:	2000      	movs	r0, #0
 8001da4:	bd10      	pop	{r4, pc}

08001da6 <memcpy>:
 8001da6:	b510      	push	{r4, lr}
 8001da8:	1e43      	subs	r3, r0, #1
 8001daa:	440a      	add	r2, r1
 8001dac:	4291      	cmp	r1, r2
 8001dae:	d004      	beq.n	8001dba <memcpy+0x14>
 8001db0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001db4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001db8:	e7f8      	b.n	8001dac <memcpy+0x6>
 8001dba:	bd10      	pop	{r4, pc}

08001dbc <_free_r>:
 8001dbc:	b538      	push	{r3, r4, r5, lr}
 8001dbe:	4605      	mov	r5, r0
 8001dc0:	2900      	cmp	r1, #0
 8001dc2:	d044      	beq.n	8001e4e <_free_r+0x92>
 8001dc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001dc8:	1f0c      	subs	r4, r1, #4
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	bfb8      	it	lt
 8001dce:	18e4      	addlt	r4, r4, r3
 8001dd0:	f000 f8d4 	bl	8001f7c <__malloc_lock>
 8001dd4:	4a1e      	ldr	r2, [pc, #120]	; (8001e50 <_free_r+0x94>)
 8001dd6:	6813      	ldr	r3, [r2, #0]
 8001dd8:	4611      	mov	r1, r2
 8001dda:	b913      	cbnz	r3, 8001de2 <_free_r+0x26>
 8001ddc:	6063      	str	r3, [r4, #4]
 8001dde:	6014      	str	r4, [r2, #0]
 8001de0:	e030      	b.n	8001e44 <_free_r+0x88>
 8001de2:	42a3      	cmp	r3, r4
 8001de4:	d90d      	bls.n	8001e02 <_free_r+0x46>
 8001de6:	6822      	ldr	r2, [r4, #0]
 8001de8:	18a0      	adds	r0, r4, r2
 8001dea:	4283      	cmp	r3, r0
 8001dec:	bf01      	itttt	eq
 8001dee:	6818      	ldreq	r0, [r3, #0]
 8001df0:	685b      	ldreq	r3, [r3, #4]
 8001df2:	1812      	addeq	r2, r2, r0
 8001df4:	6022      	streq	r2, [r4, #0]
 8001df6:	6063      	str	r3, [r4, #4]
 8001df8:	600c      	str	r4, [r1, #0]
 8001dfa:	e023      	b.n	8001e44 <_free_r+0x88>
 8001dfc:	42a2      	cmp	r2, r4
 8001dfe:	d803      	bhi.n	8001e08 <_free_r+0x4c>
 8001e00:	4613      	mov	r3, r2
 8001e02:	685a      	ldr	r2, [r3, #4]
 8001e04:	2a00      	cmp	r2, #0
 8001e06:	d1f9      	bne.n	8001dfc <_free_r+0x40>
 8001e08:	6818      	ldr	r0, [r3, #0]
 8001e0a:	1819      	adds	r1, r3, r0
 8001e0c:	42a1      	cmp	r1, r4
 8001e0e:	d10b      	bne.n	8001e28 <_free_r+0x6c>
 8001e10:	6821      	ldr	r1, [r4, #0]
 8001e12:	4401      	add	r1, r0
 8001e14:	1858      	adds	r0, r3, r1
 8001e16:	4282      	cmp	r2, r0
 8001e18:	6019      	str	r1, [r3, #0]
 8001e1a:	d113      	bne.n	8001e44 <_free_r+0x88>
 8001e1c:	6810      	ldr	r0, [r2, #0]
 8001e1e:	6852      	ldr	r2, [r2, #4]
 8001e20:	4401      	add	r1, r0
 8001e22:	6019      	str	r1, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	e00d      	b.n	8001e44 <_free_r+0x88>
 8001e28:	d902      	bls.n	8001e30 <_free_r+0x74>
 8001e2a:	230c      	movs	r3, #12
 8001e2c:	602b      	str	r3, [r5, #0]
 8001e2e:	e009      	b.n	8001e44 <_free_r+0x88>
 8001e30:	6821      	ldr	r1, [r4, #0]
 8001e32:	1860      	adds	r0, r4, r1
 8001e34:	4282      	cmp	r2, r0
 8001e36:	bf01      	itttt	eq
 8001e38:	6810      	ldreq	r0, [r2, #0]
 8001e3a:	6852      	ldreq	r2, [r2, #4]
 8001e3c:	1809      	addeq	r1, r1, r0
 8001e3e:	6021      	streq	r1, [r4, #0]
 8001e40:	6062      	str	r2, [r4, #4]
 8001e42:	605c      	str	r4, [r3, #4]
 8001e44:	4628      	mov	r0, r5
 8001e46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e4a:	f000 b898 	b.w	8001f7e <__malloc_unlock>
 8001e4e:	bd38      	pop	{r3, r4, r5, pc}
 8001e50:	200000b8 	.word	0x200000b8

08001e54 <_malloc_r>:
 8001e54:	b570      	push	{r4, r5, r6, lr}
 8001e56:	1ccd      	adds	r5, r1, #3
 8001e58:	f025 0503 	bic.w	r5, r5, #3
 8001e5c:	3508      	adds	r5, #8
 8001e5e:	2d0c      	cmp	r5, #12
 8001e60:	bf38      	it	cc
 8001e62:	250c      	movcc	r5, #12
 8001e64:	2d00      	cmp	r5, #0
 8001e66:	4606      	mov	r6, r0
 8001e68:	db01      	blt.n	8001e6e <_malloc_r+0x1a>
 8001e6a:	42a9      	cmp	r1, r5
 8001e6c:	d902      	bls.n	8001e74 <_malloc_r+0x20>
 8001e6e:	230c      	movs	r3, #12
 8001e70:	6033      	str	r3, [r6, #0]
 8001e72:	e046      	b.n	8001f02 <_malloc_r+0xae>
 8001e74:	f000 f882 	bl	8001f7c <__malloc_lock>
 8001e78:	4b23      	ldr	r3, [pc, #140]	; (8001f08 <_malloc_r+0xb4>)
 8001e7a:	681c      	ldr	r4, [r3, #0]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4621      	mov	r1, r4
 8001e80:	b1a1      	cbz	r1, 8001eac <_malloc_r+0x58>
 8001e82:	680b      	ldr	r3, [r1, #0]
 8001e84:	1b5b      	subs	r3, r3, r5
 8001e86:	d40e      	bmi.n	8001ea6 <_malloc_r+0x52>
 8001e88:	2b0b      	cmp	r3, #11
 8001e8a:	d903      	bls.n	8001e94 <_malloc_r+0x40>
 8001e8c:	600b      	str	r3, [r1, #0]
 8001e8e:	18cc      	adds	r4, r1, r3
 8001e90:	50cd      	str	r5, [r1, r3]
 8001e92:	e01e      	b.n	8001ed2 <_malloc_r+0x7e>
 8001e94:	428c      	cmp	r4, r1
 8001e96:	bf0b      	itete	eq
 8001e98:	6863      	ldreq	r3, [r4, #4]
 8001e9a:	684b      	ldrne	r3, [r1, #4]
 8001e9c:	6013      	streq	r3, [r2, #0]
 8001e9e:	6063      	strne	r3, [r4, #4]
 8001ea0:	bf18      	it	ne
 8001ea2:	460c      	movne	r4, r1
 8001ea4:	e015      	b.n	8001ed2 <_malloc_r+0x7e>
 8001ea6:	460c      	mov	r4, r1
 8001ea8:	6849      	ldr	r1, [r1, #4]
 8001eaa:	e7e9      	b.n	8001e80 <_malloc_r+0x2c>
 8001eac:	4c17      	ldr	r4, [pc, #92]	; (8001f0c <_malloc_r+0xb8>)
 8001eae:	6823      	ldr	r3, [r4, #0]
 8001eb0:	b91b      	cbnz	r3, 8001eba <_malloc_r+0x66>
 8001eb2:	4630      	mov	r0, r6
 8001eb4:	f000 f852 	bl	8001f5c <_sbrk_r>
 8001eb8:	6020      	str	r0, [r4, #0]
 8001eba:	4629      	mov	r1, r5
 8001ebc:	4630      	mov	r0, r6
 8001ebe:	f000 f84d 	bl	8001f5c <_sbrk_r>
 8001ec2:	1c43      	adds	r3, r0, #1
 8001ec4:	d018      	beq.n	8001ef8 <_malloc_r+0xa4>
 8001ec6:	1cc4      	adds	r4, r0, #3
 8001ec8:	f024 0403 	bic.w	r4, r4, #3
 8001ecc:	42a0      	cmp	r0, r4
 8001ece:	d10d      	bne.n	8001eec <_malloc_r+0x98>
 8001ed0:	6025      	str	r5, [r4, #0]
 8001ed2:	4630      	mov	r0, r6
 8001ed4:	f000 f853 	bl	8001f7e <__malloc_unlock>
 8001ed8:	f104 000b 	add.w	r0, r4, #11
 8001edc:	1d23      	adds	r3, r4, #4
 8001ede:	f020 0007 	bic.w	r0, r0, #7
 8001ee2:	1ac3      	subs	r3, r0, r3
 8001ee4:	d00e      	beq.n	8001f04 <_malloc_r+0xb0>
 8001ee6:	425a      	negs	r2, r3
 8001ee8:	50e2      	str	r2, [r4, r3]
 8001eea:	bd70      	pop	{r4, r5, r6, pc}
 8001eec:	1a21      	subs	r1, r4, r0
 8001eee:	4630      	mov	r0, r6
 8001ef0:	f000 f834 	bl	8001f5c <_sbrk_r>
 8001ef4:	3001      	adds	r0, #1
 8001ef6:	d1eb      	bne.n	8001ed0 <_malloc_r+0x7c>
 8001ef8:	230c      	movs	r3, #12
 8001efa:	6033      	str	r3, [r6, #0]
 8001efc:	4630      	mov	r0, r6
 8001efe:	f000 f83e 	bl	8001f7e <__malloc_unlock>
 8001f02:	2000      	movs	r0, #0
 8001f04:	bd70      	pop	{r4, r5, r6, pc}
 8001f06:	bf00      	nop
 8001f08:	200000b8 	.word	0x200000b8
 8001f0c:	200000b4 	.word	0x200000b4

08001f10 <_realloc_r>:
 8001f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f12:	4607      	mov	r7, r0
 8001f14:	4615      	mov	r5, r2
 8001f16:	460e      	mov	r6, r1
 8001f18:	b921      	cbnz	r1, 8001f24 <_realloc_r+0x14>
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001f20:	f7ff bf98 	b.w	8001e54 <_malloc_r>
 8001f24:	b91a      	cbnz	r2, 8001f2e <_realloc_r+0x1e>
 8001f26:	f7ff ff49 	bl	8001dbc <_free_r>
 8001f2a:	4628      	mov	r0, r5
 8001f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f2e:	f000 f827 	bl	8001f80 <_malloc_usable_size_r>
 8001f32:	4285      	cmp	r5, r0
 8001f34:	d90e      	bls.n	8001f54 <_realloc_r+0x44>
 8001f36:	4629      	mov	r1, r5
 8001f38:	4638      	mov	r0, r7
 8001f3a:	f7ff ff8b 	bl	8001e54 <_malloc_r>
 8001f3e:	4604      	mov	r4, r0
 8001f40:	b150      	cbz	r0, 8001f58 <_realloc_r+0x48>
 8001f42:	4631      	mov	r1, r6
 8001f44:	462a      	mov	r2, r5
 8001f46:	f7ff ff2e 	bl	8001da6 <memcpy>
 8001f4a:	4631      	mov	r1, r6
 8001f4c:	4638      	mov	r0, r7
 8001f4e:	f7ff ff35 	bl	8001dbc <_free_r>
 8001f52:	e001      	b.n	8001f58 <_realloc_r+0x48>
 8001f54:	4630      	mov	r0, r6
 8001f56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f58:	4620      	mov	r0, r4
 8001f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001f5c <_sbrk_r>:
 8001f5c:	b538      	push	{r3, r4, r5, lr}
 8001f5e:	4c06      	ldr	r4, [pc, #24]	; (8001f78 <_sbrk_r+0x1c>)
 8001f60:	2300      	movs	r3, #0
 8001f62:	4605      	mov	r5, r0
 8001f64:	4608      	mov	r0, r1
 8001f66:	6023      	str	r3, [r4, #0]
 8001f68:	f000 f814 	bl	8001f94 <_sbrk>
 8001f6c:	1c43      	adds	r3, r0, #1
 8001f6e:	d102      	bne.n	8001f76 <_sbrk_r+0x1a>
 8001f70:	6823      	ldr	r3, [r4, #0]
 8001f72:	b103      	cbz	r3, 8001f76 <_sbrk_r+0x1a>
 8001f74:	602b      	str	r3, [r5, #0]
 8001f76:	bd38      	pop	{r3, r4, r5, pc}
 8001f78:	20000190 	.word	0x20000190

08001f7c <__malloc_lock>:
 8001f7c:	4770      	bx	lr

08001f7e <__malloc_unlock>:
 8001f7e:	4770      	bx	lr

08001f80 <_malloc_usable_size_r>:
 8001f80:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8001f84:	2800      	cmp	r0, #0
 8001f86:	bfbe      	ittt	lt
 8001f88:	1809      	addlt	r1, r1, r0
 8001f8a:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8001f8e:	18c0      	addlt	r0, r0, r3
 8001f90:	3804      	subs	r0, #4
 8001f92:	4770      	bx	lr

08001f94 <_sbrk>:
 8001f94:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <_sbrk+0x14>)
 8001f96:	4602      	mov	r2, r0
 8001f98:	6819      	ldr	r1, [r3, #0]
 8001f9a:	b909      	cbnz	r1, 8001fa0 <_sbrk+0xc>
 8001f9c:	4903      	ldr	r1, [pc, #12]	; (8001fac <_sbrk+0x18>)
 8001f9e:	6019      	str	r1, [r3, #0]
 8001fa0:	6818      	ldr	r0, [r3, #0]
 8001fa2:	4402      	add	r2, r0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	4770      	bx	lr
 8001fa8:	200000bc 	.word	0x200000bc
 8001fac:	20000194 	.word	0x20000194

08001fb0 <_init>:
 8001fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fb2:	bf00      	nop
 8001fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fb6:	bc08      	pop	{r3}
 8001fb8:	469e      	mov	lr, r3
 8001fba:	4770      	bx	lr

08001fbc <_fini>:
 8001fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fbe:	bf00      	nop
 8001fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fc2:	bc08      	pop	{r3}
 8001fc4:	469e      	mov	lr, r3
 8001fc6:	4770      	bx	lr
