// Seed: 698463899
module module_0 ();
  wand id_1;
  logic [7:0] id_2 = id_2[1'b0 :-1];
  assign id_1 = id_1;
  parameter id_3 = id_1;
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    id_8,
    input tri id_2,
    input supply0 id_3,
    input wire id_4,
    input uwire id_5,
    output wand id_6
);
  assign id_0 = id_8;
  module_0 modCall_1 ();
  id_9(
      id_5#(1).id_0, ~1, 1
  );
  assign id_8 = -1;
  tri0 id_10 = id_3, id_11, id_12;
  wire id_13;
  wire id_14, id_15, id_16;
  assign id_11 = id_12;
endmodule
