ISim log file
<<<<<<< HEAD
Running: /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/test_module_updn_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/test_module_updn_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
=======
Running: D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\FINAL_EXAM\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
<<<<<<< HEAD
# run 10us
# exit 0
=======
# run 1s
# run 1.2s
# run 2s
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
