# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../FPU.srcs/sources_1/new/inst_decoder.v"
verilog xil_defaultlib  "../../../FPU.srcs/sources_1/new/reg_file.v"
verilog xil_defaultlib  "../../../FPU.srcs/sources_1/new/fake_ram.v"
verilog xil_defaultlib  "../../../FPU.srcs/sources_1/new/alu.v"
verilog xil_defaultlib  "../../../FPU.srcs/sources_1/new/ctrl_unit.v"
verilog xil_defaultlib  "../../../FPU.srcs/sim_1/new/regfile_unittest.v"
verilog xil_defaultlib  "../../../FPU.srcs/sim_1/new/decoder_unittests.v"
verilog xil_defaultlib  "../../../FPU.srcs/sim_1/new/main_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
