// Seed: 3369126669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  always_comb id_4 <= 1;
  bit id_6, id_7;
  uwire id_8, id_9 = -1;
  always $display;
  wand id_10 = 1;
  assign id_6 = id_2;
  bit id_11;
  parameter id_12 = -1'd0 == -1'h0;
  parameter id_13 = id_12 - id_6;
  wire id_14, id_15;
  parameter id_16 = 1'b0;
  assign id_10 = 1'b0;
  id_17(
      .id_0(id_5)
  );
  parameter id_18 = -1'b0;
  tri0 id_19, id_20;
  wire id_21;
  assign id_19 = 1'b0;
  supply1 id_22 = id_12, id_23, id_24;
  assign id_16 = id_3;
  localparam id_25 = 1;
  id_26(
      id_24, id_24 | id_22 < id_19
  );
  always if (-1) id_7 = id_11;
  reg id_27;
  wire id_28, id_29;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_21,
      id_15,
      id_20,
      id_24,
      id_18
  );
  id_30(
      -1'b0
  );
  parameter id_31 = (-1);
  wire id_32, id_33;
  wire id_34;
  always begin : LABEL_0
    if ((id_31)) if (id_18) id_13 <= id_27;
    #1 id_1 <= id_6;
  end
endmodule
