

================================================================
== Vitis HLS Report for 'hello_world'
================================================================
* Date:           Sat May 24 13:34:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hello_world
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.911 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       17|  10.000 ns|  0.170 us|    2|   18|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66  |hello_world_Pipeline_VITIS_LOOP_7_1  |       15|       15|  0.150 us|  0.150 us|   14|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     41|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   -|     18|     66|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     70|    -|
|Register         |        -|   -|      5|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     23|    177|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66  |hello_world_Pipeline_VITIS_LOOP_7_1  |        0|   0|  18|  66|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |Total                                          |                                     |        0|   0|  18|  66|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |icmp_ln4_fu_74_p2  |      icmp|   0|  0|  39|          32|           1|
    |mensagem_we0       |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  41|          33|           2|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |mensagem_address0        |   9|          2|    7|         14|
    |mensagem_address0_local  |  14|          3|    7|         21|
    |mensagem_ce0             |   9|          2|    1|          2|
    |mensagem_d0              |   9|          2|    8|         16|
    |mensagem_we0             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         15|   25|         59|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  3|   0|    3|          0|
    |grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln4_reg_80                                             |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  5|   0|    5|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   hello_world|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   hello_world|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   hello_world|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   hello_world|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   hello_world|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   hello_world|  return value|
|valor              |   in|   32|     ap_none|         valor|        scalar|
|mensagem_address0  |  out|    7|   ap_memory|      mensagem|         array|
|mensagem_ce0       |  out|    1|   ap_memory|      mensagem|         array|
|mensagem_we0       |  out|    1|   ap_memory|      mensagem|         array|
|mensagem_d0        |  out|    8|   ap_memory|      mensagem|         array|
+-------------------+-----+-----+------------+--------------+--------------+

