module TEST_BENCH(   );
reg a,b,c,p;
wire y;

EVEN_PARITY_CHECKER dut(.a(a), .b(b), .c(c), .p(p), .y(y));

initial begin 
$monitor("a=%b,b=%b,c=%b,p=%b,y=%b",a,b,c,p,y);
    a=0; b=0; c=0; p=0; #10;
    a=0; b=0; c=0; p=1; #10;
    a=0; b=0; c=1; p=0; #10;
    a=0; b=0; c=1; p=1; #10;
    a=0; b=1; c=0; p=0; #10;
    a=0; b=1; c=0; p=1; #10;
    a=0; b=1; c=1; p=0; #10;
    a=0; b=1; c=1; p=1; #10;
    a=1; b=0; c=0; p=0; #10;
    a=1; b=0; c=0; p=1; #10;
    a=1; b=0; c=1; p=0; #10;
    a=1; b=0; c=1; p=1; #10;
    a=1; b=1; c=0; p=0; #10;
    a=1; b=1; c=0; p=1; #10;
    a=1; b=1; c=1; p=0; #10;
    a=1; b=1; c=1; p=1; #10;
    $finish;
end 
endmodule
