

================================================================
== Vivado HLS Report for 'bubble_sort'
================================================================
* Date:           Thu Mar  1 00:53:02 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_Bubblesort.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    ?|    6|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- FOR1    |    4|    ?|   4 ~ ?  |          -|          -| 1 ~ 10 |    no    |
        | + FOR2   |    2|    ?|         2|          -|          -|  1 ~ ? |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp & tmp_2)
	2  / (tmp & !tmp_2 & tmp_8)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_5 (2)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10 x i64]* %arr) nounwind, !map !13

ST_1: StgValue_6 (3)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @bubble_sort_str) nounwind

ST_1: StgValue_7 (4)  [1/1] 1.59ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:19
:2  br label %1


 <State 2>: 3.10ns
ST_2: j (6)  [1/1] 0.00ns
:0  %j = phi i4 [ 0, %0 ], [ %j_1, %7 ]

ST_2: lastSwap (7)  [1/1] 0.00ns
:1  %lastSwap = phi i8 [ 9, %0 ], [ %lastSwap_1, %7 ]

ST_2: tmp (8)  [1/1] 3.10ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:19
:2  %tmp = icmp ult i4 %j, -6

ST_2: StgValue_11 (9)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)

ST_2: j_1 (10)  [1/1] 2.35ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:19
:4  %j_1 = add i4 %j, 1

ST_2: StgValue_13 (11)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:19
:5  br i1 %tmp, label %2, label %.loopexit

ST_2: StgValue_14 (13)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:20
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

ST_2: tmp_1 (14)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:20
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind

ST_2: StgValue_16 (15)  [1/1] 1.59ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
:2  br label %3


 <State 3>: 4.64ns
ST_3: lastSwap_1 (17)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
:0  %lastSwap_1 = phi i8 [ -1, %2 ], [ %currentSwap_1, %._crit_edge ]

ST_3: is_sorted (18)  [1/1] 0.00ns
:1  %is_sorted = phi i2 [ 1, %2 ], [ %is_sorted_1, %._crit_edge ]

ST_3: currentSwap (19)  [1/1] 0.00ns
:2  %currentSwap = phi i7 [ 0, %2 ], [ %i, %._crit_edge ]

ST_3: index_1_assign_cast (20)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
:3  %index_1_assign_cast = zext i7 %currentSwap to i8

ST_3: tmp_2 (21)  [1/1] 2.91ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
:4  %tmp_2 = icmp slt i8 %index_1_assign_cast, %lastSwap

ST_3: i (22)  [1/1] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:5  %i = add i7 %currentSwap, 1

ST_3: StgValue_23 (23)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
:6  br i1 %tmp_2, label %4, label %6

ST_3: tmp_3 (28)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:3  %tmp_3 = zext i7 %currentSwap to i64

ST_3: arr_addr (29)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:4  %arr_addr = getelementptr [10 x i64]* %arr, i64 0, i64 %tmp_3

ST_3: b (30)  [2/2] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:5  %b = load i64* %arr_addr, align 8

ST_3: tmp_6 (31)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:6  %tmp_6 = zext i7 %i to i64

ST_3: arr_addr_1 (32)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:7  %arr_addr_1 = getelementptr [10 x i64]* %arr, i64 0, i64 %tmp_6

ST_3: arr_load_1 (33)  [2/2] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:8  %arr_load_1 = load i64* %arr_addr_1, align 8

ST_3: tmp_8 (46)  [1/1] 2.07ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:34
:0  %tmp_8 = icmp eq i2 %is_sorted, 0

ST_3: StgValue_31 (47)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:34
:1  br i1 %tmp_8, label %7, label %.loopexit

ST_3: empty_2 (49)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:36
:0  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp_1) nounwind

ST_3: StgValue_33 (50)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:19
:1  br label %1

ST_3: StgValue_34 (52)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:37
.loopexit:0  ret void


 <State 4>: 7.64ns
ST_4: StgValue_35 (25)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:25
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1) nounwind

ST_4: tmp_s (26)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:25
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str1) nounwind

ST_4: StgValue_37 (27)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 0, i32 5, [1 x i8]* @p_str2) nounwind

ST_4: b (30)  [1/2] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:5  %b = load i64* %arr_addr, align 8

ST_4: arr_load_1 (33)  [1/2] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:8  %arr_load_1 = load i64* %arr_addr_1, align 8

ST_4: tmp_7 (34)  [1/1] 3.73ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:9  %tmp_7 = icmp sgt i64 %b, %arr_load_1

ST_4: StgValue_41 (35)  [1/1] 1.59ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:10  br i1 %tmp_7, label %5, label %._crit_edge

ST_4: StgValue_42 (37)  [1/1] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:7->RTL_Bubblesort.prj/solution1/bubblesort.c:28
:0  store i64 %arr_load_1, i64* %arr_addr, align 8

ST_4: StgValue_43 (38)  [1/1] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:8->RTL_Bubblesort.prj/solution1/bubblesort.c:28
:1  store i64 %b, i64* %arr_addr_1, align 8

ST_4: StgValue_44 (39)  [1/1] 1.59ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:31
:2  br label %._crit_edge

ST_4: currentSwap_1 (41)  [1/1] 0.00ns
._crit_edge:0  %currentSwap_1 = phi i8 [ %index_1_assign_cast, %5 ], [ %lastSwap_1, %4 ]

ST_4: is_sorted_1 (42)  [1/1] 0.00ns
._crit_edge:1  %is_sorted_1 = phi i2 [ 0, %5 ], [ %is_sorted, %4 ]

ST_4: empty (43)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:32
._crit_edge:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str1, i32 %tmp_s) nounwind

ST_4: StgValue_48 (44)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
._crit_edge:3  br label %3



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', RTL_Bubblesort.prj/solution1/bubblesort.c:19) [6]  (1.59 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', RTL_Bubblesort.prj/solution1/bubblesort.c:19) [6]  (0 ns)
	'icmp' operation ('tmp', RTL_Bubblesort.prj/solution1/bubblesort.c:19) [8]  (3.1 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('index_2', RTL_Bubblesort.prj/solution1/bubblesort.c:26) [19]  (0 ns)
	'add' operation ('index_2', RTL_Bubblesort.prj/solution1/bubblesort.c:26) [22]  (2.32 ns)
	'getelementptr' operation ('arr_addr_1', RTL_Bubblesort.prj/solution1/bubblesort.c:26) [32]  (0 ns)
	'load' operation ('arr_load_1', RTL_Bubblesort.prj/solution1/bubblesort.c:26) on array 'arr' [33]  (2.32 ns)

 <State 4>: 7.64ns
The critical path consists of the following:
	'load' operation ('b', RTL_Bubblesort.prj/solution1/bubblesort.c:26) on array 'arr' [30]  (2.32 ns)
	'icmp' operation ('tmp_7', RTL_Bubblesort.prj/solution1/bubblesort.c:26) [34]  (3.73 ns)
	multiplexor before 'phi' operation ('lastSwap') with incoming values : ('index_1_assign_cast', RTL_Bubblesort.prj/solution1/bubblesort.c:24) [41]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
