import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    add0 = std_add(32);
    add1 = std_add(32);
    add2 = std_add(32);
    add3 = std_add(32);
    x_0 = std_reg(32);
  }
  wires {
    group let0<"promotable"=1> {
      add0.left = 32'd1;
      add0.right = 32'd2;
      add1.right = 32'd3;
      add1.left = add0.out;
      x_0.in = add1.out;
      x_0.write_en = 1'd1;
      let0[done] = x_0.done;
    }
    group let1<"promotable"=1> {
      add0.left = 32'd1;
      add0.right = 32'd2;
      add1.right = 32'd3;
      add1.left = add0.out;
      x_0.in = add1.out;
      x_0.write_en = 1'd1;
      let1[done] = x_0.done;
    }
  }
  control {
    seq {
      let0;
      let1;
    }
  }
}
