INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Proyectos/Ejercicio4/vivido_project.sim/sim_1/synth/timing/xsim/tb_7seg_v2_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WCLK
INFO: [VRFC 10-311] analyzing module WCLK__WCLK_clk_wiz
INFO: [VRFC 10-311] analyzing module module_register_pp
INFO: [VRFC 10-311] analyzing module module_seg7_control
INFO: [VRFC 10-311] analyzing module top_simulate_7seg_v2
INFO: [VRFC 10-311] analyzing module glbl
