==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.520 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:46:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:74:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:111:72)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:111:89)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:111:106)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:140:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:140:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:140:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:168:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:168:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:168:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:227:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:227:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:227:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:255:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:255:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:255:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:285:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:285:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:285:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.28 seconds. CPU system time: 1.21 seconds. Elapsed time: 3.74 seconds; current allocated memory: 643.348 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'c1_conv_layer'
INFO: [HLS 214-210] Disaggregating variable 'c1_conv_layer_map'
INFO: [HLS 214-210] Disaggregating variable 'input_layer'
INFO: [HLS 214-210] Disaggregating variable 'input_layer_map'
INFO: [HLS 214-178] Inlining function 'convn_valid' into 'conv_fprop1' (../source/hls.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'conv_fprop1' (../source/hls.cpp:112:0)
INFO: [HLS 214-241] Aggregating bram variable 'c1_conv_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_132_3> at ../source/hls.cpp:132:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_4> at ../source/hls.cpp:86:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.72 seconds. CPU system time: 1.3 seconds. Elapsed time: 7.9 seconds; current allocated memory: 652.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 652.742 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 652.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 652.863 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 674.867 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) and 'VITIS_LOOP_86_4'(../source/hls.cpp:86:19) in function 'conv_fprop1' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_81_2'(../source/hls.cpp:81:18) and 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) in function 'conv_fprop1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_3' (../source/hls.cpp:84:18) in function 'conv_fprop1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_2' (../source/hls.cpp:81:18) in function 'conv_fprop1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 694.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_fprop1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 695.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 695.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln88) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78->../source/hls.cpp:126) of variable 'sum', ../source/hls.cpp:88->../source/hls.cpp:126 on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88->../source/hls.cpp:126) on local variable 'sum', ../source/hls.cpp:78->../source/hls.cpp:126.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 24, loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' consists of the following:
	'getelementptr' operation 17 bit ('input_layer_map_data_addr', ../source/hls.cpp:88->../source/hls.cpp:126) [57]  (0.000 ns)
	'load' operation 64 bit ('input_layer_map_data_load', ../source/hls.cpp:88->../source/hls.cpp:126) on array 'input_layer_map_data' [58]  (2.983 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 695.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 695.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1_Pipeline_VITIS_LOOP_132_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 80, loop 'VITIS_LOOP_132_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 695.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 695.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 695.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 695.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 695.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17ns_17ns_17s_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 696.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1_Pipeline_VITIS_LOOP_132_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop1_Pipeline_VITIS_LOOP_132_3' pipeline 'VITIS_LOOP_132_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1_Pipeline_VITIS_LOOP_132_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 699.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/pconnection' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_fprop1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.82 seconds; current allocated memory: 703.273 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 707.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.1 seconds; current allocated memory: 713.613 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_fprop1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_fprop1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 73.406 MB.
INFO: [HLS 200-1510] Running: close_solution 
