// Seed: 705590190
module module_0 (
    inout  tri1  id_0,
    output wire  id_1,
    output uwire id_2
);
  assign id_0 = id_0 == 1'b0;
  wire id_4, id_5;
  wire id_6, id_7 = {id_5{id_5}};
  wire id_8;
  wire id_9 = id_5;
  assign module_1.id_2 = 0;
  tri1  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  =  1  ;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output supply1 id_2,
    inout tri0 id_3
);
  id_5(
      id_1, id_3
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
