# ğŸ”¬ UVM Verification Projects Collection

This repository serves as a **central hub** for all my UVM-based verification projects.  
It showcases different protocol verifications and digital design testbenches implemented in **SystemVerilog** using the **UVM methodology**.

Each project demonstrates:
- Building scalable UVM testbenches.
- Transaction-level modeling (Driver, Monitor, Scoreboard, Subscriber, Coverage).
- Verification of digital protocols and memory designs.
- Emphasis on **constrained-random verification** and **coverage-driven methodology**.

---

## ğŸ“‚ Projects Included

### 1. [Verification-of-SPI-Memory](#)
UVM-based testbench for verifying **Serial Peripheral Interface (SPI) memory** operations.  
Focuses on **read/write transactions**, protocol timing, and functional coverage.  
â¡ï¸ [GitHub Link](https://github.com/youssefzaafan/Verification-of-SPI-Memory)

---

### 2. [Verification-of-APB-RAM](#)
Verification of **APB RAM** interface using UVM.  
Validates **APB protocol compliance**, memory transactions, and data integrity.  
â¡ï¸ [GitHub Link](https://github.com/youssefzaafan/Verification-of-APB-RAM)

---

### 3. [Verification-of-I2C-Memory](#)
UVM testbench for **I2C memory device**.  
Covers **multi-master/slave interactions**, protocol timing, and error handling scenarios.  
â¡ï¸ [GitHub Link](https://github.com/youssefzaafan/Verification-of-I2C-Memory)

---

### 4. [Verification-of-UART-Protocol](#)
Verification of **UART protocol** transmitter and receiver.  
Ensures **baud rate accuracy**, start/stop bits, parity checks, and data framing.  
â¡ï¸ [GitHub Link](https://github.com/youssefzaafan/Verification-of-UART-Protocol)

---

### 5. [Verification-of-Sequential-Adder](#)
UVM testbench for a **Sequential Adder** design.  
Checks **state-machine functionality**, handling of carry bits, and correctness of sequential addition.  
â¡ï¸ [GitHub Link](https://github.com/youssefzaafan/Verification-of-Sequential-Adder)

---

### 6. [Verification-of-Combinational-Circuit-4-bit-Multiplier](#)
Verification of a **4-bit Combinational Multiplier**.  
Focuses on **functional correctness**, input space exploration, and coverage of multiplication cases.  
â¡ï¸ [GitHub Link](https://github.com/youssefzaafan/Verification-of-Combinational-Circuit-4-bit-Multiplier)

---

## ğŸ› ï¸ Tech Stack

- **Languages**: SystemVerilog  
- **Methodology**: UVM (Universal Verification Methodology)  
- **Tools**: Synopsys VCS, ModelSim/QuestaSim  
- **Concepts**: OOP, Constrained-Random Verification, Functional Coverage, Assertions  

---

## ğŸ“Œ Repository Structure

```
UVM-Verification-Projects/
â”‚â”€â”€ SPI-Memory/
â”‚â”€â”€ APB-RAM/
â”‚â”€â”€ I2C-Memory/
â”‚â”€â”€ UART-Protocol/
â”‚â”€â”€ Sequential-Adder/
â”‚â”€â”€ 4-bit-Multiplier/
â””â”€â”€ README.md
```

---

## ğŸ‘¤ Author

**Youssef Zaafan**  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/youssef-zaafan-211482169)  
ğŸ“§ youssefzafan@gmail.com  

---
âœ¨ This repo is continuously updated with new verification projects. Stay tuned!
