Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/beast13/181/lab6/lab6Edit/ --output-directory=/home/beast13/181/lab6/lab6Edit/StartSignal/ --report-file=bsf:/home/beast13/181/lab6/lab6Edit/StartSignal.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/beast13/181/lab6/lab6Edit/StartSignal.qsys
Progress: Loading lab6Edit/StartSignal.qsys
Progress: Reading input file
Progress: Adding System_Clk [clock_source 13.1]
Progress: Parameterizing module System_Clk
Progress: Adding Arm_A9_HPS [altera_hps 13.1]
Progress: Parameterizing module Arm_A9_HPS
Progress: Adding ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ram
Progress: Adding system_console [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module system_console
Progress: Adding start_signal [altera_avalon_pio 13.1]
Progress: Parameterizing module start_signal
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/beast13/181/lab6/lab6Edit/ --output-directory=/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/beast13/181/lab6/lab6Edit/StartSignal.html --report-file=sopcinfo:/home/beast13/181/lab6/lab6Edit/StartSignal.sopcinfo --report-file=cmp:/home/beast13/181/lab6/lab6Edit/StartSignal.cmp --report-file=qip:/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/StartSignal.qip --report-file=svd --report-file=regmap:/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/StartSignal.regmap --report-file=debuginfo:/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/StartSignal.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/beast13/181/lab6/lab6Edit/StartSignal.qsys --language=VERILOG
Progress: Loading lab6Edit/StartSignal.qsys
Progress: Reading input file
Progress: Adding System_Clk [clock_source 13.1]
Progress: Parameterizing module System_Clk
Progress: Adding Arm_A9_HPS [altera_hps 13.1]
Progress: Parameterizing module Arm_A9_HPS
Progress: Adding ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ram
Progress: Adding system_console [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module system_console
Progress: Adding start_signal [altera_avalon_pio 13.1]
Progress: Parameterizing module start_signal
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: StartSignal: Generating StartSignal "StartSignal" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 28 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 5 connections
Info: merlin_translator_transform: After transform: 4 modules, 9 connections
Info: merlin_domain_transform: After transform: 9 modules, 38 connections
Info: merlin_router_transform: After transform: 12 modules, 48 connections
Info: merlin_burst_transform: After transform: 13 modules, 52 connections
Info: merlin_network_to_switch_transform: After transform: 18 modules, 63 connections
Info: merlin_width_transform: After transform: 20 modules, 71 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 92 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 33 connections
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 21 connections
Info: merlin_translator_transform: After transform: 12 modules, 41 connections
Info: merlin_domain_transform: After transform: 29 modules, 142 connections
Info: merlin_router_transform: After transform: 36 modules, 168 connections
Info: merlin_traffic_limiter_transform: After transform: 38 modules, 176 connections
Info: merlin_burst_transform: After transform: 43 modules, 196 connections
Info: merlin_network_to_switch_transform: After transform: 56 modules, 235 connections
Info: limiter_update_transform: After transform: 56 modules, 237 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 59 modules, 294 connections
Info: merlin_hierarchy_transform: After transform: 10 modules, 38 connections
Info: merlin_mm_transform: After transform: 10 modules, 38 connections
Warning: Arm_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: Arm_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: Arm_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: Arm_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 40 connections
Info: reset_adaptation_transform: After transform: 15 modules, 45 connections
Info: Arm_A9_HPS: "Doing Pretransform for module: Arm_A9_HPS"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: Arm_A9_HPS: "StartSignal" instantiated altera_hps "Arm_A9_HPS"
Info: ram: Starting RTL generation for module 'StartSignal_ram'
Info: ram:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=StartSignal_ram --dir=/tmp/alt6500_5955306337140624433.dir/0058_ram_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6500_5955306337140624433.dir/0058_ram_gen//StartSignal_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'StartSignal_ram'
Info: ram: "StartSignal" instantiated altera_avalon_onchip_memory2 "ram"
Info: system_console: Starting RTL generation for module 'StartSignal_system_console'
Info: system_console:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=StartSignal_system_console --dir=/tmp/alt6500_5955306337140624433.dir/0059_system_console_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6500_5955306337140624433.dir/0059_system_console_gen//StartSignal_system_console_component_configuration.pl  --do_build_sim=0  ]
Info: system_console: Done RTL generation for module 'StartSignal_system_console'
Info: system_console: "StartSignal" instantiated altera_avalon_jtag_uart "system_console"
Info: start_signal: Starting RTL generation for module 'StartSignal_start_signal'
Info: start_signal:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StartSignal_start_signal --dir=/tmp/alt6500_5955306337140624433.dir/0060_start_signal_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6500_5955306337140624433.dir/0060_start_signal_gen//StartSignal_start_signal_component_configuration.pl  --do_build_sim=0  ]
Info: start_signal: Done RTL generation for module 'StartSignal_start_signal'
Info: start_signal: "StartSignal" instantiated altera_avalon_pio "start_signal"
Info: pio_0: Starting RTL generation for module 'StartSignal_pio_0'
Info: pio_0:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StartSignal_pio_0 --dir=/tmp/alt6500_5955306337140624433.dir/0061_pio_0_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6500_5955306337140624433.dir/0061_pio_0_gen//StartSignal_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'StartSignal_pio_0'
Info: pio_0: "StartSignal" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'StartSignal_pio_1'
Info: pio_1:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StartSignal_pio_1 --dir=/tmp/alt6500_5955306337140624433.dir/0062_pio_1_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6500_5955306337140624433.dir/0062_pio_1_gen//StartSignal_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'StartSignal_pio_1'
Info: pio_1: "StartSignal" instantiated altera_avalon_pio "pio_1"
Info: pio_2: Starting RTL generation for module 'StartSignal_pio_2'
Info: pio_2:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StartSignal_pio_2 --dir=/tmp/alt6500_5955306337140624433.dir/0063_pio_2_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6500_5955306337140624433.dir/0063_pio_2_gen//StartSignal_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info: pio_2: Done RTL generation for module 'StartSignal_pio_2'
Info: pio_2: "StartSignal" instantiated altera_avalon_pio "pio_2"
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 57 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 57 connections
Info: mm_interconnect_0: "StartSignal" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 52 modules, 177 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 52 modules, 177 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 52 modules, 177 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 52 modules, 177 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 52 modules, 177 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 52 modules, 177 connections
Info: mm_interconnect_1: "StartSignal" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "StartSignal" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "StartSignal" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "StartSignal" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "Arm_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "Arm_A9_HPS" instantiated altera_hps_io "hps_io"
Info: ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ram_s1_translator"
Info: Arm_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "Arm_A9_HPS_h2f_axi_master_agent"
Info: ram_s1_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ram_s1_translator_avalon_universal_slave_0_agent"
Info: ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file /home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file /home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file /home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file /home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: StartSignal: Done "StartSignal" with 35 modules, 83 files, 2188937 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
