ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"system_stm32f4xx.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.SystemInit,"ax",%progbits
  21              		.align	2
  22              		.global	SystemInit
  23              		.thumb
  24              		.thumb_func
  26              	SystemInit:
  27              	.LFB123:
  28              		.file 1 "Src/system_stm32f4xx.c"
   1:Src/system_stm32f4xx.c **** /**
   2:Src/system_stm32f4xx.c ****   ******************************************************************************
   3:Src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:Src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f4xx.c ****   * @version V2.6.1
   6:Src/system_stm32f4xx.c ****   * @date    14-February-2017
   7:Src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:Src/system_stm32f4xx.c ****   *
   9:Src/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
  10:Src/system_stm32f4xx.c ****   *   user application:
  11:Src/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  12:Src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  13:Src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  14:Src/system_stm32f4xx.c ****   *
  15:Src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  16:Src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  17:Src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  18:Src/system_stm32f4xx.c ****   *                                     
  19:Src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  20:Src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  21:Src/system_stm32f4xx.c ****   *                                 during program execution.
  22:Src/system_stm32f4xx.c ****   *
  23:Src/system_stm32f4xx.c ****   *
  24:Src/system_stm32f4xx.c ****   ******************************************************************************
  25:Src/system_stm32f4xx.c ****   * @attention
  26:Src/system_stm32f4xx.c ****   *
  27:Src/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2017 STMicroelectronics</center></h2>
  28:Src/system_stm32f4xx.c ****   *
  29:Src/system_stm32f4xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  30:Src/system_stm32f4xx.c ****   * are permitted provided that the following conditions are met:
ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 2


  31:Src/system_stm32f4xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  32:Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer.
  33:Src/system_stm32f4xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  34:Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  35:Src/system_stm32f4xx.c ****   *      and/or other materials provided with the distribution.
  36:Src/system_stm32f4xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  37:Src/system_stm32f4xx.c ****   *      may be used to endorse or promote products derived from this software
  38:Src/system_stm32f4xx.c ****   *      without specific prior written permission.
  39:Src/system_stm32f4xx.c ****   *
  40:Src/system_stm32f4xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  41:Src/system_stm32f4xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  42:Src/system_stm32f4xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  43:Src/system_stm32f4xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  44:Src/system_stm32f4xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  45:Src/system_stm32f4xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  46:Src/system_stm32f4xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  47:Src/system_stm32f4xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  48:Src/system_stm32f4xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  49:Src/system_stm32f4xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  50:Src/system_stm32f4xx.c ****   *
  51:Src/system_stm32f4xx.c ****   ******************************************************************************
  52:Src/system_stm32f4xx.c ****   */
  53:Src/system_stm32f4xx.c **** 
  54:Src/system_stm32f4xx.c **** /** @addtogroup CMSIS
  55:Src/system_stm32f4xx.c ****   * @{
  56:Src/system_stm32f4xx.c ****   */
  57:Src/system_stm32f4xx.c **** 
  58:Src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  59:Src/system_stm32f4xx.c ****   * @{
  60:Src/system_stm32f4xx.c ****   */  
  61:Src/system_stm32f4xx.c ****   
  62:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  63:Src/system_stm32f4xx.c ****   * @{
  64:Src/system_stm32f4xx.c ****   */
  65:Src/system_stm32f4xx.c **** 
  66:Src/system_stm32f4xx.c **** 
  67:Src/system_stm32f4xx.c **** #include "stm32f4xx.h"
  68:Src/system_stm32f4xx.c **** 
  69:Src/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  70:Src/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  71:Src/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  72:Src/system_stm32f4xx.c **** 
  73:Src/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  74:Src/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  75:Src/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  76:Src/system_stm32f4xx.c **** 
  77:Src/system_stm32f4xx.c **** /**
  78:Src/system_stm32f4xx.c ****   * @}
  79:Src/system_stm32f4xx.c ****   */
  80:Src/system_stm32f4xx.c **** 
  81:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  82:Src/system_stm32f4xx.c ****   * @{
  83:Src/system_stm32f4xx.c ****   */
  84:Src/system_stm32f4xx.c **** 
  85:Src/system_stm32f4xx.c **** /**
  86:Src/system_stm32f4xx.c ****   * @}
  87:Src/system_stm32f4xx.c ****   */
ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 3


  88:Src/system_stm32f4xx.c **** 
  89:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  90:Src/system_stm32f4xx.c ****   * @{
  91:Src/system_stm32f4xx.c ****   */
  92:Src/system_stm32f4xx.c **** 
  93:Src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  94:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  95:Src/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  96:Src/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  97:Src/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  98:Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  99:Src/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
 100:Src/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
 101:Src/system_stm32f4xx.c ****  
 102:Src/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
 103:Src/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 104:Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 105:Src/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
 106:Src/system_stm32f4xx.c ****           STM32F479xx */
 107:Src/system_stm32f4xx.c **** 
 108:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 109:Src/system_stm32f4xx.c ****      Internal SRAM. */
 110:Src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 111:Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 112:Src/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 113:Src/system_stm32f4xx.c **** /******************************************************************************/
 114:Src/system_stm32f4xx.c **** 
 115:Src/system_stm32f4xx.c **** /**
 116:Src/system_stm32f4xx.c ****   * @}
 117:Src/system_stm32f4xx.c ****   */
 118:Src/system_stm32f4xx.c **** 
 119:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 120:Src/system_stm32f4xx.c ****   * @{
 121:Src/system_stm32f4xx.c ****   */
 122:Src/system_stm32f4xx.c **** 
 123:Src/system_stm32f4xx.c **** /**
 124:Src/system_stm32f4xx.c ****   * @}
 125:Src/system_stm32f4xx.c ****   */
 126:Src/system_stm32f4xx.c **** 
 127:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 128:Src/system_stm32f4xx.c ****   * @{
 129:Src/system_stm32f4xx.c ****   */
 130:Src/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 131:Src/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 132:Src/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 133:Src/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 134:Src/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 135:Src/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 136:Src/system_stm32f4xx.c ****                variable is updated automatically.
 137:Src/system_stm32f4xx.c ****   */
 138:Src/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 139:Src/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 140:Src/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 141:Src/system_stm32f4xx.c **** /**
 142:Src/system_stm32f4xx.c ****   * @}
 143:Src/system_stm32f4xx.c ****   */
 144:Src/system_stm32f4xx.c **** 
ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 4


 145:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 146:Src/system_stm32f4xx.c ****   * @{
 147:Src/system_stm32f4xx.c ****   */
 148:Src/system_stm32f4xx.c **** 
 149:Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 150:Src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 151:Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 152:Src/system_stm32f4xx.c **** 
 153:Src/system_stm32f4xx.c **** /**
 154:Src/system_stm32f4xx.c ****   * @}
 155:Src/system_stm32f4xx.c ****   */
 156:Src/system_stm32f4xx.c **** 
 157:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 158:Src/system_stm32f4xx.c ****   * @{
 159:Src/system_stm32f4xx.c ****   */
 160:Src/system_stm32f4xx.c **** 
 161:Src/system_stm32f4xx.c **** /**
 162:Src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 163:Src/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 164:Src/system_stm32f4xx.c ****   *         configuration.
 165:Src/system_stm32f4xx.c ****   * @param  None
 166:Src/system_stm32f4xx.c ****   * @retval None
 167:Src/system_stm32f4xx.c ****   */
 168:Src/system_stm32f4xx.c **** void SystemInit(void)
 169:Src/system_stm32f4xx.c **** {
  29              		.loc 1 169 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 170:Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 171:Src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 172:Src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  34              		.loc 1 172 0
  35 0000 0F4A     		ldr	r2, .L2
  36 0002 D2F88830 		ldr	r3, [r2, #136]
  37 0006 43F47003 		orr	r3, r3, #15728640
  38 000a C2F88830 		str	r3, [r2, #136]
 173:Src/system_stm32f4xx.c ****   #endif
 174:Src/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 175:Src/system_stm32f4xx.c ****   /* Set HSION bit */
 176:Src/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  39              		.loc 1 176 0
  40 000e 0D4B     		ldr	r3, .L2+4
  41 0010 1968     		ldr	r1, [r3]
  42 0012 41F00101 		orr	r1, r1, #1
  43 0016 1960     		str	r1, [r3]
 177:Src/system_stm32f4xx.c **** 
 178:Src/system_stm32f4xx.c ****   /* Reset CFGR register */
 179:Src/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
  44              		.loc 1 179 0
  45 0018 0020     		movs	r0, #0
  46 001a 9860     		str	r0, [r3, #8]
 180:Src/system_stm32f4xx.c **** 
 181:Src/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 182:Src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  47              		.loc 1 182 0
ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 5


  48 001c 1968     		ldr	r1, [r3]
  49 001e 21F08471 		bic	r1, r1, #17301504
  50 0022 21F48031 		bic	r1, r1, #65536
  51 0026 1960     		str	r1, [r3]
 183:Src/system_stm32f4xx.c **** 
 184:Src/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 185:Src/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
  52              		.loc 1 185 0
  53 0028 0749     		ldr	r1, .L2+8
  54 002a 5960     		str	r1, [r3, #4]
 186:Src/system_stm32f4xx.c **** 
 187:Src/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 188:Src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  55              		.loc 1 188 0
  56 002c 1968     		ldr	r1, [r3]
  57 002e 21F48021 		bic	r1, r1, #262144
  58 0032 1960     		str	r1, [r3]
 189:Src/system_stm32f4xx.c **** 
 190:Src/system_stm32f4xx.c ****   /* Disable all interrupts */
 191:Src/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
  59              		.loc 1 191 0
  60 0034 D860     		str	r0, [r3, #12]
 192:Src/system_stm32f4xx.c **** 
 193:Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 194:Src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 195:Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 196:Src/system_stm32f4xx.c **** 
 197:Src/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 198:Src/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 199:Src/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 200:Src/system_stm32f4xx.c **** #else
 201:Src/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  61              		.loc 1 201 0
  62 0036 4FF00063 		mov	r3, #134217728
  63 003a 9360     		str	r3, [r2, #8]
  64 003c 7047     		bx	lr
  65              	.L3:
  66 003e 00BF     		.align	2
  67              	.L2:
  68 0040 00ED00E0 		.word	-536810240
  69 0044 00380240 		.word	1073887232
  70 0048 10300024 		.word	603992080
  71              		.cfi_endproc
  72              	.LFE123:
  74              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  75              		.align	2
  76              		.global	SystemCoreClockUpdate
  77              		.thumb
  78              		.thumb_func
  80              	SystemCoreClockUpdate:
  81              	.LFB124:
 202:Src/system_stm32f4xx.c **** #endif
 203:Src/system_stm32f4xx.c **** }
 204:Src/system_stm32f4xx.c **** 
 205:Src/system_stm32f4xx.c **** /**
 206:Src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 207:Src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 6


 208:Src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 209:Src/system_stm32f4xx.c ****   *         other parameters.
 210:Src/system_stm32f4xx.c ****   *           
 211:Src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 212:Src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 213:Src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 214:Src/system_stm32f4xx.c ****   *     
 215:Src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 216:Src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 217:Src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 218:Src/system_stm32f4xx.c ****   *             
 219:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 220:Src/system_stm32f4xx.c ****   *                                              
 221:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 222:Src/system_stm32f4xx.c ****   *                          
 223:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 224:Src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 225:Src/system_stm32f4xx.c ****   *         
 226:Src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 227:Src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 228:Src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 229:Src/system_stm32f4xx.c ****   *    
 230:Src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 231:Src/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 232:Src/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 233:Src/system_stm32f4xx.c ****   *              may have wrong result.
 234:Src/system_stm32f4xx.c ****   *                
 235:Src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 236:Src/system_stm32f4xx.c ****   *           value for HSE crystal.
 237:Src/system_stm32f4xx.c ****   *     
 238:Src/system_stm32f4xx.c ****   * @param  None
 239:Src/system_stm32f4xx.c ****   * @retval None
 240:Src/system_stm32f4xx.c ****   */
 241:Src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 242:Src/system_stm32f4xx.c **** {
  82              		.loc 1 242 0
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 0, uses_anonymous_args = 0
  86              		@ link register save eliminated.
  87              	.LVL0:
 243:Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 244:Src/system_stm32f4xx.c ****   
 245:Src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 246:Src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  88              		.loc 1 246 0
  89 0000 1D4B     		ldr	r3, .L13
  90 0002 9B68     		ldr	r3, [r3, #8]
  91 0004 03F00C03 		and	r3, r3, #12
  92              	.LVL1:
 247:Src/system_stm32f4xx.c **** 
 248:Src/system_stm32f4xx.c ****   switch (tmp)
  93              		.loc 1 248 0
  94 0008 042B     		cmp	r3, #4
  95 000a 06D0     		beq	.L6
  96 000c 082B     		cmp	r3, #8
  97 000e 08D0     		beq	.L7
ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 7


  98 0010 23BB     		cbnz	r3, .L12
 249:Src/system_stm32f4xx.c ****   {
 250:Src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 251:Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
  99              		.loc 1 251 0
 100 0012 1A4A     		ldr	r2, .L13+4
 101 0014 1A4B     		ldr	r3, .L13+8
 102              	.LVL2:
 103 0016 1A60     		str	r2, [r3]
 252:Src/system_stm32f4xx.c ****       break;
 104              		.loc 1 252 0
 105 0018 23E0     		b	.L9
 106              	.LVL3:
 107              	.L6:
 253:Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 254:Src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 108              		.loc 1 254 0
 109 001a 1A4A     		ldr	r2, .L13+12
 110 001c 184B     		ldr	r3, .L13+8
 111              	.LVL4:
 112 001e 1A60     		str	r2, [r3]
 255:Src/system_stm32f4xx.c ****       break;
 113              		.loc 1 255 0
 114 0020 1FE0     		b	.L9
 115              	.LVL5:
 116              	.L7:
 256:Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 257:Src/system_stm32f4xx.c **** 
 258:Src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 259:Src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 260:Src/system_stm32f4xx.c ****          */    
 261:Src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 117              		.loc 1 261 0
 118 0022 154B     		ldr	r3, .L13
 119              	.LVL6:
 120 0024 5968     		ldr	r1, [r3, #4]
 121              	.LVL7:
 262:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 122              		.loc 1 262 0
 123 0026 5B68     		ldr	r3, [r3, #4]
 124 0028 03F03F03 		and	r3, r3, #63
 125              	.LVL8:
 263:Src/system_stm32f4xx.c ****       
 264:Src/system_stm32f4xx.c ****       if (pllsource != 0)
 126              		.loc 1 264 0
 127 002c 11F4800F 		tst	r1, #4194304
 265:Src/system_stm32f4xx.c ****       {
 266:Src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 267:Src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 128              		.loc 1 267 0
 129 0030 14BF     		ite	ne
 130 0032 144A     		ldrne	r2, .L13+12
 268:Src/system_stm32f4xx.c ****       }
 269:Src/system_stm32f4xx.c ****       else
 270:Src/system_stm32f4xx.c ****       {
 271:Src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 272:Src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 8


 131              		.loc 1 272 0
 132 0034 114A     		ldreq	r2, .L13+4
 133 0036 B2FBF3F3 		udiv	r3, r2, r3
 134              	.LVL9:
 135 003a 0F4A     		ldr	r2, .L13
 136 003c 5268     		ldr	r2, [r2, #4]
 137 003e C2F38812 		ubfx	r2, r2, #6, #9
 138 0042 02FB03F2 		mul	r2, r2, r3
 139              	.LVL10:
 273:Src/system_stm32f4xx.c ****       }
 274:Src/system_stm32f4xx.c **** 
 275:Src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 140              		.loc 1 275 0
 141 0046 0C4B     		ldr	r3, .L13
 142 0048 5B68     		ldr	r3, [r3, #4]
 143 004a C3F30143 		ubfx	r3, r3, #16, #2
 144 004e 0133     		adds	r3, r3, #1
 145 0050 5B00     		lsls	r3, r3, #1
 146              	.LVL11:
 276:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 147              		.loc 1 276 0
 148 0052 B2FBF3F2 		udiv	r2, r2, r3
 149              	.LVL12:
 150 0056 0A4B     		ldr	r3, .L13+8
 151              	.LVL13:
 152 0058 1A60     		str	r2, [r3]
 277:Src/system_stm32f4xx.c ****       break;
 153              		.loc 1 277 0
 154 005a 02E0     		b	.L9
 155              	.LVL14:
 156              	.L12:
 278:Src/system_stm32f4xx.c ****     default:
 279:Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 157              		.loc 1 279 0
 158 005c 074A     		ldr	r2, .L13+4
 159 005e 084B     		ldr	r3, .L13+8
 160              	.LVL15:
 161 0060 1A60     		str	r2, [r3]
 162              	.LVL16:
 163              	.L9:
 280:Src/system_stm32f4xx.c ****       break;
 281:Src/system_stm32f4xx.c ****   }
 282:Src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 283:Src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 284:Src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 164              		.loc 1 284 0
 165 0062 054B     		ldr	r3, .L13
 166 0064 9B68     		ldr	r3, [r3, #8]
 167 0066 C3F30313 		ubfx	r3, r3, #4, #4
 168 006a 074A     		ldr	r2, .L13+16
 169 006c D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 170              	.LVL17:
 285:Src/system_stm32f4xx.c ****   /* HCLK frequency */
 286:Src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 171              		.loc 1 286 0
 172 006e 044B     		ldr	r3, .L13+8
 173 0070 1A68     		ldr	r2, [r3]
ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 9


 174 0072 CA40     		lsrs	r2, r2, r1
 175 0074 1A60     		str	r2, [r3]
 176 0076 7047     		bx	lr
 177              	.L14:
 178              		.align	2
 179              	.L13:
 180 0078 00380240 		.word	1073887232
 181 007c 0024F400 		.word	16000000
 182 0080 00000000 		.word	.LANCHOR0
 183 0084 00127A00 		.word	8000000
 184 0088 00000000 		.word	.LANCHOR1
 185              		.cfi_endproc
 186              	.LFE124:
 188              		.global	APBPrescTable
 189              		.global	AHBPrescTable
 190              		.global	SystemCoreClock
 191              		.section	.rodata.AHBPrescTable,"a",%progbits
 192              		.align	2
 193              		.set	.LANCHOR1,. + 0
 196              	AHBPrescTable:
 197 0000 00       		.byte	0
 198 0001 00       		.byte	0
 199 0002 00       		.byte	0
 200 0003 00       		.byte	0
 201 0004 00       		.byte	0
 202 0005 00       		.byte	0
 203 0006 00       		.byte	0
 204 0007 00       		.byte	0
 205 0008 01       		.byte	1
 206 0009 02       		.byte	2
 207 000a 03       		.byte	3
 208 000b 04       		.byte	4
 209 000c 06       		.byte	6
 210 000d 07       		.byte	7
 211 000e 08       		.byte	8
 212 000f 09       		.byte	9
 213              		.section	.rodata.APBPrescTable,"a",%progbits
 214              		.align	2
 217              	APBPrescTable:
 218 0000 00       		.byte	0
 219 0001 00       		.byte	0
 220 0002 00       		.byte	0
 221 0003 00       		.byte	0
 222 0004 01       		.byte	1
 223 0005 02       		.byte	2
 224 0006 03       		.byte	3
 225 0007 04       		.byte	4
 226              		.section	.data.SystemCoreClock,"aw",%progbits
 227              		.align	2
 228              		.set	.LANCHOR0,. + 0
 231              	SystemCoreClock:
 232 0000 0024F400 		.word	16000000
 233              		.text
 234              	.Letext0:
 235              		.file 2 "/Users/tattaka/gcc-arm-none-eabi-4_8-2013q4/arm-none-eabi/include/stdint.h"
 236              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 237              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 10


ARM GAS  /var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:21     .text.SystemInit:0000000000000000 $t
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:26     .text.SystemInit:0000000000000000 SystemInit
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:68     .text.SystemInit:0000000000000040 $d
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:75     .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:80     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:180    .text.SystemCoreClockUpdate:0000000000000078 $d
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:217    .rodata.APBPrescTable:0000000000000000 APBPrescTable
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:196    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:231    .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:192    .rodata.AHBPrescTable:0000000000000000 $d
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:214    .rodata.APBPrescTable:0000000000000000 $d
/var/folders/m5/1z2v3_dd2cg5xnclvhns6x640000gn/T//ccFJQrNL.s:227    .data.SystemCoreClock:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
