// Seed: 1535179472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_12(
      .id_0(id_9), .id_1(id_1), .id_2(1)
  );
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wire id_3,
    input uwire id_4,
    input wand id_5,
    input wand id_6,
    output uwire id_7,
    input tri id_8,
    input wand id_9,
    output wand id_10,
    input supply0 id_11,
    output uwire id_12,
    input tri0 id_13,
    input tri0 id_14,
    output tri id_15,
    input wor id_16,
    input wor id_17,
    input wand id_18,
    output supply1 id_19,
    input uwire id_20,
    input uwire id_21,
    output tri0 id_22,
    output wand id_23,
    input wire id_24,
    input tri id_25,
    output supply1 id_26,
    input tri id_27,
    output tri id_28
);
  wire id_30;
  module_0(
      id_30, id_30, id_30, id_30, id_30, id_30, id_30, id_30, id_30, id_30, id_30
  );
  assign id_22 = id_27 && 1 == id_6 ? 1 < id_4 : 1 == 1;
endmodule
