;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADR0
ADR0__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
ADR0__0__MASK EQU 0x10
ADR0__0__PC EQU CYREG_PRT12_PC4
ADR0__0__PORT EQU 12
ADR0__0__SHIFT EQU 4
ADR0__AG EQU CYREG_PRT12_AG
ADR0__BIE EQU CYREG_PRT12_BIE
ADR0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ADR0__BYP EQU CYREG_PRT12_BYP
ADR0__DM0 EQU CYREG_PRT12_DM0
ADR0__DM1 EQU CYREG_PRT12_DM1
ADR0__DM2 EQU CYREG_PRT12_DM2
ADR0__DR EQU CYREG_PRT12_DR
ADR0__INP_DIS EQU CYREG_PRT12_INP_DIS
ADR0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ADR0__MASK EQU 0x10
ADR0__PORT EQU 12
ADR0__PRT EQU CYREG_PRT12_PRT
ADR0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ADR0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ADR0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ADR0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ADR0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ADR0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ADR0__PS EQU CYREG_PRT12_PS
ADR0__SHIFT EQU 4
ADR0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ADR0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ADR0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ADR0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ADR0__SLW EQU CYREG_PRT12_SLW

; ADR1
ADR1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
ADR1__0__MASK EQU 0x20
ADR1__0__PC EQU CYREG_PRT12_PC5
ADR1__0__PORT EQU 12
ADR1__0__SHIFT EQU 5
ADR1__AG EQU CYREG_PRT12_AG
ADR1__BIE EQU CYREG_PRT12_BIE
ADR1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ADR1__BYP EQU CYREG_PRT12_BYP
ADR1__DM0 EQU CYREG_PRT12_DM0
ADR1__DM1 EQU CYREG_PRT12_DM1
ADR1__DM2 EQU CYREG_PRT12_DM2
ADR1__DR EQU CYREG_PRT12_DR
ADR1__INP_DIS EQU CYREG_PRT12_INP_DIS
ADR1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ADR1__MASK EQU 0x20
ADR1__PORT EQU 12
ADR1__PRT EQU CYREG_PRT12_PRT
ADR1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ADR1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ADR1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ADR1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ADR1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ADR1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ADR1__PS EQU CYREG_PRT12_PS
ADR1__SHIFT EQU 5
ADR1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ADR1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ADR1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ADR1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ADR1__SLW EQU CYREG_PRT12_SLW

; ADR2
ADR2__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
ADR2__0__MASK EQU 0x04
ADR2__0__PC EQU CYREG_PRT1_PC2
ADR2__0__PORT EQU 1
ADR2__0__SHIFT EQU 2
ADR2__AG EQU CYREG_PRT1_AG
ADR2__AMUX EQU CYREG_PRT1_AMUX
ADR2__BIE EQU CYREG_PRT1_BIE
ADR2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ADR2__BYP EQU CYREG_PRT1_BYP
ADR2__CTL EQU CYREG_PRT1_CTL
ADR2__DM0 EQU CYREG_PRT1_DM0
ADR2__DM1 EQU CYREG_PRT1_DM1
ADR2__DM2 EQU CYREG_PRT1_DM2
ADR2__DR EQU CYREG_PRT1_DR
ADR2__INP_DIS EQU CYREG_PRT1_INP_DIS
ADR2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ADR2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ADR2__LCD_EN EQU CYREG_PRT1_LCD_EN
ADR2__MASK EQU 0x04
ADR2__PORT EQU 1
ADR2__PRT EQU CYREG_PRT1_PRT
ADR2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ADR2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ADR2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ADR2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ADR2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ADR2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ADR2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ADR2__PS EQU CYREG_PRT1_PS
ADR2__SHIFT EQU 2
ADR2__SLW EQU CYREG_PRT1_SLW

; BurstTimeout_1
BurstTimeout_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
BurstTimeout_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
BurstTimeout_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
BurstTimeout_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
BurstTimeout_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
BurstTimeout_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
BurstTimeout_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
BurstTimeout_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
BurstTimeout_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
BurstTimeout_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
BurstTimeout_1_TimerHW__PM_ACT_MSK EQU 0x01
BurstTimeout_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
BurstTimeout_1_TimerHW__PM_STBY_MSK EQU 0x01
BurstTimeout_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
BurstTimeout_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
BurstTimeout_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

; BurstTimeout_2
BurstTimeout_2_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
BurstTimeout_2_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
BurstTimeout_2_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
BurstTimeout_2_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
BurstTimeout_2_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
BurstTimeout_2_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
BurstTimeout_2_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
BurstTimeout_2_TimerHW__PER0 EQU CYREG_TMR1_PER0
BurstTimeout_2_TimerHW__PER1 EQU CYREG_TMR1_PER1
BurstTimeout_2_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
BurstTimeout_2_TimerHW__PM_ACT_MSK EQU 0x02
BurstTimeout_2_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
BurstTimeout_2_TimerHW__PM_STBY_MSK EQU 0x02
BurstTimeout_2_TimerHW__RT0 EQU CYREG_TMR1_RT0
BurstTimeout_2_TimerHW__RT1 EQU CYREG_TMR1_RT1
BurstTimeout_2_TimerHW__SR0 EQU CYREG_TMR1_SR0

; BurstTimeout_3
BurstTimeout_3_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
BurstTimeout_3_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
BurstTimeout_3_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
BurstTimeout_3_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
BurstTimeout_3_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
BurstTimeout_3_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
BurstTimeout_3_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
BurstTimeout_3_TimerHW__PER0 EQU CYREG_TMR2_PER0
BurstTimeout_3_TimerHW__PER1 EQU CYREG_TMR2_PER1
BurstTimeout_3_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
BurstTimeout_3_TimerHW__PM_ACT_MSK EQU 0x04
BurstTimeout_3_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
BurstTimeout_3_TimerHW__PM_STBY_MSK EQU 0x04
BurstTimeout_3_TimerHW__RT0 EQU CYREG_TMR2_RT0
BurstTimeout_3_TimerHW__RT1 EQU CYREG_TMR2_RT1
BurstTimeout_3_TimerHW__SR0 EQU CYREG_TMR2_SR0

; BurstTimeout_4
BurstTimeout_4_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
BurstTimeout_4_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
BurstTimeout_4_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
BurstTimeout_4_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
BurstTimeout_4_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
BurstTimeout_4_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
BurstTimeout_4_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
BurstTimeout_4_TimerHW__PER0 EQU CYREG_TMR3_PER0
BurstTimeout_4_TimerHW__PER1 EQU CYREG_TMR3_PER1
BurstTimeout_4_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
BurstTimeout_4_TimerHW__PM_ACT_MSK EQU 0x08
BurstTimeout_4_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
BurstTimeout_4_TimerHW__PM_STBY_MSK EQU 0x08
BurstTimeout_4_TimerHW__RT0 EQU CYREG_TMR3_RT0
BurstTimeout_4_TimerHW__RT1 EQU CYREG_TMR3_RT1
BurstTimeout_4_TimerHW__SR0 EQU CYREG_TMR3_SR0

; DIO1
DIO1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
DIO1__0__MASK EQU 0x02
DIO1__0__PC EQU CYREG_PRT0_PC1
DIO1__0__PORT EQU 0
DIO1__0__SHIFT EQU 1
DIO1__AG EQU CYREG_PRT0_AG
DIO1__AMUX EQU CYREG_PRT0_AMUX
DIO1__BIE EQU CYREG_PRT0_BIE
DIO1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DIO1__BYP EQU CYREG_PRT0_BYP
DIO1__CTL EQU CYREG_PRT0_CTL
DIO1__DM0 EQU CYREG_PRT0_DM0
DIO1__DM1 EQU CYREG_PRT0_DM1
DIO1__DM2 EQU CYREG_PRT0_DM2
DIO1__DR EQU CYREG_PRT0_DR
DIO1__INP_DIS EQU CYREG_PRT0_INP_DIS
DIO1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DIO1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DIO1__LCD_EN EQU CYREG_PRT0_LCD_EN
DIO1__MASK EQU 0x02
DIO1__PORT EQU 0
DIO1__PRT EQU CYREG_PRT0_PRT
DIO1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DIO1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DIO1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DIO1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DIO1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DIO1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DIO1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DIO1__PS EQU CYREG_PRT0_PS
DIO1__SHIFT EQU 1
DIO1__SLW EQU CYREG_PRT0_SLW

; DIO2
DIO2__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
DIO2__0__MASK EQU 0x01
DIO2__0__PC EQU CYREG_PRT12_PC0
DIO2__0__PORT EQU 12
DIO2__0__SHIFT EQU 0
DIO2__AG EQU CYREG_PRT12_AG
DIO2__BIE EQU CYREG_PRT12_BIE
DIO2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DIO2__BYP EQU CYREG_PRT12_BYP
DIO2__DM0 EQU CYREG_PRT12_DM0
DIO2__DM1 EQU CYREG_PRT12_DM1
DIO2__DM2 EQU CYREG_PRT12_DM2
DIO2__DR EQU CYREG_PRT12_DR
DIO2__INP_DIS EQU CYREG_PRT12_INP_DIS
DIO2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DIO2__MASK EQU 0x01
DIO2__PORT EQU 12
DIO2__PRT EQU CYREG_PRT12_PRT
DIO2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DIO2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DIO2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DIO2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DIO2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DIO2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DIO2__PS EQU CYREG_PRT12_PS
DIO2__SHIFT EQU 0
DIO2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DIO2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DIO2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DIO2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DIO2__SLW EQU CYREG_PRT12_SLW

; DIO3
DIO3__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
DIO3__0__MASK EQU 0x01
DIO3__0__PC EQU CYREG_PRT0_PC0
DIO3__0__PORT EQU 0
DIO3__0__SHIFT EQU 0
DIO3__AG EQU CYREG_PRT0_AG
DIO3__AMUX EQU CYREG_PRT0_AMUX
DIO3__BIE EQU CYREG_PRT0_BIE
DIO3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DIO3__BYP EQU CYREG_PRT0_BYP
DIO3__CTL EQU CYREG_PRT0_CTL
DIO3__DM0 EQU CYREG_PRT0_DM0
DIO3__DM1 EQU CYREG_PRT0_DM1
DIO3__DM2 EQU CYREG_PRT0_DM2
DIO3__DR EQU CYREG_PRT0_DR
DIO3__INP_DIS EQU CYREG_PRT0_INP_DIS
DIO3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DIO3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DIO3__LCD_EN EQU CYREG_PRT0_LCD_EN
DIO3__MASK EQU 0x01
DIO3__PORT EQU 0
DIO3__PRT EQU CYREG_PRT0_PRT
DIO3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DIO3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DIO3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DIO3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DIO3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DIO3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DIO3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DIO3__PS EQU CYREG_PRT0_PS
DIO3__SHIFT EQU 0
DIO3__SLW EQU CYREG_PRT0_SLW

; DIO4
DIO4__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
DIO4__0__MASK EQU 0x80
DIO4__0__PC EQU CYREG_PRT3_PC7
DIO4__0__PORT EQU 3
DIO4__0__SHIFT EQU 7
DIO4__AG EQU CYREG_PRT3_AG
DIO4__AMUX EQU CYREG_PRT3_AMUX
DIO4__BIE EQU CYREG_PRT3_BIE
DIO4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIO4__BYP EQU CYREG_PRT3_BYP
DIO4__CTL EQU CYREG_PRT3_CTL
DIO4__DM0 EQU CYREG_PRT3_DM0
DIO4__DM1 EQU CYREG_PRT3_DM1
DIO4__DM2 EQU CYREG_PRT3_DM2
DIO4__DR EQU CYREG_PRT3_DR
DIO4__INP_DIS EQU CYREG_PRT3_INP_DIS
DIO4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIO4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIO4__LCD_EN EQU CYREG_PRT3_LCD_EN
DIO4__MASK EQU 0x80
DIO4__PORT EQU 3
DIO4__PRT EQU CYREG_PRT3_PRT
DIO4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIO4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIO4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIO4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIO4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIO4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIO4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIO4__PS EQU CYREG_PRT3_PS
DIO4__SHIFT EQU 7
DIO4__SLW EQU CYREG_PRT3_SLW

; LED1
LED1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED1__0__MASK EQU 0x02
LED1__0__PC EQU CYREG_PRT2_PC1
LED1__0__PORT EQU 2
LED1__0__SHIFT EQU 1
LED1__AG EQU CYREG_PRT2_AG
LED1__AMUX EQU CYREG_PRT2_AMUX
LED1__BIE EQU CYREG_PRT2_BIE
LED1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED1__BYP EQU CYREG_PRT2_BYP
LED1__CTL EQU CYREG_PRT2_CTL
LED1__DM0 EQU CYREG_PRT2_DM0
LED1__DM1 EQU CYREG_PRT2_DM1
LED1__DM2 EQU CYREG_PRT2_DM2
LED1__DR EQU CYREG_PRT2_DR
LED1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED1__MASK EQU 0x02
LED1__PORT EQU 2
LED1__PRT EQU CYREG_PRT2_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED1__PS EQU CYREG_PRT2_PS
LED1__SHIFT EQU 1
LED1__SLW EQU CYREG_PRT2_SLW

; LED2
LED2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
LED2__0__MASK EQU 0x20
LED2__0__PC EQU CYREG_PRT1_PC5
LED2__0__PORT EQU 1
LED2__0__SHIFT EQU 5
LED2__AG EQU CYREG_PRT1_AG
LED2__AMUX EQU CYREG_PRT1_AMUX
LED2__BIE EQU CYREG_PRT1_BIE
LED2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED2__BYP EQU CYREG_PRT1_BYP
LED2__CTL EQU CYREG_PRT1_CTL
LED2__DM0 EQU CYREG_PRT1_DM0
LED2__DM1 EQU CYREG_PRT1_DM1
LED2__DM2 EQU CYREG_PRT1_DM2
LED2__DR EQU CYREG_PRT1_DR
LED2__INP_DIS EQU CYREG_PRT1_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT1_LCD_EN
LED2__MASK EQU 0x20
LED2__PORT EQU 1
LED2__PRT EQU CYREG_PRT1_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED2__PS EQU CYREG_PRT1_PS
LED2__SHIFT EQU 5
LED2__SLW EQU CYREG_PRT1_SLW

; MIS_Debug
MIS_Debug_Sync_ctrl_reg__REMOVED EQU 1

; MIS_Reg
MIS_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
MIS_Reg_Sync_ctrl_reg__0__POS EQU 0
MIS_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
MIS_Reg_Sync_ctrl_reg__1__POS EQU 1
MIS_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
MIS_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
MIS_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
MIS_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
MIS_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
MIS_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
MIS_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
MIS_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
MIS_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
MIS_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
MIS_Reg_Sync_ctrl_reg__2__POS EQU 2
MIS_Reg_Sync_ctrl_reg__3__MASK EQU 0x08
MIS_Reg_Sync_ctrl_reg__3__POS EQU 3
MIS_Reg_Sync_ctrl_reg__4__MASK EQU 0x10
MIS_Reg_Sync_ctrl_reg__4__POS EQU 4
MIS_Reg_Sync_ctrl_reg__5__MASK EQU 0x20
MIS_Reg_Sync_ctrl_reg__5__POS EQU 5
MIS_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
MIS_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
MIS_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
MIS_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
MIS_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
MIS_Reg_Sync_ctrl_reg__MASK EQU 0x3F
MIS_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
MIS_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
MIS_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; MIS_Stat
MIS_Stat_sts_sts_reg__0__MASK EQU 0x01
MIS_Stat_sts_sts_reg__0__POS EQU 0
MIS_Stat_sts_sts_reg__1__MASK EQU 0x02
MIS_Stat_sts_sts_reg__1__POS EQU 1
MIS_Stat_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
MIS_Stat_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
MIS_Stat_sts_sts_reg__2__MASK EQU 0x04
MIS_Stat_sts_sts_reg__2__POS EQU 2
MIS_Stat_sts_sts_reg__3__MASK EQU 0x08
MIS_Stat_sts_sts_reg__3__POS EQU 3
MIS_Stat_sts_sts_reg__4__MASK EQU 0x10
MIS_Stat_sts_sts_reg__4__POS EQU 4
MIS_Stat_sts_sts_reg__5__MASK EQU 0x20
MIS_Stat_sts_sts_reg__5__POS EQU 5
MIS_Stat_sts_sts_reg__6__MASK EQU 0x40
MIS_Stat_sts_sts_reg__6__POS EQU 6
MIS_Stat_sts_sts_reg__7__MASK EQU 0x80
MIS_Stat_sts_sts_reg__7__POS EQU 7
MIS_Stat_sts_sts_reg__MASK EQU 0xFF
MIS_Stat_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB01_MSK
MIS_Stat_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
MIS_Stat_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
MIS_Stat_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
MIS_Stat_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
MIS_Stat_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
MIS_Stat_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB01_ST

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_1__0__MASK EQU 0x40
Pin_1__0__PC EQU CYREG_PRT2_PC6
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 6
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x40
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 6
Pin_1__SLW EQU CYREG_PRT2_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_2__0__MASK EQU 0x80
Pin_2__0__PC EQU CYREG_PRT2_PC7
Pin_2__0__PORT EQU 2
Pin_2__0__SHIFT EQU 7
Pin_2__AG EQU CYREG_PRT2_AG
Pin_2__AMUX EQU CYREG_PRT2_AMUX
Pin_2__BIE EQU CYREG_PRT2_BIE
Pin_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_2__BYP EQU CYREG_PRT2_BYP
Pin_2__CTL EQU CYREG_PRT2_CTL
Pin_2__DM0 EQU CYREG_PRT2_DM0
Pin_2__DM1 EQU CYREG_PRT2_DM1
Pin_2__DM2 EQU CYREG_PRT2_DM2
Pin_2__DR EQU CYREG_PRT2_DR
Pin_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_2__MASK EQU 0x80
Pin_2__PORT EQU 2
Pin_2__PRT EQU CYREG_PRT2_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_2__PS EQU CYREG_PRT2_PS
Pin_2__SHIFT EQU 7
Pin_2__SLW EQU CYREG_PRT2_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_3__0__MASK EQU 0x08
Pin_3__0__PC EQU CYREG_PRT0_PC3
Pin_3__0__PORT EQU 0
Pin_3__0__SHIFT EQU 3
Pin_3__AG EQU CYREG_PRT0_AG
Pin_3__AMUX EQU CYREG_PRT0_AMUX
Pin_3__BIE EQU CYREG_PRT0_BIE
Pin_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_3__BYP EQU CYREG_PRT0_BYP
Pin_3__CTL EQU CYREG_PRT0_CTL
Pin_3__DM0 EQU CYREG_PRT0_DM0
Pin_3__DM1 EQU CYREG_PRT0_DM1
Pin_3__DM2 EQU CYREG_PRT0_DM2
Pin_3__DR EQU CYREG_PRT0_DR
Pin_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_3__MASK EQU 0x08
Pin_3__PORT EQU 0
Pin_3__PRT EQU CYREG_PRT0_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_3__PS EQU CYREG_PRT0_PS
Pin_3__SHIFT EQU 3
Pin_3__SLW EQU CYREG_PRT0_SLW

; Pin_4
Pin_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_4__0__MASK EQU 0x04
Pin_4__0__PC EQU CYREG_PRT0_PC2
Pin_4__0__PORT EQU 0
Pin_4__0__SHIFT EQU 2
Pin_4__AG EQU CYREG_PRT0_AG
Pin_4__AMUX EQU CYREG_PRT0_AMUX
Pin_4__BIE EQU CYREG_PRT0_BIE
Pin_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_4__BYP EQU CYREG_PRT0_BYP
Pin_4__CTL EQU CYREG_PRT0_CTL
Pin_4__DM0 EQU CYREG_PRT0_DM0
Pin_4__DM1 EQU CYREG_PRT0_DM1
Pin_4__DM2 EQU CYREG_PRT0_DM2
Pin_4__DR EQU CYREG_PRT0_DR
Pin_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_4__MASK EQU 0x04
Pin_4__PORT EQU 0
Pin_4__PRT EQU CYREG_PRT0_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_4__PS EQU CYREG_PRT0_PS
Pin_4__SHIFT EQU 2
Pin_4__SLW EQU CYREG_PRT0_SLW

; Pin_5
Pin_5__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_5__0__MASK EQU 0x10
Pin_5__0__PC EQU CYREG_PRT1_PC4
Pin_5__0__PORT EQU 1
Pin_5__0__SHIFT EQU 4
Pin_5__AG EQU CYREG_PRT1_AG
Pin_5__AMUX EQU CYREG_PRT1_AMUX
Pin_5__BIE EQU CYREG_PRT1_BIE
Pin_5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_5__BYP EQU CYREG_PRT1_BYP
Pin_5__CTL EQU CYREG_PRT1_CTL
Pin_5__DM0 EQU CYREG_PRT1_DM0
Pin_5__DM1 EQU CYREG_PRT1_DM1
Pin_5__DM2 EQU CYREG_PRT1_DM2
Pin_5__DR EQU CYREG_PRT1_DR
Pin_5__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_5__MASK EQU 0x10
Pin_5__PORT EQU 1
Pin_5__PRT EQU CYREG_PRT1_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_5__PS EQU CYREG_PRT1_PS
Pin_5__SHIFT EQU 4
Pin_5__SLW EQU CYREG_PRT1_SLW

; Pin_6
Pin_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_6__0__MASK EQU 0x10
Pin_6__0__PC EQU CYREG_PRT2_PC4
Pin_6__0__PORT EQU 2
Pin_6__0__SHIFT EQU 4
Pin_6__AG EQU CYREG_PRT2_AG
Pin_6__AMUX EQU CYREG_PRT2_AMUX
Pin_6__BIE EQU CYREG_PRT2_BIE
Pin_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_6__BYP EQU CYREG_PRT2_BYP
Pin_6__CTL EQU CYREG_PRT2_CTL
Pin_6__DM0 EQU CYREG_PRT2_DM0
Pin_6__DM1 EQU CYREG_PRT2_DM1
Pin_6__DM2 EQU CYREG_PRT2_DM2
Pin_6__DR EQU CYREG_PRT2_DR
Pin_6__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_6__MASK EQU 0x10
Pin_6__PORT EQU 2
Pin_6__PRT EQU CYREG_PRT2_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_6__PS EQU CYREG_PRT2_PS
Pin_6__SHIFT EQU 4
Pin_6__SLW EQU CYREG_PRT2_SLW

; Pin_7
Pin_7__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Pin_7__0__MASK EQU 0x20
Pin_7__0__PC EQU CYREG_PRT5_PC5
Pin_7__0__PORT EQU 5
Pin_7__0__SHIFT EQU 5
Pin_7__AG EQU CYREG_PRT5_AG
Pin_7__AMUX EQU CYREG_PRT5_AMUX
Pin_7__BIE EQU CYREG_PRT5_BIE
Pin_7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_7__BYP EQU CYREG_PRT5_BYP
Pin_7__CTL EQU CYREG_PRT5_CTL
Pin_7__DM0 EQU CYREG_PRT5_DM0
Pin_7__DM1 EQU CYREG_PRT5_DM1
Pin_7__DM2 EQU CYREG_PRT5_DM2
Pin_7__DR EQU CYREG_PRT5_DR
Pin_7__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_7__MASK EQU 0x20
Pin_7__PORT EQU 5
Pin_7__PRT EQU CYREG_PRT5_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_7__PS EQU CYREG_PRT5_PS
Pin_7__SHIFT EQU 5
Pin_7__SLW EQU CYREG_PRT5_SLW

; Pin_8
Pin_8__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_8__0__MASK EQU 0x40
Pin_8__0__PC EQU CYREG_PRT3_PC6
Pin_8__0__PORT EQU 3
Pin_8__0__SHIFT EQU 6
Pin_8__AG EQU CYREG_PRT3_AG
Pin_8__AMUX EQU CYREG_PRT3_AMUX
Pin_8__BIE EQU CYREG_PRT3_BIE
Pin_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_8__BYP EQU CYREG_PRT3_BYP
Pin_8__CTL EQU CYREG_PRT3_CTL
Pin_8__DM0 EQU CYREG_PRT3_DM0
Pin_8__DM1 EQU CYREG_PRT3_DM1
Pin_8__DM2 EQU CYREG_PRT3_DM2
Pin_8__DR EQU CYREG_PRT3_DR
Pin_8__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_8__MASK EQU 0x40
Pin_8__PORT EQU 3
Pin_8__PRT EQU CYREG_PRT3_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_8__PS EQU CYREG_PRT3_PS
Pin_8__SHIFT EQU 6
Pin_8__SLW EQU CYREG_PRT3_SLW

; PulseCounter_1_CounterUDB
PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PulseCounter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PulseCounter_1_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PulseCounter_1_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PulseCounter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PulseCounter_1_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PulseCounter_1_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PulseCounter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PulseCounter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PulseCounter_1_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PulseCounter_1_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
PulseCounter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
PulseCounter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
PulseCounter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
PulseCounter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
PulseCounter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PulseCounter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PulseCounter_1_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
PulseCounter_1_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
PulseCounter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
PulseCounter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
PulseCounter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
PulseCounter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
PulseCounter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
PulseCounter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PulseCounter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PulseCounter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

; PulseCounter_2_CounterUDB
PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PulseCounter_2_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PulseCounter_2_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PulseCounter_2_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PulseCounter_2_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PulseCounter_2_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PulseCounter_2_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PulseCounter_2_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PulseCounter_2_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PulseCounter_2_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PulseCounter_2_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PulseCounter_2_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PulseCounter_2_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PulseCounter_2_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
PulseCounter_2_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
PulseCounter_2_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
PulseCounter_2_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
PulseCounter_2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PulseCounter_2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PulseCounter_2_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
PulseCounter_2_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
PulseCounter_2_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
PulseCounter_2_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
PulseCounter_2_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
PulseCounter_2_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
PulseCounter_2_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
PulseCounter_2_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PulseCounter_2_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PulseCounter_2_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST

; PulseCounter_3_CounterUDB
PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PulseCounter_3_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PulseCounter_3_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PulseCounter_3_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PulseCounter_3_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PulseCounter_3_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PulseCounter_3_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PulseCounter_3_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PulseCounter_3_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PulseCounter_3_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PulseCounter_3_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
PulseCounter_3_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PulseCounter_3_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PulseCounter_3_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
PulseCounter_3_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
PulseCounter_3_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
PulseCounter_3_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
PulseCounter_3_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PulseCounter_3_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
PulseCounter_3_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
PulseCounter_3_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
PulseCounter_3_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
PulseCounter_3_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
PulseCounter_3_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
PulseCounter_3_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
PulseCounter_3_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
PulseCounter_3_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
PulseCounter_3_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PulseCounter_3_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

; PulseCounter_4_CounterUDB
PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PulseCounter_4_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PulseCounter_4_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
PulseCounter_4_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
PulseCounter_4_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PulseCounter_4_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
PulseCounter_4_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
PulseCounter_4_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PulseCounter_4_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PulseCounter_4_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
PulseCounter_4_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PulseCounter_4_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
PulseCounter_4_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
PulseCounter_4_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
PulseCounter_4_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
PulseCounter_4_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PulseCounter_4_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PulseCounter_4_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
PulseCounter_4_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
PulseCounter_4_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
PulseCounter_4_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
PulseCounter_4_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
PulseCounter_4_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
PulseCounter_4_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
PulseCounter_4_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
PulseCounter_4_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PulseCounter_4_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST

; QuadDec_1
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST

; QuadDec_2
QuadDec_2_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_2_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_2_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_2_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
QuadDec_2_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_2_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_2_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_2_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_2_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
QuadDec_2_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_2_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_2_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_2_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; SIG1
SIG1__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
SIG1__0__MASK EQU 0x08
SIG1__0__PC EQU CYREG_PRT4_PC3
SIG1__0__PORT EQU 4
SIG1__0__SHIFT EQU 3
SIG1__AG EQU CYREG_PRT4_AG
SIG1__AMUX EQU CYREG_PRT4_AMUX
SIG1__BIE EQU CYREG_PRT4_BIE
SIG1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SIG1__BYP EQU CYREG_PRT4_BYP
SIG1__CTL EQU CYREG_PRT4_CTL
SIG1__DM0 EQU CYREG_PRT4_DM0
SIG1__DM1 EQU CYREG_PRT4_DM1
SIG1__DM2 EQU CYREG_PRT4_DM2
SIG1__DR EQU CYREG_PRT4_DR
SIG1__INP_DIS EQU CYREG_PRT4_INP_DIS
SIG1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SIG1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SIG1__LCD_EN EQU CYREG_PRT4_LCD_EN
SIG1__MASK EQU 0x08
SIG1__PORT EQU 4
SIG1__PRT EQU CYREG_PRT4_PRT
SIG1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SIG1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SIG1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SIG1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SIG1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SIG1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SIG1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SIG1__PS EQU CYREG_PRT4_PS
SIG1__SHIFT EQU 3
SIG1__SLW EQU CYREG_PRT4_SLW

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB04_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB04_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB04_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB04_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB04_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB04_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST

; SPIM_CS
SPIM_CS_Sync_ctrl_reg__REMOVED EQU 1

; SPIM_RxInternalInterrupt
SPIM_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_RxInternalInterrupt__INTC_MASK EQU 0x01
SPIM_RxInternalInterrupt__INTC_NUMBER EQU 0
SPIM_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SPIM_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SPIM_TxInternalInterrupt
SPIM_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_TxInternalInterrupt__INTC_MASK EQU 0x02
SPIM_TxInternalInterrupt__INTC_NUMBER EQU 1
SPIM_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SPIM_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SPIS_BSPIS
SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIS_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIS_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIS_BSPIS_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIS_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIS_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIS_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIS_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_BSPIS_RxStsReg__3__POS EQU 3
SPIS_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_BSPIS_RxStsReg__4__POS EQU 4
SPIS_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_BSPIS_RxStsReg__5__POS EQU 5
SPIS_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_RxStsReg__6__POS EQU 6
SPIS_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIS_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SPIS_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB07_A0
SPIS_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB07_A1
SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SPIS_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB07_D0
SPIS_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB07_D1
SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SPIS_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB07_F0
SPIS_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB07_F1
SPIS_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIS_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIS_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_BSPIS_TxStsReg__0__POS EQU 0
SPIS_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_BSPIS_TxStsReg__1__POS EQU 1
SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIS_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_BSPIS_TxStsReg__2__POS EQU 2
SPIS_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_TxStsReg__6__POS EQU 6
SPIS_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIS_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

; SPIS_RxInternalInterrupt
SPIS_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIS_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIS_RxInternalInterrupt__INTC_MASK EQU 0x04
SPIS_RxInternalInterrupt__INTC_NUMBER EQU 2
SPIS_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIS_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SPIS_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIS_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SPIS_TxInternalInterrupt
SPIS_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIS_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIS_TxInternalInterrupt__INTC_MASK EQU 0x08
SPIS_TxInternalInterrupt__INTC_NUMBER EQU 3
SPIS_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIS_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
SPIS_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIS_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SW1_LED2
SW1_LED2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SW1_LED2__0__MASK EQU 0x04
SW1_LED2__0__PC EQU CYREG_PRT2_PC2
SW1_LED2__0__PORT EQU 2
SW1_LED2__0__SHIFT EQU 2
SW1_LED2__AG EQU CYREG_PRT2_AG
SW1_LED2__AMUX EQU CYREG_PRT2_AMUX
SW1_LED2__BIE EQU CYREG_PRT2_BIE
SW1_LED2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW1_LED2__BYP EQU CYREG_PRT2_BYP
SW1_LED2__CTL EQU CYREG_PRT2_CTL
SW1_LED2__DM0 EQU CYREG_PRT2_DM0
SW1_LED2__DM1 EQU CYREG_PRT2_DM1
SW1_LED2__DM2 EQU CYREG_PRT2_DM2
SW1_LED2__DR EQU CYREG_PRT2_DR
SW1_LED2__INP_DIS EQU CYREG_PRT2_INP_DIS
SW1_LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW1_LED2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW1_LED2__LCD_EN EQU CYREG_PRT2_LCD_EN
SW1_LED2__MASK EQU 0x04
SW1_LED2__PORT EQU 2
SW1_LED2__PRT EQU CYREG_PRT2_PRT
SW1_LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW1_LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW1_LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW1_LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW1_LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW1_LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW1_LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW1_LED2__PS EQU CYREG_PRT2_PS
SW1_LED2__SHIFT EQU 2
SW1_LED2__SLW EQU CYREG_PRT2_SLW

; Timestamp
Timestamp_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timestamp_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timestamp_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timestamp_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timestamp_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timestamp_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timestamp_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timestamp_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
Timestamp_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timestamp_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timestamp_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timestamp_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
Timestamp_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
Timestamp_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timestamp_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timestamp_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timestamp_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timestamp_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timestamp_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timestamp_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timestamp_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timestamp_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timestamp_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timestamp_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timestamp_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timestamp_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; ctrl_in2
ctrl_in2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
ctrl_in2__0__MASK EQU 0x08
ctrl_in2__0__PC EQU CYREG_PRT2_PC3
ctrl_in2__0__PORT EQU 2
ctrl_in2__0__SHIFT EQU 3
ctrl_in2__AG EQU CYREG_PRT2_AG
ctrl_in2__AMUX EQU CYREG_PRT2_AMUX
ctrl_in2__BIE EQU CYREG_PRT2_BIE
ctrl_in2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ctrl_in2__BYP EQU CYREG_PRT2_BYP
ctrl_in2__CTL EQU CYREG_PRT2_CTL
ctrl_in2__DM0 EQU CYREG_PRT2_DM0
ctrl_in2__DM1 EQU CYREG_PRT2_DM1
ctrl_in2__DM2 EQU CYREG_PRT2_DM2
ctrl_in2__DR EQU CYREG_PRT2_DR
ctrl_in2__INP_DIS EQU CYREG_PRT2_INP_DIS
ctrl_in2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ctrl_in2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ctrl_in2__LCD_EN EQU CYREG_PRT2_LCD_EN
ctrl_in2__MASK EQU 0x08
ctrl_in2__PORT EQU 2
ctrl_in2__PRT EQU CYREG_PRT2_PRT
ctrl_in2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ctrl_in2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ctrl_in2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ctrl_in2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ctrl_in2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ctrl_in2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ctrl_in2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ctrl_in2__PS EQU CYREG_PRT2_PS
ctrl_in2__SHIFT EQU 3
ctrl_in2__SLW EQU CYREG_PRT2_SLW

; ctrl_in3
ctrl_in3__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
ctrl_in3__0__MASK EQU 0x01
ctrl_in3__0__PC EQU CYREG_PRT2_PC0
ctrl_in3__0__PORT EQU 2
ctrl_in3__0__SHIFT EQU 0
ctrl_in3__AG EQU CYREG_PRT2_AG
ctrl_in3__AMUX EQU CYREG_PRT2_AMUX
ctrl_in3__BIE EQU CYREG_PRT2_BIE
ctrl_in3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ctrl_in3__BYP EQU CYREG_PRT2_BYP
ctrl_in3__CTL EQU CYREG_PRT2_CTL
ctrl_in3__DM0 EQU CYREG_PRT2_DM0
ctrl_in3__DM1 EQU CYREG_PRT2_DM1
ctrl_in3__DM2 EQU CYREG_PRT2_DM2
ctrl_in3__DR EQU CYREG_PRT2_DR
ctrl_in3__INP_DIS EQU CYREG_PRT2_INP_DIS
ctrl_in3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ctrl_in3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ctrl_in3__LCD_EN EQU CYREG_PRT2_LCD_EN
ctrl_in3__MASK EQU 0x01
ctrl_in3__PORT EQU 2
ctrl_in3__PRT EQU CYREG_PRT2_PRT
ctrl_in3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ctrl_in3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ctrl_in3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ctrl_in3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ctrl_in3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ctrl_in3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ctrl_in3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ctrl_in3__PS EQU CYREG_PRT2_PS
ctrl_in3__SHIFT EQU 0
ctrl_in3__SLW EQU CYREG_PRT2_SLW

; ctrl_in4
ctrl_in4__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
ctrl_in4__0__MASK EQU 0x20
ctrl_in4__0__PC EQU CYREG_IO_PC_PRT15_PC5
ctrl_in4__0__PORT EQU 15
ctrl_in4__0__SHIFT EQU 5
ctrl_in4__AG EQU CYREG_PRT15_AG
ctrl_in4__AMUX EQU CYREG_PRT15_AMUX
ctrl_in4__BIE EQU CYREG_PRT15_BIE
ctrl_in4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ctrl_in4__BYP EQU CYREG_PRT15_BYP
ctrl_in4__CTL EQU CYREG_PRT15_CTL
ctrl_in4__DM0 EQU CYREG_PRT15_DM0
ctrl_in4__DM1 EQU CYREG_PRT15_DM1
ctrl_in4__DM2 EQU CYREG_PRT15_DM2
ctrl_in4__DR EQU CYREG_PRT15_DR
ctrl_in4__INP_DIS EQU CYREG_PRT15_INP_DIS
ctrl_in4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ctrl_in4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ctrl_in4__LCD_EN EQU CYREG_PRT15_LCD_EN
ctrl_in4__MASK EQU 0x20
ctrl_in4__PORT EQU 15
ctrl_in4__PRT EQU CYREG_PRT15_PRT
ctrl_in4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ctrl_in4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ctrl_in4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ctrl_in4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ctrl_in4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ctrl_in4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ctrl_in4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ctrl_in4__PS EQU CYREG_PRT15_PS
ctrl_in4__SHIFT EQU 5
ctrl_in4__SLW EQU CYREG_PRT15_SLW

; ctrl_in5
ctrl_in5__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
ctrl_in5__0__MASK EQU 0x10
ctrl_in5__0__PC EQU CYREG_IO_PC_PRT15_PC4
ctrl_in5__0__PORT EQU 15
ctrl_in5__0__SHIFT EQU 4
ctrl_in5__AG EQU CYREG_PRT15_AG
ctrl_in5__AMUX EQU CYREG_PRT15_AMUX
ctrl_in5__BIE EQU CYREG_PRT15_BIE
ctrl_in5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ctrl_in5__BYP EQU CYREG_PRT15_BYP
ctrl_in5__CTL EQU CYREG_PRT15_CTL
ctrl_in5__DM0 EQU CYREG_PRT15_DM0
ctrl_in5__DM1 EQU CYREG_PRT15_DM1
ctrl_in5__DM2 EQU CYREG_PRT15_DM2
ctrl_in5__DR EQU CYREG_PRT15_DR
ctrl_in5__INP_DIS EQU CYREG_PRT15_INP_DIS
ctrl_in5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ctrl_in5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ctrl_in5__LCD_EN EQU CYREG_PRT15_LCD_EN
ctrl_in5__MASK EQU 0x10
ctrl_in5__PORT EQU 15
ctrl_in5__PRT EQU CYREG_PRT15_PRT
ctrl_in5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ctrl_in5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ctrl_in5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ctrl_in5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ctrl_in5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ctrl_in5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ctrl_in5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ctrl_in5__PS EQU CYREG_PRT15_PS
ctrl_in5__SHIFT EQU 4
ctrl_in5__SLW EQU CYREG_PRT15_SLW

; ctrl_out0
ctrl_out0__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
ctrl_out0__0__MASK EQU 0x40
ctrl_out0__0__PC EQU CYREG_PRT1_PC6
ctrl_out0__0__PORT EQU 1
ctrl_out0__0__SHIFT EQU 6
ctrl_out0__AG EQU CYREG_PRT1_AG
ctrl_out0__AMUX EQU CYREG_PRT1_AMUX
ctrl_out0__BIE EQU CYREG_PRT1_BIE
ctrl_out0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ctrl_out0__BYP EQU CYREG_PRT1_BYP
ctrl_out0__CTL EQU CYREG_PRT1_CTL
ctrl_out0__DM0 EQU CYREG_PRT1_DM0
ctrl_out0__DM1 EQU CYREG_PRT1_DM1
ctrl_out0__DM2 EQU CYREG_PRT1_DM2
ctrl_out0__DR EQU CYREG_PRT1_DR
ctrl_out0__INP_DIS EQU CYREG_PRT1_INP_DIS
ctrl_out0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ctrl_out0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ctrl_out0__LCD_EN EQU CYREG_PRT1_LCD_EN
ctrl_out0__MASK EQU 0x40
ctrl_out0__PORT EQU 1
ctrl_out0__PRT EQU CYREG_PRT1_PRT
ctrl_out0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ctrl_out0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ctrl_out0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ctrl_out0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ctrl_out0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ctrl_out0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ctrl_out0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ctrl_out0__PS EQU CYREG_PRT1_PS
ctrl_out0__SHIFT EQU 6
ctrl_out0__SLW EQU CYREG_PRT1_SLW

; ctrl_out1
ctrl_out1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
ctrl_out1__0__MASK EQU 0x80
ctrl_out1__0__PC EQU CYREG_PRT1_PC7
ctrl_out1__0__PORT EQU 1
ctrl_out1__0__SHIFT EQU 7
ctrl_out1__AG EQU CYREG_PRT1_AG
ctrl_out1__AMUX EQU CYREG_PRT1_AMUX
ctrl_out1__BIE EQU CYREG_PRT1_BIE
ctrl_out1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ctrl_out1__BYP EQU CYREG_PRT1_BYP
ctrl_out1__CTL EQU CYREG_PRT1_CTL
ctrl_out1__DM0 EQU CYREG_PRT1_DM0
ctrl_out1__DM1 EQU CYREG_PRT1_DM1
ctrl_out1__DM2 EQU CYREG_PRT1_DM2
ctrl_out1__DR EQU CYREG_PRT1_DR
ctrl_out1__INP_DIS EQU CYREG_PRT1_INP_DIS
ctrl_out1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ctrl_out1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ctrl_out1__LCD_EN EQU CYREG_PRT1_LCD_EN
ctrl_out1__MASK EQU 0x80
ctrl_out1__PORT EQU 1
ctrl_out1__PRT EQU CYREG_PRT1_PRT
ctrl_out1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ctrl_out1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ctrl_out1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ctrl_out1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ctrl_out1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ctrl_out1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ctrl_out1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ctrl_out1__PS EQU CYREG_PRT1_PS
ctrl_out1__SHIFT EQU 7
ctrl_out1__SLW EQU CYREG_PRT1_SLW

; ctrl_out2
ctrl_out2__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
ctrl_out2__0__MASK EQU 0x40
ctrl_out2__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
ctrl_out2__0__PORT EQU 15
ctrl_out2__0__SHIFT EQU 6
ctrl_out2__AG EQU CYREG_PRT15_AG
ctrl_out2__AMUX EQU CYREG_PRT15_AMUX
ctrl_out2__BIE EQU CYREG_PRT15_BIE
ctrl_out2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ctrl_out2__BYP EQU CYREG_PRT15_BYP
ctrl_out2__CTL EQU CYREG_PRT15_CTL
ctrl_out2__DM0 EQU CYREG_PRT15_DM0
ctrl_out2__DM1 EQU CYREG_PRT15_DM1
ctrl_out2__DM2 EQU CYREG_PRT15_DM2
ctrl_out2__DR EQU CYREG_PRT15_DR
ctrl_out2__INP_DIS EQU CYREG_PRT15_INP_DIS
ctrl_out2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ctrl_out2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ctrl_out2__LCD_EN EQU CYREG_PRT15_LCD_EN
ctrl_out2__MASK EQU 0x40
ctrl_out2__PORT EQU 15
ctrl_out2__PRT EQU CYREG_PRT15_PRT
ctrl_out2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ctrl_out2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ctrl_out2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ctrl_out2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ctrl_out2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ctrl_out2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ctrl_out2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ctrl_out2__PS EQU CYREG_PRT15_PS
ctrl_out2__SHIFT EQU 6
ctrl_out2__SLW EQU CYREG_PRT15_SLW

; ctrl_out3
ctrl_out3__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
ctrl_out3__0__MASK EQU 0x80
ctrl_out3__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
ctrl_out3__0__PORT EQU 15
ctrl_out3__0__SHIFT EQU 7
ctrl_out3__AG EQU CYREG_PRT15_AG
ctrl_out3__AMUX EQU CYREG_PRT15_AMUX
ctrl_out3__BIE EQU CYREG_PRT15_BIE
ctrl_out3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ctrl_out3__BYP EQU CYREG_PRT15_BYP
ctrl_out3__CTL EQU CYREG_PRT15_CTL
ctrl_out3__DM0 EQU CYREG_PRT15_DM0
ctrl_out3__DM1 EQU CYREG_PRT15_DM1
ctrl_out3__DM2 EQU CYREG_PRT15_DM2
ctrl_out3__DR EQU CYREG_PRT15_DR
ctrl_out3__INP_DIS EQU CYREG_PRT15_INP_DIS
ctrl_out3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ctrl_out3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ctrl_out3__LCD_EN EQU CYREG_PRT15_LCD_EN
ctrl_out3__MASK EQU 0x80
ctrl_out3__PORT EQU 15
ctrl_out3__PRT EQU CYREG_PRT15_PRT
ctrl_out3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ctrl_out3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ctrl_out3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ctrl_out3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ctrl_out3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ctrl_out3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ctrl_out3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ctrl_out3__PS EQU CYREG_PRT15_PS
ctrl_out3__SHIFT EQU 7
ctrl_out3__SLW EQU CYREG_PRT15_SLW

; ctrl_out4
ctrl_out4__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
ctrl_out4__0__MASK EQU 0x01
ctrl_out4__0__PC EQU CYREG_PRT3_PC0
ctrl_out4__0__PORT EQU 3
ctrl_out4__0__SHIFT EQU 0
ctrl_out4__AG EQU CYREG_PRT3_AG
ctrl_out4__AMUX EQU CYREG_PRT3_AMUX
ctrl_out4__BIE EQU CYREG_PRT3_BIE
ctrl_out4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ctrl_out4__BYP EQU CYREG_PRT3_BYP
ctrl_out4__CTL EQU CYREG_PRT3_CTL
ctrl_out4__DM0 EQU CYREG_PRT3_DM0
ctrl_out4__DM1 EQU CYREG_PRT3_DM1
ctrl_out4__DM2 EQU CYREG_PRT3_DM2
ctrl_out4__DR EQU CYREG_PRT3_DR
ctrl_out4__INP_DIS EQU CYREG_PRT3_INP_DIS
ctrl_out4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ctrl_out4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ctrl_out4__LCD_EN EQU CYREG_PRT3_LCD_EN
ctrl_out4__MASK EQU 0x01
ctrl_out4__PORT EQU 3
ctrl_out4__PRT EQU CYREG_PRT3_PRT
ctrl_out4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ctrl_out4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ctrl_out4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ctrl_out4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ctrl_out4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ctrl_out4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ctrl_out4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ctrl_out4__PS EQU CYREG_PRT3_PS
ctrl_out4__SHIFT EQU 0
ctrl_out4__SLW EQU CYREG_PRT3_SLW

; ctrl_out5
ctrl_out5__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
ctrl_out5__0__MASK EQU 0x02
ctrl_out5__0__PC EQU CYREG_PRT3_PC1
ctrl_out5__0__PORT EQU 3
ctrl_out5__0__SHIFT EQU 1
ctrl_out5__AG EQU CYREG_PRT3_AG
ctrl_out5__AMUX EQU CYREG_PRT3_AMUX
ctrl_out5__BIE EQU CYREG_PRT3_BIE
ctrl_out5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ctrl_out5__BYP EQU CYREG_PRT3_BYP
ctrl_out5__CTL EQU CYREG_PRT3_CTL
ctrl_out5__DM0 EQU CYREG_PRT3_DM0
ctrl_out5__DM1 EQU CYREG_PRT3_DM1
ctrl_out5__DM2 EQU CYREG_PRT3_DM2
ctrl_out5__DR EQU CYREG_PRT3_DR
ctrl_out5__INP_DIS EQU CYREG_PRT3_INP_DIS
ctrl_out5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ctrl_out5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ctrl_out5__LCD_EN EQU CYREG_PRT3_LCD_EN
ctrl_out5__MASK EQU 0x02
ctrl_out5__PORT EQU 3
ctrl_out5__PRT EQU CYREG_PRT3_PRT
ctrl_out5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ctrl_out5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ctrl_out5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ctrl_out5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ctrl_out5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ctrl_out5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ctrl_out5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ctrl_out5__PS EQU CYREG_PRT3_PS
ctrl_out5__SHIFT EQU 1
ctrl_out5__SLW EQU CYREG_PRT3_SLW

; isr_CS_Rise
isr_CS_Rise__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_CS_Rise__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_CS_Rise__INTC_MASK EQU 0x10
isr_CS_Rise__INTC_NUMBER EQU 4
isr_CS_Rise__INTC_PRIOR_NUM EQU 7
isr_CS_Rise__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_CS_Rise__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_CS_Rise__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Capture_1
isr_Capture_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Capture_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Capture_1__INTC_MASK EQU 0x20
isr_Capture_1__INTC_NUMBER EQU 5
isr_Capture_1__INTC_PRIOR_NUM EQU 7
isr_Capture_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_Capture_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Capture_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Capture_2
isr_Capture_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Capture_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Capture_2__INTC_MASK EQU 0x40
isr_Capture_2__INTC_NUMBER EQU 6
isr_Capture_2__INTC_PRIOR_NUM EQU 7
isr_Capture_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_Capture_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Capture_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Capture_3
isr_Capture_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Capture_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Capture_3__INTC_MASK EQU 0x80
isr_Capture_3__INTC_NUMBER EQU 7
isr_Capture_3__INTC_PRIOR_NUM EQU 7
isr_Capture_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_Capture_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Capture_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Capture_4
isr_Capture_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Capture_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Capture_4__INTC_MASK EQU 0x100
isr_Capture_4__INTC_NUMBER EQU 8
isr_Capture_4__INTC_PRIOR_NUM EQU 7
isr_Capture_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_Capture_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Capture_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_PulseCounter_1
isr_PulseCounter_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_PulseCounter_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_PulseCounter_1__INTC_MASK EQU 0x200
isr_PulseCounter_1__INTC_NUMBER EQU 9
isr_PulseCounter_1__INTC_PRIOR_NUM EQU 7
isr_PulseCounter_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_PulseCounter_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_PulseCounter_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_PulseCounter_2
isr_PulseCounter_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_PulseCounter_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_PulseCounter_2__INTC_MASK EQU 0x400
isr_PulseCounter_2__INTC_NUMBER EQU 10
isr_PulseCounter_2__INTC_PRIOR_NUM EQU 7
isr_PulseCounter_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_PulseCounter_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_PulseCounter_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_PulseCounter_3
isr_PulseCounter_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_PulseCounter_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_PulseCounter_3__INTC_MASK EQU 0x800
isr_PulseCounter_3__INTC_NUMBER EQU 11
isr_PulseCounter_3__INTC_PRIOR_NUM EQU 7
isr_PulseCounter_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_PulseCounter_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_PulseCounter_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_PulseCounter_4
isr_PulseCounter_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_PulseCounter_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_PulseCounter_4__INTC_MASK EQU 0x1000
isr_PulseCounter_4__INTC_NUMBER EQU 12
isr_PulseCounter_4__INTC_PRIOR_NUM EQU 7
isr_PulseCounter_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
isr_PulseCounter_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_PulseCounter_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_QuadDec_1
isr_QuadDec_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_QuadDec_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_QuadDec_1__INTC_MASK EQU 0x2000
isr_QuadDec_1__INTC_NUMBER EQU 13
isr_QuadDec_1__INTC_PRIOR_NUM EQU 7
isr_QuadDec_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
isr_QuadDec_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_QuadDec_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_QuadDec_2
isr_QuadDec_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_QuadDec_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_QuadDec_2__INTC_MASK EQU 0x4000
isr_QuadDec_2__INTC_NUMBER EQU 14
isr_QuadDec_2__INTC_PRIOR_NUM EQU 7
isr_QuadDec_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_14
isr_QuadDec_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_QuadDec_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_START
isr_START__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_START__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_START__INTC_MASK EQU 0x8000
isr_START__INTC_NUMBER EQU 15
isr_START__INTC_PRIOR_NUM EQU 7
isr_START__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
isr_START__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_START__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_STOP
isr_STOP__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_STOP__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_STOP__INTC_MASK EQU 0x10000
isr_STOP__INTC_NUMBER EQU 16
isr_STOP__INTC_PRIOR_NUM EQU 7
isr_STOP__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
isr_STOP__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_STOP__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Timestamp
isr_Timestamp__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timestamp__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timestamp__INTC_MASK EQU 0x20000
isr_Timestamp__INTC_NUMBER EQU 17
isr_Timestamp__INTC_PRIOR_NUM EQU 7
isr_Timestamp__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_Timestamp__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timestamp__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; mst_clk
mst_clk__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
mst_clk__0__MASK EQU 0x08
mst_clk__0__PC EQU CYREG_PRT3_PC3
mst_clk__0__PORT EQU 3
mst_clk__0__SHIFT EQU 3
mst_clk__AG EQU CYREG_PRT3_AG
mst_clk__AMUX EQU CYREG_PRT3_AMUX
mst_clk__BIE EQU CYREG_PRT3_BIE
mst_clk__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mst_clk__BYP EQU CYREG_PRT3_BYP
mst_clk__CTL EQU CYREG_PRT3_CTL
mst_clk__DM0 EQU CYREG_PRT3_DM0
mst_clk__DM1 EQU CYREG_PRT3_DM1
mst_clk__DM2 EQU CYREG_PRT3_DM2
mst_clk__DR EQU CYREG_PRT3_DR
mst_clk__INP_DIS EQU CYREG_PRT3_INP_DIS
mst_clk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mst_clk__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mst_clk__LCD_EN EQU CYREG_PRT3_LCD_EN
mst_clk__MASK EQU 0x08
mst_clk__PORT EQU 3
mst_clk__PRT EQU CYREG_PRT3_PRT
mst_clk__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mst_clk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mst_clk__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mst_clk__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mst_clk__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mst_clk__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mst_clk__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mst_clk__PS EQU CYREG_PRT3_PS
mst_clk__SHIFT EQU 3
mst_clk__SLW EQU CYREG_PRT3_SLW

; mst_cs
mst_cs__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
mst_cs__0__MASK EQU 0x04
mst_cs__0__PC EQU CYREG_PRT3_PC2
mst_cs__0__PORT EQU 3
mst_cs__0__SHIFT EQU 2
mst_cs__AG EQU CYREG_PRT3_AG
mst_cs__AMUX EQU CYREG_PRT3_AMUX
mst_cs__BIE EQU CYREG_PRT3_BIE
mst_cs__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mst_cs__BYP EQU CYREG_PRT3_BYP
mst_cs__CTL EQU CYREG_PRT3_CTL
mst_cs__DM0 EQU CYREG_PRT3_DM0
mst_cs__DM1 EQU CYREG_PRT3_DM1
mst_cs__DM2 EQU CYREG_PRT3_DM2
mst_cs__DR EQU CYREG_PRT3_DR
mst_cs__INP_DIS EQU CYREG_PRT3_INP_DIS
mst_cs__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mst_cs__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mst_cs__LCD_EN EQU CYREG_PRT3_LCD_EN
mst_cs__MASK EQU 0x04
mst_cs__PORT EQU 3
mst_cs__PRT EQU CYREG_PRT3_PRT
mst_cs__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mst_cs__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mst_cs__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mst_cs__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mst_cs__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mst_cs__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mst_cs__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mst_cs__PS EQU CYREG_PRT3_PS
mst_cs__SHIFT EQU 2
mst_cs__SLW EQU CYREG_PRT3_SLW

; mst_miso
mst_miso__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
mst_miso__0__MASK EQU 0x10
mst_miso__0__PC EQU CYREG_PRT3_PC4
mst_miso__0__PORT EQU 3
mst_miso__0__SHIFT EQU 4
mst_miso__AG EQU CYREG_PRT3_AG
mst_miso__AMUX EQU CYREG_PRT3_AMUX
mst_miso__BIE EQU CYREG_PRT3_BIE
mst_miso__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mst_miso__BYP EQU CYREG_PRT3_BYP
mst_miso__CTL EQU CYREG_PRT3_CTL
mst_miso__DM0 EQU CYREG_PRT3_DM0
mst_miso__DM1 EQU CYREG_PRT3_DM1
mst_miso__DM2 EQU CYREG_PRT3_DM2
mst_miso__DR EQU CYREG_PRT3_DR
mst_miso__INP_DIS EQU CYREG_PRT3_INP_DIS
mst_miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mst_miso__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mst_miso__LCD_EN EQU CYREG_PRT3_LCD_EN
mst_miso__MASK EQU 0x10
mst_miso__PORT EQU 3
mst_miso__PRT EQU CYREG_PRT3_PRT
mst_miso__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mst_miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mst_miso__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mst_miso__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mst_miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mst_miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mst_miso__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mst_miso__PS EQU CYREG_PRT3_PS
mst_miso__SHIFT EQU 4
mst_miso__SLW EQU CYREG_PRT3_SLW

; mst_mosi
mst_mosi__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
mst_mosi__0__MASK EQU 0x20
mst_mosi__0__PC EQU CYREG_PRT3_PC5
mst_mosi__0__PORT EQU 3
mst_mosi__0__SHIFT EQU 5
mst_mosi__AG EQU CYREG_PRT3_AG
mst_mosi__AMUX EQU CYREG_PRT3_AMUX
mst_mosi__BIE EQU CYREG_PRT3_BIE
mst_mosi__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mst_mosi__BYP EQU CYREG_PRT3_BYP
mst_mosi__CTL EQU CYREG_PRT3_CTL
mst_mosi__DM0 EQU CYREG_PRT3_DM0
mst_mosi__DM1 EQU CYREG_PRT3_DM1
mst_mosi__DM2 EQU CYREG_PRT3_DM2
mst_mosi__DR EQU CYREG_PRT3_DR
mst_mosi__INP_DIS EQU CYREG_PRT3_INP_DIS
mst_mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mst_mosi__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mst_mosi__LCD_EN EQU CYREG_PRT3_LCD_EN
mst_mosi__MASK EQU 0x20
mst_mosi__PORT EQU 3
mst_mosi__PRT EQU CYREG_PRT3_PRT
mst_mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mst_mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mst_mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mst_mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mst_mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mst_mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mst_mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mst_mosi__PS EQU CYREG_PRT3_PS
mst_mosi__SHIFT EQU 5
mst_mosi__SLW EQU CYREG_PRT3_SLW

; slc_cs
slc_cs__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
slc_cs__0__MASK EQU 0x80
slc_cs__0__PC EQU CYREG_PRT0_PC7
slc_cs__0__PORT EQU 0
slc_cs__0__SHIFT EQU 7
slc_cs__AG EQU CYREG_PRT0_AG
slc_cs__AMUX EQU CYREG_PRT0_AMUX
slc_cs__BIE EQU CYREG_PRT0_BIE
slc_cs__BIT_MASK EQU CYREG_PRT0_BIT_MASK
slc_cs__BYP EQU CYREG_PRT0_BYP
slc_cs__CTL EQU CYREG_PRT0_CTL
slc_cs__DM0 EQU CYREG_PRT0_DM0
slc_cs__DM1 EQU CYREG_PRT0_DM1
slc_cs__DM2 EQU CYREG_PRT0_DM2
slc_cs__DR EQU CYREG_PRT0_DR
slc_cs__INP_DIS EQU CYREG_PRT0_INP_DIS
slc_cs__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
slc_cs__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
slc_cs__LCD_EN EQU CYREG_PRT0_LCD_EN
slc_cs__MASK EQU 0x80
slc_cs__PORT EQU 0
slc_cs__PRT EQU CYREG_PRT0_PRT
slc_cs__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
slc_cs__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
slc_cs__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
slc_cs__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
slc_cs__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
slc_cs__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
slc_cs__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
slc_cs__PS EQU CYREG_PRT0_PS
slc_cs__SHIFT EQU 7
slc_cs__SLW EQU CYREG_PRT0_SLW

; slv_clk
slv_clk__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
slv_clk__0__MASK EQU 0x40
slv_clk__0__PC EQU CYREG_PRT0_PC6
slv_clk__0__PORT EQU 0
slv_clk__0__SHIFT EQU 6
slv_clk__AG EQU CYREG_PRT0_AG
slv_clk__AMUX EQU CYREG_PRT0_AMUX
slv_clk__BIE EQU CYREG_PRT0_BIE
slv_clk__BIT_MASK EQU CYREG_PRT0_BIT_MASK
slv_clk__BYP EQU CYREG_PRT0_BYP
slv_clk__CTL EQU CYREG_PRT0_CTL
slv_clk__DM0 EQU CYREG_PRT0_DM0
slv_clk__DM1 EQU CYREG_PRT0_DM1
slv_clk__DM2 EQU CYREG_PRT0_DM2
slv_clk__DR EQU CYREG_PRT0_DR
slv_clk__INP_DIS EQU CYREG_PRT0_INP_DIS
slv_clk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
slv_clk__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
slv_clk__LCD_EN EQU CYREG_PRT0_LCD_EN
slv_clk__MASK EQU 0x40
slv_clk__PORT EQU 0
slv_clk__PRT EQU CYREG_PRT0_PRT
slv_clk__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
slv_clk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
slv_clk__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
slv_clk__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
slv_clk__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
slv_clk__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
slv_clk__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
slv_clk__PS EQU CYREG_PRT0_PS
slv_clk__SHIFT EQU 6
slv_clk__SLW EQU CYREG_PRT0_SLW

; slv_miso
slv_miso__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
slv_miso__0__MASK EQU 0x20
slv_miso__0__PC EQU CYREG_PRT0_PC5
slv_miso__0__PORT EQU 0
slv_miso__0__SHIFT EQU 5
slv_miso__AG EQU CYREG_PRT0_AG
slv_miso__AMUX EQU CYREG_PRT0_AMUX
slv_miso__BIE EQU CYREG_PRT0_BIE
slv_miso__BIT_MASK EQU CYREG_PRT0_BIT_MASK
slv_miso__BYP EQU CYREG_PRT0_BYP
slv_miso__CTL EQU CYREG_PRT0_CTL
slv_miso__DM0 EQU CYREG_PRT0_DM0
slv_miso__DM1 EQU CYREG_PRT0_DM1
slv_miso__DM2 EQU CYREG_PRT0_DM2
slv_miso__DR EQU CYREG_PRT0_DR
slv_miso__INP_DIS EQU CYREG_PRT0_INP_DIS
slv_miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
slv_miso__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
slv_miso__LCD_EN EQU CYREG_PRT0_LCD_EN
slv_miso__MASK EQU 0x20
slv_miso__PORT EQU 0
slv_miso__PRT EQU CYREG_PRT0_PRT
slv_miso__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
slv_miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
slv_miso__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
slv_miso__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
slv_miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
slv_miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
slv_miso__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
slv_miso__PS EQU CYREG_PRT0_PS
slv_miso__SHIFT EQU 5
slv_miso__SLW EQU CYREG_PRT0_SLW

; slv_mosi
slv_mosi__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
slv_mosi__0__MASK EQU 0x10
slv_mosi__0__PC EQU CYREG_PRT0_PC4
slv_mosi__0__PORT EQU 0
slv_mosi__0__SHIFT EQU 4
slv_mosi__AG EQU CYREG_PRT0_AG
slv_mosi__AMUX EQU CYREG_PRT0_AMUX
slv_mosi__BIE EQU CYREG_PRT0_BIE
slv_mosi__BIT_MASK EQU CYREG_PRT0_BIT_MASK
slv_mosi__BYP EQU CYREG_PRT0_BYP
slv_mosi__CTL EQU CYREG_PRT0_CTL
slv_mosi__DM0 EQU CYREG_PRT0_DM0
slv_mosi__DM1 EQU CYREG_PRT0_DM1
slv_mosi__DM2 EQU CYREG_PRT0_DM2
slv_mosi__DR EQU CYREG_PRT0_DR
slv_mosi__INP_DIS EQU CYREG_PRT0_INP_DIS
slv_mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
slv_mosi__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
slv_mosi__LCD_EN EQU CYREG_PRT0_LCD_EN
slv_mosi__MASK EQU 0x10
slv_mosi__PORT EQU 0
slv_mosi__PRT EQU CYREG_PRT0_PRT
slv_mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
slv_mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
slv_mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
slv_mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
slv_mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
slv_mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
slv_mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
slv_mosi__PS EQU CYREG_PRT0_PS
slv_mosi__SHIFT EQU 4
slv_mosi__SLW EQU CYREG_PRT0_SLW

; spiclk
spiclk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
spiclk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
spiclk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
spiclk__CFG2_SRC_SEL_MASK EQU 0x07
spiclk__INDEX EQU 0x00
spiclk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
spiclk__PM_ACT_MSK EQU 0x01
spiclk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
spiclk__PM_STBY_MSK EQU 0x01

; timer_clock_7
timer_clock_7__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock_7__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock_7__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock_7__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_7__INDEX EQU 0x01
timer_clock_7__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_7__PM_ACT_MSK EQU 0x02
timer_clock_7__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_7__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E16A069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x0003FFFF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
