#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jun  8 13:26:37 2017
# Process ID: 5200
# Current directory: D:/vivado/counter_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9332 D:\vivado\counter_2\counter_2.xpr
# Log file: D:/vivado/counter_2/vivado.log
# Journal file: D:/vivado/counter_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/counter_2/counter_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/jk_f_f_ip_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/AND_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 823.031 ; gain = 96.902
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/counter_2/counter_2.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/counter_2/counter_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ipshared/8e88/src/JK_f_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_f_f
WARNING: [VRFC 10-2379] empty port in module declaration [D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ipshared/8e88/src/JK_f_f.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_0_0/sim/design_1_JK_f_f_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_1_0/sim/design_1_JK_f_f_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_2_0/sim/design_1_JK_f_f_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_3_0/sim/design_1_JK_f_f_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ipshared/7f50/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_AND_0_0/sim/design_1_AND_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_AND_1_0/sim/design_1_AND_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_AND_2_0/sim/design_1_AND_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_AND_3_0/sim/design_1_AND_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/ip/design_1_AND_4_0/sim/design_1_AND_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/counter_2/counter_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/counter_2/counter_2.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 94fff859a8d04a178981d236e5f8dc08 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.design_1_AND_0_0
Compiling module xil_defaultlib.design_1_AND_1_0
Compiling module xil_defaultlib.design_1_AND_2_0
Compiling module xil_defaultlib.design_1_AND_3_0
Compiling module xil_defaultlib.design_1_AND_4_0
Compiling module xil_defaultlib.JK_f_f
Compiling module xil_defaultlib.design_1_JK_f_f_0_0
Compiling module xil_defaultlib.design_1_JK_f_f_1_0
Compiling module xil_defaultlib.design_1_JK_f_f_2_0
Compiling module xil_defaultlib.design_1_JK_f_f_3_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/counter_2/counter_2.sim/sim_1/behav/xsim.dir/counter_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  8 15:41:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/counter_2/counter_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_sim_behav -key {Behavioral:sim_1:Functional:counter_sim} -tclbatch {counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 825.563 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: design_1
WARNING: [Synth 8-1935] empty port in module declaration [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ipshared/8e88/src/JK_f_f.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 864.301 ; gain = 18.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_AND_0_0' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_AND_0_0/synth/design_1_AND_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'AND' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ipshared/7f50/src/AND.v:23]
INFO: [Synth 8-256] done synthesizing module 'AND' (1#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ipshared/7f50/src/AND.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_AND_0_0' (2#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_AND_0_0/synth/design_1_AND_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_AND_1_0' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_AND_1_0/synth/design_1_AND_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_AND_1_0' (3#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_AND_1_0/synth/design_1_AND_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_AND_2_0' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_AND_2_0/synth/design_1_AND_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_AND_2_0' (4#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_AND_2_0/synth/design_1_AND_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_AND_3_0' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_AND_3_0/synth/design_1_AND_3_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_AND_3_0' (5#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_AND_3_0/synth/design_1_AND_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_AND_4_0' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_AND_4_0/synth/design_1_AND_4_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_AND_4_0' (6#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_AND_4_0/synth/design_1_AND_4_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_JK_f_f_0_0' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_JK_f_f_0_0/synth/design_1_JK_f_f_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'JK_f_f' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ipshared/8e88/src/JK_f_f.v:3]
WARNING: [Synth 8-308] ignoring empty port [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ipshared/8e88/src/JK_f_f.v:3]
INFO: [Synth 8-256] done synthesizing module 'JK_f_f' (7#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ipshared/8e88/src/JK_f_f.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_JK_f_f_0_0' (8#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_JK_f_f_0_0/synth/design_1_JK_f_f_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_JK_f_f_1_0' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_JK_f_f_1_0/synth/design_1_JK_f_f_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_JK_f_f_1_0' (9#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_JK_f_f_1_0/synth/design_1_JK_f_f_1_0.v:57]
WARNING: [Synth 8-350] instance 'JK_f_f_1' of module 'design_1_JK_f_f_1_0' requires 6 connections, but only 5 given [D:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/hdl/design_1.v:77]
INFO: [Synth 8-638] synthesizing module 'design_1_JK_f_f_2_0' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_JK_f_f_2_0/synth/design_1_JK_f_f_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_JK_f_f_2_0' (10#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_JK_f_f_2_0/synth/design_1_JK_f_f_2_0.v:57]
WARNING: [Synth 8-350] instance 'JK_f_f_2' of module 'design_1_JK_f_f_2_0' requires 6 connections, but only 5 given [D:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/hdl/design_1.v:83]
INFO: [Synth 8-638] synthesizing module 'design_1_JK_f_f_3_0' [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_JK_f_f_3_0/synth/design_1_JK_f_f_3_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_JK_f_f_3_0' (11#1) [d:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/ip/design_1_JK_f_f_3_0/synth/design_1_JK_f_f_3_0.v:57]
WARNING: [Synth 8-350] instance 'JK_f_f_3' of module 'design_1_JK_f_f_3_0' requires 6 connections, but only 5 given [D:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/hdl/design_1.v:89]
INFO: [Synth 8-256] done synthesizing module 'design_1' (12#1) [D:/vivado/counter_2/counter_2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.359 ; gain = 47.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.359 ; gain = 47.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado/counter_2/counter_2.srcs/constrs_1/new/counter_xdc.xdc]
WARNING: [Vivado 12-507] No nets matched 'CLK_IBUF'. [D:/vivado/counter_2/counter_2.srcs/constrs_1/new/counter_xdc.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/counter_2/counter_2.srcs/constrs_1/new/counter_xdc.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/vivado/counter_2/counter_2.srcs/constrs_1/new/counter_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1204.402 ; gain = 358.340
28 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1204.402 ; gain = 358.340
close_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  8 16:25:20 2017] Launched impl_1...
Run output will be captured here: D:/vivado/counter_2/counter_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


close_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  8 16:28:19 2017] Launched impl_1...
Run output will be captured here: D:/vivado/counter_2/counter_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-DLC9-Port_#0003.Hub_#0001jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-DLC9-Port_#0003.Hub_#0001jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-DLC9-Port_#0003.Hub_#0001jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-DLC9-Port_#0003.Hub_#0001jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
set_property PROGRAM.FILE {D:/vivado/counter_2/counter_2.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {D:/vivado/counter_2/counter_2.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]'
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/counter_2/counter_2.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
set_property PROGRAM.FILE {D:/vivado/counter_2/counter_2.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/counter_2/counter_2.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/counter_2/counter_2.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/counter_2/counter_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jun  8 16:38:34 2017] Launched synth_1...
Run output will be captured here: D:/vivado/counter_2/counter_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  8 16:41:58 2017] Launched impl_1...
Run output will be captured here: D:/vivado/counter_2/counter_2.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  8 16:56:58 2017] Launched impl_1...
Run output will be captured here: D:/vivado/counter_2/counter_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
set_property PROGRAM.FILE {D:/vivado/counter_2/counter_2.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/counter_2/counter_2.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/counter_2/counter_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jun  8 17:04:50 2017] Launched synth_1...
Run output will be captured here: D:/vivado/counter_2/counter_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/counter_2/counter_2.runs/synth_1

ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.098 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 17:06:25 2017...
