// Seed: 50331682
module module_0;
  assign {id_1, 1, 1} = id_1;
endmodule
module module_1;
  id_1 :
  assert property (@(negedge id_1) id_1) id_1 = id_1 == id_1;
  module_0();
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3
);
  assign id_5 = id_3;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always id_11 <= 1;
  wire id_14;
  module_0();
  wire id_15;
  wire id_16, id_17;
  always if (1);
endmodule
