-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Tue Oct 08 13:37:45 2019

FUNCTION SDRAM_Read_Buffer_v2_gen (sdram_clk, sdram_data[data_bytes_in*8-1..0], sdram_data_val, sdram_wait, rd_en, data_clk, data_req, data_ena, frame_x[addr_x_width-1..0], frame_w[addr_x_width-1..0], frame_y[addr_y_width-1..0], frame_h[addr_y_width-1..0], reset)
	WITH (LINE_BUFFER_N, RES_WIDTH, RES_HEIGHT, ADDR_X_WIDTH, ADDR_Y_WIDTH, ADDR_WIDTH, DATA_BYTES_IN)
	RETURNS (sdram_addr_x[addr_x_width-1..0], sdram_addr_y[addr_y_width-1..0], sdram_addr[addr_width-1..0], sdram_rd, rd_active, rd_req, data_act, data_rdy, data[7..0], data_val, dbg_rd_state[7..0], dbg_wr_state[7..0], dbg_err_code[15..0], dbg_rcv[15..0], dbg_req[15..0]);
