---
content_type: page
parent_title: 2.6 Directed Acyclic Graphs (DAGs) & Scheduling
parent_uid: 30a03ec2-6577-751d-fb8c-5b6d0813ce12
title: 2.6 Directed Acyclic Graphs (DAGs) & Scheduling
uid: 011a1e95-b575-d2f7-09fa-03443fdeb584
---
<ul class="navigation pagination"><li id="top_bck_btn"><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1/vertical-a69125071411';><<span>Processor Time Bounds</span></a></li><li id="flp_btn_1" ><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1'>2.6.1<span>DAGs: Video</span></a></li><li id="flp_btn_2" ><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1/vertical-dcde59c77eab'>2.6.2<span>DAGs</span></a></li><li id="flp_btn_3" ><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1/vertical-0b187f2dedb6'>2.6.3<span>Scheduling: Video</span></a></li><li id="flp_btn_4" ><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1/vertical-cb2dbc0f9d11'>2.6.4<span>Scheduling Prerequisites</span></a></li><li id="flp_btn_5" ><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1/vertical-ce9e54c9d251'>2.6.5<span>Time versus Processors: Video</span></a></li><li id="flp_btn_6" ><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1/vertical-a69125071411'>2.6.6<span>Processor Time Bounds</span></a></li><li id="flp_btn_7" class="button_selected"><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1/vertical-839e7a19a176'>2.6.7<span>The Divisibility DAG</span></a></li><li id="top_continue_btn"><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/partial-orders-and-equivalence';>><span>Partial Orders and Equivalence</span></a></li></ul><h2 class="subhead">The Divisibility DAG</h2><div class="self_assessment">
<br display_name="The Divisibility DAG" url_name="The_Divisibility_DAG_0" />
<p display_name="The Divisibility DAG" url_name="The_Divisibility_DAG_1">
<center display_name="The Divisibility DAG" url_name="The_Divisibility_DAG_2">
<img align="bottom" alt="" border="0" height="300" src="/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1/vertical-839e7a19a176/divi2.gif" width="300" />
</center>
<div id="Q1_div" class="problem_question"><p display_name="The Divisibility DAG" url_name="The_Divisibility_DAG_3">
      In the above DAG for the divisibility relation on \(\{1, \ldots, 12\}\), there
      is an upward path from \(a\) to \(b\) iff \(a\) divides \(b\).
      If \(24\) was added as a vertex, what is the minimum number of edges that
      must be added to the DAG to represent divisibility on \(\{1, \ldots, 12, 24\}\)?
    </p><fieldset><legend class="visually-hidden">Exercise 1</legend><div class="choice"><label id="Q1_label"><span id="Q1_aria_status" tabindex="-1" class="visually-hidden">&amp;nbsp;</span><span class="visually-hidden">Text Response</span><input ckecktype="ci" onkeypress="numericTypedOrDropDownSelected(1)" value="" answer="2" type="text" id="Q1_input" class="problem_text_input"><span id="Q1_normal_status" class="nostatus" aria-hidden="true">&amp;nbsp;</span><span style="display:none;" id="Q1_ans_span" tabindex="-1">  Answer:2</span></label></div></fieldset></div><div id="S1_div" class="problem_solution" tabindex="-1" display_name="The Divisibility DAG" url_name="The_Divisibility_DAG_5">Edges from 8 and 12 to 24 are all that are needed.</div><div class="action"><button id="Q1_button" onclick="checkAnswer({1: 'stringresponse'})" class="problem_mo_button">Check</button><button id="Q1_button_show" onclick="showHideSolution({1: 'stringresponse'}, 1, [1])" class="problem_mo_button">Show Answer</button></div></p></div><ul class="navigation progress"><li id="bck_btn"><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1/vertical-a69125071411';>Back<span>Processor Time Bounds</span></a></li><li id="continue_btn"><a href='/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/partial-orders-and-equivalence';>Continue<span>Partial Orders and Equivalence</span></a></li></ul>