
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/lbm_564B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2507076 heartbeat IPC: 3.98871 cumulative IPC: 3.98871 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2507077 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 35990532 heartbeat IPC: 0.298655 cumulative IPC: 0.298655 (Simulation time: 0 hr 3 min 25 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 92971716 heartbeat IPC: 0.175496 cumulative IPC: 0.221081 (Simulation time: 0 hr 9 min 32 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 127276446 heartbeat IPC: 0.291505 cumulative IPC: 0.240444 (Simulation time: 0 hr 12 min 31 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 160817340 heartbeat IPC: 0.298144 cumulative IPC: 0.252668 (Simulation time: 0 hr 15 min 26 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 196187694 heartbeat IPC: 0.282723 cumulative IPC: 0.258157 (Simulation time: 0 hr 18 min 30 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 231224494 heartbeat IPC: 0.285414 cumulative IPC: 0.262332 (Simulation time: 0 hr 21 min 39 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 267585490 heartbeat IPC: 0.27502 cumulative IPC: 0.264073 (Simulation time: 0 hr 24 min 59 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 303881721 heartbeat IPC: 0.275511 cumulative IPC: 0.26545 (Simulation time: 0 hr 28 min 20 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 340140192 heartbeat IPC: 0.275798 cumulative IPC: 0.266562 (Simulation time: 0 hr 31 min 44 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 376949061 heartbeat IPC: 0.271674 cumulative IPC: 0.267064 (Simulation time: 0 hr 35 min 18 sec) 
Finished CPU 0 instructions: 100000004 cycles: 374441985 cumulative IPC: 0.267064 (Simulation time: 0 hr 35 min 18 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.267064 instructions: 100000004 cycles: 374441985
cpu0_DTLB TOTAL     ACCESS:   13905925  HIT:   13853151  MISS:      52774
cpu0_DTLB LOAD      ACCESS:    6994946  HIT:    6981747  MISS:      13199
cpu0_DTLB RFO       ACCESS:    6910979  HIT:    6871404  MISS:      39575
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 466.717 cycles
cpu0_ITLB TOTAL     ACCESS:     150109  HIT:     150108  MISS:          1
cpu0_ITLB LOAD      ACCESS:     150109  HIT:     150108  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 707 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 283.5 cycles
cpu0_STLB TOTAL     ACCESS:      52775  HIT:          5  MISS:      52770
cpu0_STLB LOAD      ACCESS:      13200  HIT:          0  MISS:      13200
cpu0_STLB RFO       ACCESS:      39575  HIT:          5  MISS:      39570
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 457.764 cycles
cpu0_L1D TOTAL     ACCESS:   15377385  HIT:    9811195  MISS:    5566190
cpu0_L1D LOAD      ACCESS:    4365065  HIT:    3521482  MISS:     843583
cpu0_L1D RFO       ACCESS:   10959564  HIT:    6237008  MISS:    4722556
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52756  HIT:      52705  MISS:         51
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 528.913 cycles
cpu0_L2C TOTAL     ACCESS:   10288751  HIT:    6913432  MISS:    3375319
cpu0_L2C LOAD      ACCESS:     843589  HIT:        215  MISS:     843374
cpu0_L2C RFO       ACCESS:    4722556  HIT:    2190791  MISS:    2531765
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4722555  HIT:    4722426  MISS:        129
cpu0_L2C TRANSLATION ACCESS:         51  HIT:          0  MISS:         51
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 852.797 cycles
LLC TOTAL     ACCESS:    5907274  HIT:    1298426  MISS:    4608848
LLC LOAD      ACCESS:     843374  HIT:         95  MISS:     843279
LLC RFO       ACCESS:    2531763  HIT:     318023  MISS:    2213740
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2532086  HIT:     980301  MISS:    1551785
LLC TRANSLATION ACCESS:         51  HIT:          7  MISS:         44
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 609.172 cycles
Insertion Distribution: 
	LOAD 0 0 8957 908355 
	RFO 142000 0 587648 1679077 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1672297 
	 0 0 29 31 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      57051  ROW_BUFFER_MISS:    2999637
 DBUS AVG_CONGESTED_CYCLE:    3.99714
 WQ ROW_BUFFER_HIT:      24878  ROW_BUFFER_MISS:    2189464  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.0902% MPKI: 0.11542 Average ROB Occupancy at Mispredict: 182.158
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.11536
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

