$date
	Sun Oct 23 00:28:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#130851
b1 !
1"
#130854
b1 &
b1 %
1$
#130855
0"
#130858
1#
#130862
b0 &
0#
b0 %
0$
#1094612
b1000 !
1"
#1094614
b1000 &
b1000 %
1$
#1094615
0"
#1094618
b100 &
b100 %
#1094622
b10 &
b10 %
#1094626
b1 &
b1 %
1#
#1094630
b0 &
0#
b0 %
0$
#2081373
b110 !
1"
#2081374
b110 &
b110 %
1$
#2081375
0"
#2081378
b11 &
b11 %
#2081382
b1010 &
b1010 %
#2081386
b101 &
b101 %
#2081390
b10000 &
b10000 %
#2081394
b1000 &
b1000 %
#2081398
b100 &
b100 %
#2081402
b10 &
b10 %
#2081406
b1 &
1#
b1 %
#2081410
b0 &
b0 %
0#
0$
#4500012
