{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560909020587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560909020588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 22:50:20 2019 " "Processing started: Tue Jun 18 22:50:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560909020588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909020588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPMath -c CPMath " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPMath -c CPMath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909020589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560909020831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560909020832 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ProcessadorCPMath.v " "Can't analyze file -- file ProcessadorCPMath.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560909031306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SL2.v 1 1 " "Found 1 design units, including 1 entities, in source file SL2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SL2 " "Found entity 1: SL2" {  } { { "SL2.v" "" { Text "/home-local/aluno/CPMath/SL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file signExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.v" "" { Text "/home-local/aluno/CPMath/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.v 1 1 " "Found 1 design units, including 1 entities, in source file saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.v" "" { Text "/home-local/aluno/CPMath/saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "/home-local/aluno/CPMath/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home-local/aluno/CPMath/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32B.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32B.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32B " "Found entity 1: mux32B" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.v" "" { Text "/home-local/aluno/CPMath/mux32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.v" "" { Text "/home-local/aluno/CPMath/mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/home-local/aluno/CPMath/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.v 1 1 " "Found 1 design units, including 1 entities, in source file IR.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "/home-local/aluno/CPMath/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GPR.v 1 1 " "Found 1 design units, including 1 entities, in source file GPR.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "GPR.v" "" { Text "/home-local/aluno/CPMath/GPR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file Entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "/home-local/aluno/CPMath/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "/home-local/aluno/CPMath/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home-local/aluno/CPMath/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlULA.v 1 1 " "Found 1 design units, including 1 entities, in source file controlULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlULA " "Found entity 1: controlULA" {  } { { "controlULA.v" "" { Text "/home-local/aluno/CPMath/controlULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPMath.v 1 1 " "Found 1 design units, including 1 entities, in source file CPMath.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPMath " "Found entity 1: CPMath" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorClk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorClk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClk " "Found entity 1: divisorClk" {  } { { "divisorClk.v" "" { Text "/home-local/aluno/CPMath/divisorClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/CPMath/DeBounce.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binToBCD.v 1 1 " "Found 1 design units, including 1 entities, in source file binToBCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.v" "" { Text "/home-local/aluno/CPMath/binToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteSegmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file seteSegmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 seteSegmentos " "Found entity 1: seteSegmentos" {  } { { "seteSegmentos.v" "" { Text "/home-local/aluno/CPMath/seteSegmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayReg.v 1 1 " "Found 1 design units, including 1 entities, in source file displayReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayReg " "Found entity 1: displayReg" {  } { { "displayReg.v" "" { Text "/home-local/aluno/CPMath/displayReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909031321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909031321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPMath " "Elaborating entity \"CPMath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560909031374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:programCounter " "Elaborating entity \"PC\" for hierarchy \"PC:programCounter\"" {  } { { "CPMath.v" "programCounter" { Text "/home-local/aluno/CPMath/CPMath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:muxMem " "Elaborating entity \"mux32\" for hierarchy \"mux32:muxMem\"" {  } { { "CPMath.v" "muxMem" { Text "/home-local/aluno/CPMath/CPMath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "CPMath.v" "mem" { Text "/home-local/aluno/CPMath/CPMath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst " "Elaborating entity \"IR\" for hierarchy \"IR:inst\"" {  } { { "CPMath.v" "inst" { Text "/home-local/aluno/CPMath/CPMath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:banco " "Elaborating entity \"registers\" for hierarchy \"registers:banco\"" {  } { { "CPMath.v" "banco" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR GPR:A " "Elaborating entity \"GPR\" for hierarchy \"GPR:A\"" {  } { { "CPMath.v" "A" { Text "/home-local/aluno/CPMath/CPMath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32B mux32B:muxB " "Elaborating entity \"mux32B\" for hierarchy \"mux32B:muxB\"" {  } { { "CPMath.v" "muxB" { Text "/home-local/aluno/CPMath/CPMath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"ALU:ula\"" {  } { { "CPMath.v" "ula" { Text "/home-local/aluno/CPMath/CPMath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:se1 " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:se1\"" {  } { { "CPMath.v" "se1" { Text "/home-local/aluno/CPMath/CPMath.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL2 SL2:sl1 " "Elaborating entity \"SL2\" for hierarchy \"SL2:sl1\"" {  } { { "CPMath.v" "sl1" { Text "/home-local/aluno/CPMath/CPMath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:muxReg " "Elaborating entity \"mux5\" for hierarchy \"mux5:muxReg\"" {  } { { "CPMath.v" "muxReg" { Text "/home-local/aluno/CPMath/CPMath.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "CPMath.v" "control" { Text "/home-local/aluno/CPMath/CPMath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlULA controlULA:control1 " "Elaborating entity \"controlULA\" for hierarchy \"controlULA:control1\"" {  } { { "CPMath.v" "control1" { Text "/home-local/aluno/CPMath/CPMath.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayReg displayReg:display " "Elaborating entity \"displayReg\" for hierarchy \"displayReg:display\"" {  } { { "CPMath.v" "display" { Text "/home-local/aluno/CPMath/CPMath.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD binToBCD:saida1 " "Elaborating entity \"binToBCD\" for hierarchy \"binToBCD:saida1\"" {  } { { "CPMath.v" "saida1" { Text "/home-local/aluno/CPMath/CPMath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031438 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "binary binToBCD.v(3) " "Verilog HDL warning at binToBCD.v(3): object binary used but never assigned" {  } { { "binToBCD.v" "" { Text "/home-local/aluno/CPMath/binToBCD.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560909031438 "|CPMath|binToBCD:saida1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "binary binToBCD.v(22) " "Verilog HDL Always Construct warning at binToBCD.v(22): variable \"binary\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "binToBCD.v" "" { Text "/home-local/aluno/CPMath/binToBCD.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560909031438 "|CPMath|binToBCD:saida1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binToBCD.v(16) " "Verilog HDL assignment warning at binToBCD.v(16): truncated value with size 32 to match size of target (4)" {  } { { "binToBCD.v" "" { Text "/home-local/aluno/CPMath/binToBCD.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560909031438 "|CPMath|binToBCD:saida1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binToBCD.v(15) " "Verilog HDL assignment warning at binToBCD.v(15): truncated value with size 32 to match size of target (4)" {  } { { "binToBCD.v" "" { Text "/home-local/aluno/CPMath/binToBCD.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560909031438 "|CPMath|binToBCD:saida1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "binary\[7..0\] 0 binToBCD.v(3) " "Net \"binary\[7..0\]\" at binToBCD.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "binToBCD.v" "" { Text "/home-local/aluno/CPMath/binToBCD.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560909031438 "|CPMath|binToBCD:saida1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seteSegmentos seteSegmentos:digito2 " "Elaborating entity \"seteSegmentos\" for hierarchy \"seteSegmentos:digito2\"" {  } { { "CPMath.v" "digito2" { Text "/home-local/aluno/CPMath/CPMath.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:Buffer " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:Buffer\"" {  } { { "CPMath.v" "Buffer" { Text "/home-local/aluno/CPMath/CPMath.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClk divisorClk:divClk1 " "Elaborating entity \"divisorClk\" for hierarchy \"divisorClk:divClk1\"" {  } { { "CPMath.v" "divClk1" { Text "/home-local/aluno/CPMath/CPMath.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:btnReset " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:btnReset\"" {  } { { "CPMath.v" "btnReset" { Text "/home-local/aluno/CPMath/CPMath.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909031442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(51) " "Verilog HDL assignment warning at DeBounce.v(51): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/CPMath/DeBounce.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560909031442 "|CPMath|DeBounce:btnReset"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "registers:banco\|register_rtl_0 " "Inferred RAM node \"registers:banco\|register_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1560909033723 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "registers:banco\|register_rtl_1 " "Inferred RAM node \"registers:banco\|register_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1560909033724 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registers:banco\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"registers:banco\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registers:banco\|register_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"registers:banco\|register_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560909034110 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1560909034110 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560909034110 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ula\|Div0\"" {  } { { "ALU.v" "Div0" { Text "/home-local/aluno/CPMath/ALU.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034111 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ula\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ula\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "/home-local/aluno/CPMath/ALU.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034111 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ula\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034111 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560909034111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registers:banco\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"registers:banco\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909034176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registers:banco\|altsyncram:register_rtl_0 " "Instantiated megafunction \"registers:banco\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034176 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560909034176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trd1 " "Found entity 1: altsyncram_trd1" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909034224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909034224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registers:banco\|altsyncram:register_rtl_1 " "Elaborated megafunction instantiation \"registers:banco\|altsyncram:register_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909034231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registers:banco\|altsyncram:register_rtl_1 " "Instantiated megafunction \"registers:banco\|altsyncram:register_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034231 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560909034231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:ula\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909034244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ula\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034244 ""}  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560909034244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home-local/aluno/CPMath/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909034283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909034283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home-local/aluno/CPMath/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909034287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909034287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909034351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909034351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home-local/aluno/CPMath/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909034410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909034410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home-local/aluno/CPMath/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909034449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909034449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ula\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:ula\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909034454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ula\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:ula\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034454 ""}  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560909034454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home-local/aluno/CPMath/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909034493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909034493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ula\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909034515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560909034515 ""}  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560909034515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/CPMath/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560909034556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909034556 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a0 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a1 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a2 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a3 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a4 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a5 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a6 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a7 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a8 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a9 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a10 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a11 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a12 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a13 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a14 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a15 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a16 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a17 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a18 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a19 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a20 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a21 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a22 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a23 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a24 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a25 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a26 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a27 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a28 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a29 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a30 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a31 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_1\|altsyncram_trd1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_1|altsyncram_trd1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a0 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a1 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a2 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a3 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a4 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a5 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a6 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a7 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a8 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a9 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a10 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a11 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a12 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a13 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a14 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a15 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a16 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a17 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a18 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a19 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a20 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a21 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a22 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a23 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a24 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a25 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a26 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a27 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a28 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a29 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a30 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a31 " "Synthesized away node \"registers:banco\|altsyncram:register_rtl_0\|altsyncram_trd1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home-local/aluno/CPMath/db/altsyncram_trd1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|registers:banco|altsyncram:register_rtl_0|altsyncram_trd1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1560909034818 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1 " "Synthesized away node \"ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/CPMath/db/mult_7dt.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|ALU:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3 " "Synthesized away node \"ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/CPMath/db/mult_7dt.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|ALU:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5 " "Synthesized away node \"ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/CPMath/db/mult_7dt.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|ALU:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/CPMath/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|ALU:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\] " "Synthesized away node \"ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/CPMath/db/mult_7dt.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|ALU:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4 " "Synthesized away node \"ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/CPMath/db/mult_7dt.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|ALU:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6 " "Synthesized away node \"ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/CPMath/db/mult_7dt.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|ALU:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/CPMath/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 13 -1 0 } } { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909034818 "|CPMath|ALU:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1560909034818 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1560909034818 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560909035024 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] GND " "Pin \"display2\[0\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] GND " "Pin \"display2\[1\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[2\] GND " "Pin \"display2\[2\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] GND " "Pin \"display2\[3\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] GND " "Pin \"display2\[4\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] GND " "Pin \"display2\[5\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] GND " "Pin \"display1\[0\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] GND " "Pin \"display1\[1\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[2\] GND " "Pin \"display1\[2\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[3\] GND " "Pin \"display1\[3\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[4\] GND " "Pin \"display1\[4\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] GND " "Pin \"display1\[5\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[6\] VCC " "Pin \"display1\[6\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[0\] GND " "Pin \"display0\[0\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[1\] GND " "Pin \"display0\[1\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[2\] GND " "Pin \"display0\[2\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[3\] GND " "Pin \"display0\[3\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[4\] GND " "Pin \"display0\[4\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[5\] GND " "Pin \"display0\[5\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[6\] VCC " "Pin \"display0\[6\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560909035050 "|CPMath|display0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560909035050 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "540 " "540 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560909035079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560909035268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560909035268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "No output dependent on input pin \"switch\[4\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[10\] " "No output dependent on input pin \"switch\[10\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[11\] " "No output dependent on input pin \"switch\[11\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[12\] " "No output dependent on input pin \"switch\[12\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[13\] " "No output dependent on input pin \"switch\[13\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[14\] " "No output dependent on input pin \"switch\[14\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[15\] " "No output dependent on input pin \"switch\[15\]\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|switch[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_enter " "No output dependent on input pin \"btn_enter\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|btn_enter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_reset " "No output dependent on input pin \"btn_reset\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560909035398 "|CPMath|btn_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560909035398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560909035398 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560909035398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560909035398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1005 " "Peak virtual memory: 1005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560909035422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 22:50:35 2019 " "Processing ended: Tue Jun 18 22:50:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560909035422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560909035422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560909035422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560909035422 ""}
