#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug 29 01:45:52 2022
# Process ID: 16156
# Current directory: C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl
# Command line: xsim.exe -mode tcl -source {xsim.dir/ma/xsim_script.tcl}
# Log file: C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/xsim.log
# Journal file: C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl\xsim.jou
#-----------------------------------------------------------
source xsim.dir/ma/xsim_script.tcl
# xsim {ma} -autoloadwcfg -tclbatch {ma.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source ma.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_ma_top/AESL_inst_ma/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_ma_top/AESL_inst_ma/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set sample_group [add_wave_group sample(wire) -into $cinputgroup]
## add_wave /apatb_ma_top/AESL_inst_ma/sample -into $sample_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_ma_top/AESL_inst_ma/ap_start -into $blocksiggroup
## add_wave /apatb_ma_top/AESL_inst_ma/ap_done -into $blocksiggroup
## add_wave /apatb_ma_top/AESL_inst_ma/ap_idle -into $blocksiggroup
## add_wave /apatb_ma_top/AESL_inst_ma/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_ma_top/AESL_inst_ma/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_ma_top/AESL_inst_ma/ap_clk -into $clockgroup
## save_wave_config ma.wcfg
## run all
Note: simulation done!
Time: 515 ns  Iteration: 1  Process: /apatb_ma_top/generate_sim_done_proc  File: C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/ma.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 515 ns  Iteration: 1  Process: /apatb_ma_top/generate_sim_done_proc  File: C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/ma.autotb.vhd
$finish called at time : 515 ns
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug 29 01:45:59 2022...
