INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sheng/OneDrive - National University of Singapore/Desktop/NUS/Y1S2/EE2026/ee2026_project/MODS.xpr/MODS/MODS.srcs/sources_1/new/flexible_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sheng/OneDrive - National University of Singapore/Desktop/NUS/Y1S2/EE2026/ee2026_project/MODS.xpr/MODS/MODS.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
