# system info subsys_ftile_25gbe_1588 on 2025.10.16.14:53:12
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for subsys_ftile_25gbe_1588 on 2025.10.16.14:53:12
files:
filepath,kind,attributes,module,is_top
sim/subsys_ftile_25gbe_1588.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_ftile_25gbe_1588,true
altera_mm_interconnect_1920/sim/subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1922/sim/subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti,false
altera_merlin_slave_agent_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_router_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi,false
altera_merlin_router_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q,false
altera_merlin_traffic_limiter_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q,false
altera_merlin_demultiplexer_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly,false
altera_merlin_multiplexer_1922/sim/subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa,false
altera_merlin_demultiplexer_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq,false
altera_merlin_multiplexer_1922/sim/subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy,false
hs_clk_xer_1940/sim/subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq.v,VERILOG,,subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq,false
hs_clk_xer_1940/sim/alt_hiconnect_clock_crosser.v,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq,false
hs_clk_xer_1940/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq,false
hs_clk_xer_1940/sim/alt_hiconnect_pipeline_base.v,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq,false
hs_clk_xer_1940/sim/altera_std_synchronizer.v,SYSTEM_VERILOG,,subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq,false
hs_clk_xer_1940/sim/alt_hiconnect_handshake_clock_crosser.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq,false
altera_merlin_traffic_limiter_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq,false
altera_avalon_sc_fifo_1932/sim/subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi.v,VERILOG,,subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
subsys_ftile_25gbe_1588.rx_dma_reset_bridge,rx_dma_reset_bridge
subsys_ftile_25gbe_1588.subsys_ftile_25gbe_1588_csr,subsys_ftile_25gbe_1588_csr
subsys_ftile_25gbe_1588.subsys_ftile_25gbe_1588_csrclk,subsys_ftile_25gbe_1588_csrclk
subsys_ftile_25gbe_1588.subsys_ftile_25gbe_1588_dmaclkout,subsys_ftile_25gbe_1588_dmaclkout
subsys_ftile_25gbe_1588.subsys_ftile_25gbe_1588_o_pll_clk,subsys_ftile_25gbe_1588_o_pll_clk
subsys_ftile_25gbe_1588.subsys_ftile_25gbe_1588_reset,subsys_ftile_25gbe_1588_reset
subsys_ftile_25gbe_1588.ftile_25gbe_rx_dma_ch1,subsys_ftile_25gbe_rx_dma
subsys_ftile_25gbe_1588.ftile_25gbe_tx_dma_ch1,subsys_ftile_25gbe_tx_dma
subsys_ftile_25gbe_1588.mm_interconnect_0,subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy
subsys_ftile_25gbe_1588.mm_interconnect_0.subsys_ftile_25gbe_1588_csr_m0_translator,subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la
subsys_ftile_25gbe_1588.mm_interconnect_0.ftile_25gbe_tx_dma_ch1_csr_translator,subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki
subsys_ftile_25gbe_1588.mm_interconnect_0.ftile_25gbe_rx_dma_ch1_csr_translator,subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki
subsys_ftile_25gbe_1588.mm_interconnect_0.subsys_ftile_25gbe_1588_csr_m0_agent,subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti
subsys_ftile_25gbe_1588.mm_interconnect_0.ftile_25gbe_tx_dma_ch1_csr_agent,subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy
subsys_ftile_25gbe_1588.mm_interconnect_0.ftile_25gbe_rx_dma_ch1_csr_agent,subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy
subsys_ftile_25gbe_1588.mm_interconnect_0.ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo,subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi
subsys_ftile_25gbe_1588.mm_interconnect_0.ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo,subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi
subsys_ftile_25gbe_1588.mm_interconnect_0.ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo,subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi
subsys_ftile_25gbe_1588.mm_interconnect_0.ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo,subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi
subsys_ftile_25gbe_1588.mm_interconnect_0.router,subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi
subsys_ftile_25gbe_1588.mm_interconnect_0.router_001,subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy
subsys_ftile_25gbe_1588.mm_interconnect_0.router_002,subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy
subsys_ftile_25gbe_1588.mm_interconnect_0.subsys_ftile_25gbe_1588_csr_m0_limiter,subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q
subsys_ftile_25gbe_1588.mm_interconnect_0.subsys_ftile_25gbe_1588_csr_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq
subsys_ftile_25gbe_1588.mm_interconnect_0.subsys_ftile_25gbe_1588_csr_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi
subsys_ftile_25gbe_1588.mm_interconnect_0.cmd_demux,subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly
subsys_ftile_25gbe_1588.mm_interconnect_0.cmd_mux,subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa
subsys_ftile_25gbe_1588.mm_interconnect_0.cmd_mux_001,subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa
subsys_ftile_25gbe_1588.mm_interconnect_0.rsp_demux,subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq
subsys_ftile_25gbe_1588.mm_interconnect_0.rsp_demux_001,subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq
subsys_ftile_25gbe_1588.mm_interconnect_0.rsp_mux,subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy
subsys_ftile_25gbe_1588.mm_interconnect_0.crosser,subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq
subsys_ftile_25gbe_1588.mm_interconnect_0.crosser_001,subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq
subsys_ftile_25gbe_1588.mm_interconnect_0.crosser_002,subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq
subsys_ftile_25gbe_1588.mm_interconnect_0.crosser_003,subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq
subsys_ftile_25gbe_1588.rst_controller,altera_reset_controller
