static irqreturn_t lis3l02dq_nobuffer(int irq, void *private)\r\n{\r\nreturn IRQ_WAKE_THREAD;\r\n}\r\nint lis3l02dq_spi_read_reg_8(struct iio_dev *indio_dev,\r\nu8 reg_address, u8 *val)\r\n{\r\nstruct lis3l02dq_state *st = iio_priv(indio_dev);\r\nint ret;\r\nstruct spi_transfer xfer = {\r\n.tx_buf = st->tx,\r\n.rx_buf = st->rx,\r\n.bits_per_word = 8,\r\n.len = 2,\r\n};\r\nmutex_lock(&st->buf_lock);\r\nst->tx[0] = LIS3L02DQ_READ_REG(reg_address);\r\nst->tx[1] = 0;\r\nret = spi_sync_transfer(st->us, &xfer, 1);\r\n*val = st->rx[1];\r\nmutex_unlock(&st->buf_lock);\r\nreturn ret;\r\n}\r\nint lis3l02dq_spi_write_reg_8(struct iio_dev *indio_dev,\r\nu8 reg_address,\r\nu8 val)\r\n{\r\nint ret;\r\nstruct lis3l02dq_state *st = iio_priv(indio_dev);\r\nmutex_lock(&st->buf_lock);\r\nst->tx[0] = LIS3L02DQ_WRITE_REG(reg_address);\r\nst->tx[1] = val;\r\nret = spi_write(st->us, st->tx, 2);\r\nmutex_unlock(&st->buf_lock);\r\nreturn ret;\r\n}\r\nstatic int lis3l02dq_spi_write_reg_s16(struct iio_dev *indio_dev,\r\nu8 lower_reg_address,\r\ns16 value)\r\n{\r\nint ret;\r\nstruct lis3l02dq_state *st = iio_priv(indio_dev);\r\nstruct spi_transfer xfers[] = { {\r\n.tx_buf = st->tx,\r\n.bits_per_word = 8,\r\n.len = 2,\r\n.cs_change = 1,\r\n}, {\r\n.tx_buf = st->tx + 2,\r\n.bits_per_word = 8,\r\n.len = 2,\r\n},\r\n};\r\nmutex_lock(&st->buf_lock);\r\nst->tx[0] = LIS3L02DQ_WRITE_REG(lower_reg_address);\r\nst->tx[1] = value & 0xFF;\r\nst->tx[2] = LIS3L02DQ_WRITE_REG(lower_reg_address + 1);\r\nst->tx[3] = (value >> 8) & 0xFF;\r\nret = spi_sync_transfer(st->us, xfers, ARRAY_SIZE(xfers));\r\nmutex_unlock(&st->buf_lock);\r\nreturn ret;\r\n}\r\nstatic int lis3l02dq_read_reg_s16(struct iio_dev *indio_dev,\r\nu8 lower_reg_address,\r\nint *val)\r\n{\r\nstruct lis3l02dq_state *st = iio_priv(indio_dev);\r\nint ret;\r\ns16 tempval;\r\nstruct spi_transfer xfers[] = { {\r\n.tx_buf = st->tx,\r\n.rx_buf = st->rx,\r\n.bits_per_word = 8,\r\n.len = 2,\r\n.cs_change = 1,\r\n}, {\r\n.tx_buf = st->tx + 2,\r\n.rx_buf = st->rx + 2,\r\n.bits_per_word = 8,\r\n.len = 2,\r\n},\r\n};\r\nmutex_lock(&st->buf_lock);\r\nst->tx[0] = LIS3L02DQ_READ_REG(lower_reg_address);\r\nst->tx[1] = 0;\r\nst->tx[2] = LIS3L02DQ_READ_REG(lower_reg_address + 1);\r\nst->tx[3] = 0;\r\nret = spi_sync_transfer(st->us, xfers, ARRAY_SIZE(xfers));\r\nif (ret) {\r\ndev_err(&st->us->dev, "problem when reading 16 bit register");\r\ngoto error_ret;\r\n}\r\ntempval = (s16)(st->rx[1]) | ((s16)(st->rx[3]) << 8);\r\n*val = tempval;\r\nerror_ret:\r\nmutex_unlock(&st->buf_lock);\r\nreturn ret;\r\n}\r\nstatic int lis3l02dq_read_thresh(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nenum iio_event_info info,\r\nint *val, int *val2)\r\n{\r\nint ret;\r\nret = lis3l02dq_read_reg_s16(indio_dev, LIS3L02DQ_REG_THS_L_ADDR, val);\r\nif (ret)\r\nreturn ret;\r\nreturn IIO_VAL_INT;\r\n}\r\nstatic int lis3l02dq_write_thresh(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nenum iio_event_info info,\r\nint val, int val2)\r\n{\r\nu16 value = val;\r\nreturn lis3l02dq_spi_write_reg_s16(indio_dev,\r\nLIS3L02DQ_REG_THS_L_ADDR,\r\nvalue);\r\n}\r\nstatic int lis3l02dq_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val,\r\nint val2,\r\nlong mask)\r\n{\r\nint ret = -EINVAL, reg;\r\nu8 uval;\r\ns8 sval;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_CALIBBIAS:\r\nif (val > 255 || val < -256)\r\nreturn -EINVAL;\r\nsval = val;\r\nreg = lis3l02dq_axis_map[LIS3L02DQ_BIAS][chan->address];\r\nret = lis3l02dq_spi_write_reg_8(indio_dev, reg, sval);\r\nbreak;\r\ncase IIO_CHAN_INFO_CALIBSCALE:\r\nif (val & ~0xFF)\r\nreturn -EINVAL;\r\nuval = val;\r\nreg = lis3l02dq_axis_map[LIS3L02DQ_GAIN][chan->address];\r\nret = lis3l02dq_spi_write_reg_8(indio_dev, reg, uval);\r\nbreak;\r\n}\r\nreturn ret;\r\n}\r\nstatic int lis3l02dq_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val,\r\nint *val2,\r\nlong mask)\r\n{\r\nu8 utemp;\r\ns8 stemp;\r\nssize_t ret = 0;\r\nu8 reg;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nmutex_lock(&indio_dev->mlock);\r\nif (indio_dev->currentmode == INDIO_BUFFER_TRIGGERED) {\r\nret = -EBUSY;\r\n} else {\r\nreg = lis3l02dq_axis_map\r\n[LIS3L02DQ_ACCEL][chan->address];\r\nret = lis3l02dq_read_reg_s16(indio_dev, reg, val);\r\n}\r\nmutex_unlock(&indio_dev->mlock);\r\nif (ret < 0)\r\ngoto error_ret;\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\n*val = 0;\r\n*val2 = 9580;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_CHAN_INFO_CALIBSCALE:\r\nreg = lis3l02dq_axis_map[LIS3L02DQ_GAIN][chan->address];\r\nret = lis3l02dq_spi_read_reg_8(indio_dev, reg, &utemp);\r\nif (ret)\r\ngoto error_ret;\r\n*val = utemp;\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_CALIBBIAS:\r\nreg = lis3l02dq_axis_map[LIS3L02DQ_BIAS][chan->address];\r\nret = lis3l02dq_spi_read_reg_8(indio_dev, reg, (u8 *)&stemp);\r\n*val = stemp;\r\nreturn IIO_VAL_INT;\r\n}\r\nerror_ret:\r\nreturn ret;\r\n}\r\nstatic ssize_t lis3l02dq_read_frequency(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nint ret, len = 0;\r\ns8 t;\r\nret = lis3l02dq_spi_read_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_1_ADDR,\r\n(u8 *)&t);\r\nif (ret)\r\nreturn ret;\r\nt &= LIS3L02DQ_DEC_MASK;\r\nswitch (t) {\r\ncase LIS3L02DQ_REG_CTRL_1_DF_128:\r\nlen = sprintf(buf, "280\n");\r\nbreak;\r\ncase LIS3L02DQ_REG_CTRL_1_DF_64:\r\nlen = sprintf(buf, "560\n");\r\nbreak;\r\ncase LIS3L02DQ_REG_CTRL_1_DF_32:\r\nlen = sprintf(buf, "1120\n");\r\nbreak;\r\ncase LIS3L02DQ_REG_CTRL_1_DF_8:\r\nlen = sprintf(buf, "4480\n");\r\nbreak;\r\n}\r\nreturn len;\r\n}\r\nstatic ssize_t lis3l02dq_write_frequency(struct device *dev,\r\nstruct device_attribute *attr,\r\nconst char *buf,\r\nsize_t len)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nunsigned long val;\r\nint ret;\r\nu8 t;\r\nret = kstrtoul(buf, 10, &val);\r\nif (ret)\r\nreturn ret;\r\nmutex_lock(&indio_dev->mlock);\r\nret = lis3l02dq_spi_read_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_1_ADDR,\r\n&t);\r\nif (ret)\r\ngoto error_ret_mutex;\r\nt &= ~LIS3L02DQ_DEC_MASK;\r\nswitch (val) {\r\ncase 280:\r\nt |= LIS3L02DQ_REG_CTRL_1_DF_128;\r\nbreak;\r\ncase 560:\r\nt |= LIS3L02DQ_REG_CTRL_1_DF_64;\r\nbreak;\r\ncase 1120:\r\nt |= LIS3L02DQ_REG_CTRL_1_DF_32;\r\nbreak;\r\ncase 4480:\r\nt |= LIS3L02DQ_REG_CTRL_1_DF_8;\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\ngoto error_ret_mutex;\r\n}\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_1_ADDR,\r\nt);\r\nerror_ret_mutex:\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret ? ret : len;\r\n}\r\nstatic int lis3l02dq_initial_setup(struct iio_dev *indio_dev)\r\n{\r\nstruct lis3l02dq_state *st = iio_priv(indio_dev);\r\nint ret;\r\nu8 val, valtest;\r\nst->us->mode = SPI_MODE_3;\r\nspi_setup(st->us);\r\nval = LIS3L02DQ_DEFAULT_CTRL1;\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_1_ADDR,\r\nval);\r\nif (ret) {\r\ndev_err(&st->us->dev, "problem with setup control register 1");\r\ngoto err_ret;\r\n}\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_1_ADDR,\r\nval);\r\nif (ret) {\r\ndev_err(&st->us->dev, "problem with setup control register 1");\r\ngoto err_ret;\r\n}\r\nret = lis3l02dq_spi_read_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_1_ADDR,\r\n&valtest);\r\nif (ret || (valtest != val)) {\r\ndev_err(&indio_dev->dev,\r\n"device not playing ball %d %d\n", valtest, val);\r\nret = -EINVAL;\r\ngoto err_ret;\r\n}\r\nval = LIS3L02DQ_DEFAULT_CTRL2;\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_2_ADDR,\r\nval);\r\nif (ret) {\r\ndev_err(&st->us->dev, "problem with setup control register 2");\r\ngoto err_ret;\r\n}\r\nval = LIS3L02DQ_REG_WAKE_UP_CFG_LATCH_SRC;\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_WAKE_UP_CFG_ADDR,\r\nval);\r\nif (ret)\r\ndev_err(&st->us->dev, "problem with interrupt cfg register");\r\nerr_ret:\r\nreturn ret;\r\n}\r\nstatic irqreturn_t lis3l02dq_event_handler(int irq, void *private)\r\n{\r\nstruct iio_dev *indio_dev = private;\r\nu8 t;\r\ns64 timestamp = iio_get_time_ns();\r\nlis3l02dq_spi_read_reg_8(indio_dev,\r\nLIS3L02DQ_REG_WAKE_UP_SRC_ADDR,\r\n&t);\r\nif (t & LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_Z_HIGH)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL,\r\n0,\r\nIIO_MOD_Z,\r\nIIO_EV_TYPE_THRESH,\r\nIIO_EV_DIR_RISING),\r\ntimestamp);\r\nif (t & LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_Z_LOW)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL,\r\n0,\r\nIIO_MOD_Z,\r\nIIO_EV_TYPE_THRESH,\r\nIIO_EV_DIR_FALLING),\r\ntimestamp);\r\nif (t & LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_Y_HIGH)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL,\r\n0,\r\nIIO_MOD_Y,\r\nIIO_EV_TYPE_THRESH,\r\nIIO_EV_DIR_RISING),\r\ntimestamp);\r\nif (t & LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_Y_LOW)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL,\r\n0,\r\nIIO_MOD_Y,\r\nIIO_EV_TYPE_THRESH,\r\nIIO_EV_DIR_FALLING),\r\ntimestamp);\r\nif (t & LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_X_HIGH)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL,\r\n0,\r\nIIO_MOD_X,\r\nIIO_EV_TYPE_THRESH,\r\nIIO_EV_DIR_RISING),\r\ntimestamp);\r\nif (t & LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_X_LOW)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL,\r\n0,\r\nIIO_MOD_X,\r\nIIO_EV_TYPE_THRESH,\r\nIIO_EV_DIR_FALLING),\r\ntimestamp);\r\nlis3l02dq_spi_read_reg_8(indio_dev,\r\nLIS3L02DQ_REG_WAKE_UP_ACK_ADDR,\r\n&t);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int lis3l02dq_read_event_config(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir)\r\n{\r\nu8 val;\r\nint ret;\r\nu8 mask = (1 << (chan->channel2*2 + (dir == IIO_EV_DIR_RISING)));\r\nret = lis3l02dq_spi_read_reg_8(indio_dev,\r\nLIS3L02DQ_REG_WAKE_UP_CFG_ADDR,\r\n&val);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn !!(val & mask);\r\n}\r\nint lis3l02dq_disable_all_events(struct iio_dev *indio_dev)\r\n{\r\nint ret;\r\nu8 control, val;\r\nret = lis3l02dq_spi_read_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_2_ADDR,\r\n&control);\r\ncontrol &= ~LIS3L02DQ_REG_CTRL_2_ENABLE_INTERRUPT;\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_2_ADDR,\r\ncontrol);\r\nif (ret)\r\ngoto error_ret;\r\nret = lis3l02dq_spi_read_reg_8(indio_dev,\r\nLIS3L02DQ_REG_WAKE_UP_CFG_ADDR,\r\n&val);\r\nif (ret)\r\ngoto error_ret;\r\nval &= ~0x3f;\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_WAKE_UP_CFG_ADDR,\r\nval);\r\nif (ret)\r\ngoto error_ret;\r\nret = control;\r\nerror_ret:\r\nreturn ret;\r\n}\r\nstatic int lis3l02dq_write_event_config(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nint state)\r\n{\r\nint ret = 0;\r\nu8 val, control;\r\nu8 currentlyset;\r\nbool changed = false;\r\nu8 mask = (1 << (chan->channel2*2 + (dir == IIO_EV_DIR_RISING)));\r\nmutex_lock(&indio_dev->mlock);\r\nret = lis3l02dq_spi_read_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_2_ADDR,\r\n&control);\r\nif (ret)\r\ngoto error_ret;\r\nret = lis3l02dq_spi_read_reg_8(indio_dev,\r\nLIS3L02DQ_REG_WAKE_UP_CFG_ADDR,\r\n&val);\r\nif (ret < 0)\r\ngoto error_ret;\r\ncurrentlyset = val & mask;\r\nif (!currentlyset && state) {\r\nchanged = true;\r\nval |= mask;\r\n} else if (currentlyset && !state) {\r\nchanged = true;\r\nval &= ~mask;\r\n}\r\nif (changed) {\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_WAKE_UP_CFG_ADDR,\r\nval);\r\nif (ret)\r\ngoto error_ret;\r\ncontrol = val & 0x3f ?\r\n(control | LIS3L02DQ_REG_CTRL_2_ENABLE_INTERRUPT) :\r\n(control & ~LIS3L02DQ_REG_CTRL_2_ENABLE_INTERRUPT);\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_2_ADDR,\r\ncontrol);\r\nif (ret)\r\ngoto error_ret;\r\n}\r\nerror_ret:\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret;\r\n}\r\nstatic int lis3l02dq_probe(struct spi_device *spi)\r\n{\r\nint ret;\r\nstruct lis3l02dq_state *st;\r\nstruct iio_dev *indio_dev;\r\nindio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*st));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\nst = iio_priv(indio_dev);\r\nspi_set_drvdata(spi, indio_dev);\r\nst->us = spi;\r\nst->gpio = of_get_gpio(spi->dev.of_node, 0);\r\nmutex_init(&st->buf_lock);\r\nindio_dev->name = spi->dev.driver->name;\r\nindio_dev->dev.parent = &spi->dev;\r\nindio_dev->info = &lis3l02dq_info;\r\nindio_dev->channels = lis3l02dq_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(lis3l02dq_channels);\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nret = lis3l02dq_configure_buffer(indio_dev);\r\nif (ret)\r\nreturn ret;\r\nret = iio_buffer_register(indio_dev,\r\nlis3l02dq_channels,\r\nARRAY_SIZE(lis3l02dq_channels));\r\nif (ret) {\r\ndev_err(&spi->dev, "failed to initialize the buffer\n");\r\ngoto error_unreg_buffer_funcs;\r\n}\r\nif (spi->irq) {\r\nret = request_threaded_irq(st->us->irq,\r\n&lis3l02dq_th,\r\n&lis3l02dq_event_handler,\r\nIRQF_TRIGGER_RISING,\r\n"lis3l02dq",\r\nindio_dev);\r\nif (ret)\r\ngoto error_uninitialize_buffer;\r\nret = lis3l02dq_probe_trigger(indio_dev);\r\nif (ret)\r\ngoto error_free_interrupt;\r\n}\r\nret = lis3l02dq_initial_setup(indio_dev);\r\nif (ret)\r\ngoto error_remove_trigger;\r\nret = iio_device_register(indio_dev);\r\nif (ret)\r\ngoto error_remove_trigger;\r\nreturn 0;\r\nerror_remove_trigger:\r\nif (spi->irq)\r\nlis3l02dq_remove_trigger(indio_dev);\r\nerror_free_interrupt:\r\nif (spi->irq)\r\nfree_irq(st->us->irq, indio_dev);\r\nerror_uninitialize_buffer:\r\niio_buffer_unregister(indio_dev);\r\nerror_unreg_buffer_funcs:\r\nlis3l02dq_unconfigure_buffer(indio_dev);\r\nreturn ret;\r\n}\r\nstatic int lis3l02dq_stop_device(struct iio_dev *indio_dev)\r\n{\r\nint ret;\r\nstruct lis3l02dq_state *st = iio_priv(indio_dev);\r\nu8 val = 0;\r\nmutex_lock(&indio_dev->mlock);\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_1_ADDR,\r\nval);\r\nif (ret) {\r\ndev_err(&st->us->dev, "problem with turning device off: ctrl1");\r\ngoto err_ret;\r\n}\r\nret = lis3l02dq_spi_write_reg_8(indio_dev,\r\nLIS3L02DQ_REG_CTRL_2_ADDR,\r\nval);\r\nif (ret)\r\ndev_err(&st->us->dev, "problem with turning device off: ctrl2");\r\nerr_ret:\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret;\r\n}\r\nstatic int lis3l02dq_remove(struct spi_device *spi)\r\n{\r\nstruct iio_dev *indio_dev = spi_get_drvdata(spi);\r\nstruct lis3l02dq_state *st = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\nlis3l02dq_disable_all_events(indio_dev);\r\nlis3l02dq_stop_device(indio_dev);\r\nif (spi->irq)\r\nfree_irq(st->us->irq, indio_dev);\r\nlis3l02dq_remove_trigger(indio_dev);\r\niio_buffer_unregister(indio_dev);\r\nlis3l02dq_unconfigure_buffer(indio_dev);\r\nreturn 0;\r\n}
