<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4667" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4667{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4667{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4667{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4667{left:82px;bottom:998px;letter-spacing:-0.17px;}
#t5_4667{left:143px;bottom:998px;letter-spacing:-0.17px;}
#t6_4667{left:190px;bottom:998px;letter-spacing:-0.13px;}
#t7_4667{left:434px;bottom:998px;letter-spacing:-0.14px;}
#t8_4667{left:527px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t9_4667{left:82px;bottom:973px;letter-spacing:-0.16px;}
#ta_4667{left:143px;bottom:973px;letter-spacing:-0.17px;}
#tb_4667{left:190px;bottom:973px;letter-spacing:-0.14px;}
#tc_4667{left:434px;bottom:973px;letter-spacing:-0.14px;}
#td_4667{left:527px;bottom:973px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#te_4667{left:82px;bottom:949px;letter-spacing:-0.15px;}
#tf_4667{left:143px;bottom:949px;letter-spacing:-0.15px;}
#tg_4667{left:190px;bottom:949px;letter-spacing:-0.16px;}
#th_4667{left:434px;bottom:949px;letter-spacing:-0.13px;}
#ti_4667{left:527px;bottom:949px;letter-spacing:-0.12px;}
#tj_4667{left:190px;bottom:924px;}
#tk_4667{left:527px;bottom:924px;letter-spacing:-0.15px;}
#tl_4667{left:527px;bottom:903px;letter-spacing:-0.11px;}
#tm_4667{left:527px;bottom:886px;letter-spacing:-0.11px;}
#tn_4667{left:527px;bottom:869px;letter-spacing:-0.12px;}
#to_4667{left:527px;bottom:852px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tp_4667{left:527px;bottom:836px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_4667{left:190px;bottom:811px;}
#tr_4667{left:527px;bottom:811px;letter-spacing:-0.12px;}
#ts_4667{left:527px;bottom:790px;letter-spacing:-0.11px;}
#tt_4667{left:527px;bottom:773px;letter-spacing:-0.11px;}
#tu_4667{left:527px;bottom:756px;letter-spacing:-0.11px;}
#tv_4667{left:527px;bottom:739px;letter-spacing:-0.11px;}
#tw_4667{left:190px;bottom:715px;}
#tx_4667{left:527px;bottom:715px;letter-spacing:-0.14px;}
#ty_4667{left:527px;bottom:694px;letter-spacing:-0.11px;}
#tz_4667{left:527px;bottom:677px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t10_4667{left:527px;bottom:660px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t11_4667{left:527px;bottom:643px;letter-spacing:-0.11px;}
#t12_4667{left:527px;bottom:626px;letter-spacing:-0.12px;}
#t13_4667{left:190px;bottom:602px;letter-spacing:-0.14px;}
#t14_4667{left:527px;bottom:602px;letter-spacing:-0.14px;}
#t15_4667{left:82px;bottom:577px;letter-spacing:-0.17px;}
#t16_4667{left:143px;bottom:577px;letter-spacing:-0.17px;}
#t17_4667{left:190px;bottom:577px;letter-spacing:-0.13px;}
#t18_4667{left:434px;bottom:577px;letter-spacing:-0.14px;}
#t19_4667{left:527px;bottom:577px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1a_4667{left:190px;bottom:553px;letter-spacing:-0.11px;}
#t1b_4667{left:527px;bottom:553px;letter-spacing:-0.12px;}
#t1c_4667{left:190px;bottom:529px;letter-spacing:-0.14px;}
#t1d_4667{left:527px;bottom:529px;letter-spacing:-0.16px;}
#t1e_4667{left:190px;bottom:504px;letter-spacing:-0.21px;}
#t1f_4667{left:527px;bottom:504px;letter-spacing:-0.16px;}
#t1g_4667{left:190px;bottom:480px;letter-spacing:-0.21px;}
#t1h_4667{left:527px;bottom:480px;letter-spacing:-0.21px;}
#t1i_4667{left:190px;bottom:455px;letter-spacing:-0.21px;}
#t1j_4667{left:527px;bottom:455px;letter-spacing:-0.13px;}
#t1k_4667{left:190px;bottom:431px;letter-spacing:-0.2px;}
#t1l_4667{left:527px;bottom:431px;letter-spacing:-0.19px;}
#t1m_4667{left:190px;bottom:406px;letter-spacing:-0.21px;}
#t1n_4667{left:527px;bottom:406px;letter-spacing:-0.14px;}
#t1o_4667{left:190px;bottom:382px;letter-spacing:-0.17px;}
#t1p_4667{left:527px;bottom:382px;letter-spacing:-0.15px;}
#t1q_4667{left:190px;bottom:357px;letter-spacing:-0.21px;}
#t1r_4667{left:527px;bottom:357px;letter-spacing:-0.12px;}
#t1s_4667{left:190px;bottom:333px;letter-spacing:-0.21px;}
#t1t_4667{left:527px;bottom:333px;letter-spacing:-0.15px;}
#t1u_4667{left:190px;bottom:309px;letter-spacing:-0.14px;}
#t1v_4667{left:527px;bottom:309px;letter-spacing:-0.16px;}
#t1w_4667{left:190px;bottom:284px;letter-spacing:-0.14px;}
#t1x_4667{left:527px;bottom:284px;letter-spacing:-0.14px;}
#t1y_4667{left:82px;bottom:260px;letter-spacing:-0.17px;}
#t1z_4667{left:143px;bottom:260px;letter-spacing:-0.17px;}
#t20_4667{left:190px;bottom:260px;letter-spacing:-0.13px;}
#t21_4667{left:434px;bottom:260px;letter-spacing:-0.14px;}
#t22_4667{left:527px;bottom:260px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t23_4667{left:82px;bottom:235px;letter-spacing:-0.17px;}
#t24_4667{left:143px;bottom:235px;letter-spacing:-0.17px;}
#t25_4667{left:190px;bottom:235px;letter-spacing:-0.13px;}
#t26_4667{left:434px;bottom:235px;letter-spacing:-0.14px;}
#t27_4667{left:527px;bottom:235px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t28_4667{left:82px;bottom:211px;letter-spacing:-0.17px;}
#t29_4667{left:143px;bottom:211px;letter-spacing:-0.17px;}
#t2a_4667{left:190px;bottom:211px;letter-spacing:-0.13px;}
#t2b_4667{left:434px;bottom:211px;letter-spacing:-0.14px;}
#t2c_4667{left:527px;bottom:211px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2d_4667{left:82px;bottom:186px;letter-spacing:-0.17px;}
#t2e_4667{left:143px;bottom:186px;letter-spacing:-0.17px;}
#t2f_4667{left:190px;bottom:186px;letter-spacing:-0.14px;}
#t2g_4667{left:434px;bottom:186px;letter-spacing:-0.13px;}
#t2h_4667{left:527px;bottom:186px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2i_4667{left:190px;bottom:162px;letter-spacing:-0.13px;}
#t2j_4667{left:527px;bottom:162px;letter-spacing:-0.12px;}
#t2k_4667{left:190px;bottom:137px;letter-spacing:-0.14px;}
#t2l_4667{left:527px;bottom:137px;letter-spacing:-0.14px;}
#t2m_4667{left:82px;bottom:113px;letter-spacing:-0.16px;}
#t2n_4667{left:143px;bottom:113px;letter-spacing:-0.17px;}
#t2o_4667{left:190px;bottom:113px;letter-spacing:-0.13px;}
#t2p_4667{left:434px;bottom:113px;letter-spacing:-0.14px;}
#t2q_4667{left:527px;bottom:113px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2r_4667{left:196px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t2s_4667{left:282px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2t_4667{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2u_4667{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2v_4667{left:225px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2w_4667{left:455px;bottom:1046px;letter-spacing:-0.13px;}
#t2x_4667{left:642px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2y_4667{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2z_4667{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4667{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4667{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4667{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4667{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4667{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4667" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4667Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4667" style="-webkit-user-select: none;"><object width="935" height="1210" data="4667/4667.svg" type="image/svg+xml" id="pdf4667" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4667" class="t s1_4667">Vol. 4 </span><span id="t2_4667" class="t s1_4667">2-145 </span>
<span id="t3_4667" class="t s2_4667">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4667" class="t s3_4667">176H </span><span id="t5_4667" class="t s3_4667">374 </span><span id="t6_4667" class="t s3_4667">IA32_SYSENTER_EIP </span><span id="t7_4667" class="t s3_4667">Thread </span><span id="t8_4667" class="t s3_4667">See Table 2-2. </span>
<span id="t9_4667" class="t s3_4667">179H </span><span id="ta_4667" class="t s3_4667">377 </span><span id="tb_4667" class="t s3_4667">IA32_MCG_CAP </span><span id="tc_4667" class="t s3_4667">Thread </span><span id="td_4667" class="t s3_4667">See Table 2-2. </span>
<span id="te_4667" class="t s3_4667">17AH </span><span id="tf_4667" class="t s3_4667">378 </span><span id="tg_4667" class="t s3_4667">IA32_MCG_STATUS </span><span id="th_4667" class="t s3_4667">Thread </span><span id="ti_4667" class="t s3_4667">Global Machine Check Status </span>
<span id="tj_4667" class="t s3_4667">0 </span><span id="tk_4667" class="t s3_4667">RIPV </span>
<span id="tl_4667" class="t s3_4667">When set, bit indicates that the instruction addressed </span>
<span id="tm_4667" class="t s3_4667">by the instruction pointer pushed on the stack (when </span>
<span id="tn_4667" class="t s3_4667">the machine check was generated) can be used to </span>
<span id="to_4667" class="t s3_4667">restart the program. If cleared, the program cannot be </span>
<span id="tp_4667" class="t s3_4667">reliably restarted. </span>
<span id="tq_4667" class="t s3_4667">1 </span><span id="tr_4667" class="t s3_4667">EIPV </span>
<span id="ts_4667" class="t s3_4667">When set, bit indicates that the instruction addressed </span>
<span id="tt_4667" class="t s3_4667">by the instruction pointer pushed on the stack (when </span>
<span id="tu_4667" class="t s3_4667">the machine check was generated) is directly </span>
<span id="tv_4667" class="t s3_4667">associated with the error. </span>
<span id="tw_4667" class="t s3_4667">2 </span><span id="tx_4667" class="t s3_4667">MCIP </span>
<span id="ty_4667" class="t s3_4667">When set, bit indicates that a machine check has been </span>
<span id="tz_4667" class="t s3_4667">generated. If a second machine check is detected while </span>
<span id="t10_4667" class="t s3_4667">this bit is still set, the processor enters a shutdown </span>
<span id="t11_4667" class="t s3_4667">state. Software should write this bit to 0 after </span>
<span id="t12_4667" class="t s3_4667">processing a machine check exception. </span>
<span id="t13_4667" class="t s3_4667">63:3 </span><span id="t14_4667" class="t s3_4667">Reserved </span>
<span id="t15_4667" class="t s3_4667">186H </span><span id="t16_4667" class="t s3_4667">390 </span><span id="t17_4667" class="t s3_4667">IA32_PERFEVTSEL0 </span><span id="t18_4667" class="t s3_4667">Thread </span><span id="t19_4667" class="t s3_4667">See Table 2-2. </span>
<span id="t1a_4667" class="t s3_4667">7:0 </span><span id="t1b_4667" class="t s3_4667">Event Select </span>
<span id="t1c_4667" class="t s3_4667">15:8 </span><span id="t1d_4667" class="t s3_4667">UMask </span>
<span id="t1e_4667" class="t s3_4667">16 </span><span id="t1f_4667" class="t s3_4667">USR </span>
<span id="t1g_4667" class="t s3_4667">17 </span><span id="t1h_4667" class="t s3_4667">OS </span>
<span id="t1i_4667" class="t s3_4667">18 </span><span id="t1j_4667" class="t s3_4667">Edge </span>
<span id="t1k_4667" class="t s3_4667">19 </span><span id="t1l_4667" class="t s3_4667">PC </span>
<span id="t1m_4667" class="t s3_4667">20 </span><span id="t1n_4667" class="t s3_4667">INT </span>
<span id="t1o_4667" class="t s3_4667">21 </span><span id="t1p_4667" class="t s3_4667">AnyThread </span>
<span id="t1q_4667" class="t s3_4667">22 </span><span id="t1r_4667" class="t s3_4667">EN </span>
<span id="t1s_4667" class="t s3_4667">23 </span><span id="t1t_4667" class="t s3_4667">INV </span>
<span id="t1u_4667" class="t s3_4667">31:24 </span><span id="t1v_4667" class="t s3_4667">CMASK </span>
<span id="t1w_4667" class="t s3_4667">63:32 </span><span id="t1x_4667" class="t s3_4667">Reserved </span>
<span id="t1y_4667" class="t s3_4667">187H </span><span id="t1z_4667" class="t s3_4667">391 </span><span id="t20_4667" class="t s3_4667">IA32_PERFEVTSEL1 </span><span id="t21_4667" class="t s3_4667">Thread </span><span id="t22_4667" class="t s3_4667">See Table 2-2. </span>
<span id="t23_4667" class="t s3_4667">188H </span><span id="t24_4667" class="t s3_4667">392 </span><span id="t25_4667" class="t s3_4667">IA32_PERFEVTSEL2 </span><span id="t26_4667" class="t s3_4667">Thread </span><span id="t27_4667" class="t s3_4667">See Table 2-2. </span>
<span id="t28_4667" class="t s3_4667">189H </span><span id="t29_4667" class="t s3_4667">393 </span><span id="t2a_4667" class="t s3_4667">IA32_PERFEVTSEL3 </span><span id="t2b_4667" class="t s3_4667">Thread </span><span id="t2c_4667" class="t s3_4667">See Table 2-2. </span>
<span id="t2d_4667" class="t s3_4667">198H </span><span id="t2e_4667" class="t s3_4667">408 </span><span id="t2f_4667" class="t s3_4667">IA32_PERF_STATUS </span><span id="t2g_4667" class="t s3_4667">Core </span><span id="t2h_4667" class="t s3_4667">See Table 2-2. </span>
<span id="t2i_4667" class="t s3_4667">15:0 </span><span id="t2j_4667" class="t s3_4667">Current Performance State Value. </span>
<span id="t2k_4667" class="t s3_4667">63:16 </span><span id="t2l_4667" class="t s3_4667">Reserved </span>
<span id="t2m_4667" class="t s3_4667">199H </span><span id="t2n_4667" class="t s3_4667">409 </span><span id="t2o_4667" class="t s3_4667">IA32_PERF_CTL </span><span id="t2p_4667" class="t s3_4667">Thread </span><span id="t2q_4667" class="t s3_4667">See Table 2-2. </span>
<span id="t2r_4667" class="t s4_4667">Table 2-15. </span><span id="t2s_4667" class="t s4_4667">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2t_4667" class="t s5_4667">Register </span>
<span id="t2u_4667" class="t s5_4667">Address </span><span id="t2v_4667" class="t s5_4667">Register Name / Bit Fields </span><span id="t2w_4667" class="t s5_4667">Scope </span><span id="t2x_4667" class="t s5_4667">Bit Description </span>
<span id="t2y_4667" class="t s5_4667">Hex </span><span id="t2z_4667" class="t s5_4667">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
