###############################################################
#  Generated by:      Cadence Innovus 21.18-s099_1
#  OS:                Linux x86_64(Host ID c2s)
#  Generated on:      Fri Jul 12 16:00:22 2024
#  Design:            single_port_ram
#  Command:           checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
###############################################################
Design: single_port_ram

------ Design Summary:
Total Standard Cell Number   (cells) : 19155
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 192
Total Standard Cell Area     ( um^2) : 515809.28
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 1399760.00

------ Design Statistics:

Number of Instances            : 19347
Number of Non-uniquified Insts : 19345
Number of Nets                 : 601
Average number of Pins per Net : 3.20
Maximum number of Pins in Net  : 137

------ I/O Port summary

Number of Primary I/O Ports    : 15
Number of Input Ports          : 7
Number of Output Ports         : 0
Number of Bidirectional Ports  : 8
Number of Power/Ground Ports   : 0



------------------------------------------------------------
Detail report:


------ I/O Pad/Port Checking


------ Primitive Pins DRC Checking


------ Primitive Net DRC Check

WARNING : Net clk has 136 fanout

