// condition ? if true : if false

module ID_Read_data_Mux(
		       input [31:0]  ID_Read_data,
		       input [31:0]  Write_Data_WB,
		       input 	     Forward_ID,
		       output [31:0] Write_Data_WB
		       );

   assign Write_Data_WB = MemtoReg_WB ? Read_Data_WB : ALU_Result_WB;

endmodule // WB_MemtoReg_Mux




   
   
