# UART Design in Verilog

## ğŸ“Œ Description
A Universal Asynchronous Receiver-Transmitter (UART) module implemented in Verilog to enable serial communication between hardware components.

## âš™ï¸ Features
- Baud rate generation
- 8-bit data framing with start/stop bits
- Parity and error detection
- Functional verification using testbenches

## ğŸ§ª Tools Used
- Verilog HDL
- ModelSim / QuestaSim

## ğŸ§  Learnings
- Digital design fundamentals
- Synchronous logic design
- Functional verification under edge cases

## ğŸ“¸ Simulation Output
![UART Simulation](UART_result.png)

## ğŸ“‚ Project Structure
```
uart-verilog-design/
â”œâ”€â”€ UART.v
â”œâ”€â”€ UART_result.png
â”œâ”€â”€ README.md
```

## ğŸ§‘â€ğŸ’» Author
**Vishnu Vardhan**