INFO: [VRFC 10-163] Analyzing VHDL file "/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SDF_Stage'
