
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003560                       # Number of seconds simulated
sim_ticks                                  3560191710                       # Number of ticks simulated
final_tick                               533124571647                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 315615                       # Simulator instruction rate (inst/s)
host_op_rate                                   408934                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 283846                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922044                       # Number of bytes of host memory used
host_seconds                                 12542.67                       # Real time elapsed on the host
sim_insts                                  3958650909                       # Number of instructions simulated
sim_ops                                    5129130516                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       215936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       196224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        99328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       122112                       # Number of bytes read from this memory
system.physmem.bytes_read::total               640384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       246272                       # Number of bytes written to this memory
system.physmem.bytes_written::total            246272                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1687                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1533                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          776                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          954                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5003                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1924                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1924                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       395484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     60652914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       539297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55116133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       503344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27899621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       467391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34299277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               179873460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       395484                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       539297                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       503344                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       467391                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1905515                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          69173803                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               69173803                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          69173803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       395484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     60652914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       539297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55116133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       503344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27899621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       467391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34299277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              249047263                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8537631                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3113513                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2556411                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203185                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1254306                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204469                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314303                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8777                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202904                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17075497                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3113513                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518772                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085937                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        684470                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565096                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8431868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4767062     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366137      4.34%     60.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318508      3.78%     64.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343237      4.07%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300363      3.56%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155034      1.84%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101167      1.20%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269971      3.20%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1810389     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8431868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364681                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000028                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372192                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       641140                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3483482                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56200                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878845                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507503                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1072                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20246289                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6321                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878845                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3540862                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         289528                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76253                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3367782                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278590                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19554838                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          480                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174833                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76451                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27153693                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91161328                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91161328                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10346713                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3328                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1731                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           741056                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1939148                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008208                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25836                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       275874                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18428824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3325                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14783513                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28365                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6153689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18780785                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          129                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8431868                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.753290                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912839                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3016416     35.77%     35.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1794811     21.29%     57.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1172958     13.91%     70.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       761647      9.03%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       762793      9.05%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441253      5.23%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339721      4.03%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        76070      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66199      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8431868                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108631     69.14%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21390     13.61%     82.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27100     17.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12146949     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200915      1.36%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580066     10.69%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853986      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14783513                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731571                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157126                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010628                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38184383                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24585965                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14366007                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14940639                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26091                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709945                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228308                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878845                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         215739                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16844                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18432149                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1939148                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008208                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1727                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          898                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237799                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14523297                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486440                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260214                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2315170                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057811                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            828730                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701092                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14380762                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14366007                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9362839                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26145828                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682669                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358101                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6193332                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7553023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620454                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173297                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3027559     40.08%     40.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2043029     27.05%     67.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836401     11.07%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428738      5.68%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366552      4.85%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179114      2.37%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198302      2.63%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100932      1.34%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372396      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7553023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372396                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25613286                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37745116                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 105763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853763                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853763                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171285                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171285                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65583259                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19689741                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19004137                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8537631                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3127599                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2730573                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199668                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1548686                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1493013                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226040                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6379                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3663932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17379175                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3127599                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1719053                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3582341                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         981268                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        415360                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1806033                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8442118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.374240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.176869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4859777     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179194      2.12%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          326572      3.87%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307403      3.64%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          495901      5.87%     73.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          512876      6.08%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123899      1.47%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94276      1.12%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1542220     18.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8442118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366331                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035597                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3781913                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       401595                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3465002                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13915                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        779692                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345118                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          773                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19468652                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        779692                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3944966                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         133402                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46859                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3314210                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       222988                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18940083                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76108                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89836                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25197627                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86248059                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86248059                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16326414                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8871181                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2252                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           600989                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2881127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       637937                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10750                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       210691                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17919966                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15086286                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20617                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5421794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14931863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8442118                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787026                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841545                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2922961     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1580404     18.72%     53.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1368471     16.21%     69.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842075      9.97%     79.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       878463     10.41%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515412      6.11%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230556      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61741      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42035      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8442118                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60001     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19285     21.30%     87.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11255     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11854406     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120444      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2567673     17.02%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542661      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15086286                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767034                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90541                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006002                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38725845                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23344018                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14596861                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15176827                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37187                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       831994                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       155913                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        779692                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          69635                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6290                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17922171                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2881127                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       637937                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106290                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224387                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14804968                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2466989                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281315                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2996152                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2235102                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529163                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734084                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14613035                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14596861                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8972518                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21997360                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.709709                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407891                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10925301                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12437115                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5485122                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200007                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7662426                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.314827                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3510163     45.81%     45.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1637805     21.37%     67.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       906963     11.84%     79.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311841      4.07%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298578      3.90%     86.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124488      1.62%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326100      4.26%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95395      1.24%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       451093      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7662426                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10925301                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12437115                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2531151                       # Number of memory references committed
system.switch_cpus1.commit.loads              2049127                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1944057                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10864957                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170144                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       451093                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25133570                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36624866                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  95513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10925301                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12437115                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10925301                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.781455                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.781455                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.279664                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.279664                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68430078                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19163551                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20012114                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8537631                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3151301                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2570275                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212195                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1331178                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1228256                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338853                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9526                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3151850                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17312270                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3151301                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1567109                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3844059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1125462                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        531755                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1555841                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102772                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8438363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.544003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4594304     54.45%     54.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          254438      3.02%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          473738      5.61%     63.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          472058      5.59%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          293520      3.48%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          231601      2.74%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147024      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          138533      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1833147     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8438363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369107                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.027760                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3289115                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       525495                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3690659                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22629                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        910458                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       531589                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20768086                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        910458                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3528979                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         101812                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        97387                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3469067                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       330654                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20015145                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        137117                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       101896                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28099820                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93368841                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93368841                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17319984                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10779751                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3539                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           925497                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1858531                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       943778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11851                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       344128                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18862163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3412                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15000169                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29745                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6416049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19627277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8438363                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777616                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895398                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2899917     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1824094     21.62%     55.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1219816     14.46%     70.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       793484      9.40%     79.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       832278      9.86%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       405154      4.80%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       317857      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72137      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73626      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8438363                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          92932     72.14%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18328     14.23%     86.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17564     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12548766     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201375      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1706      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1450847      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       797475      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15000169                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.756947                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128824                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008588                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38597268                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25281663                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14656383                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15128993                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        46993                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       729037                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          172                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       228181                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        910458                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          54019                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9253                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18865578                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1858531                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       943778                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7196                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131242                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       250522                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14800429                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1384821                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       199738                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2163645                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2098028                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            778824                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733552                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14661186                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14656383                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9339656                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26796541                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.716680                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348540                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10088020                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12421747                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6443832                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       214533                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7527905                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.650093                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2864289     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2105620     27.97%     66.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       875177     11.63%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       434792      5.78%     83.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       435871      5.79%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       175583      2.33%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       178763      2.37%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95060      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       362750      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7527905                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10088020                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12421747                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1845080                       # Number of memory references committed
system.switch_cpus2.commit.loads              1129486                       # Number of loads committed
system.switch_cpus2.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1792975                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11191079                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256213                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       362750                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26030734                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38642259                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  99268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10088020                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12421747                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10088020                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.846314                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.846314                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.181595                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.181595                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66484541                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20357979                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19076086                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8537631                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3126767                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2546475                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       210313                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1333716                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1229741                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320612                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9355                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3454498                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17086244                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3126767                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1550353                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3588240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1077001                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        524539                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1688448                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84541                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8430484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.496739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4842244     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192917      2.29%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252380      2.99%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          379274      4.50%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          368275      4.37%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          279803      3.32%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          167078      1.98%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          249470      2.96%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1699043     20.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8430484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366234                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.001286                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3569541                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       513486                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3457136                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27320                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        863000                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       527466                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20435544                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1061                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        863000                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3760183                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         104581                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       133145                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3289341                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       280228                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19833340                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          111                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120445                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88391                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27641771                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92363660                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92363660                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17136109                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10505622                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4145                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2349                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           798374                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1839073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18958                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       350489                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18424427                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3967                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14822242                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28122                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6016997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18306284                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          623                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8430484                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758172                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895541                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2918022     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1857932     22.04%     56.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1207254     14.32%     70.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813815      9.65%     80.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       762048      9.04%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407489      4.83%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       299546      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        89580      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74798      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8430484                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72716     69.46%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14873     14.21%     83.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17096     16.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12336506     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209187      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1673      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1463630      9.87%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       811246      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14822242                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736107                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104686                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007063                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38207774                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24445477                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14404384                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14926928                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        49890                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       708045                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246220                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        863000                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61800                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9792                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18428399                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       127260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1839073                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971139                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2295                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128403                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       247456                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14537350                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1377832                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       284890                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2171643                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2035693                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            793811                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.702738                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14408450                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14404384                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9253940                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25986337                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687164                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356108                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10035679                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12335162                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6093262                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213585                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7567483                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.630022                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150272                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2909687     38.45%     38.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2180468     28.81%     67.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       800344     10.58%     77.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458965      6.06%     83.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       383160      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       194733      2.57%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       184837      2.44%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80528      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       374761      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7567483                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10035679                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12335162                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1855947                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131028                       # Number of loads committed
system.switch_cpus3.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1769373                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11118389                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251748                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       374761                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25621146                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37720314                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 107147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10035679                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12335162                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10035679                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850728                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850728                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.175464                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.175464                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65419714                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19899977                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18873309                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3344                       # number of misc regfile writes
system.l2.replacements                           5003                       # number of replacements
system.l2.tagsinuse                      32767.960367                       # Cycle average of tags in use
system.l2.total_refs                          1165534                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37771                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.857907                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           696.042971                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.966132                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    869.414260                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.939421                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    797.461776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.977302                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    390.954278                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.968972                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    506.582032                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8970.911708                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8649.016326                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5086.042211                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           6748.682976                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000335                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.026532                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000456                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024337                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.011931                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.015460                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.273770                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.263947                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.155214                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.205953                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8152                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3858                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3236                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4160                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   19406                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6065                       # number of Writeback hits
system.l2.Writeback_hits::total                  6065                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3858                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3236                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4160                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19406                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8152                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3858                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3236                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4160                       # number of overall hits
system.l2.overall_hits::total                   19406                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1687                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1533                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          776                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          954                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5003                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1687                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1533                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          776                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          954                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5003                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1687                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1533                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          776                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          954                       # number of overall misses
system.l2.overall_misses::total                  5003                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       423567                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     81059636                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       624344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     70673188                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       595732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     35859126                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       554559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     43539606                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       233329758                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       423567                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     81059636                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       624344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     70673188                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       595732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     35859126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       554559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     43539606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        233329758                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       423567                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     81059636                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       624344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     70673188                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       595732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     35859126                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       554559                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     43539606                       # number of overall miss cycles
system.l2.overall_miss_latency::total       233329758                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5391                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24409                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6065                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6065                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9839                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5114                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24409                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9839                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5114                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24409                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.171461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.284363                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.193420                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.186547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.204965                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.171461                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.284363                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.193420                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.186547                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.204965                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.171461                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.284363                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.193420                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.186547                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.204965                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 38506.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48049.576763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41622.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46101.231572                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42552.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46210.213918                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42658.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data        45639                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46637.968819                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 38506.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48049.576763                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41622.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46101.231572                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42552.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46210.213918                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42658.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data        45639                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46637.968819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 38506.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48049.576763                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41622.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46101.231572                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42552.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46210.213918                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42658.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data        45639                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46637.968819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1924                       # number of writebacks
system.l2.writebacks::total                      1924                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1687                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1533                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          776                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          954                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5003                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5003                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5003                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       358081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     71367739                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       537559                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     61777693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       515673                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     31377533                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       479596                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     38002875                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    204416749                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       358081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71367739                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       537559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     61777693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       515673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     31377533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       479596                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     38002875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    204416749                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       358081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71367739                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       537559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     61777693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       515673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     31377533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       479596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     38002875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    204416749                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.171461                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.284363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.193420                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.186547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.204965                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.171461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.284363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.193420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.186547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.204965                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.171461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.284363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.193420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.186547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.204965                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 32552.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42304.528156                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35837.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40298.560339                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36833.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40434.965206                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        36892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39835.298742                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40858.834499                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 32552.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42304.528156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35837.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40298.560339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36833.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40434.965206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        36892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39835.298742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40858.834499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 32552.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42304.528156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35837.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40298.560339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36833.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40434.965206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        36892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39835.298742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40858.834499                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.966113                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572745                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.379310                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.966113                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017574                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565084                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565084                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565084                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565084                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565084                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       530996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       530996                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       530996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       530996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       530996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       530996                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565096                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565096                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565096                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565096                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565096                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565096                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44249.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44249.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44249.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44249.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44249.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44249.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       436237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       436237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       436237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       436237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       436237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       436237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39657.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 39657.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 39657.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 39657.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 39657.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 39657.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9839                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470319                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10095                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17282.844874                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.959951                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.040049                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898281                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101719                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168559                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168559                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945246                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945246                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945246                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945246                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38124                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38124                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38129                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38129                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38129                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38129                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1100866464                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1100866464                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       156411                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       156411                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1101022875                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1101022875                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1101022875                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1101022875                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983375                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983375                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983375                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983375                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031594                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031594                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019224                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019224                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019224                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019224                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28875.943343                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28875.943343                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31282.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31282.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28876.258884                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28876.258884                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28876.258884                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28876.258884                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1722                       # number of writebacks
system.cpu0.dcache.writebacks::total             1722                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28285                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28285                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28290                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28290                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28290                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28290                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9839                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9839                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9839                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9839                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9839                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9839                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    164273703                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    164273703                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    164273703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    164273703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    164273703                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    164273703                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008154                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008154                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004961                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004961                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004961                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16696.178778                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16696.178778                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16696.178778                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16696.178778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16696.178778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16696.178778                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939391                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913272007                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685003.702952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939391                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1806017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1806017                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1806017                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1806017                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1806017                       # number of overall hits
system.cpu1.icache.overall_hits::total        1806017                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       739080                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       739080                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       739080                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       739080                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       739080                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       739080                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1806033                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1806033                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1806033                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1806033                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1806033                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1806033                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46192.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46192.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46192.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46192.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46192.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46192.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       661708                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       661708                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       661708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       661708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       661708                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       661708                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44113.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44113.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44113.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44113.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44113.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44113.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5391                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207686178                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5647                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36778.143793                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.250330                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.749670                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.786134                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.213866                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2234951                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2234951                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479822                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479822                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2714773                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2714773                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2714773                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2714773                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16960                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16960                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16960                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16960                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16960                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16960                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    630622884                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    630622884                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    630622884                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    630622884                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    630622884                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    630622884                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2251911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2251911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2731733                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2731733                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2731733                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2731733                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007531                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006209                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006209                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006209                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006209                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37182.953066                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37182.953066                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37182.953066                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37182.953066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37182.953066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37182.953066                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1148                       # number of writebacks
system.cpu1.dcache.writebacks::total             1148                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11569                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11569                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11569                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11569                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11569                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11569                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5391                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5391                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5391                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5391                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5391                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5391                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    106552685                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    106552685                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    106552685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    106552685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    106552685                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    106552685                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002394                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002394                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001973                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001973                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19764.920237                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19764.920237                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19764.920237                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19764.920237                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19764.920237                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19764.920237                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977272                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004515698                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169580.341253                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977272                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022399                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1555824                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1555824                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1555824                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1555824                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1555824                       # number of overall hits
system.cpu2.icache.overall_hits::total        1555824                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       788721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       788721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1555841                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1555841                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1555841                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1555841                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1555841                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1555841                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4012                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153871902                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4268                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36052.460637                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.932180                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.067820                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.863016                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.136984                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1056481                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1056481                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       712245                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        712245                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1706                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1768726                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1768726                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1768726                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1768726                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10576                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10576                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10576                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10576                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10576                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10576                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    339938888                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    339938888                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    339938888                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    339938888                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    339938888                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    339938888                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1067057                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1067057                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       712245                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       712245                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1779302                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1779302                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1779302                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1779302                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009911                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005944                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005944                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005944                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005944                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32142.481846                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32142.481846                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32142.481846                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32142.481846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32142.481846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32142.481846                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          900                       # number of writebacks
system.cpu2.dcache.writebacks::total              900                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6564                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6564                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6564                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6564                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6564                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6564                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4012                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     62565253                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     62565253                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     62565253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     62565253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     62565253                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     62565253                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003760                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003760                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002255                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002255                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002255                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002255                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15594.529661                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15594.529661                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15594.529661                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15594.529661                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15594.529661                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15594.529661                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968949                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004911853                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026031.961694                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968949                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020784                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1688432                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1688432                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1688432                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1688432                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1688432                       # number of overall hits
system.cpu3.icache.overall_hits::total        1688432                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       727892                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       727892                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       727892                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       727892                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       727892                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       727892                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1688448                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1688448                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1688448                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1688448                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1688448                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1688448                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45493.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45493.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45493.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45493.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45493.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45493.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       576045                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       576045                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       576045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       576045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       576045                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       576045                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44311.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44311.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44311.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44311.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44311.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44311.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5114                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158242864                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5370                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29467.944879                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.222282                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.777718                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883681                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116319                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1049081                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1049081                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721199                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721199                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1751                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1672                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1770280                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1770280                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1770280                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1770280                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13107                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13107                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          272                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13379                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13379                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13379                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13379                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    435784505                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    435784505                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     12044482                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     12044482                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    447828987                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    447828987                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    447828987                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    447828987                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1062188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1062188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1783659                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1783659                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1783659                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1783659                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012340                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012340                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000377                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000377                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007501                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007501                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007501                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007501                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33248.226520                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33248.226520                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 44281.183824                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 44281.183824                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33472.530608                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33472.530608                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33472.530608                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33472.530608                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2295                       # number of writebacks
system.cpu3.dcache.writebacks::total             2295                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7993                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7993                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          272                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8265                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8265                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5114                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5114                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5114                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5114                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5114                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5114                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     84522889                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     84522889                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     84522889                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     84522889                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     84522889                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     84522889                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004815                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004815                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002867                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002867                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002867                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002867                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16527.745209                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16527.745209                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16527.745209                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16527.745209                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16527.745209                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16527.745209                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
