// Seed: 492832122
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  assign module_1.id_0 = 0;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_16;
endmodule
module module_1 #(
    parameter id_1 = 32'd17,
    parameter id_3 = 32'd17
) (
    output uwire id_0,
    input tri0 _id_1,
    input wor id_2,
    output tri1 _id_3,
    input tri0 id_4,
    output wire id_5,
    input supply1 id_6,
    output tri id_7,
    output tri0 id_8,
    input tri id_9,
    input wor id_10,
    input tri0 id_11
    , id_14,
    input tri0 id_12
);
  assign id_3 = id_9;
  logic [1 : id_1  ==?  1  !==  id_3] id_15;
  ;
  assign id_0 = id_10;
  wire id_16;
  assign id_16 = id_11;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_16,
      id_15,
      id_14,
      id_15,
      id_16,
      id_16,
      id_15,
      id_14,
      id_15,
      id_14,
      id_16,
      id_14,
      id_16
  );
endmodule
