Analysis & Synthesis report for DigitalLock
Wed Jan 21 01:56:45 2026
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Jan 21 01:56:45 2026               ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DigitalLock                                     ;
; Top-level Entity Name              ; DigitalLock_top                                 ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; DigitalLock_top    ; DigitalLock        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 21 01:56:42 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalLock -c DigitalLock
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_top.vhd
    Info (12022): Found design unit 1: DigitalLock_top-rtl
    Info (12023): Found entity 1: DigitalLock_top
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock.vhd
    Info (12022): Found design unit 1: DigitalLock-rtl
    Info (12023): Found entity 1: DigitalLock
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_cpu_instruction_master_translator.vhd
    Info (12022): Found design unit 1: digitallock_cpu_instruction_master_translator-rtl
    Info (12023): Found entity 1: digitallock_cpu_instruction_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_cpu_data_master_translator.vhd
    Info (12022): Found design unit 1: digitallock_cpu_data_master_translator-rtl
    Info (12023): Found entity 1: digitallock_cpu_data_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd
    Info (12022): Found design unit 1: digitallock_cpu_jtag_debug_module_translator-rtl
    Info (12023): Found entity 1: digitallock_cpu_jtag_debug_module_translator
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_in_ram_s1_translator.vhd
    Info (12022): Found design unit 1: digitallock_in_ram_s1_translator-rtl
    Info (12023): Found entity 1: digitallock_in_ram_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd
    Info (12022): Found design unit 1: digitallock_jtag_uart_avalon_jtag_slave_translator-rtl
    Info (12023): Found entity 1: digitallock_jtag_uart_avalon_jtag_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_hex_s1_translator.vhd
    Info (12022): Found design unit 1: digitallock_hex_s1_translator-rtl
    Info (12023): Found entity 1: digitallock_hex_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_key_s1_translator.vhd
    Info (12022): Found design unit 1: digitallock_key_s1_translator-rtl
    Info (12023): Found entity 1: digitallock_key_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_timer_s1_translator.vhd
    Info (12022): Found design unit 1: digitallock_timer_s1_translator-rtl
    Info (12023): Found entity 1: digitallock_timer_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_sysid_control_slave_translator.vhd
    Info (12022): Found design unit 1: digitallock_sysid_control_slave_translator-rtl
    Info (12023): Found entity 1: digitallock_sysid_control_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_irq_mapper.sv
    Info (12023): Found entity 1: DigitalLock_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: DigitalLock_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_rsp_xbar_mux.sv
    Info (12023): Found entity 1: DigitalLock_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: DigitalLock_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cmd_xbar_mux.sv
    Info (12023): Found entity 1: DigitalLock_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: DigitalLock_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cmd_xbar_demux.sv
    Info (12023): Found entity 1: DigitalLock_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_id_router_002.sv
    Info (12023): Found entity 1: DigitalLock_id_router_002_default_decode
    Info (12023): Found entity 2: DigitalLock_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_id_router.sv
    Info (12023): Found entity 1: DigitalLock_id_router_default_decode
    Info (12023): Found entity 2: DigitalLock_id_router
Info (12021): Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_addr_router_001.sv
    Info (12023): Found entity 1: DigitalLock_addr_router_001_default_decode
    Info (12023): Found entity 2: DigitalLock_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_addr_router.sv
    Info (12023): Found entity 1: DigitalLock_addr_router_default_decode
    Info (12023): Found entity 2: DigitalLock_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_sysid.v
    Info (12023): Found entity 1: DigitalLock_sysid
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_timer.v
    Info (12023): Found entity 1: DigitalLock_TIMER
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_sw.v
    Info (12023): Found entity 1: DigitalLock_SW
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_key.v
    Info (12023): Found entity 1: DigitalLock_KEY
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_ledr.v
    Info (12023): Found entity 1: DigitalLock_LEDR
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_ledg.v
    Info (12023): Found entity 1: DigitalLock_LEDG
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_hex.v
    Info (12023): Found entity 1: DigitalLock_HEX
Info (12021): Found 5 design units, including 5 entities, in source file digitallock/synthesis/submodules/digitallock_jtag_uart.v
    Info (12023): Found entity 1: DigitalLock_JTAG_UART_sim_scfifo_w
    Info (12023): Found entity 2: DigitalLock_JTAG_UART_scfifo_w
    Info (12023): Found entity 3: DigitalLock_JTAG_UART_sim_scfifo_r
    Info (12023): Found entity 4: DigitalLock_JTAG_UART_scfifo_r
    Info (12023): Found entity 5: DigitalLock_JTAG_UART
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_in_ram.v
    Info (12023): Found entity 1: DigitalLock_IN_RAM
Info (12021): Found 21 design units, including 21 entities, in source file digitallock/synthesis/submodules/digitallock_cpu.v
    Info (12023): Found entity 1: DigitalLock_CPU_register_bank_a_module
    Info (12023): Found entity 2: DigitalLock_CPU_register_bank_b_module
    Info (12023): Found entity 3: DigitalLock_CPU_nios2_oci_debug
    Info (12023): Found entity 4: DigitalLock_CPU_ociram_sp_ram_module
    Info (12023): Found entity 5: DigitalLock_CPU_nios2_ocimem
    Info (12023): Found entity 6: DigitalLock_CPU_nios2_avalon_reg
    Info (12023): Found entity 7: DigitalLock_CPU_nios2_oci_break
    Info (12023): Found entity 8: DigitalLock_CPU_nios2_oci_xbrk
    Info (12023): Found entity 9: DigitalLock_CPU_nios2_oci_dbrk
    Info (12023): Found entity 10: DigitalLock_CPU_nios2_oci_itrace
    Info (12023): Found entity 11: DigitalLock_CPU_nios2_oci_td_mode
    Info (12023): Found entity 12: DigitalLock_CPU_nios2_oci_dtrace
    Info (12023): Found entity 13: DigitalLock_CPU_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: DigitalLock_CPU_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: DigitalLock_CPU_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: DigitalLock_CPU_nios2_oci_fifo
    Info (12023): Found entity 17: DigitalLock_CPU_nios2_oci_pib
    Info (12023): Found entity 18: DigitalLock_CPU_nios2_oci_im
    Info (12023): Found entity 19: DigitalLock_CPU_nios2_performance_monitors
    Info (12023): Found entity 20: DigitalLock_CPU_nios2_oci
    Info (12023): Found entity 21: DigitalLock_CPU
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: DigitalLock_CPU_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: DigitalLock_CPU_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: DigitalLock_CPU_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_oci_test_bench.v
    Info (12023): Found entity 1: DigitalLock_CPU_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_test_bench.v
    Info (12023): Found entity 1: DigitalLock_CPU_test_bench
Error (10481): VHDL Use Clause error at DigitalLock_top.vhd(32): design library "work" does not contain primary unit "DigitalLock" File: C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock_top.vhd Line: 32
Info (144001): Generated suppressed messages file C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/output_files/DigitalLock.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 403 megabytes
    Error: Processing ended: Wed Jan 21 01:56:45 2026
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/output_files/DigitalLock.map.smsg.


