Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Dec  7 22:12:03 2017
| Host         : samsung running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Computer_timing_summary_routed.rpt -rpx Computer_timing_summary_routed.rpx
| Design       : Computer
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_address_mux_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_address_mux_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_alu_mux_rx_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_alu_mux_rx_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_alu_mux_rx_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_alu_mux_ry_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_alu_mux_ry_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_x_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_x_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_x_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_y_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_y_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_y_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe_mem/t_memtoreg_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe_mem/t_memtoreg_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe_mem/t_rd_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe_mem/t_rd_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe_mem/t_rd_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe_mem/t_rd_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe_mem/t_regwrite_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem_wb/t_wbadress_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem_wb/t_wbadress_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem_wb/t_wbadress_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem_wb/t_wbadress_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_mem_wb/t_wbregwrite_out_reg/Q (HIGH)

 There are 281 register/latch pins with no clock driven by root clock pin: u18/clk1_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u23/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 671 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 88 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.407        0.000                      0                  170        0.141        0.000                      0                  170        9.500        0.000                       0                   316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in              4.407        0.000                      0                  170        0.141        0.000                      0                  170        9.500        0.000                       0                   316  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        4.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 local_id/heap_instance/s7_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u23/OnOff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@20.000ns - clk_in fall@10.000ns)
  Data Path Delay:        3.922ns  (logic 1.241ns (31.638%)  route 2.681ns (68.362%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 24.616 - 20.000 ) 
    Source Clock Delay      (SCD):    6.348ns = ( 16.348 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.854    14.319    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I2_O)        0.105    14.424 f  n_0_967_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.469    14.893    n_0_967_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.974 f  n_0_967_BUFG_inst/O
                         net (fo=192, routed)         1.374    16.348    local_id/heap_instance/rst
    SLICE_X9Y103         FDCE                                         r  local_id/heap_instance/s7_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.384    16.732 f  local_id/heap_instance/s7_reg[1]/Q
                         net (fo=3, routed)           1.228    17.960    local_id/heap_instance/R7test[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I5_O)        0.105    18.065 r  local_id/heap_instance/OnOff_i_134/O
                         net (fo=1, routed)           0.000    18.065    local_id/heap_instance/OnOff_i_134_n_2
    SLICE_X10Y105        MUXF7 (Prop_muxf7_I0_O)      0.201    18.266 r  local_id/heap_instance/OnOff_reg_i_91/O
                         net (fo=1, routed)           0.000    18.266    local_id/heap_instance/OnOff_reg_i_91_n_2
    SLICE_X10Y105        MUXF8 (Prop_muxf8_I0_O)      0.082    18.348 r  local_id/heap_instance/OnOff_reg_i_48/O
                         net (fo=1, routed)           0.573    18.922    u23/vector_x_reg[7]_8
    SLICE_X10Y109        LUT6 (Prop_lut6_I3_O)        0.259    19.181 r  u23/OnOff_i_16/O
                         net (fo=1, routed)           0.566    19.747    u23/OnOff_i_16_n_2
    SLICE_X10Y109        LUT6 (Prop_lut6_I2_O)        0.105    19.852 r  u23/OnOff_i_3/O
                         net (fo=1, routed)           0.314    20.165    u23/OnOff_i_3_n_2
    SLICE_X11Y109        LUT6 (Prop_lut6_I1_O)        0.105    20.270 r  u23/OnOff_i_1/O
                         net (fo=1, routed)           0.000    20.270    u23/OnOff1_out
    SLICE_X11Y109        FDCE                                         r  u23/OnOff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.261    24.616    u23/clk_in_IBUF_BUFG
    SLICE_X11Y109        FDCE                                         r  u23/OnOff_reg/C
                         clock pessimism              0.066    24.683    
                         clock uncertainty           -0.035    24.647    
    SLICE_X11Y109        FDCE (Setup_fdce_C_D)        0.030    24.677    u23/OnOff_reg
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -20.270    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             16.874ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.643ns (22.236%)  route 2.249ns (77.764%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns = ( 25.852 - 20.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.854     4.319    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.108     4.427 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.470     4.897    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.243     5.140 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.458     6.598    u17/CLK
    SLICE_X2Y94          FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.433     7.031 f  u17/state_reg[0]/Q
                         net (fo=31, routed)          0.940     7.971    local_exe_mem/state[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.105     8.076 r  local_exe_mem/ram2_data_retimed[15]_i_2/O
                         net (fo=1, routed)           0.772     8.848    u17/t_memtoreg_out_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.105     8.953 r  u17/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.537     9.490    u17/E[0]
    SLICE_X0Y88          FDRE                                         r  u17/ram2_data_retimed_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.390    23.789    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.087    23.876 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424    24.300    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.208    24.508 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.344    25.852    u17/CLK
    SLICE_X0Y88          FDRE                                         r  u17/ram2_data_retimed_reg[10]/C
                         clock pessimism              0.715    26.567    
                         clock uncertainty           -0.035    26.532    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.168    26.364    u17/ram2_data_retimed_reg[10]
  -------------------------------------------------------------------
                         required time                         26.364    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                 16.874    

Slack (MET) :             16.874ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.643ns (22.236%)  route 2.249ns (77.764%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns = ( 25.852 - 20.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.854     4.319    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.108     4.427 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.470     4.897    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.243     5.140 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.458     6.598    u17/CLK
    SLICE_X2Y94          FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.433     7.031 f  u17/state_reg[0]/Q
                         net (fo=31, routed)          0.940     7.971    local_exe_mem/state[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.105     8.076 r  local_exe_mem/ram2_data_retimed[15]_i_2/O
                         net (fo=1, routed)           0.772     8.848    u17/t_memtoreg_out_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.105     8.953 r  u17/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.537     9.490    u17/E[0]
    SLICE_X0Y88          FDRE                                         r  u17/ram2_data_retimed_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.390    23.789    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.087    23.876 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424    24.300    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.208    24.508 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.344    25.852    u17/CLK
    SLICE_X0Y88          FDRE                                         r  u17/ram2_data_retimed_reg[12]/C
                         clock pessimism              0.715    26.567    
                         clock uncertainty           -0.035    26.532    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.168    26.364    u17/ram2_data_retimed_reg[12]
  -------------------------------------------------------------------
                         required time                         26.364    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                 16.874    

Slack (MET) :             16.874ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.643ns (22.236%)  route 2.249ns (77.764%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns = ( 25.852 - 20.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.854     4.319    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.108     4.427 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.470     4.897    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.243     5.140 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.458     6.598    u17/CLK
    SLICE_X2Y94          FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.433     7.031 f  u17/state_reg[0]/Q
                         net (fo=31, routed)          0.940     7.971    local_exe_mem/state[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.105     8.076 r  local_exe_mem/ram2_data_retimed[15]_i_2/O
                         net (fo=1, routed)           0.772     8.848    u17/t_memtoreg_out_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.105     8.953 r  u17/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.537     9.490    u17/E[0]
    SLICE_X0Y88          FDRE                                         r  u17/ram2_data_retimed_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.390    23.789    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.087    23.876 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424    24.300    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.208    24.508 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.344    25.852    u17/CLK
    SLICE_X0Y88          FDRE                                         r  u17/ram2_data_retimed_reg[15]/C
                         clock pessimism              0.715    26.567    
                         clock uncertainty           -0.035    26.532    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.168    26.364    u17/ram2_data_retimed_reg[15]
  -------------------------------------------------------------------
                         required time                         26.364    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                 16.874    

Slack (MET) :             16.887ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.643ns (22.344%)  route 2.235ns (77.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.854     4.319    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.108     4.427 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.470     4.897    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.243     5.140 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.458     6.598    u17/CLK
    SLICE_X2Y94          FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.433     7.031 f  u17/state_reg[0]/Q
                         net (fo=31, routed)          0.940     7.971    local_exe_mem/state[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.105     8.076 r  local_exe_mem/ram2_data_retimed[15]_i_2/O
                         net (fo=1, routed)           0.772     8.848    u17/t_memtoreg_out_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.105     8.953 r  u17/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.523     9.476    u17/E[0]
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.390    23.789    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.087    23.876 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424    24.300    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.208    24.508 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.343    25.851    u17/CLK
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[0]/C
                         clock pessimism              0.715    26.566    
                         clock uncertainty           -0.035    26.531    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.168    26.363    u17/ram2_data_retimed_reg[0]
  -------------------------------------------------------------------
                         required time                         26.363    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 16.887    

Slack (MET) :             16.887ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.643ns (22.344%)  route 2.235ns (77.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.854     4.319    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.108     4.427 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.470     4.897    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.243     5.140 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.458     6.598    u17/CLK
    SLICE_X2Y94          FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.433     7.031 f  u17/state_reg[0]/Q
                         net (fo=31, routed)          0.940     7.971    local_exe_mem/state[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.105     8.076 r  local_exe_mem/ram2_data_retimed[15]_i_2/O
                         net (fo=1, routed)           0.772     8.848    u17/t_memtoreg_out_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.105     8.953 r  u17/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.523     9.476    u17/E[0]
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.390    23.789    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.087    23.876 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424    24.300    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.208    24.508 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.343    25.851    u17/CLK
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[11]/C
                         clock pessimism              0.715    26.566    
                         clock uncertainty           -0.035    26.531    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.168    26.363    u17/ram2_data_retimed_reg[11]
  -------------------------------------------------------------------
                         required time                         26.363    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 16.887    

Slack (MET) :             16.887ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.643ns (22.344%)  route 2.235ns (77.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.854     4.319    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.108     4.427 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.470     4.897    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.243     5.140 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.458     6.598    u17/CLK
    SLICE_X2Y94          FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.433     7.031 f  u17/state_reg[0]/Q
                         net (fo=31, routed)          0.940     7.971    local_exe_mem/state[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.105     8.076 r  local_exe_mem/ram2_data_retimed[15]_i_2/O
                         net (fo=1, routed)           0.772     8.848    u17/t_memtoreg_out_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.105     8.953 r  u17/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.523     9.476    u17/E[0]
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.390    23.789    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.087    23.876 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424    24.300    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.208    24.508 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.343    25.851    u17/CLK
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[14]/C
                         clock pessimism              0.715    26.566    
                         clock uncertainty           -0.035    26.531    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.168    26.363    u17/ram2_data_retimed_reg[14]
  -------------------------------------------------------------------
                         required time                         26.363    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 16.887    

Slack (MET) :             16.887ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.643ns (22.344%)  route 2.235ns (77.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.854     4.319    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.108     4.427 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.470     4.897    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.243     5.140 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.458     6.598    u17/CLK
    SLICE_X2Y94          FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.433     7.031 f  u17/state_reg[0]/Q
                         net (fo=31, routed)          0.940     7.971    local_exe_mem/state[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.105     8.076 r  local_exe_mem/ram2_data_retimed[15]_i_2/O
                         net (fo=1, routed)           0.772     8.848    u17/t_memtoreg_out_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.105     8.953 r  u17/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.523     9.476    u17/E[0]
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.390    23.789    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.087    23.876 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424    24.300    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.208    24.508 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.343    25.851    u17/CLK
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[2]/C
                         clock pessimism              0.715    26.566    
                         clock uncertainty           -0.035    26.531    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.168    26.363    u17/ram2_data_retimed_reg[2]
  -------------------------------------------------------------------
                         required time                         26.363    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 16.887    

Slack (MET) :             16.887ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.643ns (22.344%)  route 2.235ns (77.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.854     4.319    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.108     4.427 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.470     4.897    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.243     5.140 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.458     6.598    u17/CLK
    SLICE_X2Y94          FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.433     7.031 f  u17/state_reg[0]/Q
                         net (fo=31, routed)          0.940     7.971    local_exe_mem/state[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.105     8.076 r  local_exe_mem/ram2_data_retimed[15]_i_2/O
                         net (fo=1, routed)           0.772     8.848    u17/t_memtoreg_out_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.105     8.953 r  u17/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.523     9.476    u17/E[0]
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.390    23.789    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.087    23.876 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424    24.300    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.208    24.508 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.343    25.851    u17/CLK
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[3]/C
                         clock pessimism              0.715    26.566    
                         clock uncertainty           -0.035    26.531    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.168    26.363    u17/ram2_data_retimed_reg[3]
  -------------------------------------------------------------------
                         required time                         26.363    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 16.887    

Slack (MET) :             16.887ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.643ns (22.344%)  route 2.235ns (77.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.854     4.319    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.108     4.427 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.470     4.897    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.243     5.140 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.458     6.598    u17/CLK
    SLICE_X2Y94          FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.433     7.031 f  u17/state_reg[0]/Q
                         net (fo=31, routed)          0.940     7.971    local_exe_mem/state[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.105     8.076 r  local_exe_mem/ram2_data_retimed[15]_i_2/O
                         net (fo=1, routed)           0.772     8.848    u17/t_memtoreg_out_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.105     8.953 r  u17/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.523     9.476    u17/E[0]
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           2.390    23.789    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.087    23.876 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424    24.300    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.208    24.508 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         1.343    25.851    u17/CLK
    SLICE_X1Y86          FDRE                                         r  u17/ram2_data_retimed_reg[5]/C
                         clock pessimism              0.715    26.566    
                         clock uncertainty           -0.035    26.531    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.168    26.363    u17/ram2_data_retimed_reg[5]
  -------------------------------------------------------------------
                         required time                         26.363    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 16.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u17/s_mem_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/MemoryState_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.141ns (70.167%)  route 0.060ns (29.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.381     1.682    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208     1.939    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.027 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.601     2.627    u17/CLK
    SLICE_X5Y96          FDRE                                         r  u17/s_mem_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     2.768 r  u17/s_mem_state_reg[14]/Q
                         net (fo=1, routed)           0.060     2.828    u17/s_mem_state[14]
    SLICE_X4Y96          FDRE                                         r  u17/MemoryState_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.639     2.129    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.060     2.189 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232     2.421    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.528 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.872     3.400    u17/CLK
    SLICE_X4Y96          FDRE                                         r  u17/MemoryState_reg[14]/C
                         clock pessimism             -0.759     2.640    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.047     2.687    u17/MemoryState_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u17/s_mem_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/MemoryState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.964%)  route 0.116ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.381     1.682    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208     1.939    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.027 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.601     2.627    u17/CLK
    SLICE_X5Y96          FDRE                                         r  u17/s_mem_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     2.768 r  u17/s_mem_state_reg[2]/Q
                         net (fo=1, routed)           0.116     2.884    u17/s_mem_state[2]
    SLICE_X4Y96          FDRE                                         r  u17/MemoryState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.639     2.129    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.060     2.189 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232     2.421    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.528 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.872     3.400    u17/CLK
    SLICE_X4Y96          FDRE                                         r  u17/MemoryState_reg[2]/C
                         clock pessimism             -0.759     2.640    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.075     2.715    u17/MemoryState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u17/s_mem_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/MemoryState_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.381     1.682    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208     1.939    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.027 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.602     2.628    u17/CLK
    SLICE_X3Y96          FDRE                                         r  u17/s_mem_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     2.769 r  u17/s_mem_state_reg[13]/Q
                         net (fo=1, routed)           0.114     2.883    u17/s_mem_state[13]
    SLICE_X4Y96          FDRE                                         r  u17/MemoryState_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.639     2.129    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.060     2.189 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232     2.421    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.528 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.872     3.400    u17/CLK
    SLICE_X4Y96          FDRE                                         r  u17/MemoryState_reg[13]/C
                         clock pessimism             -0.735     2.664    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.047     2.711    u17/MemoryState_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u17/s_mem_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/MemoryState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.381     1.682    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208     1.939    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.027 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.602     2.628    u17/CLK
    SLICE_X3Y96          FDRE                                         r  u17/s_mem_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     2.769 r  u17/s_mem_state_reg[0]/Q
                         net (fo=1, routed)           0.118     2.887    u17/s_mem_state[0]
    SLICE_X4Y96          FDRE                                         r  u17/MemoryState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.639     2.129    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.060     2.189 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232     2.421    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.528 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.872     3.400    u17/CLK
    SLICE_X4Y96          FDRE                                         r  u17/MemoryState_reg[0]/C
                         clock pessimism             -0.735     2.664    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.046     2.710    u17/MemoryState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u17/s_mem_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/MemoryState_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.978%)  route 0.172ns (55.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.381     1.682    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208     1.939    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.027 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.602     2.628    u17/CLK
    SLICE_X3Y96          FDRE                                         r  u17/s_mem_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     2.769 r  u17/s_mem_state_reg[12]/Q
                         net (fo=1, routed)           0.172     2.942    u17/s_mem_state[12]
    SLICE_X4Y95          FDRE                                         r  u17/MemoryState_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.639     2.129    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.060     2.189 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232     2.421    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.528 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.872     3.400    u17/CLK
    SLICE_X4Y95          FDRE                                         r  u17/MemoryState_reg[12]/C
                         clock pessimism             -0.735     2.664    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.072     2.736    u17/MemoryState_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u17/s_mem_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/MemoryState_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.244%)  route 0.112ns (46.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.756ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.381     1.682    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208     1.939    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.027 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.601     2.627    u17/CLK
    SLICE_X5Y96          FDRE                                         r  u17/s_mem_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.128     2.755 r  u17/s_mem_state_reg[7]/Q
                         net (fo=1, routed)           0.112     2.868    u17/s_mem_state[7]
    SLICE_X5Y95          FDRE                                         r  u17/MemoryState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.639     2.129    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.060     2.189 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232     2.421    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.528 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.872     3.400    u17/CLK
    SLICE_X5Y95          FDRE                                         r  u17/MemoryState_reg[7]/C
                         clock pessimism             -0.756     2.643    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.018     2.661    u17/MemoryState_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u17/s_mem_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/MemoryState_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.756ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.381     1.682    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208     1.939    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.027 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.601     2.627    u17/CLK
    SLICE_X5Y96          FDRE                                         r  u17/s_mem_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.128     2.755 r  u17/s_mem_state_reg[5]/Q
                         net (fo=1, routed)           0.114     2.869    u17/s_mem_state[5]
    SLICE_X5Y95          FDRE                                         r  u17/MemoryState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.639     2.129    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.060     2.189 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232     2.421    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.528 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.872     3.400    u17/CLK
    SLICE_X5Y95          FDRE                                         r  u17/MemoryState_reg[5]/C
                         clock pessimism             -0.756     2.643    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.018     2.661    u17/MemoryState_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u17/s_mem_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/MemoryState_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.490%)  route 0.111ns (46.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.381     1.682    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208     1.939    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.027 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.602     2.628    u17/CLK
    SLICE_X3Y96          FDRE                                         r  u17/s_mem_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.128     2.756 r  u17/s_mem_state_reg[15]/Q
                         net (fo=1, routed)           0.111     2.868    u17/s_mem_state[15]
    SLICE_X5Y95          FDRE                                         r  u17/MemoryState_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.639     2.129    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.060     2.189 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232     2.421    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.528 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.872     3.400    u17/CLK
    SLICE_X5Y95          FDRE                                         r  u17/MemoryState_reg[15]/C
                         clock pessimism             -0.735     2.664    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)        -0.007     2.657    u17/MemoryState_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u17/s_mem_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/MemoryState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.135%)  route 0.135ns (48.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.756ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.381     1.682    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208     1.939    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.027 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.601     2.627    u17/CLK
    SLICE_X5Y96          FDRE                                         r  u17/s_mem_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     2.768 r  u17/s_mem_state_reg[1]/Q
                         net (fo=1, routed)           0.135     2.903    u17/s_mem_state[1]
    SLICE_X5Y95          FDRE                                         r  u17/MemoryState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.639     2.129    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.060     2.189 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232     2.421    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.528 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.872     3.400    u17/CLK
    SLICE_X5Y95          FDRE                                         r  u17/MemoryState_reg[1]/C
                         clock pessimism             -0.756     2.643    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.047     2.690    u17/MemoryState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u17/s_mem_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/MemoryState_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.324%)  route 0.177ns (55.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.381     1.682    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208     1.939    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     2.027 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.602     2.628    u17/CLK
    SLICE_X3Y96          FDRE                                         r  u17/s_mem_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     2.769 r  u17/s_mem_state_reg[10]/Q
                         net (fo=1, routed)           0.177     2.946    u17/s_mem_state[10]
    SLICE_X4Y96          FDRE                                         r  u17/MemoryState_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=3, routed)           1.639     2.129    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.060     2.189 r  n_1_898_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232     2.421    n_1_898_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     2.528 r  n_1_898_BUFG_inst/O
                         net (fo=118, routed)         0.872     3.400    u17/CLK
    SLICE_X4Y96          FDRE                                         r  u17/MemoryState_reg[10]/C
                         clock pessimism             -0.735     2.664    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.047     2.711    u17/MemoryState_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1   n_0_967_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2   n_1_898_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y102   local_id/heap_instance/s2_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y104   local_id/heap_instance/s3_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X15Y104   local_id/heap_instance/s3_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X15Y104   local_id/heap_instance/s3_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y106   local_id/heap_instance/s3_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X15Y104   local_id/heap_instance/s3_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y107   local_id/heap_instance/s3_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y89     u17/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u23/video_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y96     u17/MemoryState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y96     u17/MemoryState_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y95     u17/MemoryState_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y86     u17/ram2_data_retimed_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y86     u17/ram2_data_retimed_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y86     u17/ram2_data_retimed_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y86     u17/ram2_data_retimed_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y86     u17/ram2_data_retimed_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y102   local_id/heap_instance/s2_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y104   local_id/heap_instance/s3_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y104   local_id/heap_instance/s3_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y104   local_id/heap_instance/s3_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y106   local_id/heap_instance/s3_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y104   local_id/heap_instance/s3_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y107   local_id/heap_instance/s3_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y107   local_id/heap_instance/s3_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y102   local_id/heap_instance/s3_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y102   local_id/heap_instance/s3_reg[2]/C



