** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=10e-6 W=50e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=4e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=51e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=51e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=3e-6 W=5e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=3e-6 W=157e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=308e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=3e-6 W=157e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=308e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=10e-6 W=64e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=10e-6 W=600e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=3e-6 W=29e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=31e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=31e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=3e-6 W=19e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=149e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=149e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 2.73001 mW
** Area: 14999 (mu_m)^2
** Transit frequency: 36.5551 MHz
** Transit frequency with error factor: 36.5553 MHz
** Slew rate: 35.2951 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 103 dB
** negPSRR: 99 dB
** posPSRR: 53 dB
** VoutMax: 4.74001 V
** VoutMin: 0.650001 V
** VcmMax: 4.58001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 12.5571 muA
** NormalTransistorPmos: -48.0199 muA
** DiodeTransistorPmos: -60.0489 muA
** DiodeTransistorPmos: -60.0489 muA
** NormalTransistorNmos: 120.096 muA
** NormalTransistorNmos: 120.095 muA
** NormalTransistorNmos: 60.0481 muA
** NormalTransistorNmos: 60.0481 muA
** NormalTransistorNmos: 177.64 muA
** NormalTransistorNmos: 177.639 muA
** NormalTransistorPmos: -177.639 muA
** NormalTransistorNmos: 177.64 muA
** NormalTransistorNmos: 177.639 muA
** NormalTransistorPmos: -177.639 muA
** DiodeTransistorNmos: 48.0191 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -12.5579 muA


** Expected Voltages: 
** ibias: 0.558001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 1.05401  V
** inSourceStageBiasComplementarySecondStage: 0.854001  V
** inTransconductanceComplementarySecondStage: 4.17901  V
** out: 2.5  V
** outFirstStage: 4.17901  V
** outVoltageBiasXXpXX0: 3.78401  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.264001  V
** sourceTransconductance: 1.94301  V
** innerStageBias: 0.449001  V
** inner: 0.449001  V


.END