TimeQuest Timing Analyzer report for Final
Wed May 04 13:39:05 2016
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock_50'
 12. Slow Model Hold: 'Clock_50'
 13. Slow Model Minimum Pulse Width: 'Clock_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'Clock_50'
 24. Fast Model Hold: 'Clock_50'
 25. Fast Model Minimum Pulse Width: 'Clock_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; Final                                            ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 193.01 MHz ; 193.01 MHz      ; Clock_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; Clock_50 ; -4.181 ; -193.514      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; Clock_50 ; 0.391 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; Clock_50 ; -1.380 ; -60.380            ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock_50'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.181 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.067 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.103      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -4.036 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.072      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.964 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 5.000      ;
; -3.919 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.sec_u                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.949      ;
; -3.914 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.hour_t                                                                             ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.944      ;
; -3.884 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.lpm_counter0                                                                       ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.914      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.854 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.890      ;
; -3.805 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; SM1:inst|fstate.sec_u                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.835      ;
; -3.800 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; SM1:inst|fstate.hour_t                                                                             ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.830      ;
; -3.790 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.min_t                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.820      ;
; -3.787 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.hour_u                                                                             ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.817      ;
; -3.786 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.sec_t                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.816      ;
; -3.783 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.min_u                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.813      ;
; -3.779 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.twelve_hours                                                                       ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.809      ;
; -3.774 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; SM1:inst|fstate.sec_u                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.804      ;
; -3.770 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; SM1:inst|fstate.lpm_counter0                                                                       ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.800      ;
; -3.769 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; SM1:inst|fstate.hour_t                                                                             ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.799      ;
; -3.739 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; SM1:inst|fstate.lpm_counter0                                                                       ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.769      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.735 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 4.771      ;
; -3.702 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; SM1:inst|fstate.sec_u                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.006     ; 4.732      ;
; -3.699 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13] ; Clock_50     ; Clock_50    ; 1.000        ; -0.002     ; 4.733      ;
; -3.699 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22] ; Clock_50     ; Clock_50    ; 1.000        ; -0.002     ; 4.733      ;
; -3.699 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23] ; Clock_50     ; Clock_50    ; 1.000        ; -0.002     ; 4.733      ;
; -3.699 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25] ; Clock_50     ; Clock_50    ; 1.000        ; -0.002     ; 4.733      ;
; -3.699 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24] ; Clock_50     ; Clock_50    ; 1.000        ; -0.002     ; 4.733      ;
; -3.699 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14] ; Clock_50     ; Clock_50    ; 1.000        ; -0.002     ; 4.733      ;
; -3.699 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15] ; Clock_50     ; Clock_50    ; 1.000        ; -0.002     ; 4.733      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock_50'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; SM1:inst|fstate.twelve_hours                                                                        ; SM1:inst|fstate.twelve_hours                                                                        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.683 ; SM1:inst|fstate.lpm_counter0                                                                        ; SM1:inst|fstate.hour_u                                                                              ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.795 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.802 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.804 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.814 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.820 ; SM1:inst|fstate.twelve_hours                                                                        ; SM1:inst|fstate.lpm_counter0                                                                        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.830 ; SM1:inst|fstate.lpm_counter0                                                                        ; SM1:inst|fstate.hour_t                                                                              ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.838 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[0]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[0]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2] ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.849 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0] ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.856 ; SM1:inst|fstate.lpm_counter0                                                                        ; SM1:inst|fstate.sec_u                                                                               ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.864 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.130      ;
; 0.871 ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3]  ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.137      ;
; 0.878 ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0]  ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.144      ;
; 0.878 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.144      ;
; 0.887 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[0]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[0]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.153      ;
; 0.888 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[2]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[2]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.154      ;
; 0.892 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.158      ;
; 0.896 ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3] ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.162      ;
; 0.899 ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1] ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.165      ;
; 0.903 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.169      ;
; 0.911 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[3]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[3]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.177      ;
; 0.911 ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1]  ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.177      ;
; 0.912 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[1]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[1]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.178      ;
; 0.912 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.178      ;
; 0.914 ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2]  ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.180      ;
; 0.985 ; SM1:inst|fstate.Reset_twelve                                                                        ; SM1:inst|fstate.twelve_hours                                                                        ; Clock_50     ; Clock_50    ; 0.000        ; -0.001     ; 1.250      ;
; 1.178 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.187 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.453      ;
; 1.188 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.192 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.192 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.224 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[0]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.491      ;
; 1.228 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.228 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.229 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.495      ;
; 1.230 ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2] ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.240 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.506      ;
; 1.249 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.515      ;
; 1.258 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.524      ;
; 1.259 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.525      ;
; 1.259 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.261 ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0]  ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.527      ;
; 1.263 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.529      ;
; 1.263 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.530      ;
; 1.264 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.530      ;
; 1.270 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[0]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[1]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.536      ;
; 1.271 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[2]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[3]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.537      ;
; 1.277 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.543      ;
; 1.278 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 1.544      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock_50'                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock_50 ; Rise       ; Clock_50                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[3]        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; Clock_50   ; 3.601 ; 3.601 ; Rise       ; Clock_50        ;
;  SW[0]    ; Clock_50   ; 3.601 ; 3.601 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; Clock_50   ; -0.439 ; -0.439 ; Rise       ; Clock_50        ;
;  SW[0]    ; Clock_50   ; -0.439 ; -0.439 ; Rise       ; Clock_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX2[*]   ; Clock_50   ; 8.654 ; 8.654 ; Rise       ; Clock_50        ;
;  HEX2[0]  ; Clock_50   ; 8.091 ; 8.091 ; Rise       ; Clock_50        ;
;  HEX2[1]  ; Clock_50   ; 8.375 ; 8.375 ; Rise       ; Clock_50        ;
;  HEX2[2]  ; Clock_50   ; 8.654 ; 8.654 ; Rise       ; Clock_50        ;
;  HEX2[3]  ; Clock_50   ; 7.768 ; 7.768 ; Rise       ; Clock_50        ;
;  HEX2[4]  ; Clock_50   ; 7.770 ; 7.770 ; Rise       ; Clock_50        ;
;  HEX2[5]  ; Clock_50   ; 8.614 ; 8.614 ; Rise       ; Clock_50        ;
;  HEX2[6]  ; Clock_50   ; 8.614 ; 8.614 ; Rise       ; Clock_50        ;
; HEX3[*]   ; Clock_50   ; 7.683 ; 7.683 ; Rise       ; Clock_50        ;
;  HEX3[0]  ; Clock_50   ; 7.673 ; 7.673 ; Rise       ; Clock_50        ;
;  HEX3[1]  ; Clock_50   ; 7.656 ; 7.656 ; Rise       ; Clock_50        ;
;  HEX3[2]  ; Clock_50   ; 7.680 ; 7.680 ; Rise       ; Clock_50        ;
;  HEX3[3]  ; Clock_50   ; 7.683 ; 7.683 ; Rise       ; Clock_50        ;
;  HEX3[4]  ; Clock_50   ; 7.680 ; 7.680 ; Rise       ; Clock_50        ;
;  HEX3[5]  ; Clock_50   ; 7.353 ; 7.353 ; Rise       ; Clock_50        ;
;  HEX3[6]  ; Clock_50   ; 7.326 ; 7.326 ; Rise       ; Clock_50        ;
; HEX4[*]   ; Clock_50   ; 7.350 ; 7.350 ; Rise       ; Clock_50        ;
;  HEX4[0]  ; Clock_50   ; 7.179 ; 7.179 ; Rise       ; Clock_50        ;
;  HEX4[1]  ; Clock_50   ; 7.350 ; 7.350 ; Rise       ; Clock_50        ;
;  HEX4[2]  ; Clock_50   ; 7.189 ; 7.189 ; Rise       ; Clock_50        ;
;  HEX4[3]  ; Clock_50   ; 7.113 ; 7.113 ; Rise       ; Clock_50        ;
;  HEX4[4]  ; Clock_50   ; 7.128 ; 7.128 ; Rise       ; Clock_50        ;
;  HEX4[5]  ; Clock_50   ; 7.177 ; 7.177 ; Rise       ; Clock_50        ;
;  HEX4[6]  ; Clock_50   ; 7.139 ; 7.139 ; Rise       ; Clock_50        ;
; HEX5[*]   ; Clock_50   ; 7.457 ; 7.457 ; Rise       ; Clock_50        ;
;  HEX5[0]  ; Clock_50   ; 7.457 ; 7.457 ; Rise       ; Clock_50        ;
;  HEX5[1]  ; Clock_50   ; 7.451 ; 7.451 ; Rise       ; Clock_50        ;
;  HEX5[2]  ; Clock_50   ; 7.403 ; 7.403 ; Rise       ; Clock_50        ;
;  HEX5[3]  ; Clock_50   ; 7.206 ; 7.206 ; Rise       ; Clock_50        ;
;  HEX5[4]  ; Clock_50   ; 7.054 ; 7.054 ; Rise       ; Clock_50        ;
;  HEX5[5]  ; Clock_50   ; 7.437 ; 7.437 ; Rise       ; Clock_50        ;
;  HEX5[6]  ; Clock_50   ; 7.158 ; 7.158 ; Rise       ; Clock_50        ;
; HEX6[*]   ; Clock_50   ; 7.713 ; 7.713 ; Rise       ; Clock_50        ;
;  HEX6[0]  ; Clock_50   ; 7.088 ; 7.088 ; Rise       ; Clock_50        ;
;  HEX6[1]  ; Clock_50   ; 7.081 ; 7.081 ; Rise       ; Clock_50        ;
;  HEX6[2]  ; Clock_50   ; 7.161 ; 7.161 ; Rise       ; Clock_50        ;
;  HEX6[3]  ; Clock_50   ; 7.600 ; 7.600 ; Rise       ; Clock_50        ;
;  HEX6[4]  ; Clock_50   ; 7.713 ; 7.713 ; Rise       ; Clock_50        ;
;  HEX6[5]  ; Clock_50   ; 7.595 ; 7.595 ; Rise       ; Clock_50        ;
;  HEX6[6]  ; Clock_50   ; 7.596 ; 7.596 ; Rise       ; Clock_50        ;
; HEX7[*]   ; Clock_50   ; 7.909 ; 7.909 ; Rise       ; Clock_50        ;
;  HEX7[0]  ; Clock_50   ; 7.771 ; 7.771 ; Rise       ; Clock_50        ;
;  HEX7[1]  ; Clock_50   ; 7.757 ; 7.757 ; Rise       ; Clock_50        ;
;  HEX7[2]  ; Clock_50   ; 7.776 ; 7.776 ; Rise       ; Clock_50        ;
;  HEX7[3]  ; Clock_50   ; 7.534 ; 7.534 ; Rise       ; Clock_50        ;
;  HEX7[4]  ; Clock_50   ; 7.514 ; 7.514 ; Rise       ; Clock_50        ;
;  HEX7[5]  ; Clock_50   ; 7.773 ; 7.773 ; Rise       ; Clock_50        ;
;  HEX7[6]  ; Clock_50   ; 7.909 ; 7.909 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX2[*]   ; Clock_50   ; 7.522 ; 7.522 ; Rise       ; Clock_50        ;
;  HEX2[0]  ; Clock_50   ; 7.801 ; 7.801 ; Rise       ; Clock_50        ;
;  HEX2[1]  ; Clock_50   ; 8.088 ; 8.088 ; Rise       ; Clock_50        ;
;  HEX2[2]  ; Clock_50   ; 8.366 ; 8.366 ; Rise       ; Clock_50        ;
;  HEX2[3]  ; Clock_50   ; 7.522 ; 7.522 ; Rise       ; Clock_50        ;
;  HEX2[4]  ; Clock_50   ; 7.522 ; 7.522 ; Rise       ; Clock_50        ;
;  HEX2[5]  ; Clock_50   ; 8.326 ; 8.326 ; Rise       ; Clock_50        ;
;  HEX2[6]  ; Clock_50   ; 8.354 ; 8.354 ; Rise       ; Clock_50        ;
; HEX3[*]   ; Clock_50   ; 7.044 ; 7.044 ; Rise       ; Clock_50        ;
;  HEX3[0]  ; Clock_50   ; 7.366 ; 7.366 ; Rise       ; Clock_50        ;
;  HEX3[1]  ; Clock_50   ; 7.349 ; 7.349 ; Rise       ; Clock_50        ;
;  HEX3[2]  ; Clock_50   ; 7.369 ; 7.369 ; Rise       ; Clock_50        ;
;  HEX3[3]  ; Clock_50   ; 7.372 ; 7.372 ; Rise       ; Clock_50        ;
;  HEX3[4]  ; Clock_50   ; 7.373 ; 7.373 ; Rise       ; Clock_50        ;
;  HEX3[5]  ; Clock_50   ; 7.071 ; 7.071 ; Rise       ; Clock_50        ;
;  HEX3[6]  ; Clock_50   ; 7.044 ; 7.044 ; Rise       ; Clock_50        ;
; HEX4[*]   ; Clock_50   ; 6.845 ; 6.845 ; Rise       ; Clock_50        ;
;  HEX4[0]  ; Clock_50   ; 6.857 ; 6.857 ; Rise       ; Clock_50        ;
;  HEX4[1]  ; Clock_50   ; 7.028 ; 7.028 ; Rise       ; Clock_50        ;
;  HEX4[2]  ; Clock_50   ; 6.867 ; 6.867 ; Rise       ; Clock_50        ;
;  HEX4[3]  ; Clock_50   ; 6.849 ; 6.849 ; Rise       ; Clock_50        ;
;  HEX4[4]  ; Clock_50   ; 6.865 ; 6.865 ; Rise       ; Clock_50        ;
;  HEX4[5]  ; Clock_50   ; 6.855 ; 6.855 ; Rise       ; Clock_50        ;
;  HEX4[6]  ; Clock_50   ; 6.845 ; 6.845 ; Rise       ; Clock_50        ;
; HEX5[*]   ; Clock_50   ; 6.726 ; 6.726 ; Rise       ; Clock_50        ;
;  HEX5[0]  ; Clock_50   ; 7.035 ; 7.035 ; Rise       ; Clock_50        ;
;  HEX5[1]  ; Clock_50   ; 7.022 ; 7.022 ; Rise       ; Clock_50        ;
;  HEX5[2]  ; Clock_50   ; 7.002 ; 7.002 ; Rise       ; Clock_50        ;
;  HEX5[3]  ; Clock_50   ; 6.953 ; 6.953 ; Rise       ; Clock_50        ;
;  HEX5[4]  ; Clock_50   ; 6.726 ; 6.726 ; Rise       ; Clock_50        ;
;  HEX5[5]  ; Clock_50   ; 7.009 ; 7.009 ; Rise       ; Clock_50        ;
;  HEX5[6]  ; Clock_50   ; 6.729 ; 6.729 ; Rise       ; Clock_50        ;
; HEX6[*]   ; Clock_50   ; 6.771 ; 6.771 ; Rise       ; Clock_50        ;
;  HEX6[0]  ; Clock_50   ; 6.778 ; 6.778 ; Rise       ; Clock_50        ;
;  HEX6[1]  ; Clock_50   ; 6.771 ; 6.771 ; Rise       ; Clock_50        ;
;  HEX6[2]  ; Clock_50   ; 6.851 ; 6.851 ; Rise       ; Clock_50        ;
;  HEX6[3]  ; Clock_50   ; 7.316 ; 7.316 ; Rise       ; Clock_50        ;
;  HEX6[4]  ; Clock_50   ; 7.431 ; 7.431 ; Rise       ; Clock_50        ;
;  HEX6[5]  ; Clock_50   ; 7.283 ; 7.283 ; Rise       ; Clock_50        ;
;  HEX6[6]  ; Clock_50   ; 7.285 ; 7.285 ; Rise       ; Clock_50        ;
; HEX7[*]   ; Clock_50   ; 7.225 ; 7.225 ; Rise       ; Clock_50        ;
;  HEX7[0]  ; Clock_50   ; 7.280 ; 7.280 ; Rise       ; Clock_50        ;
;  HEX7[1]  ; Clock_50   ; 7.268 ; 7.268 ; Rise       ; Clock_50        ;
;  HEX7[2]  ; Clock_50   ; 7.285 ; 7.285 ; Rise       ; Clock_50        ;
;  HEX7[3]  ; Clock_50   ; 7.246 ; 7.246 ; Rise       ; Clock_50        ;
;  HEX7[4]  ; Clock_50   ; 7.225 ; 7.225 ; Rise       ; Clock_50        ;
;  HEX7[5]  ; Clock_50   ; 7.282 ; 7.282 ; Rise       ; Clock_50        ;
;  HEX7[6]  ; Clock_50   ; 7.445 ; 7.445 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; Clock_50 ; -1.464 ; -61.569       ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; Clock_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; Clock_50 ; -1.380 ; -60.380            ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock_50'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.496      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.412 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.444      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.394 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.426      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.359 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.391      ;
; -1.330 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.sec_u                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.357      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.303 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.335      ;
; -1.299 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.lpm_counter0                                                                       ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.326      ;
; -1.298 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.hour_t                                                                             ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.325      ;
; -1.278 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; SM1:inst|fstate.sec_u                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.305      ;
; -1.270 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.sec_t                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.297      ;
; -1.260 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2] ; SM1:inst|fstate.sec_u                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.287      ;
; -1.254 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.min_t                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.281      ;
; -1.251 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.hour_u                                                                             ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.278      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.250 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18] ; Clock_50     ; Clock_50    ; 1.000        ; -0.001     ; 2.281      ;
; -1.247 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.twelve_hours                                                                       ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.274      ;
; -1.247 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; SM1:inst|fstate.lpm_counter0                                                                       ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.274      ;
; -1.246 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0] ; SM1:inst|fstate.min_u                                                                              ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.273      ;
; -1.246 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1] ; SM1:inst|fstate.hour_t                                                                             ; Clock_50     ; Clock_50    ; 1.000        ; -0.005     ; 2.273      ;
; -1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.263      ;
; -1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.263      ;
; -1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10] ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.263      ;
; -1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.263      ;
; -1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.263      ;
; -1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.263      ;
; -1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.263      ;
; -1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.263      ;
; -1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.263      ;
; -1.231 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5] ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]  ; Clock_50     ; Clock_50    ; 1.000        ; 0.000      ; 2.263      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock_50'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; SM1:inst|fstate.twelve_hours                                                                        ; SM1:inst|fstate.twelve_hours                                                                        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.331 ; SM1:inst|fstate.lpm_counter0                                                                        ; SM1:inst|fstate.hour_u                                                                              ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.355 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.361 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.370 ; SM1:inst|fstate.twelve_hours                                                                        ; SM1:inst|fstate.lpm_counter0                                                                        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[0]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[0]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0] ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2] ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; SM1:inst|fstate.lpm_counter0                                                                        ; SM1:inst|fstate.sec_u                                                                               ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.394 ; SM1:inst|fstate.lpm_counter0                                                                        ; SM1:inst|fstate.hour_t                                                                              ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.546      ;
; 0.400 ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3]  ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.552      ;
; 0.401 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.553      ;
; 0.403 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.555      ;
; 0.406 ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3] ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.558      ;
; 0.408 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[2]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[2]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.560      ;
; 0.408 ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0]  ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.560      ;
; 0.410 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.562      ;
; 0.410 ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1] ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.563      ;
; 0.412 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[0]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[0]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.564      ;
; 0.413 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[3]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[3]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[1]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[1]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.565      ;
; 0.416 ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2]  ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1]  ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.568      ;
; 0.447 ; SM1:inst|fstate.Reset_twelve                                                                        ; SM1:inst|fstate.twelve_hours                                                                        ; Clock_50     ; Clock_50    ; 0.000        ; -0.001     ; 0.598      ;
; 0.493 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.499 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.503 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.511 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.516 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.521 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.673      ;
; 0.523 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[0]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.675      ;
; 0.525 ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2] ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.677      ;
; 0.527 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.679      ;
; 0.527 ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.679      ;
; 0.527 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.679      ;
; 0.528 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.680      ;
; 0.534 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.538 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.538 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.541 ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.693      ;
; 0.543 ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3] ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.695      ;
; 0.546 ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[2]        ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[3]        ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0]  ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ; Clock_50     ; Clock_50    ; 0.000        ; 0.000      ; 0.698      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock_50'                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock_50 ; Rise       ; Clock_50                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[20]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[21]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[22]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[23]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[24]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[25]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_opk:auto_generated|safe_q[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter2:inst3|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter3:inst14|lpm_counter:LPM_COUNTER_component|cntr_i3k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Block:inst7|lpm_counter4:inst15|lpm_counter:LPM_COUNTER_component|cntr_72k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_t:inst1|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_50 ; Rise       ; Final:inst16|hour_u:inst|lpm_counter:LPM_COUNTER_component|cntr_l3k:auto_generated|safe_q[3]        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; Clock_50   ; 1.512 ; 1.512 ; Rise       ; Clock_50        ;
;  SW[0]    ; Clock_50   ; 1.512 ; 1.512 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; Clock_50   ; 0.033 ; 0.033 ; Rise       ; Clock_50        ;
;  SW[0]    ; Clock_50   ; 0.033 ; 0.033 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX2[*]   ; Clock_50   ; 4.613 ; 4.613 ; Rise       ; Clock_50        ;
;  HEX2[0]  ; Clock_50   ; 4.397 ; 4.397 ; Rise       ; Clock_50        ;
;  HEX2[1]  ; Clock_50   ; 4.490 ; 4.490 ; Rise       ; Clock_50        ;
;  HEX2[2]  ; Clock_50   ; 4.613 ; 4.613 ; Rise       ; Clock_50        ;
;  HEX2[3]  ; Clock_50   ; 4.284 ; 4.284 ; Rise       ; Clock_50        ;
;  HEX2[4]  ; Clock_50   ; 4.274 ; 4.274 ; Rise       ; Clock_50        ;
;  HEX2[5]  ; Clock_50   ; 4.579 ; 4.579 ; Rise       ; Clock_50        ;
;  HEX2[6]  ; Clock_50   ; 4.595 ; 4.595 ; Rise       ; Clock_50        ;
; HEX3[*]   ; Clock_50   ; 4.205 ; 4.205 ; Rise       ; Clock_50        ;
;  HEX3[0]  ; Clock_50   ; 4.188 ; 4.188 ; Rise       ; Clock_50        ;
;  HEX3[1]  ; Clock_50   ; 4.178 ; 4.178 ; Rise       ; Clock_50        ;
;  HEX3[2]  ; Clock_50   ; 4.195 ; 4.195 ; Rise       ; Clock_50        ;
;  HEX3[3]  ; Clock_50   ; 4.205 ; 4.205 ; Rise       ; Clock_50        ;
;  HEX3[4]  ; Clock_50   ; 4.194 ; 4.194 ; Rise       ; Clock_50        ;
;  HEX3[5]  ; Clock_50   ; 4.046 ; 4.046 ; Rise       ; Clock_50        ;
;  HEX3[6]  ; Clock_50   ; 4.037 ; 4.037 ; Rise       ; Clock_50        ;
; HEX4[*]   ; Clock_50   ; 4.042 ; 4.042 ; Rise       ; Clock_50        ;
;  HEX4[0]  ; Clock_50   ; 3.958 ; 3.958 ; Rise       ; Clock_50        ;
;  HEX4[1]  ; Clock_50   ; 4.042 ; 4.042 ; Rise       ; Clock_50        ;
;  HEX4[2]  ; Clock_50   ; 3.971 ; 3.971 ; Rise       ; Clock_50        ;
;  HEX4[3]  ; Clock_50   ; 3.915 ; 3.915 ; Rise       ; Clock_50        ;
;  HEX4[4]  ; Clock_50   ; 3.933 ; 3.933 ; Rise       ; Clock_50        ;
;  HEX4[5]  ; Clock_50   ; 3.955 ; 3.955 ; Rise       ; Clock_50        ;
;  HEX4[6]  ; Clock_50   ; 3.951 ; 3.951 ; Rise       ; Clock_50        ;
; HEX5[*]   ; Clock_50   ; 4.080 ; 4.080 ; Rise       ; Clock_50        ;
;  HEX5[0]  ; Clock_50   ; 4.080 ; 4.080 ; Rise       ; Clock_50        ;
;  HEX5[1]  ; Clock_50   ; 4.059 ; 4.059 ; Rise       ; Clock_50        ;
;  HEX5[2]  ; Clock_50   ; 4.050 ; 4.050 ; Rise       ; Clock_50        ;
;  HEX5[3]  ; Clock_50   ; 3.965 ; 3.965 ; Rise       ; Clock_50        ;
;  HEX5[4]  ; Clock_50   ; 3.886 ; 3.886 ; Rise       ; Clock_50        ;
;  HEX5[5]  ; Clock_50   ; 4.052 ; 4.052 ; Rise       ; Clock_50        ;
;  HEX5[6]  ; Clock_50   ; 3.936 ; 3.936 ; Rise       ; Clock_50        ;
; HEX6[*]   ; Clock_50   ; 4.241 ; 4.241 ; Rise       ; Clock_50        ;
;  HEX6[0]  ; Clock_50   ; 3.916 ; 3.916 ; Rise       ; Clock_50        ;
;  HEX6[1]  ; Clock_50   ; 3.912 ; 3.912 ; Rise       ; Clock_50        ;
;  HEX6[2]  ; Clock_50   ; 3.950 ; 3.950 ; Rise       ; Clock_50        ;
;  HEX6[3]  ; Clock_50   ; 4.196 ; 4.196 ; Rise       ; Clock_50        ;
;  HEX6[4]  ; Clock_50   ; 4.241 ; 4.241 ; Rise       ; Clock_50        ;
;  HEX6[5]  ; Clock_50   ; 4.180 ; 4.180 ; Rise       ; Clock_50        ;
;  HEX6[6]  ; Clock_50   ; 4.181 ; 4.181 ; Rise       ; Clock_50        ;
; HEX7[*]   ; Clock_50   ; 4.337 ; 4.337 ; Rise       ; Clock_50        ;
;  HEX7[0]  ; Clock_50   ; 4.263 ; 4.263 ; Rise       ; Clock_50        ;
;  HEX7[1]  ; Clock_50   ; 4.256 ; 4.256 ; Rise       ; Clock_50        ;
;  HEX7[2]  ; Clock_50   ; 4.254 ; 4.254 ; Rise       ; Clock_50        ;
;  HEX7[3]  ; Clock_50   ; 4.147 ; 4.147 ; Rise       ; Clock_50        ;
;  HEX7[4]  ; Clock_50   ; 4.140 ; 4.140 ; Rise       ; Clock_50        ;
;  HEX7[5]  ; Clock_50   ; 4.264 ; 4.264 ; Rise       ; Clock_50        ;
;  HEX7[6]  ; Clock_50   ; 4.337 ; 4.337 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX2[*]   ; Clock_50   ; 4.159 ; 4.159 ; Rise       ; Clock_50        ;
;  HEX2[0]  ; Clock_50   ; 4.280 ; 4.280 ; Rise       ; Clock_50        ;
;  HEX2[1]  ; Clock_50   ; 4.374 ; 4.374 ; Rise       ; Clock_50        ;
;  HEX2[2]  ; Clock_50   ; 4.490 ; 4.490 ; Rise       ; Clock_50        ;
;  HEX2[3]  ; Clock_50   ; 4.170 ; 4.170 ; Rise       ; Clock_50        ;
;  HEX2[4]  ; Clock_50   ; 4.159 ; 4.159 ; Rise       ; Clock_50        ;
;  HEX2[5]  ; Clock_50   ; 4.462 ; 4.462 ; Rise       ; Clock_50        ;
;  HEX2[6]  ; Clock_50   ; 4.479 ; 4.479 ; Rise       ; Clock_50        ;
; HEX3[*]   ; Clock_50   ; 3.904 ; 3.904 ; Rise       ; Clock_50        ;
;  HEX3[0]  ; Clock_50   ; 4.062 ; 4.062 ; Rise       ; Clock_50        ;
;  HEX3[1]  ; Clock_50   ; 4.052 ; 4.052 ; Rise       ; Clock_50        ;
;  HEX3[2]  ; Clock_50   ; 4.064 ; 4.064 ; Rise       ; Clock_50        ;
;  HEX3[3]  ; Clock_50   ; 4.068 ; 4.068 ; Rise       ; Clock_50        ;
;  HEX3[4]  ; Clock_50   ; 4.068 ; 4.068 ; Rise       ; Clock_50        ;
;  HEX3[5]  ; Clock_50   ; 3.920 ; 3.920 ; Rise       ; Clock_50        ;
;  HEX3[6]  ; Clock_50   ; 3.904 ; 3.904 ; Rise       ; Clock_50        ;
; HEX4[*]   ; Clock_50   ; 3.809 ; 3.809 ; Rise       ; Clock_50        ;
;  HEX4[0]  ; Clock_50   ; 3.821 ; 3.821 ; Rise       ; Clock_50        ;
;  HEX4[1]  ; Clock_50   ; 3.905 ; 3.905 ; Rise       ; Clock_50        ;
;  HEX4[2]  ; Clock_50   ; 3.827 ; 3.827 ; Rise       ; Clock_50        ;
;  HEX4[3]  ; Clock_50   ; 3.809 ; 3.809 ; Rise       ; Clock_50        ;
;  HEX4[4]  ; Clock_50   ; 3.826 ; 3.826 ; Rise       ; Clock_50        ;
;  HEX4[5]  ; Clock_50   ; 3.818 ; 3.818 ; Rise       ; Clock_50        ;
;  HEX4[6]  ; Clock_50   ; 3.814 ; 3.814 ; Rise       ; Clock_50        ;
; HEX5[*]   ; Clock_50   ; 3.744 ; 3.744 ; Rise       ; Clock_50        ;
;  HEX5[0]  ; Clock_50   ; 3.901 ; 3.901 ; Rise       ; Clock_50        ;
;  HEX5[1]  ; Clock_50   ; 3.880 ; 3.880 ; Rise       ; Clock_50        ;
;  HEX5[2]  ; Clock_50   ; 3.871 ; 3.871 ; Rise       ; Clock_50        ;
;  HEX5[3]  ; Clock_50   ; 3.844 ; 3.844 ; Rise       ; Clock_50        ;
;  HEX5[4]  ; Clock_50   ; 3.744 ; 3.744 ; Rise       ; Clock_50        ;
;  HEX5[5]  ; Clock_50   ; 3.872 ; 3.872 ; Rise       ; Clock_50        ;
;  HEX5[6]  ; Clock_50   ; 3.750 ; 3.750 ; Rise       ; Clock_50        ;
; HEX6[*]   ; Clock_50   ; 3.778 ; 3.778 ; Rise       ; Clock_50        ;
;  HEX6[0]  ; Clock_50   ; 3.782 ; 3.782 ; Rise       ; Clock_50        ;
;  HEX6[1]  ; Clock_50   ; 3.778 ; 3.778 ; Rise       ; Clock_50        ;
;  HEX6[2]  ; Clock_50   ; 3.818 ; 3.818 ; Rise       ; Clock_50        ;
;  HEX6[3]  ; Clock_50   ; 4.069 ; 4.069 ; Rise       ; Clock_50        ;
;  HEX6[4]  ; Clock_50   ; 4.120 ; 4.120 ; Rise       ; Clock_50        ;
;  HEX6[5]  ; Clock_50   ; 4.040 ; 4.040 ; Rise       ; Clock_50        ;
;  HEX6[6]  ; Clock_50   ; 4.041 ; 4.041 ; Rise       ; Clock_50        ;
; HEX7[*]   ; Clock_50   ; 4.016 ; 4.016 ; Rise       ; Clock_50        ;
;  HEX7[0]  ; Clock_50   ; 4.056 ; 4.056 ; Rise       ; Clock_50        ;
;  HEX7[1]  ; Clock_50   ; 4.049 ; 4.049 ; Rise       ; Clock_50        ;
;  HEX7[2]  ; Clock_50   ; 4.039 ; 4.039 ; Rise       ; Clock_50        ;
;  HEX7[3]  ; Clock_50   ; 4.024 ; 4.024 ; Rise       ; Clock_50        ;
;  HEX7[4]  ; Clock_50   ; 4.016 ; 4.016 ; Rise       ; Clock_50        ;
;  HEX7[5]  ; Clock_50   ; 4.057 ; 4.057 ; Rise       ; Clock_50        ;
;  HEX7[6]  ; Clock_50   ; 4.128 ; 4.128 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.181   ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  Clock_50        ; -4.181   ; 0.215 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -193.514 ; 0.0   ; 0.0      ; 0.0     ; -60.38              ;
;  Clock_50        ; -193.514 ; 0.000 ; N/A      ; N/A     ; -60.380             ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; Clock_50   ; 3.601 ; 3.601 ; Rise       ; Clock_50        ;
;  SW[0]    ; Clock_50   ; 3.601 ; 3.601 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; Clock_50   ; 0.033 ; 0.033 ; Rise       ; Clock_50        ;
;  SW[0]    ; Clock_50   ; 0.033 ; 0.033 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX2[*]   ; Clock_50   ; 8.654 ; 8.654 ; Rise       ; Clock_50        ;
;  HEX2[0]  ; Clock_50   ; 8.091 ; 8.091 ; Rise       ; Clock_50        ;
;  HEX2[1]  ; Clock_50   ; 8.375 ; 8.375 ; Rise       ; Clock_50        ;
;  HEX2[2]  ; Clock_50   ; 8.654 ; 8.654 ; Rise       ; Clock_50        ;
;  HEX2[3]  ; Clock_50   ; 7.768 ; 7.768 ; Rise       ; Clock_50        ;
;  HEX2[4]  ; Clock_50   ; 7.770 ; 7.770 ; Rise       ; Clock_50        ;
;  HEX2[5]  ; Clock_50   ; 8.614 ; 8.614 ; Rise       ; Clock_50        ;
;  HEX2[6]  ; Clock_50   ; 8.614 ; 8.614 ; Rise       ; Clock_50        ;
; HEX3[*]   ; Clock_50   ; 7.683 ; 7.683 ; Rise       ; Clock_50        ;
;  HEX3[0]  ; Clock_50   ; 7.673 ; 7.673 ; Rise       ; Clock_50        ;
;  HEX3[1]  ; Clock_50   ; 7.656 ; 7.656 ; Rise       ; Clock_50        ;
;  HEX3[2]  ; Clock_50   ; 7.680 ; 7.680 ; Rise       ; Clock_50        ;
;  HEX3[3]  ; Clock_50   ; 7.683 ; 7.683 ; Rise       ; Clock_50        ;
;  HEX3[4]  ; Clock_50   ; 7.680 ; 7.680 ; Rise       ; Clock_50        ;
;  HEX3[5]  ; Clock_50   ; 7.353 ; 7.353 ; Rise       ; Clock_50        ;
;  HEX3[6]  ; Clock_50   ; 7.326 ; 7.326 ; Rise       ; Clock_50        ;
; HEX4[*]   ; Clock_50   ; 7.350 ; 7.350 ; Rise       ; Clock_50        ;
;  HEX4[0]  ; Clock_50   ; 7.179 ; 7.179 ; Rise       ; Clock_50        ;
;  HEX4[1]  ; Clock_50   ; 7.350 ; 7.350 ; Rise       ; Clock_50        ;
;  HEX4[2]  ; Clock_50   ; 7.189 ; 7.189 ; Rise       ; Clock_50        ;
;  HEX4[3]  ; Clock_50   ; 7.113 ; 7.113 ; Rise       ; Clock_50        ;
;  HEX4[4]  ; Clock_50   ; 7.128 ; 7.128 ; Rise       ; Clock_50        ;
;  HEX4[5]  ; Clock_50   ; 7.177 ; 7.177 ; Rise       ; Clock_50        ;
;  HEX4[6]  ; Clock_50   ; 7.139 ; 7.139 ; Rise       ; Clock_50        ;
; HEX5[*]   ; Clock_50   ; 7.457 ; 7.457 ; Rise       ; Clock_50        ;
;  HEX5[0]  ; Clock_50   ; 7.457 ; 7.457 ; Rise       ; Clock_50        ;
;  HEX5[1]  ; Clock_50   ; 7.451 ; 7.451 ; Rise       ; Clock_50        ;
;  HEX5[2]  ; Clock_50   ; 7.403 ; 7.403 ; Rise       ; Clock_50        ;
;  HEX5[3]  ; Clock_50   ; 7.206 ; 7.206 ; Rise       ; Clock_50        ;
;  HEX5[4]  ; Clock_50   ; 7.054 ; 7.054 ; Rise       ; Clock_50        ;
;  HEX5[5]  ; Clock_50   ; 7.437 ; 7.437 ; Rise       ; Clock_50        ;
;  HEX5[6]  ; Clock_50   ; 7.158 ; 7.158 ; Rise       ; Clock_50        ;
; HEX6[*]   ; Clock_50   ; 7.713 ; 7.713 ; Rise       ; Clock_50        ;
;  HEX6[0]  ; Clock_50   ; 7.088 ; 7.088 ; Rise       ; Clock_50        ;
;  HEX6[1]  ; Clock_50   ; 7.081 ; 7.081 ; Rise       ; Clock_50        ;
;  HEX6[2]  ; Clock_50   ; 7.161 ; 7.161 ; Rise       ; Clock_50        ;
;  HEX6[3]  ; Clock_50   ; 7.600 ; 7.600 ; Rise       ; Clock_50        ;
;  HEX6[4]  ; Clock_50   ; 7.713 ; 7.713 ; Rise       ; Clock_50        ;
;  HEX6[5]  ; Clock_50   ; 7.595 ; 7.595 ; Rise       ; Clock_50        ;
;  HEX6[6]  ; Clock_50   ; 7.596 ; 7.596 ; Rise       ; Clock_50        ;
; HEX7[*]   ; Clock_50   ; 7.909 ; 7.909 ; Rise       ; Clock_50        ;
;  HEX7[0]  ; Clock_50   ; 7.771 ; 7.771 ; Rise       ; Clock_50        ;
;  HEX7[1]  ; Clock_50   ; 7.757 ; 7.757 ; Rise       ; Clock_50        ;
;  HEX7[2]  ; Clock_50   ; 7.776 ; 7.776 ; Rise       ; Clock_50        ;
;  HEX7[3]  ; Clock_50   ; 7.534 ; 7.534 ; Rise       ; Clock_50        ;
;  HEX7[4]  ; Clock_50   ; 7.514 ; 7.514 ; Rise       ; Clock_50        ;
;  HEX7[5]  ; Clock_50   ; 7.773 ; 7.773 ; Rise       ; Clock_50        ;
;  HEX7[6]  ; Clock_50   ; 7.909 ; 7.909 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX2[*]   ; Clock_50   ; 4.159 ; 4.159 ; Rise       ; Clock_50        ;
;  HEX2[0]  ; Clock_50   ; 4.280 ; 4.280 ; Rise       ; Clock_50        ;
;  HEX2[1]  ; Clock_50   ; 4.374 ; 4.374 ; Rise       ; Clock_50        ;
;  HEX2[2]  ; Clock_50   ; 4.490 ; 4.490 ; Rise       ; Clock_50        ;
;  HEX2[3]  ; Clock_50   ; 4.170 ; 4.170 ; Rise       ; Clock_50        ;
;  HEX2[4]  ; Clock_50   ; 4.159 ; 4.159 ; Rise       ; Clock_50        ;
;  HEX2[5]  ; Clock_50   ; 4.462 ; 4.462 ; Rise       ; Clock_50        ;
;  HEX2[6]  ; Clock_50   ; 4.479 ; 4.479 ; Rise       ; Clock_50        ;
; HEX3[*]   ; Clock_50   ; 3.904 ; 3.904 ; Rise       ; Clock_50        ;
;  HEX3[0]  ; Clock_50   ; 4.062 ; 4.062 ; Rise       ; Clock_50        ;
;  HEX3[1]  ; Clock_50   ; 4.052 ; 4.052 ; Rise       ; Clock_50        ;
;  HEX3[2]  ; Clock_50   ; 4.064 ; 4.064 ; Rise       ; Clock_50        ;
;  HEX3[3]  ; Clock_50   ; 4.068 ; 4.068 ; Rise       ; Clock_50        ;
;  HEX3[4]  ; Clock_50   ; 4.068 ; 4.068 ; Rise       ; Clock_50        ;
;  HEX3[5]  ; Clock_50   ; 3.920 ; 3.920 ; Rise       ; Clock_50        ;
;  HEX3[6]  ; Clock_50   ; 3.904 ; 3.904 ; Rise       ; Clock_50        ;
; HEX4[*]   ; Clock_50   ; 3.809 ; 3.809 ; Rise       ; Clock_50        ;
;  HEX4[0]  ; Clock_50   ; 3.821 ; 3.821 ; Rise       ; Clock_50        ;
;  HEX4[1]  ; Clock_50   ; 3.905 ; 3.905 ; Rise       ; Clock_50        ;
;  HEX4[2]  ; Clock_50   ; 3.827 ; 3.827 ; Rise       ; Clock_50        ;
;  HEX4[3]  ; Clock_50   ; 3.809 ; 3.809 ; Rise       ; Clock_50        ;
;  HEX4[4]  ; Clock_50   ; 3.826 ; 3.826 ; Rise       ; Clock_50        ;
;  HEX4[5]  ; Clock_50   ; 3.818 ; 3.818 ; Rise       ; Clock_50        ;
;  HEX4[6]  ; Clock_50   ; 3.814 ; 3.814 ; Rise       ; Clock_50        ;
; HEX5[*]   ; Clock_50   ; 3.744 ; 3.744 ; Rise       ; Clock_50        ;
;  HEX5[0]  ; Clock_50   ; 3.901 ; 3.901 ; Rise       ; Clock_50        ;
;  HEX5[1]  ; Clock_50   ; 3.880 ; 3.880 ; Rise       ; Clock_50        ;
;  HEX5[2]  ; Clock_50   ; 3.871 ; 3.871 ; Rise       ; Clock_50        ;
;  HEX5[3]  ; Clock_50   ; 3.844 ; 3.844 ; Rise       ; Clock_50        ;
;  HEX5[4]  ; Clock_50   ; 3.744 ; 3.744 ; Rise       ; Clock_50        ;
;  HEX5[5]  ; Clock_50   ; 3.872 ; 3.872 ; Rise       ; Clock_50        ;
;  HEX5[6]  ; Clock_50   ; 3.750 ; 3.750 ; Rise       ; Clock_50        ;
; HEX6[*]   ; Clock_50   ; 3.778 ; 3.778 ; Rise       ; Clock_50        ;
;  HEX6[0]  ; Clock_50   ; 3.782 ; 3.782 ; Rise       ; Clock_50        ;
;  HEX6[1]  ; Clock_50   ; 3.778 ; 3.778 ; Rise       ; Clock_50        ;
;  HEX6[2]  ; Clock_50   ; 3.818 ; 3.818 ; Rise       ; Clock_50        ;
;  HEX6[3]  ; Clock_50   ; 4.069 ; 4.069 ; Rise       ; Clock_50        ;
;  HEX6[4]  ; Clock_50   ; 4.120 ; 4.120 ; Rise       ; Clock_50        ;
;  HEX6[5]  ; Clock_50   ; 4.040 ; 4.040 ; Rise       ; Clock_50        ;
;  HEX6[6]  ; Clock_50   ; 4.041 ; 4.041 ; Rise       ; Clock_50        ;
; HEX7[*]   ; Clock_50   ; 4.016 ; 4.016 ; Rise       ; Clock_50        ;
;  HEX7[0]  ; Clock_50   ; 4.056 ; 4.056 ; Rise       ; Clock_50        ;
;  HEX7[1]  ; Clock_50   ; 4.049 ; 4.049 ; Rise       ; Clock_50        ;
;  HEX7[2]  ; Clock_50   ; 4.039 ; 4.039 ; Rise       ; Clock_50        ;
;  HEX7[3]  ; Clock_50   ; 4.024 ; 4.024 ; Rise       ; Clock_50        ;
;  HEX7[4]  ; Clock_50   ; 4.016 ; 4.016 ; Rise       ; Clock_50        ;
;  HEX7[5]  ; Clock_50   ; 4.057 ; 4.057 ; Rise       ; Clock_50        ;
;  HEX7[6]  ; Clock_50   ; 4.128 ; 4.128 ; Rise       ; Clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock_50   ; Clock_50 ; 2913     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock_50   ; Clock_50 ; 2913     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 59    ; 59   ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 156   ; 156  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed May 04 13:39:04 2016
Info: Command: quartus_sta Final -c Final
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock_50 Clock_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.181      -193.514 Clock_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 Clock_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -60.380 Clock_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.464       -61.569 Clock_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 Clock_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -60.380 Clock_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 306 megabytes
    Info: Processing ended: Wed May 04 13:39:05 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


