#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Nov 10 11:58:07 2025
# Process ID         : 13591
# Current directory  : /home/lstud/Documents/temp/luizvhdl
# Command line       : vivado .
# Log file           : /home/lstud/Documents/temp/luizvhdl/vivado.log
# Journal file       : /home/lstud/Documents/temp/luizvhdl/vivado.jou
# Running On         : AP120060
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-14500T
# CPU Frequency      : 4373.773 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 33323 MB
# Swap memory        : 4294 MB
# Total Virtual      : 37618 MB
# Available Virtual  : 34544 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.2 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/nexys-a7-100t/D.0/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.2 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/nexys-a7-50t/D.0/1.2/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/new/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
open_project /home/lstud/Documents/temp/luizvhdl/registerfile/registerfile.xpr
INFO: [Project 1-313] Project file moved from '/media/lstud/028D-0631/luizvhdl/registerfile' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/lstud/Documents/temp/luizvhdl/registerfile/registerfile.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ifx_regfile_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lstud/Documents/temp/luizvhdl/registerfile/registerfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ifx_regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lstud/Documents/temp/luizvhdl/registerfile/registerfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ifx_regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstud/Documents/temp/luizvhdl/src/ifx_regfile_e.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ifx_regfile_e'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstud/Documents/temp/luizvhdl/src/ifx_regfile_a.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstud/Documents/temp/luizvhdl/tb/ifx_regfile_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ifx_regfile_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lstud/Documents/temp/luizvhdl/registerfile/registerfile.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ifx_regfile_tb_behav xil_defaultlib.ifx_regfile_tb -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ifx_regfile_tb_behav xil_defaultlib.ifx_regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.ifx_regfile_e [ifx_regfile_e_default]
Compiling architecture tb of entity xil_defaultlib.ifx_regfile_tb
Built simulation snapshot ifx_regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lstud/Documents/temp/luizvhdl/registerfile/registerfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ifx_regfile_tb_behav -key {Behavioral:sim_1:Functional:ifx_regfile_tb} -tclbatch {ifx_regfile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ifx_regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ifx_regfile_tb completed successfully
Time: 86 ns  Iteration: 0  Process: /ifx_regfile_tb/stimulus  File: /home/lstud/Documents/temp/luizvhdl/tb/ifx_regfile_tb.vhdl
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ifx_regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 10 12:27:31 2025...
