// Seed: 4073165459
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
  wire id_2;
  assign id_1 = {1{1}};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_5;
  id_7 :
  assert property (@(posedge id_4) id_7)
  else id_2 <= id_5;
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
