Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Dec  8 16:19:04 2023
| Host         : CEAT-ENDV350-05 running 64-bit major release  (build 9200)
| Command      : report_timing -file synth_report_timing_0.rpt -rpx synth_report_timing_0.rpx
| Design       : top_demo
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 test/hdmi/cx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test/DataIn_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.445ns  (logic 1.765ns (16.898%)  route 8.680ns (83.102%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  test/hdmi/cx_reg[5]/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  test/hdmi/cx_reg[5]/Q
                         net (fo=69, unplaced)        1.055     1.533    test/hdmi/cx[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.828 f  test/hdmi/DataIn[23]_i_116/O
                         net (fo=2, unplaced)         0.676     2.504    test/hdmi/DataIn[23]_i_116_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.628 f  test/hdmi/DataIn[23]_i_756/O
                         net (fo=40, unplaced)        0.496     3.124    test/hdmi/DataIn[23]_i_756_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.248 f  test/hdmi/DataIn[23]_i_1531/O
                         net (fo=25, unplaced)        1.176     4.424    test/hdmi/DataIn1850_out
                         LUT6 (Prop_lut6_I1_O)        0.124     4.548 f  test/hdmi/DataIn[23]_i_1470/O
                         net (fo=1, unplaced)         0.964     5.512    test/hdmi/DataIn[23]_i_1470_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.636 f  test/hdmi/DataIn[23]_i_949/O
                         net (fo=24, unplaced)        1.175     6.811    test/hdmi/DataIn[23]_i_949_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.935 f  test/hdmi/DataIn[23]_i_333/O
                         net (fo=47, unplaced)        0.983     7.918    test/hdmi/DataIn[23]_i_333_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     8.042 f  test/hdmi/DataIn[23]_i_72/O
                         net (fo=46, unplaced)        1.044     9.086    test/hdmi/DataIn[23]_i_72_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  test/hdmi/DataIn[0]_i_3/O
                         net (fo=1, unplaced)         1.111    10.321    test/hdmi/DataIn[0]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.445 r  test/hdmi/DataIn[0]_i_1/O
                         net (fo=1, unplaced)         0.000    10.445    test/hdmi_n_22
                         FDRE                                         r  test/DataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------




