INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Downloads/Configurable_Pulse_generator/Configurable_Pulse_generator.srcs/sources_1/new/conf_pulse_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conf_pulse_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Downloads/Configurable_Pulse_generator/Configurable_Pulse_generator.srcs/sources_1/new/cpg_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpg_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Downloads/Configurable_Pulse_generator/Configurable_Pulse_generator.srcs/sources_1/new/dff_12bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_12bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Downloads/Configurable_Pulse_generator/Configurable_Pulse_generator.srcs/sources_1/new/dff_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Downloads/Configurable_Pulse_generator/Configurable_Pulse_generator.srcs/sources_1/new/high_time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Downloads/Configurable_Pulse_generator/Configurable_Pulse_generator.srcs/sources_1/new/up_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
WARNING: [VRFC 10-3676] redeclaration of ansi port 'count_out' is not allowed [C:/Users/hp/Downloads/Configurable_Pulse_generator/Configurable_Pulse_generator.srcs/sources_1/new/up_counter.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Downloads/Configurable_Pulse_generator/Configurable_Pulse_generator.srcs/sources_1/new/conf_pulse_generator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conf_pulse_generator_tb
