--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 598760607312 paths analyzed, 7347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  40.200ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_remainder_17 (SLICE_X38Y52.F1), 6619814569 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_5_1 (FF)
  Destination:          cpu0_ialu_div_remainder_17 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.098ns (Levels of Logic = 78)
  Clock Path Skew:      -0.102ns (0.550 - 0.652)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_5_1 to cpu0_ialu_div_remainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.YQ      Tcko                  0.676   cpu0_idecode_AluOP1_5_1
                                                       cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.G2       net (fanout=4)        0.968   cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.COUT     Topcyg                1.178   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<5>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.Y        Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X10Y74.G1      net (fanout=1)        0.708   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X10Y74.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X10Y74.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X10Y74.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X10Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X10Y75.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X40Y58.F2      net (fanout=5)        2.916   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X40Y58.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X46Y52.G4      net (fanout=65)       2.994   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X46Y52.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_11_mux0001
                                                       cpu0_ialu_div_tremainder_10_mux00001
    SLICE_X45Y58.BY      net (fanout=5)        1.542   cpu0_ialu_div_tremainder_10_mux0000
    SLICE_X45Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y52.F3      net (fanout=92)       1.895   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_4_mux0001
                                                       cpu0_ialu_div_tremainder_4_mux00011
    SLICE_X44Y57.BY      net (fanout=5)        1.601   cpu0_ialu_div_tremainder_4_mux0001
    SLICE_X44Y57.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X43Y55.G4      net (fanout=93)       2.534   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X43Y55.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X43Y58.BY      net (fanout=4)        1.143   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X43Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X38Y52.F1      net (fanout=63)       3.162   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X38Y52.CLK     Tfck                  0.802   cpu0_ialu_div_remainder<17>
                                                       cpu0_ialu_div_remainder_mux0000<17>1
                                                       cpu0_ialu_div_remainder_17
    -------------------------------------------------  ---------------------------
    Total                                     40.098ns (20.635ns logic, 19.463ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_4_1 (FF)
  Destination:          cpu0_ialu_div_remainder_17 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.057ns (Levels of Logic = 78)
  Clock Path Skew:      -0.094ns (0.550 - 0.644)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_4_1 to cpu0_ialu_div_remainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.YQ       Tcko                  0.676   cpu0_idecode_AluOP1_4_1
                                                       cpu0_idecode_AluOP1_4_1
    SLICE_X9Y66.F3       net (fanout=4)        0.910   cpu0_idecode_AluOP1_4_1
    SLICE_X9Y66.COUT     Topcyf                1.195   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<4>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.Y        Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X10Y74.G1      net (fanout=1)        0.708   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X10Y74.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X10Y74.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X10Y74.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X10Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X10Y75.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X40Y58.F2      net (fanout=5)        2.916   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X40Y58.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X46Y52.G4      net (fanout=65)       2.994   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X46Y52.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_11_mux0001
                                                       cpu0_ialu_div_tremainder_10_mux00001
    SLICE_X45Y58.BY      net (fanout=5)        1.542   cpu0_ialu_div_tremainder_10_mux0000
    SLICE_X45Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y52.F3      net (fanout=92)       1.895   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_4_mux0001
                                                       cpu0_ialu_div_tremainder_4_mux00011
    SLICE_X44Y57.BY      net (fanout=5)        1.601   cpu0_ialu_div_tremainder_4_mux0001
    SLICE_X44Y57.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X43Y55.G4      net (fanout=93)       2.534   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X43Y55.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X43Y58.BY      net (fanout=4)        1.143   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X43Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X38Y52.F1      net (fanout=63)       3.162   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X38Y52.CLK     Tfck                  0.802   cpu0_ialu_div_remainder<17>
                                                       cpu0_ialu_div_remainder_mux0000<17>1
                                                       cpu0_ialu_div_remainder_17
    -------------------------------------------------  ---------------------------
    Total                                     40.057ns (20.652ns logic, 19.405ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_5_1 (FF)
  Destination:          cpu0_ialu_div_remainder_17 (FF)
  Requirement:          62.500ns
  Data Path Delay:      39.998ns (Levels of Logic = 83)
  Clock Path Skew:      -0.102ns (0.550 - 0.652)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_5_1 to cpu0_ialu_div_remainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.YQ      Tcko                  0.676   cpu0_idecode_AluOP1_5_1
                                                       cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.G2       net (fanout=4)        0.968   cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.COUT     Topcyg                1.178   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<5>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.Y        Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X10Y74.G1      net (fanout=1)        0.708   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X10Y74.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X10Y74.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X10Y74.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X10Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X10Y75.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X40Y58.F2      net (fanout=5)        2.916   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X40Y58.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X47Y52.G1      net (fanout=65)       3.074   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X47Y52.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X45Y53.BY      net (fanout=5)        0.771   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X45Y53.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X45Y54.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X45Y55.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X45Y56.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X45Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X45Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y52.F3      net (fanout=92)       1.895   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_4_mux0001
                                                       cpu0_ialu_div_tremainder_4_mux00011
    SLICE_X44Y57.BY      net (fanout=5)        1.601   cpu0_ialu_div_tremainder_4_mux0001
    SLICE_X44Y57.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X43Y55.G4      net (fanout=93)       2.534   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X43Y55.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X43Y58.BY      net (fanout=4)        1.143   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X43Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X38Y52.F1      net (fanout=63)       3.162   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X38Y52.CLK     Tfck                  0.802   cpu0_ialu_div_remainder<17>
                                                       cpu0_ialu_div_remainder_mux0000<17>1
                                                       cpu0_ialu_div_remainder_17
    -------------------------------------------------  ---------------------------
    Total                                     39.998ns (21.226ns logic, 18.772ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_remainder_8 (SLICE_X36Y56.G2), 6619814569 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_5_1 (FF)
  Destination:          cpu0_ialu_div_remainder_8 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.052ns (Levels of Logic = 78)
  Clock Path Skew:      -0.111ns (0.541 - 0.652)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_5_1 to cpu0_ialu_div_remainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.YQ      Tcko                  0.676   cpu0_idecode_AluOP1_5_1
                                                       cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.G2       net (fanout=4)        0.968   cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.COUT     Topcyg                1.178   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<5>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.Y        Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X10Y74.G1      net (fanout=1)        0.708   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X10Y74.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X10Y74.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X10Y74.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X10Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X10Y75.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X40Y58.F2      net (fanout=5)        2.916   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X40Y58.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X46Y52.G4      net (fanout=65)       2.994   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X46Y52.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_11_mux0001
                                                       cpu0_ialu_div_tremainder_10_mux00001
    SLICE_X45Y58.BY      net (fanout=5)        1.542   cpu0_ialu_div_tremainder_10_mux0000
    SLICE_X45Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y52.F3      net (fanout=92)       1.895   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_4_mux0001
                                                       cpu0_ialu_div_tremainder_4_mux00011
    SLICE_X44Y57.BY      net (fanout=5)        1.601   cpu0_ialu_div_tremainder_4_mux0001
    SLICE_X44Y57.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X43Y55.G4      net (fanout=93)       2.534   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X43Y55.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X43Y58.BY      net (fanout=4)        1.143   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X43Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X36Y56.G2      net (fanout=63)       3.101   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X36Y56.CLK     Tgck                  0.817   cpu0_ialu_div_remainder<9>
                                                       cpu0_ialu_div_remainder_mux0000<8>1
                                                       cpu0_ialu_div_remainder_8
    -------------------------------------------------  ---------------------------
    Total                                     40.052ns (20.650ns logic, 19.402ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_4_1 (FF)
  Destination:          cpu0_ialu_div_remainder_8 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.011ns (Levels of Logic = 78)
  Clock Path Skew:      -0.103ns (0.541 - 0.644)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_4_1 to cpu0_ialu_div_remainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.YQ       Tcko                  0.676   cpu0_idecode_AluOP1_4_1
                                                       cpu0_idecode_AluOP1_4_1
    SLICE_X9Y66.F3       net (fanout=4)        0.910   cpu0_idecode_AluOP1_4_1
    SLICE_X9Y66.COUT     Topcyf                1.195   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<4>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.Y        Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X10Y74.G1      net (fanout=1)        0.708   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X10Y74.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X10Y74.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X10Y74.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X10Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X10Y75.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X40Y58.F2      net (fanout=5)        2.916   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X40Y58.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X46Y52.G4      net (fanout=65)       2.994   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X46Y52.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_11_mux0001
                                                       cpu0_ialu_div_tremainder_10_mux00001
    SLICE_X45Y58.BY      net (fanout=5)        1.542   cpu0_ialu_div_tremainder_10_mux0000
    SLICE_X45Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y52.F3      net (fanout=92)       1.895   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_4_mux0001
                                                       cpu0_ialu_div_tremainder_4_mux00011
    SLICE_X44Y57.BY      net (fanout=5)        1.601   cpu0_ialu_div_tremainder_4_mux0001
    SLICE_X44Y57.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X43Y55.G4      net (fanout=93)       2.534   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X43Y55.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X43Y58.BY      net (fanout=4)        1.143   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X43Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X36Y56.G2      net (fanout=63)       3.101   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X36Y56.CLK     Tgck                  0.817   cpu0_ialu_div_remainder<9>
                                                       cpu0_ialu_div_remainder_mux0000<8>1
                                                       cpu0_ialu_div_remainder_8
    -------------------------------------------------  ---------------------------
    Total                                     40.011ns (20.667ns logic, 19.344ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_5_1 (FF)
  Destination:          cpu0_ialu_div_remainder_8 (FF)
  Requirement:          62.500ns
  Data Path Delay:      39.952ns (Levels of Logic = 83)
  Clock Path Skew:      -0.111ns (0.541 - 0.652)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_5_1 to cpu0_ialu_div_remainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.YQ      Tcko                  0.676   cpu0_idecode_AluOP1_5_1
                                                       cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.G2       net (fanout=4)        0.968   cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.COUT     Topcyg                1.178   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<5>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.Y        Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X10Y74.G1      net (fanout=1)        0.708   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X10Y74.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X10Y74.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X10Y74.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X10Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X10Y75.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X40Y58.F2      net (fanout=5)        2.916   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X40Y58.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X47Y52.G1      net (fanout=65)       3.074   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X47Y52.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X45Y53.BY      net (fanout=5)        0.771   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X45Y53.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X45Y54.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X45Y55.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X45Y56.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X45Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X45Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y52.F3      net (fanout=92)       1.895   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_4_mux0001
                                                       cpu0_ialu_div_tremainder_4_mux00011
    SLICE_X44Y57.BY      net (fanout=5)        1.601   cpu0_ialu_div_tremainder_4_mux0001
    SLICE_X44Y57.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X43Y55.G4      net (fanout=93)       2.534   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X43Y55.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X43Y58.BY      net (fanout=4)        1.143   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X43Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X36Y56.G2      net (fanout=63)       3.101   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X36Y56.CLK     Tgck                  0.817   cpu0_ialu_div_remainder<9>
                                                       cpu0_ialu_div_remainder_mux0000<8>1
                                                       cpu0_ialu_div_remainder_8
    -------------------------------------------------  ---------------------------
    Total                                     39.952ns (21.241ns logic, 18.711ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tremainder_5 (SLICE_X40Y53.F1), 6619814569 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_5_1 (FF)
  Destination:          cpu0_ialu_div_tremainder_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.068ns (Levels of Logic = 78)
  Clock Path Skew:      -0.090ns (0.562 - 0.652)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_5_1 to cpu0_ialu_div_tremainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.YQ      Tcko                  0.676   cpu0_idecode_AluOP1_5_1
                                                       cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.G2       net (fanout=4)        0.968   cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.COUT     Topcyg                1.178   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<5>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.Y        Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X10Y74.G1      net (fanout=1)        0.708   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X10Y74.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X10Y74.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X10Y74.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X10Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X10Y75.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X40Y58.F2      net (fanout=5)        2.916   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X40Y58.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X46Y52.G4      net (fanout=65)       2.994   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X46Y52.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_11_mux0001
                                                       cpu0_ialu_div_tremainder_10_mux00001
    SLICE_X45Y58.BY      net (fanout=5)        1.542   cpu0_ialu_div_tremainder_10_mux0000
    SLICE_X45Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y52.F3      net (fanout=92)       1.895   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_4_mux0001
                                                       cpu0_ialu_div_tremainder_4_mux00011
    SLICE_X44Y57.BY      net (fanout=5)        1.601   cpu0_ialu_div_tremainder_4_mux0001
    SLICE_X44Y57.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X43Y55.G4      net (fanout=93)       2.534   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X43Y55.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X43Y58.BY      net (fanout=4)        1.143   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X43Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X40Y53.F1      net (fanout=63)       3.132   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X40Y53.CLK     Tfck                  0.802   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_5_mux00041
                                                       cpu0_ialu_div_tremainder_5
    -------------------------------------------------  ---------------------------
    Total                                     40.068ns (20.635ns logic, 19.433ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_4_1 (FF)
  Destination:          cpu0_ialu_div_tremainder_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.027ns (Levels of Logic = 78)
  Clock Path Skew:      -0.082ns (0.562 - 0.644)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_4_1 to cpu0_ialu_div_tremainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.YQ       Tcko                  0.676   cpu0_idecode_AluOP1_4_1
                                                       cpu0_idecode_AluOP1_4_1
    SLICE_X9Y66.F3       net (fanout=4)        0.910   cpu0_idecode_AluOP1_4_1
    SLICE_X9Y66.COUT     Topcyf                1.195   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<4>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.Y        Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X10Y74.G1      net (fanout=1)        0.708   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X10Y74.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X10Y74.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X10Y74.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X10Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X10Y75.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X40Y58.F2      net (fanout=5)        2.916   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X40Y58.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X46Y52.G4      net (fanout=65)       2.994   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X46Y52.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_11_mux0001
                                                       cpu0_ialu_div_tremainder_10_mux00001
    SLICE_X45Y58.BY      net (fanout=5)        1.542   cpu0_ialu_div_tremainder_10_mux0000
    SLICE_X45Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y52.F3      net (fanout=92)       1.895   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_4_mux0001
                                                       cpu0_ialu_div_tremainder_4_mux00011
    SLICE_X44Y57.BY      net (fanout=5)        1.601   cpu0_ialu_div_tremainder_4_mux0001
    SLICE_X44Y57.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X43Y55.G4      net (fanout=93)       2.534   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X43Y55.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X43Y58.BY      net (fanout=4)        1.143   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X43Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X40Y53.F1      net (fanout=63)       3.132   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X40Y53.CLK     Tfck                  0.802   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_5_mux00041
                                                       cpu0_ialu_div_tremainder_5
    -------------------------------------------------  ---------------------------
    Total                                     40.027ns (20.652ns logic, 19.375ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_5_1 (FF)
  Destination:          cpu0_ialu_div_tremainder_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      39.968ns (Levels of Logic = 83)
  Clock Path Skew:      -0.090ns (0.562 - 0.652)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_5_1 to cpu0_ialu_div_tremainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.YQ      Tcko                  0.676   cpu0_idecode_AluOP1_5_1
                                                       cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.G2       net (fanout=4)        0.968   cpu0_idecode_AluOP1_5_1
    SLICE_X9Y66.COUT     Topcyg                1.178   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<5>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X9Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X9Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X9Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X9Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X9Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X9Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X9Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X9Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X9Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X9Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X9Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X9Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X9Y79.Y        Tciny                 0.864   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X10Y74.G1      net (fanout=1)        0.708   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X10Y74.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X10Y74.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X10Y74.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X10Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X10Y75.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X11Y75.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X40Y58.F2      net (fanout=5)        2.916   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X40Y58.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X40Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X40Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X40Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X40Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X40Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X40Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X40Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X47Y52.G1      net (fanout=65)       3.074   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X47Y52.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X45Y53.BY      net (fanout=5)        0.771   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X45Y53.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X45Y54.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X45Y55.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X45Y56.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X45Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X45Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X45Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y52.F3      net (fanout=92)       1.895   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_4_mux0001
                                                       cpu0_ialu_div_tremainder_4_mux00011
    SLICE_X44Y57.BY      net (fanout=5)        1.601   cpu0_ialu_div_tremainder_4_mux0001
    SLICE_X44Y57.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X44Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X44Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X44Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X44Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X44Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X44Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X44Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X43Y55.G4      net (fanout=93)       2.534   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X43Y55.Y       Tilo                  0.648   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X43Y58.BY      net (fanout=4)        1.143   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X43Y58.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X40Y53.F1      net (fanout=63)       3.132   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X40Y53.CLK     Tfck                  0.802   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_5_mux00041
                                                       cpu0_ialu_div_tremainder_5
    -------------------------------------------------  ---------------------------
    Total                                     39.968ns (21.226ns logic, 18.742ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1 (SLICE_X30Y34.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_0 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.050 - 0.044)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_0 to mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.YQ      Tcko                  0.464   mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected<0>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_0
    SLICE_X30Y34.BY      net (fanout=3)        0.399   mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected<0>
    SLICE_X30Y34.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.338ns logic, 0.399ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X32Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.277 - 0.241)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.YQ      Tcko                  0.541   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X32Y13.BX      net (fanout=2)        0.376   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I
    SLICE_X32Y13.CLK     Tdh         (-Th)     0.146   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<26>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.395ns logic, 0.376ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F (SLICE_X32Y4.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_5 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.268 - 0.218)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_5 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.YQ       Tcko                  0.464   mcs0/U0/iomodule_0/write_data<13>
                                                       mcs0/U0/iomodule_0/write_data_5
    SLICE_X32Y4.BY       net (fanout=4)        0.461   mcs0/U0/iomodule_0/write_data<5>
    SLICE_X32Y4.CLK      Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<3>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.338ns logic, 0.461ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y9.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y9.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   40.200|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 598760607312 paths, 0 nets, and 20670 connections

Design statistics:
   Minimum period:  40.200ns{1}   (Maximum frequency:  24.876MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 07 01:07:10 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 251 MB



