VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/synthesis/ram_inst_tdp_no_split_36_out_reg_post_synth.v --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/packing/ram_inst_tdp_no_split_36_out_reg_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_inst_tdp_no_split_36_out_reg_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_inst_tdp_no_split_36_out_reg --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/packing/ram_inst_tdp_no_split_36_out_reg_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/placement/ram_inst_tdp_no_split_36_out_reg_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/routing/ram_inst_tdp_no_split_36_out_reg_post_synth.route --analysis

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/08_24_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: ram_inst_tdp_no_split_36_out_reg_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 13.0 MiB, delta_rss +2.7 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/packing/ram_inst_tdp_no_split_36_out_reg_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/placement/ram_inst_tdp_no_split_36_out_reg_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/routing/ram_inst_tdp_no_split_36_out_reg_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/packing/ram_inst_tdp_no_split_36_out_reg_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ram_inst_tdp_no_split_36_out_reg_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.7 MiB, delta_rss +5.7 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/synthesis/ram_inst_tdp_no_split_36_out_reg_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.03 seconds (max_rss 25.5 MiB, delta_rss +6.8 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 25.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 25.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 25.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 245
    .input   :      96
    .output  :      72
    0-LUT    :       2
    6-LUT    :       2
    RS_TDP36K:       1
    dffre    :      72
  Nets  : 244
    Avg Fanout:     2.1
    Max Fanout:   152.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 758
  Timing Graph Edges: 1024
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 25.5 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clock0' Fanout: 38 pins (5.0%), 37 blocks (15.1%)
  Netlist Clock 'clock1' Fanout: 38 pins (5.0%), 37 blocks (15.1%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/packing/ram_inst_tdp_no_split_36_out_reg_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'
  Constrained Clock 'clock1' Source: 'clock1.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 25.5 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/packing/ram_inst_tdp_no_split_36_out_reg_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 63.5 MiB, delta_rss +38.0 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 168
   io_output     : 72
    outpad       : 72
   io_input      : 96
    inpad        : 96
  clb            : 7
   clb_lr        : 7
    fle          : 39
     ble5        : 76
      lut5       : 4
       lut       : 4
      ff         : 72
       DFFRE     : 72
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		168	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		7	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 63.8 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 32.79 seconds (max_rss 1096.8 MiB, delta_rss +1033.0 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 34.22 seconds (max_rss 1096.8 MiB, delta_rss +1033.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/placement/ram_inst_tdp_no_split_36_out_reg_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation_old/RTL_testcases/mem_instantiation/ram_inst_tdp_no_split_36_out_reg/Jira/ram_inst_tdp_no_split_36_out_reg/run_1/synth_1_1/impl_1_1/placement/ram_inst_tdp_no_split_36_out_reg_post_synth.place.

# Load Placement took 0.29 seconds (max_rss 1096.8 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.14 seconds (max_rss 1096.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.08 seconds (max_rss 1096.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1990730597
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1096.8 MiB, delta_rss +0.0 MiB)
Found 239 mismatches between routing and packing results.
Fixed 170 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1096.8 MiB, delta_rss +0.0 MiB)
Warning 173: All 2 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        168                               0.428571                     0.571429   
       clb          7                                12.5714                      10.8571   
       dsp          0                                      0                            0   
      bram          1                                    105                           72   
Absorbed logical nets 0 out of 244 nets, 244 nets not absorbed.


Average number of bends per net: 11.9421  Maximum # of bends: 46

Number of global nets: 2
Number of routed nets (nonglobal): 242
Wire length results (in units of 1 clb segments)...
	Total wirelength: 12008, average net length: 49.6198
	Maximum net length: 148

Wire length results in terms of physical segments...
	Total wiring segments used: 3797, average wire segments per net: 15.6901
	Maximum segments used by a net: 55
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     2 (  0.0%) |
[      0.2:      0.3)     8 (  0.1%) |
[      0.1:      0.2)    30 (  0.2%) |
[        0:      0.1) 14450 ( 99.7%) |*********************************************
Maximum routing channel utilization:      0.33 at (21,23)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       1   0.038      160
                         2       2   0.264      160
                         3       2   0.377      160
                         4       3   0.604      160
                         5       4   0.840      160
                         6       5   1.358      160
                         7       5   1.557      160
                         8       7   1.528      160
                         9       5   1.123      160
                        10       5   1.566      160
                        11       5   1.443      160
                        12       5   1.613      160
                        13       5   2.038      160
                        14       5   1.528      160
                        15      11   2.538      160
                        16       6   2.179      160
                        17       4   1.179      160
                        18       4   1.368      160
                        19      14   3.396      160
                        20      13   3.406      160
                        21      13   2.811      160
                        22      23   4.368      160
                        23      53   6.481      160
                        24      39   4.925      160
                        25      41   5.321      160
                        26      16   3.075      160
                        27      18   3.736      160
                        28       9   1.575      160
                        29       4   1.189      160
                        30       7   1.368      160
                        31      13   0.802      160
                        32       8   0.585      160
                        33       3   0.443      160
                        34       6   0.500      160
                        35      12   0.755      160
                        36       8   0.575      160
                        37       3   0.349      160
                        38       6   0.425      160
                        39      10   0.481      160
                        40       8   0.406      160
                        41       2   0.274      160
                        42       6   0.368      160
                        43       5   0.255      160
                        44       6   0.245      160
                        45       4   0.264      160
                        46       4   0.236      160
                        47       6   0.283      160
                        48       5   0.208      160
                        49       3   0.151      160
                        50       7   0.236      160
                        51       6   0.236      160
                        52       3   0.094      160
                        53       3   0.132      160
                        54       7   0.302      160
                        55       2   0.066      160
                        56       1   0.057      160
                        57       3   0.066      160
                        58       4   0.132      160
                        59       5   0.189      160
                        60       3   0.066      160
                        61       2   0.047      160
                        62       0   0.000      160
                        63       3   0.057      160
                        64       0   0.000      160
                        65       1   0.028      160
                        66       1   0.009      160
                        67       1   0.028      160
                        68       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       6   0.586      160
                         1      13   3.557      160
                         2       6   1.186      160
                         3       7   1.500      160
                         4      12   3.114      160
                         5      16   3.157      160
                         6      10   1.686      160
                         7       7   0.914      160
                         8      12   2.186      160
                         9       7   1.657      160
                        10       8   0.943      160
                        11       3   0.486      160
                        12      13   2.057      160
                        13       9   1.471      160
                        14       8   0.843      160
                        15       3   0.543      160
                        16      17   2.457      160
                        17      16   1.771      160
                        18      11   1.171      160
                        19       7   1.029      160
                        20      34   2.829      160
                        21      76   4.400      160
                        22      13   0.671      160
                        23       3   0.129      160
                        24       7   0.386      160
                        25      12   0.629      160
                        26      14   0.700      160
                        27       3   0.157      160
                        28       4   0.257      160
                        29       7   0.529      160
                        30       5   0.457      160
                        31       3   0.129      160
                        32       3   0.243      160
                        33       4   0.557      160
                        34       2   0.243      160
                        35       2   0.057      160
                        36       3   0.300      160
                        37       4   0.500      160
                        38       1   0.086      160
                        39       1   0.029      160
                        40       3   0.357      160
                        41       3   0.257      160
                        42       2   0.171      160
                        43       2   0.186      160
                        44       2   0.171      160
                        45       3   0.243      160
                        46       1   0.100      160
                        47       3   0.100      160
                        48       3   0.129      160
                        49       2   0.229      160
                        50       1   0.043      160
                        51       3   0.114      160
                        52       2   0.200      160
                        53       1   0.157      160
                        54       2   0.143      160
                        55       4   0.257      160
                        56       1   0.143      160
                        57       1   0.114      160
                        58       1   0.057      160
                        59       1   0.057      160
                        60       1   0.114      160
                        61       1   0.143      160
                        62       3   0.243      160
                        63       2   0.157      160
                        64       1   0.129      160
                        65       1   0.129      160
                        66       7   0.300      160
                        67       2   0.186      160
                        68       1   0.057      160
                        69       1   0.100      160
                        70       7   0.357      160
                        71       2   0.157      160
                        72       2   0.043      160
                        73       1   0.143      160
                        74       7   0.343      160
                        75       1   0.086      160
                        76       2   0.129      160
                        77       6   0.157      160
                        78       3   0.157      160
                        79       2   0.171      160
                        80       3   0.243      160
                        81      14   0.529      160
                        82       1   0.071      160
                        83       1   0.071      160
                        84       4   0.100      160
                        85       5   0.257      160
                        86       1   0.071      160
                        87       3   0.186      160
                        88       1   0.086      160
                        89       4   0.386      160
                        90       1   0.100      160
                        91       2   0.114      160
                        92       2   0.157      160
                        93       3   0.314      160
                        94       2   0.186      160
                        95       1   0.129      160
                        96       2   0.229      160
                        97       4   0.500      160
                        98       1   0.143      160
                        99       2   0.171      160
                       100       3   0.614      160
                       101      10   0.500      160
                       102       1   0.100      160
                       103       2   0.243      160
                       104       6   1.643      160

Total tracks in x-direction: 11040, in y-direction: 16800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.98776e+08
	Total used logic block area: 925258

Routing area (in minimum width transistor areas)...
	Total routing area: 9.40852e+07, per logic tile: 12679.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 229632
                                                      Y      1 228480
                                                      X      4 236256
                                                      Y      4 238560

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1     0.00102
                                            4     0.00813

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1     0.00352
                                            4     0.00351

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0     0.00227
                                 L4    1     0.00581

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.4e-10:  9.7e-10) 50 ( 19.1%) |***************************
[  9.7e-10:  1.5e-09) 90 ( 34.4%) |************************************************
[  1.5e-09:    2e-09) 29 ( 11.1%) |***************
[    2e-09:  2.5e-09)  4 (  1.5%) |**
[  2.5e-09:  3.1e-09) 19 (  7.3%) |**********
[  3.1e-09:  3.6e-09) 26 (  9.9%) |**************
[  3.6e-09:  4.1e-09) 17 (  6.5%) |*********
[  4.1e-09:  4.6e-09)  1 (  0.4%) |*
[  4.6e-09:  5.1e-09) 13 (  5.0%) |*******
[  5.1e-09:  5.7e-09) 13 (  5.0%) |*******

Final intra-domain worst hold slacks per constraint:
  clock0 to clock0 worst hold slack: 0.444265 ns
  clock1 to clock1 worst hold slack: 0.703717 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to clock0 worst hold slack: 0.83445 ns
  virtual_io_clock to clock1 worst hold slack: 0.93312 ns
  clock0 to virtual_io_clock worst hold slack: 3.26903 ns
  clock1 to virtual_io_clock worst hold slack: 1.72333 ns

Final critical path delay (least slack): 6.12845 ns
Final setup Worst Negative Slack (sWNS): -6.12845 ns
Final setup Total Negative Slack (sTNS): -633.643 ns

Final setup slack histogram:
[ -6.1e-09: -5.6e-09) 21 (  8.0%) |*************
[ -5.6e-09:   -5e-09)  5 (  1.9%) |***
[   -5e-09: -4.4e-09)  1 (  0.4%) |*
[ -4.4e-09: -3.9e-09) 23 (  8.8%) |***************
[ -3.9e-09: -3.3e-09) 20 (  7.6%) |*************
[ -3.3e-09: -2.8e-09) 21 (  8.0%) |*************
[ -2.8e-09: -2.2e-09)  6 (  2.3%) |****
[ -2.2e-09: -1.6e-09) 53 ( 20.2%) |*********************************
[ -1.6e-09: -1.1e-09) 76 ( 29.0%) |************************************************
[ -1.1e-09: -5.2e-10) 36 ( 13.7%) |***********************

Final intra-domain critical path delays (CPDs):
  clock0 to clock0 CPD: 1.36243 ns (733.982 MHz)
  clock1 to clock1 CPD: 4.59474 ns (217.64 MHz)

Final inter-domain critical path delays (CPDs):
  virtual_io_clock to clock0 CPD: 2.62638 ns (380.752 MHz)
  virtual_io_clock to clock1 CPD: 2.84883 ns (351.021 MHz)
  clock0 to virtual_io_clock CPD: 6.12845 ns (163.173 MHz)
  clock1 to virtual_io_clock CPD: 5.82969 ns (171.536 MHz)

Final intra-domain worst setup slacks per constraint:
  clock0 to clock0 worst setup slack: -1.36243 ns
  clock1 to clock1 worst setup slack: -4.59474 ns

Final inter-domain worst setup slacks per constraint:
  virtual_io_clock to clock0 worst setup slack: -2.62638 ns
  virtual_io_clock to clock1 worst setup slack: -2.84883 ns
  clock0 to virtual_io_clock worst setup slack: -6.12845 ns
  clock1 to virtual_io_clock worst setup slack: -5.82969 ns

Final geomean non-virtual intra-domain period: 2.502 ns (399.68 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.251 ns (799.363 MHz)

Incr Slack updates 1 in 0.000285539 sec
Full Max Req/Worst Slack updates 1 in 0.000130791 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000193754 sec
Flow timing analysis took 0.0174593 seconds (0.0163774 STA, 0.00108191 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 35.78 seconds (max_rss 1096.8 MiB)
Incr Slack updates 1 in 0.00041238 sec
Full Max Req/Worst Slack updates 1 in 0.000226054 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000236061 sec
