<?php include_once("header.php");?>





  <div class="main-content">

    <div class="wrapper">

      <div class="content-part unique">

        <h1>Department of Electronics and Communications</h1>

        	 <p>The Department of Electronics & Communication Engineering was established in the year 2009. The focus of the department is to produce graduates & post graduates with strong fundamentals in Electronics and Communication domain. The Department of Electronics and Communication Engineering at VVIT is committedly focussed on providing students with a strong background in mathematics, science and engineering and to enable students to solve problems through analytical reasoning with a motivation to cater to the local and global needs of technological growth. The department provides students with adequate practical training by way of laboratory sessions, design and problem based analysis and learning. Also emphasized and practised, in the learning process of the student, is the vital component of effective oral and written communication skills.</p>

             <p>The department has dedicated, skilled and well experienced faculty members who are specialized in various domains. All the faculty members are Post graduates with outstanding teaching and industry experience. Most of them are at different stages in completing their Ph.D. The department has excellent infrastructure with state of the art equipment and software tools. The department has a computer center with over 50 computers catering to student needs. The department has a strong R & D culture.</p>

			<h3>Vision</h3>

			<p><strong>"Imparting quality technical education through research, innovation and teamwork for a lasting technology development in the area of Electronics and Communication Engineering."</strong></p>

			<h3>Mission</h3>

			<ul>

  			<li>To train the Electronics & Communication Engineering graduates to meet future global challenges.</li>

			<li>To impart quality technical education to produce industry-ready engineers.</li>

			<li>To inculcate the quest for modern technologies in the emerging areas.</li>

			<li>To motivate the students towards research leading to multidisciplinary innovative projects.</li>

			<li>To produce future leaders with cohesive teamwork.</li>

			<li>To kindle the entrepreneurial skill amongst students for overall societal upliftment.</li>

			<li>To create centers of excellence in the field of electronics and communication engineering    through collaboration with industries and other universities.</li>

			<li>VVIT ECE graduates will have the ability to work in a multidisciplinary environment, to recognize the importance of lifelong learning through participation in seminars and workshops.</li>

			<li>VVIT ECE graduates will have the ability to take up individual responsibilities to work effectively in teams and with an understanding of the strong ethical and professional responsibility towards their peers, employers and society.</li>

			<li>VVIT ECE graduates will be able to employ appropriate techniques using hardware and software engineering tools for modern engineering applications and will demonstrate an ability to apply their knowledge of advanced mathematics and electronics engineering principles towards creating new technologies.</li>

			 <li>VVIT ECE graduates will have the ability to work professionally in the fields of signal  The program provides a strong research orientation to the students by way of closely involving them in a variety of research projects from industries and research institutions from India and abroad so that they develop a passion for research in their undergraduate program. This would motivate them to pursue higher studies in their chosen field of specialization.</li>

			 <li>The program also paves way for a variety of career paths, so that students go on to become successful entrepreneurs, teachers, research scholars, design engineers, managers and consultants.</li>

            </ul>





            <div class="rows remove-float-left">

         <h2>Courses Offered</h2>

          <div class="half-w">

            <div class="table-overflow">

              <table width="100%" class="profile-table">

                <tr>

    <th colspan="3"><strong>U G Programs</strong></th>

  

  </tr>

  <tr>

    <td>B.E. (Electronics & Communication Engineering)</td>

    <td>Approved Intake - 60</td>

  </tr>

  <tr>

    <th colspan="3"><strong>P G Programs</strong></th>

  

  </tr>

  <tr>

    <td>M.Tech (Signal Processing)</td>

    <td>Approved Intake - 18</td>

  </tr>

   <tr>

    <td>M.Tech (VLSI Design & Embedded Systems)</td>

    <td>Approved Intake - 18</td>

  </tr>

              </table>

            </div>

          </div>

        </div>



<div class="rows remove-float-left">

          <h2>From the HOD's Desk </h2>

          <div class="half-w"><img src="images/department/ec/hod-ec-engineering.jpg" class="half-w-img"></div>

          <div class="half-w">

            <p><strong>Welcome to the Department of Electronics and Communication Engineering</strong></p>

            <p>I am extremely privileged to be the Head of ECE Department at VVIT. To groom the budding engineers is the task and commitment of each and every faculty member. There are many ways in which the faculty can contribute to the growth and development of engineering skills in students. As a unit, the department faculty take care to impart value based education along with academic syllabus prescribed by VTU.</p><p> The students are encouraged to bridge the gap between the class room studies and the real time application in the design of electronic control circuits. The ECE Department believes in the vast scope and the need to train the ECE students to take up the challenging jobs in the industries. Overall, our endeavour is to make VVIT as one of the premier engineering institution providing excellent academic ambiance. Through this short message, on behalf of ECE faculty, I wish each and every student a bright and prosperous career</p>

          </div>

        </div>





<div class="rows remove-float-left">

          <h3>Department Faculty</h3>

          <table width="60%" class="profile-table profile-table-1" style="margin:0 auto;">

          		<TR>

    <TH><strong>Sl. No.</strong></TH>

    <TH width="25%"><strong>Name of Faculty</strong></TH>

    <TH><strong>Educational Qualification</strong></TH>

    <TH><strong>Specialization</strong></TH>

    <TH><strong>Email Id</strong></TH>

  </TR>

  <TR>

    <TD><OL>

      <LI>

      </OL></TD>

    <TD>Mr. Suresh Babu D </TD>

    <TD>M.E., (Ph.D.)</TD>

    <TD>Electronics and Communication</TD>

    <TD><a href="mailto:vvit.ec.hod@gmail.com">vvit.ec.hod@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="2">

      <LI>

      </OL></TD>

    <TD>Dr. Dinesh K Anvekar </TD>

    <TD>M. Tech., Ph.D.</TD>

    <TD>Microelectronics and Computer engineering</TD>

    <TD><a href="mailto:dinesh.anvekar@gmail.com">dinesh.anvekar@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="3">

      <LI>

      </OL></TD>

    <TD>Mr. Pothi Reddy .K </TD>

    <TD>M. Tech..</TD>

    <TD>Embedded Systems</TD>

    <TD><a href="mailto:kpreddy441@gmail.com">kpreddy441@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="4">

      <LI>

      </OL></TD>

    <TD>Mrs. Sunitha S.V </TD>

    <TD>M. Tech., (Ph.D.)</TD>

    <TD>Signal Processing</TD>

    <TD><a href="mailto:sunithanavaneeth@gmail.com">sunithanavaneeth@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="5">

      <LI>

      </OL></TD>

    <TD>Dhananjay Kumar </TD>

    <TD>B.E, MBA</TD>

    <TD>Marketing and Systems </TD>

    <TD><a href="mailto:dhananjay1050@gmail.com">dhananjay1050@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="6">

      <LI>

      </OL></TD>

    <TD>Mr. Manjunath  M</TD>

    <TD>M. Tech., (Ph.D.)</TD>

    <TD>VLSI Design  and Embedded system</TD>

    <TD><a href="mailto:aswathynakhil@gmail.com">aswathynakhil@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="7">

      <LI>

      </OL></TD>

    <TD>Mrs. Deepthi Prakash </TD>

    <TD>M. Tech.</TD>

    <TD>Digital Communication Engineering</TD>

    <TD><a href="mailto:deepthip925@gmail.com">deepthip925@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="8">

      <LI>

      </OL></TD>

    <TD>Mrs. Lekhana G.C </TD>

    <TD>M. Tech.</TD>

    <TD>Signal Processing</TD>

    <TD><a href="mailto:lekna.tc@gmail.com">lekna.tc@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="9">

      <LI>

      </OL></TD>

    <TD>Mrs. Pavithra S.R </TD>

    <TD>M. Tech.</TD>

    <TD>Signal Processing</TD>

    <TD><a href="mailto:pavithrashashi1@gmail.com">pavithrashashi1@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="10">

      <LI>

      </OL></TD>

    <TD>Mrs. Nandini  A </TD>

    <TD>M. Tech.</TD>

    <TD>VLSI Design and Embedded system</TD>

    <TD><a href="mailto:nandinia2610@gmail.com">nandinia2610@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="11">

      <LI>

      </OL></TD>

    <TD>Mr.Santhosh Y.N</TD>

    <TD>M. Tech.</TD>

    <TD>VLSI Design and Embedded system</TD>

    <TD><a href="mailto:santosh.yn4@gmail.com">santosh.yn4@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="12">

      <LI>

      </OL></TD>

    <TD>Mr.Sayantam Sarkar</TD>

    <TD>M. Tech.</TD>

    <TD>VLSI Design  and Embedded system</TD>

    <TD><a href="mailto:sayantam.61@gmail.com">sayantam.61@gmail.com</a></TD>

  </TR>

  <TR>

    <TD><OL START="14">

      <LI>

      </OL></TD>

    <TD>Mr. Santosh J </TD>

    <TD>M. Tech.</TD>

    <TD>Digital Communication and Networking</TD>

    <TD><a href="mailto:sjeenagar7@gmail.com">sjeenagar7@gmail.com</a></TD>

  </TR>
  
  <TR>

    <TD><OL START="15">

      <LI>

      </OL></TD>

    <TD>Ms. Sowjanya A L</TD>

    <TD>M. Tech.</TD>

    <TD>Digital Electronics and Communication systems</TD>

    <TD><a href="mailto:sowjanya2412@gmail.com">sowjanya2412@gmail.com</a></TD>

  </TR>
  
  

          </table>

 </div>





		<div class="rows remove-float-left">

		<h2>Department News & Highlights</h2>

		<ul>
          <li>One day workshop on 'Internet of Things' was organized by department of E&C in association with department of CSE on 4th April 2017.</li>

          <li>One day workshop on Advanced Technologies in VLSI Design and Telecommunication – 21st March, 2015.</li>

          <li>One day workshop on Signal Processing and Its Applications – 13th March, 2015.</li>

          <li>International Multi Conference on Innovation in Engineering and Technology (IMCIET 2015), 15th – 17th December 2015.</li>

          <li>Second International Conference on Digital Image and Signal Processing, 5th – 7th November, 2015. </li>

        </ul>  

		</div>



 <div class="banner">

          <div class="wrapper">

            <div id="banner-fade">

              <ul class="bjqs">

                <li><img src="images/department/ec/ec-1.jpg"> </li>

                <li><img src="images/department/ec/ec-2.jpg"> </li>

                <li><img src="images/department/ec/ec-3.jpg"> </li>

                <li><img src="images/department/ec/ec-4.jpg"> </li>

                <li><img src="images/department/ec/ec-5.jpg"> </li>

                <li><img src="images/department/ec/ec-6.jpg"> </li>

                <li><img src="images/department/ec/ec-7.jpg"> </li>

                 <li><img src="images/department/ec/ec-8.jpg"> </li>

                <li><img src="images/department/ec/ec-9.jpg"> </li>

                <li><img src="images/department/ec/ec-10.jpg"> </li>

              </ul>

            </div>

          </div>

          <script>jQuery(document).ready(function($) {$('#banner-fade').bjqs({height: 433,width: 650,responsive  : true});});</script> 

        </div>





<div class="rows remove-float-left">

		<h2>List of Laboratories</h2>

		 <table width="60%" class="profile-table" style="margin:0 auto;">

		 <tr>

              <th><strong>Sl.No.</strong></th>

              <th><strong>Course</strong></th>

              <th><strong>Name of Laboratory with Subject Code</strong></th>

     </tr>

    <TR>

      <TD>1</TD>

      <TD>B.E.</TD>

      <TD>Analog Electronic Circuits Laboratory  (10ESL37)</TD>

    </TR>

    <TR>

      <TD>2</TD>

      <TD>B.E.</TD>

      <TD>Logic Design Laboratory (10ESL38)</TD>

    </TR>

    <TR>

      <TD>3</TD>

      <TD>B.E.</TD>

      <TD>Microcontroller Laboratory (10ECL47)</TD>

    </TR>

    <TR>

      <TD>4</TD>

      <TD>B.E.</TD>

      <TD>HDL Laboratory (10ECL48)</TD>

    </TR>

    <TR>

      <TD>5</TD>

      <TD>B.E.</TD>

      <TD>DSP Laboratory (10ECL57)</TD>

    </TR>

    <TR>

      <TD>6</TD>

      <TD>B.E.</TD>

      <TD>Analog Communication+LIC Laboratory (10ECL58)</TD>

    </TR>

    <TR>

      <TD>7</TD>

      <TD>B.E.</TD>

      <TD>Advanced Communication Laboratory (10ECL67)</TD>

    </TR>

    <TR>

      <TD>8</TD>

      <TD>B.E.</TD>

      <TD>Microprocessor Laboratory (10ECL68)</TD>

    </TR>

    <TR>

      <TD>9</TD>

      <TD>B.E.</TD>

      <TD>VLSI Laboratory (10ECL77)</TD>

    </TR>

    <TR>

      <TD>10</TD>

      <TD>B.E.</TD>

      <TD>Power Electronics laboratory (10ECL78)</TD>

    </TR>

    <TR>

      <TD>11</TD>

      <TD>M. Tech.

        (Signal Processing)</TD>

      <TD>Signal Processing Laboratory (14ESP16)</TD>

    </TR>

    <TR>

      <TD>12</TD>

      <TD>M. Tech.

        (Signal Processing)</TD>

      <TD>Image Processing Laboratory (14ESP26)</TD>

    </TR>

    <TR>

      <TD>11</TD>

      <TD>M. Tech.

        (VLSI Design and Embedded system)</TD>

      <TD>VLSI Design and Embedded System Lab-1 (14EVE16)</TD>

    </TR>

    <TR>

      <TD>12</TD>

      <TD>M. Tech.

        (VLSI Design and Embedded system)</TD>

      <TD>VLSI Design and Embedded System Lab-2 (14EVE26)</TD>

    </TR>

    </table>

		</div>









<div class="rows remove-float-left">

     <h2>Research Publications</h2>

     <p>In the last academic year alone, the students & staff of Department of Electronics and Communications Engineering have published several papers in various National & International Journals and Conferences.</p>

      <dl class="accordion">

            <dt><a href="">Click here for details of papers published by faculty</a></dt>

            <dd>

             <table width="100%" class="profile-table">

                <TR>

    <TH width="3.5%" align="center"><strong>Sl.No</strong></TH>

    <TH width="15%" align="center"><strong>NAME OF FACULTY</strong></TH>

    <TH align="center"><strong>TITLE OF PUBLICTION</strong></TH>

    <TH align="center"><strong>NAME OF JOURNAL </strong></TH>

    <TH align="center"><strong>ISSUE </strong></TH>

  </TR>

  <TR>

    <TD rowspan="7">1</TD>

    <TD rowspan="7">Sayantam Sarkar</TD>

    <TD>Implementation of Fingerprint Based Biometric System using Optimized 5/3 DWT Architecture and Modified CORDIC Based FFT</TD>

    <TD>International Journal on Circuits, Systems & Signal Processing, Springer (Accepted)</TD>

    <TD>Mar 2017</TD>

  </TR>
  
  <TR>

    <TD>FPGA Implementation of Image Steganography using Haar DWT and Modified LSB Technique</TD>

    <TD>IEEE International Conference on Advances in Computer Application (ICACA)</TD>

    <TD>Oct 2016</TD>

  </TR>
  
  <TR>

    <TD>Design and Implementation of High Speed Background Subtraction Algorithm for Moving Object Detection</TD>

    <TD>6th International Conference on Advances in Computing and Communications (ICACC)</TD>

    <TD>Sep 2016</TD>

  </TR>
  
  <TR>

    <TD>FPGA Implementation of High Speed and Low Area Four Port Network-On-Chip (NoC) Router</TD>

    <TD>IOSR Journal of VLSI and Signal Processing, Vol. 6, Issue. 6, Ver. 3, pp. 52-57</TD>

    <TD>2016</TD>

  </TR>
  
  <TR>

    <TD>An Adaptive Threshold based FPGA Implementation for Object and Face Detection</TD>

    <TD>3rd IEEE International Conference on Image Information Processing (ICIIP)</TD>

    <TD>Dec 2015</TD>

  </TR>
  
  <TR>

    <TD>FPGA Implementation of Moving Object and Face Detection using Adaptive Threshold</TD>

    <TD>International Journal of VLSI Design and Communication Systems, Vol. 6, No. 5, pp. 15-35</TD>

    <TD>Oct 2015</TD>

  </TR>
  
  <TR>

    <TD>An Efficient VLSI Architecture for Fingerprint Recognition Using O2D-DWT Architecture and Modified CORDIC-FFT</TD>

    <TD>IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems (SPICES)</TD>

    <TD>Feb 2015</TD>

  </TR>
  
  <TR>
  
    <TD>2</TD>
    
    <TD>Santosh J</TD>
     
    <TD>A Novel survey on Neural Network Based Cloud Computing Platform for Securing Data</TD>

    <TD>International Conference on Signal Processing, Communication and Computation Research </TD>

    <TD>May 2016</TD>

  </TR>
  
  <TR>
  
    <TD rowspan="3">3</TD>
    
    <TD rowspan="3">Manjunath Managuli</TD>
     
    <TD>An Algorithm for the Construction of Decision Diagram by Eliminating, Merging and Rearranging the Input Cube Set. </TD>

    <TD>International Journal of System and Software Engineering, Volume 1 Issue 1 Published: 2015.</TD>

    <TD>2015</TD>

  </TR>
  
  <TR>
     
    <TD>Security system by using RFID and Finger print sensor</TD>

    <TD>Vijaya Vittala Institute of Technology Bangalore.</TD>

    <TD>2015</TD>

  </TR>
  
  <TR>
     
    <TD>Building automation with Zigbee using antilock security system</TD>

    <TD>Vivekananda Institute of Technology Bangalore.</TD>

    <TD>2015</TD>

  </TR>
  
  <TR>
  
    <TD>4</TD>
    
    <TD>Sowjanya A L</TD>
     
    <TD>Beagle board-XM based secured image steganography using DWT with encryption</TD>

    <TD>National level conference in electronics and communication engineering(KSHITIJA-15)</TD>

    <TD>May 2015</TD>
    
   </TR>
   
   <TR>
  
    <TD rowspan="3">5</TD>
    
    <TD rowspan="3">Advaith P R</TD>
     
    <TD>"Transistor level implementation of 4 bit efficient carry select adder for ALU"</TD>

    <TD>National conference named KSHITIJA-2015 sponsored by IETE.</TD>

    <TD>May 2015</TD>

  </TR>
  
  <TR>
     
    <TD>"Transistor level implementation of 4 bit ALU using efficient carry select adder"</TD>

    <TD>National conference named NCDDES-2015, sponsored by DST.</TD>

    <TD>May 2015</TD>

  </TR>
  
  <TR>
     
    <TD> "Transistor level implementation of 32 bit ALU using efficient carry select adder"</TD>

    <TD>DSCE NCEVENT 15 sponsored by DRDO.</TD>

    <TD>June 2015</TD>

  </TR> 
  
  <TR>
  
    <TD rowspan="3">6</TD>
    
    <TD rowspan="3">Santosh Y N</TD>
     
    <TD>"Implementation of Area efficient and high speed ALU using Reversible logic"</TD>

    <TD>National conference named KSHITIJA-2015 sponsored by IETE.</TD>

    <TD>May 2015</TD>

  </TR>
  
  <TR>
     
    <TD>"Implementation of Area efficient and high speed for 4 bit ALU using Reversible logic ".</TD>

    <TD>National conference named NCDDES-2015, sponsored by DST.</TD>

    <TD>May 2015</TD>

  </TR>
  
  <TR>
     
    <TD>"Implementation of Area efficient and high speed for 16 bit ALU using Reversible logic with BDD topology "</TD>

    <TD>DSCE NCEVENT 15 sponsored by DRDO.</TD>

    <TD>June 2015</TD>

  </TR> 
  
  </table>

            </dd>

     </dl>

 </div>





<div class="rows remove-float-left">

		<h2>Department Toppers</h2>

		 <table width="60%" class="profile-table usn-stu-tbl" style="margin:0 auto;">

<TR class="usn-stu">

      <TH><strong>USN</strong></TH>

      <TH><strong>Name of the Student</strong></TH>

      <TH><strong>Percentage (%)</strong></TH>

    </TR>

    <TR class="usn-stu">

      <TD COLSPAN="3"><strong>2016 B.E. (I Sem)</strong></TD>

    </TR>

    <TR class="usn-stu">

      <TD>1VJ15EC002</TD>

      <TD>Basana Gouda</TD>

      <TD>198/8.25SGP</TD>

    </TR>

    <TR class="usn-stu">

      <TD>1VJ15EC006</TD>

      <TD>Naveen Kumar J</TD>

      <TD>190/7.92SGP</TD>

    </TR>

    <TR class="usn-stu">

      <TD COLSPAN="3"><strong>2016 B.E. (III Sem)</strong></TD>

    </TR>

    <TR class="usn-stu">

      <TD>1VJ14EC020</TD>

      <TD>Srilakshmi S</TD>

      <TD>74.55%</TD>

    </TR>

    <TR class="usn-stu">

      <TD>1VJ14EC017</TD>

      <TD>Prajwal Ashwin Cutinha</TD>

      <TD>72.66%</TD>

    </TR>

     <TR class="usn-stu-sm">

    <TD COLSPAN="4">

    <span>Show More</span>

    </TD>

  </TR>

    <TR>

      <TD COLSPAN="3"><strong>2016 B.E. (V Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ13EC034</TD>

      <TD>Zaiba Sultana R</TD>

      <TD>74.33%</TD>

    </TR>

    <TR>

      <TD>1VJ13EC014</TD>

      <TD>Kusuma S Salanke</TD>

      <TD>71.88%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2016 B.E. (VII Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ12EC020</TD>

      <TD>Mohammed Umarulla</TD>

      <TD>76.11%</TD>

    </TR>

    <TR>

      <TD>1VJ13EC023</TD>

      <TD>Prathiba K. N</TD>

      <TD>74.66%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2016 M. Tech. (I Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ15LVS01</TD>

      <TD>Deepk U</TD>

      <TD>

      </TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2015 M.Tech. (VLSI Design and Embedded System)III</strong></TD>

    </TR>

    <TR>

      <TD>1VJ14LVS02</TD>

      <TD>Bonny sing</TD>

      <TD>93%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2015 B.E. (VI Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ13EC034</TD>

      <TD>Zaiba Sultana R</TD>

      <TD>78.11%</TD>

    </TR>

    <TR>

      <TD>1VJ13EC023</TD>

      <TD>Sahana V</TD>

      <TD>70.22%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2015  B.E. (VI Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ12EC020</TD>

      <TD>Mohammed Umarulla</TD>

      <TD>75.22%</TD>

    </TR>

    <TR>

      <TD>1VJ13EC023</TD>

      <TD>Prathiba K. N</TD>

      <TD>71.77%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2015  B.E. (VIII Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ11EC007</TD>

      <TD>Bharagavi B C</TD>

      <TD>80.26%</TD>

    </TR>

    <TR>

      <TD>1VJ11EC027</TD>

      <TD>Thejas B H</TD>

      <TD>79.86</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>M.Tech Signal Processing (IV) Sem</strong></TD>

    </TR>

    <TR>

      <TD>1VJ13LSP12</TD>

      <TD>V B Mamatha</TD>

      <TD>90%</TD>

    </TR>

    <TR>

      <TD>1VJ13LSP01</TD>

      <TD>Ashwini</TD>

      <TD>87%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2015 M.Tech. (VLSI Design and Embedded System)II</strong></TD>

    </TR>

    <TR>

      <TD>1VJ14LVS02</TD>

      <TD>Bonny sing</TD>

      <TD>65.5%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2015 B.E (III Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ13EC034</TD>

      <TD>Zaiba Sultana R</TD>

      <TD>76.55%</TD>

    </TR>

    <TR>

      <TD>1VJ13EC033</TD>

      <TD>Yeshwanth B</TD>

      <TD>74.33%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2015 B.E (V Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ13EC023</TD>

      <TD>Prathiba K. N</TD>

      <TD>69%</TD>

    </TR>

    <TR>

      <TD>1VJ12EC020</TD>

      <TD>Mohammed Umarulla</TD>

      <TD>68.88%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2015 B.E (VII Sem) </strong></TD>

    </TR>

    <TR>

      <TD>1VJ11EC021</TD>

      <TD>Ranjitha S</TD>

      <TD>77.88%</TD>

    </TR>

    <TR>

      <TD>1VJ11EC010</TD>

      <TD>Jovita J</TD>

      <TD>76%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>M.Tech Signal Processing (III) Sem</strong></TD>

    </TR>

    <TR>

      <TD>1VJ13LSP12</TD>

      <TD>V B Mamatha</TD>

      <TD>76.66%</TD>

    </TR>

    <TR>

      <TD>1VJ13LSP03</TD>

      <TD>Gaythri</TD>

      <TD>74.44%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2015 M.Tech. (VLSI Design and Embedded System)I</strong></TD>

    </TR>

    <TR>

      <TD>1VJ14LVS02</TD>

      <TD>Bonny sing</TD>

      <TD>66.7%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2014 B.E(IV)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ13EC023</TD>

      <TD>Prathiba K. N</TD>

      <TD>70%</TD>

    </TR>

    <TR>

      <TD>1VJ13EC024</TD>

      <TD>Ramkumar</TD>

      <TD>68%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2014 B.E (VI Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ11EC021</TD>

      <TD>Ranjitha S</TD>

      <TD>71.88%</TD>

    </TR>

    <TR>

      <TD>1VJ11EC026</TD>

      <TD>Swapna C S</TD>

      <TD>70.55%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2014 B.E (VIII Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ10EC012</TD>

      <TD>Roopa K R</TD>

      <TD>85.4%</TD>

    </TR>

    <TR>

      <TD>1VJ10EC009</TD>

      <TD>Nitin Samuel</TD>

      <TD>83.2%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>M.Tech Signal Processing (II) Sem</strong></TD>

    </TR>

    <TR>

      <TD>1VJ13LSP12</TD>

      <TD>V B Mamatha</TD>

      <TD>79.12%</TD>

    </TR>

    <TR>

      <TD>1VJ13LSP01</TD>

      <TD>Ashwini</TD>

      <TD>75.5%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2014 B.E (III) Sem</strong></TD>

    </TR>

    <TR>

      <TD>1VJ12EC006</TD>

      <TD>Anjali B S</TD>

      <TD>76.77%</TD>

    </TR>

    <TR>

      <TD>1VJ12EC007</TD>

      <TD>Anup Kumar</TD>

      <TD>74%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2014 B.E (V) Sem</strong></TD>

    </TR>

    <TR>

      <TD>1VJ11EC027</TD>

      <TD>Thejas B H</TD>

      <TD>75.88%</TD>

    </TR>

    <TR>

      <TD>1VJ11EC021</TD>

      <TD>Ranjitha S</TD>

      <TD>74.66%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2014 B.E (VII) Sem</strong></TD>

    </TR>

    <TR>

      <TD>1VJ10EC006</TD>

      <TD>Kusuma N</TD>

      <TD>74.22%</TD>

    </TR>

    <TR>

      <TD>1VJ10EC012</TD>

      <TD>Roopa K R</TD>

      <TD>73.33%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2014 M.Tech Signal Processing (I) Sem</strong></TD>

    </TR>

    <TR>

      <TD>1VJ13LSP01/1VJ13LSP03</TD>

      <TD>Ashwini/Gaythri</TD>

      <TD>74.1%</TD>

    </TR>

    <TR>

      <TD>1VJ13LSP12</TD>

      <TD>V B Mamatha</TD>

      <TD>74%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2013 B.E(IV)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ11EC021</TD>

      <TD>Ranjitha S</TD>

      <TD>74.20%</TD>

    </TR>

    <TR>

      <TD>1VJ11EC027</TD>

      <TD>Thejas B H</TD>

      <TD>73.1%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2013 B.E (VI Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ10EC012</TD>

      <TD>Roopa K R</TD>

      <TD>71.2%</TD>

    </TR>

    <TR>

      <TD>1VJ10EC009</TD>

      <TD>Nitin Samuel</TD>

      <TD>69.30%</TD>

    </TR>

    <TR>

      <TD COLSPAN="3"><strong>2013 B.E (VIII Sem)</strong></TD>

    </TR>

    <TR>

      <TD>1VJ09EC043</TD>

      <TD>Suhas</TD>

      <TD>83.06%</TD>

    </TR>

    <TR>

      <TD>1VJ09EC048</TD>

      <TD>Y SomaSai Charitha</TD>

      <TD>82.26%</TD>

    </TR>

</table>

</div>





      </div>

    </div>

  </div>





  <?php include("news-media.php");?>

<?php include("footer.php");?>



