
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120976                       # Number of seconds simulated
sim_ticks                                120975559500                       # Number of ticks simulated
final_tick                               120975559500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153769                       # Simulator instruction rate (inst/s)
host_op_rate                                   153769                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              170674669                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185096                       # Number of bytes of host memory used
host_seconds                                   708.81                       # Real time elapsed on the host
sim_insts                                   108992939                       # Number of instructions simulated
sim_ops                                     108992939                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120975559500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        6142272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         119040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6261312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      6142272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6142272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         9984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           95973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               97833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50772834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            984000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51756834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50772834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50772834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          82529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                82529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          82529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50772834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           984000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             51839363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      9039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.163762131750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          514                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          514                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              110705                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8745                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       97834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      95645                       # Number of write requests accepted
system.mem_ctrls.readBursts                     97834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    95645                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 408576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5852800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  576832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6261376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6121280                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  91450                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 86606                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                7                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  120975546000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 97834                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                95645                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.856990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.752369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.334908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1412     37.67%     37.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          892     23.80%     61.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          311      8.30%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          389     10.38%     80.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          315      8.40%     88.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          203      5.42%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          108      2.88%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           60      1.60%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           58      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3748                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.400778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.550706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.861135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            434     84.44%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            55     10.70%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            15      2.92%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             6      1.17%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.19%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           514                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.535019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.490663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.245553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              183     35.60%     35.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.39%     35.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              219     42.61%     78.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               94     18.29%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      2.53%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           514                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       289536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       119040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       576832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2393342.929734497331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 984000.408776782802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4768169.722744700499                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        95974                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        95645                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    300459000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    412249500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2623308551500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      3130.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    221639.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27427555.56                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    593008500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               712708500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   31920000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     92889.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               111639.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7792                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     625264.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 22590960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 11984610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                39641280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               45628020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1340529840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            540566340                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             94605120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3810077790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2835744960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      25286719380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            34028436480                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            281.283564                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         119543056250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    195858000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     567060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 103802792250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7384785500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     669585250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   8355478500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4262580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2239050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5940480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1419840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         645986640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            331078230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             73062240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1120008960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1913465760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      27364033980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            31461794190                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            260.067358                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         120058312750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    170309000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     273260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 112619437250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4982991750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     473419500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2456142000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 120975559500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                14391500                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10461923                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            932354                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12411921                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7104451                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.238932                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1460372                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          417798                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             411927                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5871                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     21557711                       # DTB read hits
system.cpu.dtb.read_misses                         29                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 21557740                       # DTB read accesses
system.cpu.dtb.write_hits                    11937240                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                11937246                       # DTB write accesses
system.cpu.dtb.data_hits                     33494951                       # DTB hits
system.cpu.dtb.data_misses                         35                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 33494986                       # DTB accesses
system.cpu.itb.fetch_hits                    67752573                       # ITB hits
system.cpu.itb.fetch_misses                        59                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                67752632                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                102588                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    120975559500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        241951158                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           71556725                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      122084430                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14391500                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8976750                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     168195114                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1865054                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1043                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  67752573                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                221087                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          240685463                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.507236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.752481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                156663039     65.09%     65.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 45960418     19.10%     84.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 38062006     15.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            240685463                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059481                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.504583                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 13748820                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             167654793                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   4068968                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              54442503                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 770379                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              6922960                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                169854                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              115482791                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3621                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 770379                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 15125311                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               129233305                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       10203579                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  10401012                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              74951877                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              114310337                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              27195232                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      8                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   5143                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            86588540                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             156727326                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        152596254                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3771061                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              85145360                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1443180                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1203368                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         820913                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 103149831                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             21588864                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11937260                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1138152                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  108001671                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1542613                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 109452785                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             45270                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          551344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       155226                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     240685463                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.454754                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.556536                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           138667445     57.61%     57.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            94583251     39.30%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7434767      3.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       240685463                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 8101941     99.70%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  8326      0.10%     99.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  3786      0.05%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 12178      0.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  223      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                56      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              72898380     66.60%     66.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               392827      0.36%     66.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1224490      1.12%     68.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              417913      0.38%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               96745      0.09%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158083      0.14%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.01%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               5067      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20512042     18.74%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11449803     10.46%     97.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1796831      1.64%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         487455      0.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              109452785                       # Type of FU issued
system.cpu.iq.rate                           0.452376                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8126454                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.074246                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          459338890                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         105859460                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    105052143                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8423867                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4236244                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4176767                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              113354993                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4224190                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2032273                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52046                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3493                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 770379                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  345645                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   213                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           113204235                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            267774                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              21588864                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11937260                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             822600                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   210                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         420471                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       355309                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               775780                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             109238968                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              21557740                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            213817                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       3659951                       # number of nop insts executed
system.cpu.iew.exec_refs                     33494986                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13240137                       # Number of branches executed
system.cpu.iew.exec_stores                   11937246                       # Number of stores executed
system.cpu.iew.exec_rate                     0.451492                       # Inst execution rate
system.cpu.iew.wb_sent                      109228995                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     109228910                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  30458312                       # num instructions producing a value
system.cpu.iew.wb_consumers                  31493266                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.451450                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.967137                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          560050                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1542613                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            770248                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    239900912                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.469544                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.565935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    135798394     56.61%     56.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     95560900     39.83%     96.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8541618      3.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    239900912                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            112644136                       # Number of instructions committed
system.cpu.commit.committedOps              112644136                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       33470585                       # Number of memory references committed
system.cpu.commit.loads                      21536818                       # Number of loads committed
system.cpu.commit.membars                      720012                       # Number of memory barriers committed
system.cpu.commit.branches                   13227384                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    4163782                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 105172367                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1416178                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      3651203      3.24%      3.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         72518741     64.38%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          392827      0.35%     67.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     67.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1215386      1.08%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         413782      0.37%     69.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          86006      0.08%     69.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.14%     69.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.01%     69.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          5067      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20471172     18.17%     87.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11446411     10.16%     97.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      1785658      1.59%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       487357      0.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         112644136                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8541618                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    344562778                       # The number of ROB reads
system.cpu.rob.rob_writes                   227192923                       # The number of ROB writes
system.cpu.timesIdled                           38066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1265695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   108992939                       # Number of Instructions Simulated
system.cpu.committedOps                     108992939                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.219879                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.219879                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.450475                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.450475                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                151711935                       # number of integer regfile reads
system.cpu.int_regfile_writes                82348857                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3746465                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3222180                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2203134                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1440028                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120975559500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           954.012732                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              130682                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               859                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            152.132712                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   954.012732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.931653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.931653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1001                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          984                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          62920268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         62920268                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120975559500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     18803311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18803311                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     11213025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11213025                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       720009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       720009                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       720012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       720012                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30016336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30016336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30016336                       # number of overall hits
system.cpu.dcache.overall_hits::total        30016336                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2114                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          730                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2844                       # number of overall misses
system.cpu.dcache.overall_misses::total          2844                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    569240000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    569240000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69904500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69904500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       201000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       201000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    639144500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    639144500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    639144500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    639144500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     18805425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18805425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     11213755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11213755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     30019180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30019180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     30019180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30019180                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000065                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000095                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000095                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 269271.523179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 269271.523179                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95759.589041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95759.589041                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        67000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        67000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 224734.353024                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 224734.353024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 224734.353024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 224734.353024                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    79.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          156                       # number of writebacks
system.cpu.dcache.writebacks::total               156                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          534                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          452                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          986                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          986                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          986                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          986                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1580                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          278                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1858                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1858                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1858                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    429302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    429302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     42293000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42293000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    471595500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    471595500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    471595500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    471595500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 271710.443038                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 271710.443038                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 152133.093525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 152133.093525                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        63000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        63000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 253818.891281                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 253818.891281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 253818.891281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 253818.891281                       # average overall mshr miss latency
system.cpu.dcache.replacements                    859                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120975559500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           473.199658                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5417672                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             95489                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.736085                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   473.199658                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         135601119                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        135601119                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120975559500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     67651450                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        67651450                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     67651450                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         67651450                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     67651450                       # number of overall hits
system.cpu.icache.overall_hits::total        67651450                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       101123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        101123                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       101123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         101123                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       101123                       # number of overall misses
system.cpu.icache.overall_misses::total        101123                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2585701500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2585701500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   2585701500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2585701500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2585701500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2585701500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     67752573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     67752573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     67752573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     67752573                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     67752573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     67752573                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001493                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001493                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001493                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001493                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001493                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001493                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25569.865411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25569.865411                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25569.865411                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25569.865411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25569.865411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25569.865411                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        95489                       # number of writebacks
system.cpu.icache.writebacks::total             95489                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5149                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5149                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         5149                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5149                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5149                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5149                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        95974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        95974                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        95974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        95974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        95974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        95974                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2386611500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2386611500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2386611500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2386611500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2386611500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2386611500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001417                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001417                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001417                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001417                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001417                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001417                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24867.271344                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24867.271344                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24867.271344                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24867.271344                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24867.271344                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24867.271344                       # average overall mshr miss latency
system.cpu.icache.replacements                  95489                       # number of replacements
system.membus.snoop_filter.tot_requests        194182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        96348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 120975559500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              97555                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          156                       # Transaction distribution
system.membus.trans_dist::WritebackClean        95489                       # Transaction distribution
system.membus.trans_dist::CleanEvict              703                       # Transaction distribution
system.membus.trans_dist::ReadExReq               278                       # Transaction distribution
system.membus.trans_dist::ReadExResp              278                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          95974                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1582                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       287436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 292015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     12253568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       129024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12382592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             97834                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   97834    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               97834                       # Request fanout histogram
system.membus.reqLayer0.occupancy           595927000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          481219000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9935250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------