//Product = 
//Doc rev = 
//Version = Internal
//Date: 2020-06-09_12_48_31
$Name$  $HiBit$  $LoBit$  $Address$  $$$  $Read/Write$  $Default$  $Description$
$$ND$  $31$  $8$  $R000h$  $$  $RW$  $0h$  $$
$$tx_fir_bypass_din_latch_lane$  $7$  $7$  $R000h$  $$  $RW$  $0h$  $Register to bypass input interface latching registers$
$$tx_fir_bypass_dout_latch_lane$  $6$  $6$  $R000h$  $$  $RW$  $0h$  $Register to bypass output interface latching registers$
$$tx_clk_div_dig_lane[2:0]$  $5$  $3$  $R000h$  $$  $RW$  $0h$  $Tx decimation ratio$
$$txspeed_div_lane[2:0]$  $2$  $0$  $R000h$  $$  $RW$  $0h$  $Control TX Speed Divider $
$$ND$  $31$  $8$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R004h$  $$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_lane[3:0]$  $3$  $0$  $R004h$  $$  $RW$  $Fh$  $Select Slave Regulator Size For TX Clock Path$
$$ND$  $31$  $8$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R008h$  $$  $RW$  $0h$  $$
$$txreg_speedtrk_data_lane[3:0]$  $3$  $0$  $R008h$  $$  $RW$  $Fh$  $Select Slave Regulator Size For TX Data Path$
$$ND$  $31$  $8$  $R00Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R00Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R00Ch$  $$  $RW$  $0h$  $$
$$txdrv_reg_gm_lane[1:0]$  $5$  $4$  $R00Ch$  $$  $RW$  $3h$  $Select TX Driver Regulator Branch Size$
$$txdrv_comp_en_lane$  $3$  $3$  $R00Ch$  $$  $RW$  $0h$  $Turn On Current Compensation Function$
$$txdrv_comp_current_lane[2:0]$  $2$  $0$  $R00Ch$  $$  $RW$  $0h$  $Set Different Compensation Current$
$$ND$  $31$  $8$  $R010h$  $$  $RW$  $0h$  $$
$$txclk_nt_div_lane[4:0]$  $7$  $3$  $R010h$  $$  $RW$  $1eh$  $Select N-Divider For NT Clock Path (N=4~31)$
$$txclk_nt_fix_div_en_lane$  $2$  $2$  $R010h$  $$  $RW$  $0h$  $Select Divider Operation for NT Clock N-Divider (N=4~31)$
$$txclk_nt_ctrl_lane[1:0]$  $1$  $0$  $R010h$  $$  $RW$  $00$  $Select Divider For NT Clock Path$
$$ND$  $31$  $8$  $R014h$  $$  $RW$  $0h$  $$
$$txclk_nt_div_reset_lane$  $7$  $7$  $R014h$  $$  $RW$  $0h$  $Reset N-Divider For NT Clock Path$
$$tx_txclk_nt_en_lane$  $6$  $6$  $R014h$  $$  $RW$  $0h$  $Enable tx NT clock divider.$
$$tx_txclk_4x_en_lane$  $5$  $5$  $R014h$  $$  $RW$  $0h$  $Enable 4x txclk output.$
$$idcon_vddadata_lane$  $4$  $4$  $R014h$  $$  $RW$  $0h$  $Enable VDDA_DATA Bleeding Current$
$$local_ana_tx2rx_lpbk_en_lane$  $3$  $3$  $R014h$  $$  $RW$  $0h$  $Enable Internal TX To RX Analog Loopback. $
$$idcon_cur_lane[1:0]$  $2$  $1$  $R014h$  $$  $RW$  $0h$  $Select VDDA_DATA Bleeding Current$
$$local_ana_tx2rx_56g_lpbk_en_lane$  $0$  $0$  $R014h$  $$  $RW$  $0h$  $Enable Internal TX To RX Analog Loopback for 56G Phy$
$$ND$  $31$  $8$  $R018h$  $$  $RW$  $0h$  $$
$$txcal_en_lane$  $7$  $7$  $R018h$  $$  $RW$  $0h$  $Enable TX Comparator For DCC AND TX ALIGN90$
$$ND$  $6$  $6$  $R018h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R018h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R018h$  $$  $RW$  $0h$  $$
$$txintp_ssc_clk_en_lane$  $3$  $3$  $R018h$  $$  $RW$  $0h$  $No Use$
$$txdcc_en_lane$  $2$  $2$  $R018h$  $$  $RW$  $1h$  $Enable TX DCC DAC For TX CLK$
$$txdcc_hg_lane$  $1$  $1$  $R018h$  $$  $RW$  $0h$  $Enable High Gain Setting For TX CLK DCC$
$$txdcc_pdiv_en_lane$  $0$  $0$  $R018h$  $$  $RW$  $0h$  $Enable TX Post Divider Duty Cycle Correction$
$$ND$  $31$  $8$  $R01Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01Ch$  $$  $RW$  $0h$  $$
$$tx_hiz_hold_cur_lane[1:0]$  $5$  $4$  $R01Ch$  $$  $RW$  $0h$  $TX Common Mode Voltage Holding Current During TX Hiz Idle.$
$$tx_detrx_vth_lane[1:0]$  $3$  $2$  $R01Ch$  $$  $RW$  $0h$  $TXDETRX Threshold Voltage Select$
$$tx_detrx_imp_lane[1:0]$  $1$  $0$  $R01Ch$  $$  $RW$  $0h$  $Set TX Impedance When TXDETRX_START Is Enabled.$
$$ND$  $31$  $8$  $R020h$  $$  $RW$  $0h$  $$
$$tximp_tempc_pmos_cal_en_lane$  $7$  $7$  $R020h$  $$  $RW$  $0h$  $Enable tx impedance temperature compensation calibration for PMOS side$
$$tximp_tempc_nmos_cal_en_lane$  $6$  $6$  $R020h$  $$  $RW$  $0h$  $Enable tx impedance temperature compensation calibration for NMOS side$
$$ND$  $5$  $5$  $R020h$  $$  $RW$  $0h$  $$
$$rcal_2nd_en_lane$  $4$  $4$  $R020h$  $$  $RW$  $0h$  $Swap The Current Mirror For TXIMP Calibration$
$$ND$  $3$  $3$  $R020h$  $$  $RW$  $0h$  $$
$$tximpcal_bot_lane$  $2$  $2$  $R020h$  $$  $RW$  $0h$  $Select TX Impedance Calibration$
$$tximpcal_en_lane$  $1$  $1$  $R020h$  $$  $RW$  $0h$  $Enable TX Impedance Calibration$
$$tximpcal_side_lane$  $0$  $0$  $R020h$  $$  $RW$  $0h$  $Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) $
$$ND$  $31$  $8$  $R024h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R024h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R024h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R028h$  $$  $RW$  $0h$  $$
$$tx_fir_clk_off_lane$  $3$  $3$  $R028h$  $$  $RW$  $1h$  $Register to gate TX FIR clocks$
$$tx_reset_fir_lane$  $2$  $2$  $R028h$  $$  $RW$  $1h$  $Register to reset TX FIR$
$$ND$  $1$  $1$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02Ch$  $$  $RW$  $0h$  $$
$$txintp_clk_det_en_lane$  $3$  $3$  $R02Ch$  $$  $RW$  $1h$  $Enable TX PI Clock Monitoring Circuit. Not in use$
$$ND$  $2$  $2$  $R02Ch$  $$  $RW$  $0h$  $$
$$txintp_dpherck_dly_sel_lane[1:0]$  $1$  $0$  $R02Ch$  $$  $RW$  $1h$  $Select DPHER Clock Delay Into TX Phase Interpolator. Not in use$
$$ND$  $31$  $8$  $R030h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R030h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R030h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R030h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R030h$  $$  $RW$  $0h$  $$
$$txintpi_lane[3:0]$  $3$  $0$  $R030h$  $$  $RW$  $9h$  $Select TX Phase Interpolator Bias Current. Not in use$
$$ND$  $31$  $8$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R034h$  $$  $RW$  $0h$  $$
$$txintpr_lane[1:0]$  $3$  $2$  $R034h$  $$  $RW$  $0h$  $Select TX Phase Interpolator Resistor. Not in use$
$$ND$  $1$  $1$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R038h$  $$  $RW$  $0h$  $$
$$tx_clk500m_div_lane[1:0]$  $1$  $0$  $R038h$  $$  $RW$  $0h$  $500M clk setting.11 /4 $
$$ND$  $31$  $8$  $R03Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R03Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R03Ch$  $$  $RW$  $0h$  $$
$$txalign90_ref_filt_bw_lane$  $4$  $4$  $R03Ch$  $$  $RW$  $0h$  $Bandwidth Setting For Align90 Dac RC Filter$
$$tx_tsen_sel_lane$  $3$  $3$  $R03Ch$  $$  $RW$  $0h$  $TX Temperature Sensor Selection.$
$$txclk_align_en_lane$  $2$  $2$  $R03Ch$  $$  $RW$  $0h$  $Enable TXCLK Alignment Between Different Lanes$
$$tx_test_lane[9:8]$  $1$  $0$  $R03Ch$  $$  $RW$  $0h$  $Select TRX Test Point$
$$ND$  $31$  $8$  $R040h$  $$  $RW$  $0h$  $$
$$tx_test_lane[7:0]$  $7$  $0$  $R040h$  $$  $RW$  $0h$  $Select TX Test Point$
$$ND$  $31$  $8$  $R044h$  $$  $RW$  $0h$  $$
$$tx_mux_scan_en_lane$  $7$  $7$  $R044h$  $$  $RW$  $0h$  $Enable tx mux scan.$
$$ND$  $6$  $0$  $R044h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R048h$  $$  $RW$  $0h$  $$
$$txmux_scan0_lane[7:0]$  $7$  $0$  $R048h$  $$  $R$  $Vh$  $tx mux 0 scan output$
$$ND$  $31$  $8$  $R04Ch$  $$  $RW$  $0h$  $$
$$txmux_scan1_lane[7:0]$  $7$  $0$  $R04Ch$  $$  $R$  $Vh$  $tx mux 1 scan output$
$$ND$  $31$  $8$  $R050h$  $$  $RW$  $0h$  $$
$$txmux_scan2_lane[7:0]$  $7$  $0$  $R050h$  $$  $R$  $Vh$  $tx mux 2 scan output$
$$ND$  $31$  $8$  $R054h$  $$  $RW$  $0h$  $$
$$txmux_scan3_lane[7:0]$  $7$  $0$  $R054h$  $$  $R$  $Vh$  $tx mux 3 scan output$
$$ND$  $31$  $8$  $R058h$  $$  $RW$  $0h$  $$
$$tx_rsvd0_lane[7:0]$  $7$  $0$  $R058h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R05Ch$  $$  $RW$  $0h$  $$
$$tx_rsvd1_lane[7:0]$  $7$  $0$  $R05Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R060h$  $$  $RW$  $0h$  $$
$$tx_rsvd2_lane[7:0]$  $7$  $0$  $R060h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R064h$  $$  $RW$  $0h$  $$
$$tx_rsvd3_lane[7:0]$  $7$  $0$  $R064h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R068h$  $$  $RW$  $0h$  $$
$$tx_rsvd4_lane[7:0]$  $7$  $0$  $R068h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R06Ch$  $$  $RW$  $0h$  $$
$$tx_rsvd5_lane[7:0]$  $7$  $0$  $R06Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R070h$  $$  $RW$  $0h$  $$
$$tx_rsvd6_lane[7:0]$  $7$  $0$  $R070h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R074h$  $$  $RW$  $0h$  $$
$$tx_rsvd7_lane[7:0]$  $7$  $0$  $R074h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R078h$  $$  $RW$  $0h$  $$
$$tx_rsvd8_lane[7:0]$  $7$  $0$  $R078h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R07Ch$  $$  $RW$  $0h$  $$
$$tx_rsvd9_lane[7:0]$  $7$  $0$  $R07Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R080h$  $$  $RW$  $0h$  $$
$$tx_ckpom_dly_lane[2:0]$  $7$  $5$  $R080h$  $$  $RW$  $0h$  $delay for post_mux retime clocks$
$$tx_ckret_dly_lane[2:0]$  $4$  $2$  $R080h$  $$  $RW$  $0h$  $delay for pre driver retime clocks$
$$ND$  $1$  $0$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R084h$  $$  $RW$  $0h$  $$
$$tx_ckdrv_dly_lane[2:0]$  $7$  $5$  $R084h$  $$  $RW$  $0h$  $delay for driver mux clocks$
$$ND$  $4$  $0$  $R084h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R088h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$trx_dig_cal_clk_en_top_lane$  $7$  $7$  $R088h$  $Digital TRX Calibration Register 0$  $RW$  $1h$  $TRX Calibration Reference Clock Enable$
$$trx_dig_cal_clk_rst_top_lane$  $6$  $6$  $R088h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $TRX Calibration Reference Clock Reset$
$$trx_dig_cal_clk_en_bot_lane$  $5$  $5$  $R088h$  $Digital TRX Calibration Register 0$  $RW$  $1h$  $TRX Calibration Reference Clock Enable$
$$trx_dig_cal_clk_rst_bot_lane$  $4$  $4$  $R088h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $TRX Calibration Reference Clock Reset$
$$ND$  $3$  $3$  $R088h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R088h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R088h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R088h$  $Digital TRX Calibration Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08Ch$  $Digital TRX Calibration Register 1$  $RW$  $0h$  $$
$$trx_dig_cal2m_div_top_lane[7:0]$  $7$  $0$  $R08Ch$  $Digital TRX Calibration Register 2$  $RW$  $9ch$  $TRX Calibration Reference Clock Divide Ratio$
$$ND$  $31$  $8$  $R090h$  $Digital TRX Calibration Register 2$  $RW$  $0h$  $$
$$trx_dig_cal2m_div_bot_lane[7:0]$  $7$  $0$  $R090h$  $Digital TRX Calibration Register 3$  $RW$  $9ch$  $TRX Calibration Reference Clock Divide Ratio$
$$ND$  $31$  $8$  $R094h$  $Digital TRX Calibration Register 3$  $RW$  $0h$  $$
$$trx_dig_testbus_sel_top_lane[3:0]$  $7$  $4$  $R094h$  $Digital TRX Calibration Register 3$  $RW$  $0h$  $TRX Calibration Testbus Selection$
$$trx_dig_testbus_sel_bot_lane[3:0]$  $3$  $0$  $R094h$  $Digital TRX Calibration Register 4$  $RW$  $0h$  $TRX Calibration Testbus Selection$
$$ND$  $31$  $8$  $R098h$  $Digital TRX Calibration Register 4$  $RW$  $0h$  $$
$$trx_dig_scan_ff_top_lane[7:0]$  $7$  $0$  $R098h$  $Digital TRX Calibration Register 5$  $RW$  $0h$  $TRX_TOP Dig Input Scan Mux Value for Test_mode$
$$ND$  $31$  $8$  $R09Ch$  $Digital TRX Calibration Register 5$  $RW$  $0h$  $$
$$trx_dig_scan_ff_bot_lane[7:0]$  $7$  $0$  $R09Ch$  $Analog Register 0$  $RW$  $0h$  $TRX_BOT Dig Input Scan Mux Value for Test_mode$
$$ND$  $31$  $8$  $R0200h$  $Analog Register 0$  $RW$  $0h$  $$
$$impcal_rx_en_lane$  $7$  $7$  $R0200h$  $Analog Register 0$  $RW$  $0h$  $Termination resistor calibration enable$
$$impcal_rx_lane[4:0]$  $6$  $2$  $R0200h$  $Analog Register 0$  $RW$  $10h$  $Termination resistor calibration code$
$$ND$  $1$  $1$  $R0200h$  $Analog Register 0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0200h$  $Analog Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0204h$  $Analog Register 1$  $RW$  $0h$  $$
$$rx_ctle_hpf_rsel_1st_lane[1:0]$  $7$  $6$  $R0204h$  $Analog Register 1$  $RW$  $0h$  $CTLE 1st stage HPF cutoff Freq select(30k,60k,115k,230k)$
$$rx_ctle_hpf_rsel_2nd_lane[1:0]$  $5$  $4$  $R0204h$  $Analog Register 1$  $RW$  $0h$  $CTLE 2nd stage HPF cutoff Freq select(30k,60k,115k,230k)$
$$rx_ctle_hpf_rsel_th_lane[1:0]$  $3$  $2$  $R0204h$  $Analog Register 1$  $RW$  $0h$  $Track and Hold HPF cutoff Freq select(30k,60k,115k,230k)$
$$rx_rxterm_pwr_sel_lane$  $1$  $1$  $R0204h$  $Analog Register 1$  $RW$  $0h$  $Term R supply select, 0:DVDD/ 1:regulated VDD$
$$ND$  $0$  $0$  $R0204h$  $Analog Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0208h$  $Analog Register 2$  $RW$  $0h$  $$
$$rx_sq_pkdetcap_lane[1:0]$  $7$  $6$  $R0208h$  $Analog Register 2$  $RW$  $1h$  $Squelch Controls$
$$rx_sq_refthr_lane[4:0]$  $5$  $1$  $R0208h$  $Analog Register 2$  $RW$  $10h$  $Squelch Controls$
$$ND$  $0$  $0$  $R0208h$  $Analog Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R020Ch$  $Analog Register 3$  $RW$  $0h$  $$
$$rx_sq_thriptat_lane[1:0]$  $7$  $6$  $R020Ch$  $Analog Register 3$  $RW$  $1h$  $Squelch Controls$
$$rx_sq_offset_cal_en_lane$  $5$  $5$  $R020Ch$  $Analog Register 3$  $RW$  $0h$  $Squelch Controls$
$$rx_sq_thresh_cal_en_lane$  $4$  $4$  $R020Ch$  $Analog Register 3$  $RW$  $0h$  $Squelch En$
$$ND$  $3$  $3$  $R020Ch$  $Analog Register 3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R020Ch$  $Analog Register 3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R020Ch$  $Analog Register 3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R020Ch$  $Analog Register 4$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0210h$  $Analog Register 4$  $RW$  $0h$  $$
$$rx_sq_offset_lane[4:0]$  $7$  $3$  $R0210h$  $Analog Register 4$  $RW$  $10h$  $Squelch Controls$
$$rx_sq_offsetcal_sel_lane[1:0]$  $2$  $1$  $R0210h$  $Analog Register 4$  $RW$  $1h$  $Squelch Controls$
$$rx_sq_linear_disable_lane$  $0$  $0$  $R0210h$  $Analog Register 5$  $RW$  $0h$  $Squelch Controls$
$$ND$  $31$  $8$  $R0214h$  $Analog Register 5$  $RW$  $0h$  $$
$$rx_sq_cal_en_lane$  $7$  $7$  $R0214h$  $Analog Register 5$  $RW$  $0h$  $Squelch Controls$
$$rx_sq_ampbw_lane[1:0]$  $6$  $5$  $R0214h$  $Analog Register 5$  $RW$  $1h$  $Squelch Controls$
$$rx_sq_pkdeti_lane[1:0]$  $4$  $3$  $R0214h$  $Analog Register 5$  $RW$  $1h$  $Squelch Controls$
$$rx_sq_dc_en_in_lane$  $2$  $2$  $R0214h$  $Analog Register 5$  $RW$  $0h$  $Squelch Controls$
$$ND$  $1$  $1$  $R0214h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0214h$  $Analog Register 6$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0218h$  $Analog Register 6$  $RW$  $0h$  $$
$$rx_pu_ctle_lane$  $7$  $7$  $R0218h$  $Analog Register 6$  $RW$  $1h$  $CTLE Power up control$
$$rx_ctle_cl1_ctrl_lane[3:0]$  $6$  $3$  $R0218h$  $Analog Register 6$  $RW$  $0h$  $CTLE 1st stage CL control$
$$rx_ctle_rl1_extra_lane[2:0]$  $2$  $0$  $R0218h$  $Analog Register 7$  $RW$  $0h$  $CTLE 1st stage RL extra control$
$$ND$  $31$  $8$  $R021Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$rx_ctle_cur1_sel2_lane[2:0]$  $7$  $5$  $R021Ch$  $Analog Register 7$  $RW$  $4h$  $CTLE 1st stage Current control$
$$rx_ctle_mid_freq_en_lane$  $4$  $4$  $R021Ch$  $Analog Register 7$  $RW$  $0h$  $CTLE 1st stage MID Freq enable$
$$rx_ctle_cs1_mid_lane[2:0]$  $3$  $1$  $R021Ch$  $Analog Register 7$  $RW$  $0h$  $CTLE 1st stage MID Freq CS control$
$$ND$  $0$  $0$  $R021Ch$  $Analog Register 8$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0220h$  $Analog Register 8$  $RW$  $0h$  $$
$$rx_ctle_rs1_mid_lane[2:0]$  $7$  $5$  $R0220h$  $Analog Register 8$  $RW$  $0h$  $CTLE 1st stage MID Freq RS control$
$$rx_ctle_cur2_sel2_lane[2:0]$  $4$  $2$  $R0220h$  $Analog Register 8$  $RW$  $4h$  $CTLE 2nd stage Current control$
$$ND$  $1$  $1$  $R0220h$  $Analog Register 8$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0220h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0224h$  $Analog Register 9$  $RW$  $0h$  $$
$$rx_ctle_cur_tia_sel2_lane[2:0]$  $7$  $5$  $R0224h$  $Analog Register 9$  $RW$  $4h$  $CTLE TIA Current Selection$
$$ND$  $4$  $4$  $R0224h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0224h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0224h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0224h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0224h$  $Analog Register 10$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0228h$  $Analog Register 10$  $RW$  $0h$  $$
$$rx_ctle_gbias_sel_lane[1:0]$  $7$  $6$  $R0228h$  $Analog Register 10$  $RW$  $2h$  $CTLE Fine Gain Bias select$
$$rx_ctle_iptat_sel_lane[1:0]$  $5$  $4$  $R0228h$  $Analog Register 10$  $RW$  $2h$  $CTLE bias IPTAT ratio select$
$$rx_ctle_vicm1_sel_lane[2:0]$  $3$  $1$  $R0228h$  $Analog Register 10$  $RW$  $3h$  $CTLE 1st stage input Common mode select (300mV~475mV + VGS, 25mV step)$
$$ND$  $0$  $0$  $R0228h$  $Analog Register 11$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R022Ch$  $Analog Register 11$  $RW$  $0h$  $$
$$rx_ctle_vpicm2_sel_lane[2:0]$  $7$  $5$  $R022Ch$  $Analog Register 11$  $RW$  $2h$  $CTLE 2nd stage P input common mode select (125mV~285mV + VGS, 20mV step)$
$$rx_ctle_vnicm2_sel_lane[2:0]$  $4$  $2$  $R022Ch$  $Analog Register 11$  $RW$  $2h$  $CTLE 2nd stage N input common mode select (125mV~285mV + VGS, 20mV step)$
$$ND$  $1$  $1$  $R022Ch$  $Analog Register 11$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R022Ch$  $Analog Register 12$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0230h$  $Analog Register 12$  $RW$  $0h$  $$
$$rx_ctle_cm2_sel_lane[2:0]$  $7$  $5$  $R0230h$  $Analog Register 12$  $RW$  $4h$  $CTLE 2nd stage output Common mode select $
$$rx_ctle_v1p0_sel_lane[1:0]$  $4$  $3$  $R0230h$  $Analog Register 12$  $RW$  $3h$  $CTLE V1P0 level select$
$$rx_ctle_vlow_sel_lane[1:0]$  $2$  $1$  $R0230h$  $Analog Register 12$  $RW$  $2h$  $CTLE VLOW level select$
$$rx_ctle_out_sq_en_lane$  $0$  $0$  $R0230h$  $Analog Register 13$  $RW$  $0h$  $CTLE output squelch enable$
$$ND$  $31$  $8$  $R0234h$  $Analog Register 13$  $RW$  $0h$  $$
$$rx_ctle_out_dc_en_lane$  $7$  $7$  $R0234h$  $Analog Register 13$  $RW$  $0h$  $CTLE output DC enable$
$$rx_ctle_out_dc_sel_lane[2:0]$  $6$  $4$  $R0234h$  $Analog Register 13$  $RW$  $7h$  $CTLE output DC amplitude Control(-200m~200mV, 50mV step, skip 0V)$
$$rx_ctle_hpf_short_lane$  $3$  $3$  $R0234h$  $Analog Register 13$  $RW$  $0h$  $Short the CTLE All HPF output to common mode to discharge any DC value quickly$
$$ND$  $2$  $2$  $R0234h$  $Analog Register 13$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0234h$  $Analog Register 13$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0234h$  $Analog Register 14$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0238h$  $Analog Register 14$  $RW$  $0h$  $$
$$rx_ctle_lb_res_sel_lane[3:0]$  $7$  $4$  $R0238h$  $Analog Register 14$  $RW$  $8h$  $Loopback resistor select$
$$ND$  $3$  $3$  $R0238h$  $Analog Register 14$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0238h$  $Analog Register 14$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0238h$  $Analog Register 14$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0238h$  $Analog Register 15$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R023Ch$  $Analog Register 15$  $RW$  $0h$  $$
$$rx_ctle_test_en_lane$  $7$  $7$  $R023Ch$  $Analog Register 15$  $RW$  $0h$  $Test Point Enable for CTLE$
$$rx_ctle_test_sel_lane[3:0]$  $6$  $3$  $R023Ch$  $Analog Register 15$  $RW$  $0h$  $Test Select$
$$rx_tsen_sel_lane$  $2$  $2$  $R023Ch$  $Analog Register 15$  $RW$  $0h$  $Select Control for RX Temperature Sensor. 1=Local Temp Sensor is selected, 0=local temp sensor is disabled$
$$ND$  $1$  $1$  $R023Ch$  $Analog Register 15$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R023Ch$  $Analog Register 16$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0240h$  $Analog Register 16$  $RW$  $0h$  $$
$$rx_clktop_tst_sel_lane[3:0]$  $7$  $4$  $R0240h$  $Analog Register 16$  $RW$  $0h$  $RX clock top test selection$
$$rx_clktop_tst_en_lane[2:0]$  $3$  $1$  $R0240h$  $Analog Register 16$  $RW$  $0h$  $RX clock top test enable$
$$ND$  $0$  $0$  $R0240h$  $Analog Register 17$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0244h$  $Analog Register 17$  $RW$  $0h$  $$
$$rx_clktop_rsv_lane[9:2]$  $7$  $0$  $R0244h$  $Analog Register 18$  $RW$  $0h$  $Rx clock top test reserved$
$$ND$  $31$  $8$  $R0248h$  $Analog Register 18$  $RW$  $0h$  $$
$$rx_clktop_rsv_lane[1:0]$  $7$  $6$  $R0248h$  $Analog Register 18$  $RW$  $1h$  $Rx clock top test reserved$
$$rx_pu_eom_pi_lane$  $5$  $5$  $R0248h$  $Analog Register 18$  $RW$  $0h$  $EOM PI power up control$
$$rx_eom_pi_reset_ext_lane$  $4$  $4$  $R0248h$  $Analog Register 18$  $RW$  $0h$  $EOM Reset control to come after PU control for EOM PI$
$$rx_eom_pi_clkdet_en_lane$  $3$  $3$  $R0248h$  $Analog Register 18$  $RW$  $1h$  $Enable EOM PI reset through PI_REFCLK$
$$rx_eom_dpher_dly_sel_lane[1:0]$  $2$  $1$  $R0248h$  $Analog Register 18$  $RW$  $2h$  $EOM DPHERCK delay select$
$$rx_pu_eom_dly_lane$  $0$  $0$  $R0248h$  $Analog Register 19$  $RW$  $0h$  $EOM delayed power up control for clock synchronization$
$$ND$  $31$  $8$  $R024Ch$  $Analog Register 19$  $RW$  $0h$  $$
$$rx_th_cmsel_lane[1:0]$  $7$  $6$  $R024Ch$  $Analog Register 19$  $RW$  $2h$  $Track and Hold input CM reference Select(200,225,250,275mV)$
$$rx_pu_adc_lane$  $5$  $5$  $R024Ch$  $Analog Register 19$  $RW$  $1h$  $ADC power on$
$$rx_adc_reset_lane$  $4$  $4$  $R024Ch$  $Analog Register 19$  $RW$  $0h$  $reset ADC clock and data$
$$rx_adc_ref_sel_lane[2:0]$  $3$  $1$  $R024Ch$  $Analog Register 19$  $RW$  $4h$  $ADC SAR VREF select: 0:9V, 1:0.85v,2:0.8v, 3:0.75, 4:0.7, 5:0.65, 6:0.6V$
$$ND$  $0$  $0$  $R024Ch$  $Analog Register 20$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0250h$  $Analog Register 20$  $RW$  $0h$  $$
$$rx_adc_fnred_lane$  $7$  $7$  $R0250h$  $Analog Register 20$  $RW$  $1h$  $ADC SAR input cap reduction$
$$rx_adc_comp_cur_sel_lane[1:0]$  $6$  $5$  $R0250h$  $Analog Register 20$  $RW$  $3h$  $ADC comparator current select 3:4x 2:3x 1:2x 0:1x$
$$rx_adc_fast4_en_lane$  $4$  $4$  $R0250h$  $Analog Register 20$  $RW$  $1h$  $ADC first 4 cycles with faster speed$
$$rx_adc_tgdly_sel_lane[1:0]$  $3$  $2$  $R0250h$  $Analog Register 20$  $RW$  $3h$  $ADC timing generation speed select 3:+0ps 2:+1ps 1:+5ps 0:+10ps$
$$rx_adc_cmshft_sel_lane[1:0]$  $1$  $0$  $R0250h$  $Analog Register 21$  $RW$  $0h$  $ADC common mode shift  3:-75mV 2:-50mV 1:-25mV 0:-0mV$
$$ND$  $31$  $8$  $R0254h$  $Analog Register 21$  $RW$  $0h$  $$
$$rx_adc_mute_lane$  $7$  $7$  $R0254h$  $Analog Register 21$  $RW$  $0h$  $ADC input mute$
$$rx_adc_test_en_lane$  $6$  $6$  $R0254h$  $Analog Register 21$  $RW$  $0h$  $ADC test point Enable$
$$ND$  $5$  $5$  $R0254h$  $Analog Register 21$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0254h$  $Analog Register 21$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0254h$  $Analog Register 21$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0254h$  $Analog Register 21$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0254h$  $Analog Register 21$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0254h$  $Analog Register 22$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0258h$  $Analog Register 22$  $RW$  $0h$  $$
$$rx_adc_test_sel_lane[7:0]$  $7$  $0$  $R0258h$  $Analog Register 23$  $RW$  $0h$  $ADC test point selection$
$$ND$  $31$  $8$  $R025Ch$  $Analog Register 23$  $RW$  $0h$  $$
$$rx_adc_rsv_lane[7:0]$  $7$  $0$  $R025Ch$  $Analog Register 24$  $RW$  $0h$  $Reserved Control bits for ADC$
$$ND$  $31$  $8$  $R0260h$  $Analog Register 24$  $RW$  $0h$  $$
$$rx_e2c_dcc_hg_lane$  $7$  $7$  $R0260h$  $Analog Register 24$  $RW$  $0h$  $DCC range for RX input-clock E2C$
$$rx_dll_clatch_en_lane$  $6$  $6$  $R0260h$  $Analog Register 24$  $RW$  $1h$  $strength tune for delay line cross couple$
$$rx_dll_clatch_st_lane[1:0]$  $5$  $4$  $R0260h$  $Analog Register 24$  $RW$  $2h$  $strength tune for delay line cross couple$
$$rx_dll_resshort_bwflt_lane$  $3$  $3$  $R0260h$  $Analog Register 24$  $RW$  $0h$  $DAC LPF bw switch, 0 = 30MHz, 1 = 100MHz$
$$rx_pu_dll_cmp_lane$  $2$  $2$  $R0260h$  $Analog Register 24$  $RW$  $1h$  $power up DLL comparator$
$$ND$  $1$  $1$  $R0260h$  $Analog Register 24$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0260h$  $Analog Register 25$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0264h$  $Analog Register 25$  $RW$  $0h$  $$
$$rx_pu_pi_lane$  $7$  $7$  $R0264h$  $Analog Register 25$  $RW$  $1h$  $Power on for PI Data Path$
$$rx_pi_reset_ext_lane$  $6$  $6$  $R0264h$  $Analog Register 25$  $RW$  $0h$  $Forces the interpolator's digital phase select circuitry into a valid state.$
$$rx_pi_clkdet_en_lane$  $5$  $5$  $R0264h$  $Analog Register 25$  $RW$  $1h$  $Enable PI reset through PI_REFCLK$
$$rx_pi_bias_short_en_lane$  $4$  $4$  $R0264h$  $Analog Register 25$  $RW$  $0h$  $Enable all NBIAS to be shorted$
$$rx_pi_dcc_hg_dclk_lane$  $3$  $3$  $R0264h$  $Analog Register 25$  $RW$  $0h$  $PI DCC high gain enable$
$$rx_pi_dpherck_dly_sel_lane[1:0]$  $2$  $1$  $R0264h$  $Analog Register 25$  $RW$  $2h$  $Clk _tunable_delay select$
$$ND$  $0$  $0$  $R0264h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0268h$  $Analog Register 26$  $RW$  $0h$  $$
$$rx_clktop_config_lane[10:3]$  $7$  $0$  $R0268h$  $Analog Register 27$  $RW$  $4h$  $Controls to configure RX CLK REFDAC$
$$ND$  $31$  $8$  $R026Ch$  $Analog Register 27$  $RW$  $0h$  $$
$$rx_clktop_config_lane[2:0]$  $7$  $5$  $R026Ch$  $Analog Register 27$  $RW$  $1h$  $Controls to configure RX CLK REFDAC$
$$rx_a90_ref_filt_bw_lane$  $4$  $4$  $R026Ch$  $Analog Register 27$  $RW$  $0h$  $DAC LPF bw switch, 0 = 30MHz, 1 = 100MHz$
$$rx_pu_a90_cmp_lane$  $3$  $3$  $R026Ch$  $Analog Register 27$  $RW$  $1h$  $power up A90 comparator$
$$rx_skctrl_resshort_filtbw_lane$  $2$  $2$  $R026Ch$  $Analog Register 27$  $RW$  $0h$  $LPF bw switch, 0 = 30MHz, 1 = 100MHz$
$$ND$  $1$  $1$  $R026Ch$  $Analog Register 27$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R026Ch$  $Analog Register 28$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0270h$  $Analog Register 28$  $RW$  $0h$  $$
$$rx_rxclknt_en_lane$  $7$  $7$  $R0270h$  $Analog Register 28$  $RW$  $0h$  $RX-NT Clock Enable$
$$rx_rxclknt_div_sel_lane[4:0]$  $6$  $2$  $R0270h$  $Analog Register 28$  $RW$  $10h$  $RX-NT Clock Divider control. NT Clock divider = (2^(RX_RXCLKNT_DIV_SPEED<1:0>)*[ ((1+0.5*RX_RXCLKNT_CTRL<0>)*(1+RX_RXCLKNT_CTRL<1>)*RX_RXCLKNT_DIV_SEL)+ 0.5*(1- RX_RXCLKNT_INTDIV_EN) ]$
$$rx_rxclknt_div_reset_lane$  $1$  $1$  $R0270h$  $Analog Register 28$  $RW$  $0h$  $Reset for RX-NT clock dividers$
$$rx_rxclknt_intdiv_en_lane$  $0$  $0$  $R0270h$  $Analog Register 29$  $RW$  $0h$  $RX-NT Clock Divider control. NT Clock divider = (2^(RX_RXCLKNT_DIV_SPEED<1:0>)*[ ((1+0.5*RX_RXCLKNT_CTRL<0>)*(1+RX_RXCLKNT_CTRL<1>)*RX_RXCLKNT_DIV_SEL)+ 0.5*(1- RX_RXCLKNT_INTDIV_EN) ]$
$$ND$  $31$  $8$  $R0274h$  $Analog Register 29$  $RW$  $0h$  $$
$$rx_rxclknt_div_speed_lane[2:0]$  $7$  $5$  $R0274h$  $Analog Register 29$  $RW$  $1h$  $RX-NT Clock Divider control. NT Clock divider = (2^(RX_RXCLKNT_DIV_SPEED<1:0>)*[ ((1+0.5*RX_RXCLKNT_CTRL<0>)*(1+RX_RXCLKNT_CTRL<1>)*RX_RXCLKNT_DIV_SEL)+ 0.5*(1- RX_RXCLKNT_INTDIV_EN) ]$
$$rx_rxclknt_ctrl_lane[1:0]$  $4$  $3$  $R0274h$  $Analog Register 29$  $RW$  $0h$  $RX-NT Clock Divider control. NT Clock divider = (2^(RX_RXCLKNT_DIV_SPEED<1:0>)*[ ((1+0.5*RX_RXCLKNT_CTRL<0>)*(1+RX_RXCLKNT_CTRL<1>)*RX_RXCLKNT_DIV_SEL)+ 0.5*(1- RX_RXCLKNT_INTDIV_EN) ]$
$$rx_rxclk_en_lane$  $2$  $2$  $R0274h$  $Analog Register 29$  $RW$  $0h$  $RXCLK Enable$
$$rx_rxclk4x_en_lane$  $1$  $1$  $R0274h$  $Analog Register 29$  $RW$  $0h$  $RX 4X Clock Enable$
$$rx_rxpll_clk_en_lane$  $0$  $0$  $R0274h$  $Analog Register 30$  $RW$  $0h$  $Enable for RXPLL Clock$
$$ND$  $31$  $8$  $R0278h$  $Analog Register 30$  $RW$  $0h$  $$
$$rx_top_rsv_lane[7:0]$  $7$  $0$  $R0278h$  $Analog Register 31$  $RW$  $00h$  $Reserved Control bits for RX TOP$
$$ND$  $31$  $8$  $R027Ch$  $Analog Register 31$  $RW$  $0h$  $$
$$rx_test_en_lane$  $7$  $7$  $R027Ch$  $Analog Register 31$  $RW$  $0h$  $Test Point Enable for RXTOP$
$$ND$  $6$  $6$  $R027Ch$  $Analog Register 31$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R027Ch$  $Analog Register 31$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R027Ch$  $Analog Register 31$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R027Ch$  $Analog Register 31$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R027Ch$  $Analog Register 31$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R027Ch$  $Analog Register 31$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R027Ch$  $Analog Register 32$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0280h$  $Analog Register 32$  $RW$  $0h$  $$
$$rx_innet_tcoil_cl_lane[1:0]$  $7$  $6$  $R0280h$  $Analog Register 32$  $RW$  $0h$  $ADD CAP for lower data rate$
$$rx_ctle_rl1_ctrl_lane[3:0]$  $5$  $2$  $R0280h$  $Analog Register 32$  $RW$  $Fh$  $CTLE 1st stage RL control$
$$ND$  $1$  $1$  $R0280h$  $Analog Register 32$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0280h$  $Analog Register 33$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0284h$  $Analog Register 33$  $RW$  $0h$  $$
$$rx_ctle_cs1_ctrl_lane[5:0]$  $7$  $2$  $R0284h$  $Analog Register 33$  $RW$  $3Fh$  $CTLE 1st stage CS control$
$$ND$  $1$  $1$  $R0284h$  $Analog Register 33$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0284h$  $Analog Register 34$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0288h$  $Analog Register 34$  $RW$  $0h$  $$
$$rx_ctle_rs1_ctrl_lane[3:0]$  $7$  $4$  $R0288h$  $Analog Register 34$  $RW$  $8h$  $CTLE 1st stage RS control$
$$rx_ctle_cur1_sel_lane[3:0]$  $3$  $0$  $R0288h$  $Analog Register 35$  $RW$  $Fh$  $CTLE 1st stage Current control$
$$ND$  $31$  $8$  $R028Ch$  $Analog Register 35$  $RW$  $0h$  $$
$$rx_ctle_cs2_ctrl_lane[4:0]$  $7$  $3$  $R028Ch$  $Analog Register 35$  $RW$  $1Fh$  $CTLE 2nd stage CS control$
$$ND$  $2$  $2$  $R028Ch$  $Analog Register 35$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R028Ch$  $Analog Register 35$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R028Ch$  $Analog Register 36$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0290h$  $Analog Register 36$  $RW$  $0h$  $$
$$rx_ctle_rs2_ctrl_lane[4:0]$  $7$  $3$  $R0290h$  $Analog Register 36$  $RW$  $10h$  $CTLE 2nd stage RS control$
$$rx_ctle_rs2_sel_lane[1:0]$  $2$  $1$  $R0290h$  $Analog Register 36$  $RW$  $3h$  $CTLE 2nd stage RS range control$
$$ND$  $0$  $0$  $R0290h$  $Analog Register 37$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0294h$  $Analog Register 37$  $RW$  $0h$  $$
$$rx_ctle_cur2_sel_lane[3:0]$  $7$  $4$  $R0294h$  $Analog Register 37$  $RW$  $Fh$  $CTLE 2nd stage Current control$
$$rx_ctle_cur_tia_sel_lane[3:0]$  $3$  $0$  $R0294h$  $Analog Register 38$  $RW$  $Fh$  $CTLE TIA Current Selection$
$$ND$  $31$  $8$  $R0298h$  $Analog Register 38$  $RW$  $0h$  $$
$$rx_ctle_gain_coarse_lane[3:0]$  $7$  $4$  $R0298h$  $Analog Register 38$  $RW$  $0h$  $CTLE Coarse Gain Control$
$$rx_ctle_rfb_sel_lane[1:0]$  $3$  $2$  $R0298h$  $Analog Register 38$  $RW$  $3h$  $CTLE Coarse Gain Resistor Range select$
$$rx_pi_rsel_lane[1:0]$  $1$  $0$  $R0298h$  $Analog Register 39$  $RW$  $0h$  $PI load resistor selection$
$$ND$  $31$  $8$  $R029Ch$  $Analog Register 39$  $RW$  $0h$  $$
$$rx_adc_icc_sel_lane[1:0]$  $7$  $6$  $R029Ch$  $Analog Register 39$  $RW$  $1h$  $ADC ICC select: 3:+25%, 2:+12.5%,1: +0%, 0:-12.5%$
$$rx_adc_vdd_sel_lane[2:0]$  $5$  $3$  $R029Ch$  $Analog Register 39$  $RW$  $4h$  $ADC SAR VDD select: 7:0.65V,6:0.7V,5:0.75V,4:0.8V,3:0.85V,2:0.9V,1:0.95V,0:1V,$
$$rx_adc_res_sel_lane[1:0]$  $2$  $1$  $R029Ch$  $Analog Register 39$  $RW$  $0h$  $ADC resolution selection. 11:4b, 10:5b, 01:6b, 00:7b$
$$ND$  $0$  $0$  $R029Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0600h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0600h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0600h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0600h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0600h$  $$  $RW$  $0h$  $$
$$rx_pi_icclow_ctrl_lane[3:0]$  $3$  $0$  $R0600h$  $$  $RW$  $0h$  $For RX PI ICC current set 0.$
$$ND$  $31$  $8$  $R0604h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0604h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0604h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0604h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0604h$  $$  $RW$  $0h$  $$
$$rx_pi_icc_ctrl_lane[3:0]$  $3$  $0$  $R0604h$  $$  $RW$  $0h$  $For RX PI ICC current set 1.$
$$ND$  $31$  $8$  $R0608h$  $$  $RW$  $0h$  $$
$$tximp_tempc_iccp_en_lane$  $7$  $7$  $R0608h$  $$  $RW$  $0h$  $Enable ICC current from PMOS$
$$tximp_tempc_iccn_en_lane$  $6$  $6$  $R0608h$  $$  $RW$  $0h$  $Enable ICC current from NMOS$
$$trx_ckmux_en_lane$  $5$  $5$  $R0608h$  $$  $RW$  $1h$  $Enable mux for TRx clock selection$
$$ND$  $4$  $4$  $R0608h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R0608h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R060Ch$  $$  $RW$  $0h$  $$
$$trxivref_rsvd0_lane[7:0]$  $7$  $0$  $R060Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0610h$  $$  $RW$  $0h$  $$
$$trxivref_rsvd1_lane[7:0]$  $7$  $0$  $R0610h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0614h$  $$  $RW$  $0h$  $$
$$trxivref_rsvd2_lane[7:0]$  $7$  $0$  $R0614h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0618h$  $$  $RW$  $0h$  $$
$$trxivref_rsvd3_lane[7:0]$  $7$  $0$  $R0618h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R061Ch$  $$  $RW$  $0h$  $$
$$trxivref_rsvd4_lane[7:0]$  $7$  $0$  $R061Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0620h$  $$  $RW$  $0h$  $$
$$trxivref_rsvd5_lane[7:0]$  $7$  $0$  $R0620h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0624h$  $$  $RW$  $0h$  $$
$$trxivref_rsvd6_lane[7:0]$  $7$  $0$  $R0624h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0628h$  $$  $RW$  $0h$  $$
$$trxivref_rsvd7_lane[7:0]$  $7$  $0$  $R0628h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R062Ch$  $$  $RW$  $0h$  $$
$$trxivref_rsvd8_lane[7:0]$  $7$  $0$  $R062Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0630h$  $$  $RW$  $0h$  $$
$$trxivref_rsvd9_lane[7:0]$  $7$  $0$  $R0630h$  $TBD$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0800h$  $TBD$  $RW$  $0h$  $$
$$rx_sq_comn_ext_en_lane$  $7$  $7$  $R0800h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_cmp_ctrl_ext_lane$  $6$  $6$  $R0800h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_updn_rd_lane$  $5$  $5$  $R0800h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_sq_top_start_lane$  $4$  $4$  $R0800h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_testbus_core_sel_lane[2:0]$  $3$  $1$  $R0800h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_top_done_lane$  $0$  $0$  $R0800h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0804h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_single_en_lane$  $7$  $7$  $R0804h$  $TBD$  $RW$  $1h$  $TBD$
$$sq_cal_bypass_en_lane$  $6$  $6$  $R0804h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_dir_inv_lane$  $5$  $5$  $R0804h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R0804h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_bin_search_enable_lane$  $1$  $1$  $R0804h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_result_avg_en_lane$  $0$  $0$  $R0804h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0808h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_updn_toggle_dir_sel_lane[1:0]$  $7$  $6$  $R0808h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_toggle_times_lane[2:0]$  $5$  $3$  $R0808h$  $TBD$  $RW$  $2h$  $TBD$
$$sq_cal_timeout_steps_lane[2:0]$  $2$  $0$  $R0808h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $8$  $R080Ch$  $TBD$  $RW$  $0h$  $$
$$sq_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R080Ch$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R0810h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_timeout_chk_dis_lane$  $7$  $7$  $R0810h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_val_max_lane[5:0]$  $6$  $1$  $R0810h$  $TBD$  $RW$  $1fh$  $TBD$
$$sq_cal_indv_ext_en_lane$  $0$  $0$  $R0810h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0814h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_val_min_lane[5:0]$  $7$  $2$  $R0814h$  $TBD$  $RW$  $3fh$  $TBD$
$$sq_cal_cal_en_ext_lane$  $1$  $1$  $R0814h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_cal_done_rd_lane$  $0$  $0$  $R0814h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0818h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_result_ext_lane[5:0]$  $7$  $2$  $R0818h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_timeout_rd_lane$  $1$  $1$  $R0818h$  $TBD$  $R$  $Vh$  $TBD$
$$sq_cal_overflow_rd_lane$  $0$  $0$  $R0818h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R081Ch$  $TBD$  $RW$  $0h$  $$
$$sq_cal_underflow_rd_lane$  $7$  $7$  $R081Ch$  $TBD$  $R$  $Vh$  $TBD$
$$sq_cal_result_rd_lane[5:0]$  $6$  $1$  $R081Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R081Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C00h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_dcc_imp_comn_ext_en_lane$  $7$  $7$  $R0C00h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_imp_cmp_ctrl_ext_lane[2:0]$  $6$  $4$  $R0C00h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_imp_auto_zero_clk_ext_lane$  $3$  $3$  $R0C00h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_imp_updn_rd_lane$  $2$  $2$  $R0C00h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_align90_dcc_imp_top_start_lane$  $1$  $1$  $R0C00h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_imp_top_cont_start_lane$  $0$  $0$  $R0C00h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C04h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_dcc_imp_testbus_core_sel_lane[2:0]$  $7$  $5$  $R0C04h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_imp_top_done_lane$  $4$  $4$  $R0C04h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_align90_dcc_imp_top_cont_done_lane$  $3$  $3$  $R0C04h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R0C04h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C08h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_single_en_lane$  $7$  $7$  $R0C08h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_cont_en_lane$  $6$  $6$  $R0C08h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_bypass_en_lane$  $5$  $5$  $R0C08h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_cont_num_lane[3:0]$  $4$  $1$  $R0C08h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_align90_cal_dir_inv_lane$  $0$  $0$  $R0C08h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C0Ch$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R0C0Ch$  $TBD$  $RW$  $3h$  $TBD$
$$tx_align90_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R0C0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_bin_search_enable_lane$  $1$  $1$  $R0C0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_result_avg_en_lane$  $0$  $0$  $R0C0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C10h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R0C10h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R0C10h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_toggle_times_lane[2:0]$  $2$  $0$  $R0C10h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0C14h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0C14h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0C18h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0C18h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R0C18h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_align90_cal_timeout_chk_dis_lane$  $1$  $1$  $R0C18h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_indv_ext_en_lane$  $0$  $0$  $R0C18h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C1Ch$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R0C1Ch$  $TBD$  $RW$  $5h$  $TBD$
$$tx_align90_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R0C1Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_cal_en_ext_lane$  $1$  $1$  $R0C1Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_dummy_clk_ext_lane$  $0$  $0$  $R0C1Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0C20h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R0C20h$  $TBD$  $RW$  $7eh$  $TBD$
$$tx_align90_cal_cal_done_rd_lane$  $0$  $0$  $R0C20h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0C24h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R0C24h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_timeout_rd_lane$  $0$  $0$  $R0C24h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0C28h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R0C28h$  $TBD$  $RW$  $5h$  $TBD$
$$tx_align90_cal_overflow_rd_lane$  $4$  $4$  $R0C28h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_align90_cal_underflow_rd_lane$  $3$  $3$  $R0C28h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_align90_cal_dummy_clk_rd_lane$  $2$  $2$  $R0C28h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0C28h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C2Ch$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R0C2Ch$  $TBD$  $RW$  $7eh$  $TBD$
$$ND$  $0$  $0$  $R0C2Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C30h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R0C30h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $4$  $0$  $R0C30h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C34h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R0C34h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0C34h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C38h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_single_en_lane$  $7$  $7$  $R0C38h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc1_cal_bypass_en_lane$  $6$  $6$  $R0C38h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R0C38h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_dir_inv_lane$  $2$  $2$  $R0C38h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc1_cal_bin_search_enable_lane$  $1$  $1$  $R0C38h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_result_avg_en_lane$  $0$  $0$  $R0C38h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C3Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R0C3Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R0C3Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_toggle_times_lane[2:0]$  $2$  $0$  $R0C3Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0C40h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0C40h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0C44h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0C44h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc1_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R0C44h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_dcc1_cal_timeout_chk_dis_lane$  $1$  $1$  $R0C44h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_indv_ext_en_lane$  $0$  $0$  $R0C44h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C48h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_val_max_lane[6:0]$  $7$  $1$  $R0C48h$  $TBD$  $RW$  $3fh$  $TBD$
$$tx_dcc1_cal_cal_en_ext_lane$  $0$  $0$  $R0C48h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C4Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_val_min_lane[6:0]$  $7$  $1$  $R0C4Ch$  $TBD$  $RW$  $7fh$  $TBD$
$$tx_dcc1_cal_cal_done_rd_lane$  $0$  $0$  $R0C4Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0C50h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_result_ext_lane[6:0]$  $7$  $1$  $R0C50h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_timeout_rd_lane$  $0$  $0$  $R0C50h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0C54h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_overflow_rd_lane$  $7$  $7$  $R0C54h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc1_cal_underflow_rd_lane$  $6$  $6$  $R0C54h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $5$  $0$  $R0C54h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C58h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_result_rd_lane[6:0]$  $7$  $1$  $R0C58h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0C58h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C5Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_single_en_lane$  $7$  $7$  $R0C5Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc2_cal_bypass_en_lane$  $6$  $6$  $R0C5Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc2_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R0C5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_dir_inv_lane$  $2$  $2$  $R0C5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_result_avg_en_lane$  $1$  $1$  $R0C5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_timeout_chk_dis_lane$  $0$  $0$  $R0C5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C60h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_toggle_times_lane[2:0]$  $7$  $5$  $R0C60h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc2_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $4$  $2$  $R0C60h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc2_cal_indv_ext_en_lane$  $1$  $1$  $R0C60h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_cal_en_ext_lane$  $0$  $0$  $R0C60h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C64h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0C64h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0C68h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_val_max_lane[5:0]$  $7$  $2$  $R0C68h$  $TBD$  $RW$  $3fh$  $TBD$
$$tx_dcc2_cal_cal_done_rd_lane$  $1$  $1$  $R0C68h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc2_cal_timeout_rd_lane$  $0$  $0$  $R0C68h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0C6Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_val_min_lane[5:0]$  $7$  $2$  $R0C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_overflow_rd_lane$  $1$  $1$  $R0C6Ch$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc2_cal_underflow_rd_lane$  $0$  $0$  $R0C6Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0C70h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_result_ext_lane[5:0]$  $7$  $2$  $R0C70h$  $TBD$  $RW$  $20h$  $TBD$
$$ND$  $1$  $0$  $R0C70h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C74h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_result_rd_lane[5:0]$  $7$  $2$  $R0C74h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0C74h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C78h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_single_en_lane$  $7$  $7$  $R0C78h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_cont_en_lane$  $6$  $6$  $R0C78h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_bypass_en_lane$  $5$  $5$  $R0C78h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_cont_num_lane[3:0]$  $4$  $1$  $R0C78h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_dir_inv_lane$  $0$  $0$  $R0C78h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C7Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R0C7Ch$  $TBD$  $RW$  $2h$  $TBD$
$$tx_dcc3_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R0C7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_result_avg_en_lane$  $1$  $1$  $R0C7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_timeout_chk_dis_lane$  $0$  $0$  $R0C7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C80h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R0C80h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_toggle_times_lane[2:0]$  $4$  $2$  $R0C80h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_indv_ext_en_lane$  $1$  $1$  $R0C80h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_cal_en_ext_lane$  $0$  $0$  $R0C80h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0C84h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0C84h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0C88h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0C88h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R0C88h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_dcc3_cal_dummy_clk_ext_lane$  $1$  $1$  $R0C88h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_cal_done_rd_lane$  $0$  $0$  $R0C88h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0C8Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R0C8Ch$  $TBD$  $RW$  $3h$  $TBD$
$$tx_dcc3_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R0C8Ch$  $TBD$  $RW$  $7h$  $TBD$
$$tx_dcc3_cal_timeout_rd_lane$  $1$  $1$  $R0C8Ch$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc3_cal_overflow_rd_lane$  $0$  $0$  $R0C8Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0C90h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R0C90h$  $TBD$  $RW$  $3fh$  $TBD$
$$tx_dcc3_cal_underflow_rd_lane$  $1$  $1$  $R0C90h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc3_cal_dummy_clk_rd_lane$  $0$  $0$  $R0C90h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0C94h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R0C94h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R0C94h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C98h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R0C98h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_result_msb_rd_lane[2:0]$  $4$  $2$  $R0C98h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0C98h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C9Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R0C9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R0C9Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0CA0h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R0CA0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0CA0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0CA4h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_single_en_lane$  $7$  $7$  $R0CA4h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_cont_en_lane$  $6$  $6$  $R0CA4h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_bypass_en_lane$  $5$  $5$  $R0CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_cont_num_lane[3:0]$  $4$  $1$  $R0CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_dir_inv_lane$  $0$  $0$  $R0CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0CA8h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R0CA8h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_cont_mode_stepsize_lane[2:0]$  $4$  $2$  $R0CA8h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_result_avg_en_lane$  $1$  $1$  $R0CA8h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_indv_ext_en_lane$  $0$  $0$  $R0CA8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0CACh$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_toggle_times_lane[2:0]$  $7$  $5$  $R0CACh$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $4$  $2$  $R0CACh$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_cal_en_ext_lane$  $1$  $1$  $R0CACh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_dummy_clk_ext_lane$  $0$  $0$  $R0CACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0CB0h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0CB0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0CB4h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R0CB4h$  $TBD$  $RW$  $3h$  $TBD$
$$tx_dcc4_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R0CB4h$  $TBD$  $RW$  $7h$  $TBD$
$$tx_dcc4_cal_cal_done_rd_lane$  $1$  $1$  $R0CB4h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc4_cal_timeout_rd_lane$  $0$  $0$  $R0CB4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0CB8h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R0CB8h$  $TBD$  $RW$  $3fh$  $TBD$
$$tx_dcc4_cal_overflow_rd_lane$  $1$  $1$  $R0CB8h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc4_cal_underflow_rd_lane$  $0$  $0$  $R0CB8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0CBCh$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R0CBCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_dummy_clk_rd_lane$  $1$  $1$  $R0CBCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0CBCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0CC0h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R0CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_result_msb_rd_lane[2:0]$  $4$  $2$  $R0CC0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0CC0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0CC4h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R0CC4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R0CC4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0CC8h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R0CC8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0CC8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0CCCh$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_single_en_lane$  $7$  $7$  $R0CCCh$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_n_cal_bypass_en_lane$  $6$  $6$  $R0CCCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R0CCCh$  $TBD$  $RW$  $4h$  $TBD$
$$tx_imp_n_cal_dir_inv_lane$  $2$  $2$  $R0CCCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_bin_search_enable_lane$  $1$  $1$  $R0CCCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_result_avg_en_lane$  $0$  $0$  $R0CCCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0CD0h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R0CD0h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R0CD0h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_toggle_times_lane[2:0]$  $2$  $0$  $R0CD0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0CD4h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0CD4h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0CD8h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0CD8h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_n_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R0CD8h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_n_cal_timeout_chk_dis_lane$  $1$  $1$  $R0CD8h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_indv_ext_en_lane$  $0$  $0$  $R0CD8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0CDCh$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_val_max_lane[6:0]$  $7$  $1$  $R0CDCh$  $TBD$  $RW$  $7fh$  $TBD$
$$tx_imp_n_cal_cal_en_ext_lane$  $0$  $0$  $R0CDCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0CE0h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_val_min_lane[6:0]$  $7$  $1$  $R0CE0h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_cal_done_rd_lane$  $0$  $0$  $R0CE0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0CE4h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_result_ext_lane[6:0]$  $7$  $1$  $R0CE4h$  $TBD$  $RW$  $20h$  $TBD$
$$tx_imp_n_cal_timeout_rd_lane$  $0$  $0$  $R0CE4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0CE8h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_overflow_rd_lane$  $7$  $7$  $R0CE8h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_n_cal_underflow_rd_lane$  $6$  $6$  $R0CE8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $5$  $0$  $R0CE8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0CECh$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_result_rd_lane[6:0]$  $7$  $1$  $R0CECh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0CECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0CF0h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_single_en_lane$  $7$  $7$  $R0CF0h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_p_cal_bypass_en_lane$  $6$  $6$  $R0CF0h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R0CF0h$  $TBD$  $RW$  $4h$  $TBD$
$$tx_imp_p_cal_dir_inv_lane$  $2$  $2$  $R0CF0h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_bin_search_enable_lane$  $1$  $1$  $R0CF0h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_result_avg_en_lane$  $0$  $0$  $R0CF0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0CF4h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R0CF4h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R0CF4h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_toggle_times_lane[2:0]$  $2$  $0$  $R0CF4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0CF8h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0CF8h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0CFCh$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0CFCh$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_p_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R0CFCh$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_p_cal_timeout_chk_dis_lane$  $1$  $1$  $R0CFCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_indv_ext_en_lane$  $0$  $0$  $R0CFCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D00h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_val_max_lane[6:0]$  $7$  $1$  $R0D00h$  $TBD$  $RW$  $7fh$  $TBD$
$$tx_imp_p_cal_cal_en_ext_lane$  $0$  $0$  $R0D00h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D04h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_val_min_lane[6:0]$  $7$  $1$  $R0D04h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_cal_done_rd_lane$  $0$  $0$  $R0D04h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0D08h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_result_ext_lane[6:0]$  $7$  $1$  $R0D08h$  $TBD$  $RW$  $20h$  $TBD$
$$tx_imp_p_cal_timeout_rd_lane$  $0$  $0$  $R0D08h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0D0Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_overflow_rd_lane$  $7$  $7$  $R0D0Ch$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_p_cal_underflow_rd_lane$  $6$  $6$  $R0D0Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $5$  $0$  $R0D0Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D10h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_result_rd_lane[6:0]$  $7$  $1$  $R0D10h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0D10h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D14h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_single_en_lane$  $7$  $7$  $R0D14h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_iccp_cal_bypass_en_lane$  $6$  $6$  $R0D14h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R0D14h$  $TBD$  $RW$  $5h$  $TBD$
$$tx_imp_iccp_cal_dir_inv_lane$  $2$  $2$  $R0D14h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_bin_search_enable_lane$  $1$  $1$  $R0D14h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_result_avg_en_lane$  $0$  $0$  $R0D14h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D18h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R0D18h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R0D18h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_toggle_times_lane[2:0]$  $2$  $0$  $R0D18h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0D1Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0D1Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0D20h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0D20h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_iccp_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R0D20h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_iccp_cal_timeout_chk_dis_lane$  $1$  $1$  $R0D20h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_indv_ext_en_lane$  $0$  $0$  $R0D20h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D24h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_val_max_lane[4:0]$  $7$  $3$  $R0D24h$  $TBD$  $RW$  $1fh$  $TBD$
$$tx_imp_iccp_cal_cal_en_ext_lane$  $2$  $2$  $R0D24h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_cal_done_rd_lane$  $1$  $1$  $R0D24h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_iccp_cal_timeout_rd_lane$  $0$  $0$  $R0D24h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0D28h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_val_min_lane[4:0]$  $7$  $3$  $R0D28h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_overflow_rd_lane$  $2$  $2$  $R0D28h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_iccp_cal_underflow_rd_lane$  $1$  $1$  $R0D28h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0D28h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D2Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_result_ext_lane[4:0]$  $7$  $3$  $R0D2Ch$  $TBD$  $RW$  $10h$  $TBD$
$$ND$  $2$  $0$  $R0D2Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D30h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_result_rd_lane[4:0]$  $7$  $3$  $R0D30h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R0D30h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D34h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_single_en_lane$  $7$  $7$  $R0D34h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_iccn_cal_bypass_en_lane$  $6$  $6$  $R0D34h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R0D34h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_imp_iccn_cal_dir_inv_lane$  $2$  $2$  $R0D34h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_iccn_cal_bin_search_enable_lane$  $1$  $1$  $R0D34h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_result_avg_en_lane$  $0$  $0$  $R0D34h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D38h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R0D38h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R0D38h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_toggle_times_lane[2:0]$  $2$  $0$  $R0D38h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0D3Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0D3Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0D40h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0D40h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_iccn_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R0D40h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_iccn_cal_timeout_chk_dis_lane$  $1$  $1$  $R0D40h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_indv_ext_en_lane$  $0$  $0$  $R0D40h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D44h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_val_max_lane[4:0]$  $7$  $3$  $R0D44h$  $TBD$  $RW$  $1fh$  $TBD$
$$tx_imp_iccn_cal_cal_en_ext_lane$  $2$  $2$  $R0D44h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_cal_done_rd_lane$  $1$  $1$  $R0D44h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_iccn_cal_timeout_rd_lane$  $0$  $0$  $R0D44h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0D48h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_val_min_lane[4:0]$  $7$  $3$  $R0D48h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_overflow_rd_lane$  $2$  $2$  $R0D48h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_iccn_cal_underflow_rd_lane$  $1$  $1$  $R0D48h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0D48h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D4Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_result_ext_lane[4:0]$  $7$  $3$  $R0D4Ch$  $TBD$  $RW$  $10h$  $TBD$
$$ND$  $2$  $0$  $R0D4Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D50h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_result_rd_lane[4:0]$  $7$  $3$  $R0D50h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R0D50h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D54h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_single_en_lane$  $7$  $7$  $R0D54h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_pcal_cont_en_lane$  $6$  $6$  $R0D54h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_pcal_bypass_en_lane$  $5$  $5$  $R0D54h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_cont_num_lane[3:0]$  $4$  $1$  $R0D54h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_dir_inv_lane$  $0$  $0$  $R0D54h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0D58h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R0D58h$  $TBD$  $RW$  $5h$  $TBD$
$$tx_imp_tempc_pcal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R0D58h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_bin_search_enable_lane$  $1$  $1$  $R0D58h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_result_avg_en_lane$  $0$  $0$  $R0D58h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D5Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R0D5Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_pcal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R0D5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_toggle_times_lane[2:0]$  $2$  $0$  $R0D5Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0D60h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0D60h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0D64h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0D64h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_pcal_timeout_steps_lane[2:0]$  $4$  $2$  $R0D64h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_tempc_pcal_timeout_chk_dis_lane$  $1$  $1$  $R0D64h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_indv_ext_en_lane$  $0$  $0$  $R0D64h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D68h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_val_max_lane[3:0]$  $7$  $4$  $R0D68h$  $TBD$  $RW$  $fh$  $TBD$
$$tx_imp_tempc_pcal_val_min_lane[3:0]$  $3$  $0$  $R0D68h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D6Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_cal_en_ext_lane$  $7$  $7$  $R0D6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_result_ext_lane[3:0]$  $6$  $3$  $R0D6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_cal_done_rd_lane$  $2$  $2$  $R0D6Ch$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_tempc_pcal_timeout_rd_lane$  $1$  $1$  $R0D6Ch$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_tempc_pcal_overflow_rd_lane$  $0$  $0$  $R0D6Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0D70h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_underflow_rd_lane$  $7$  $7$  $R0D70h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_tempc_pcal_result_rd_lane[3:0]$  $6$  $3$  $R0D70h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R0D70h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D74h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_single_en_lane$  $7$  $7$  $R0D74h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_ncal_cont_en_lane$  $6$  $6$  $R0D74h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_ncal_bypass_en_lane$  $5$  $5$  $R0D74h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_cont_num_lane[3:0]$  $4$  $1$  $R0D74h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_dir_inv_lane$  $0$  $0$  $R0D74h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D78h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R0D78h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_imp_tempc_ncal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R0D78h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_bin_search_enable_lane$  $1$  $1$  $R0D78h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_result_avg_en_lane$  $0$  $0$  $R0D78h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D7Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R0D7Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_ncal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R0D7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_toggle_times_lane[2:0]$  $2$  $0$  $R0D7Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0D80h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0D80h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0D84h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0D84h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_ncal_timeout_steps_lane[2:0]$  $4$  $2$  $R0D84h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_tempc_ncal_timeout_chk_dis_lane$  $1$  $1$  $R0D84h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_indv_ext_en_lane$  $0$  $0$  $R0D84h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D88h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_val_max_lane[3:0]$  $7$  $4$  $R0D88h$  $TBD$  $RW$  $fh$  $TBD$
$$tx_imp_tempc_ncal_val_min_lane[3:0]$  $3$  $0$  $R0D88h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D8Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_cal_en_ext_lane$  $7$  $7$  $R0D8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_result_ext_lane[3:0]$  $6$  $3$  $R0D8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_cal_done_rd_lane$  $2$  $2$  $R0D8Ch$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_tempc_ncal_timeout_rd_lane$  $1$  $1$  $R0D8Ch$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_tempc_ncal_overflow_rd_lane$  $0$  $0$  $R0D8Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0D90h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_underflow_rd_lane$  $7$  $7$  $R0D90h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_tempc_ncal_result_rd_lane[3:0]$  $6$  $3$  $R0D90h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R0D90h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D94h$  $TBD$  $RW$  $0h$  $$
$$rx_clk_comn_ext_en_lane$  $7$  $7$  $R0D94h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_cmp_ctrl_ext_lane[1:0]$  $6$  $5$  $R0D94h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_auto_zero_clk_ext_lane$  $4$  $4$  $R0D94h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_setting_ext_lane$  $3$  $3$  $R0D94h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_updn_rd_lane$  $2$  $2$  $R0D94h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_clk_top_start_lane$  $1$  $1$  $R0D94h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_top_cont_start_lane$  $0$  $0$  $R0D94h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0D98h$  $TBD$  $RW$  $0h$  $$
$$rx_clk_testbus_core_sel_lane[2:0]$  $7$  $5$  $R0D98h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_top_done_lane$  $4$  $4$  $R0D98h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_clk_top_cont_done_lane$  $3$  $3$  $R0D98h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R0D98h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D9Ch$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_single_en_lane$  $7$  $7$  $R0D9Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_cal_cont_en_lane$  $6$  $6$  $R0D9Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_cal_bypass_en_lane$  $5$  $5$  $R0D9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_cont_num_lane[3:0]$  $4$  $1$  $R0D9Ch$  $TBD$  $RW$  $2h$  $TBD$
$$rx_align90_cal_dir_inv_lane$  $0$  $0$  $R0D9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0DA0h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R0DA0h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_align90_cal_single_mode_stepsize_lane[2:0]$  $5$  $3$  $R0DA0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_cont_mode_stepsize_lane[2:0]$  $2$  $0$  $R0DA0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0DA4h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_bin_search_enable_lane$  $7$  $7$  $R0DA4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_updn_toggle_dir_sel_lane[1:0]$  $6$  $5$  $R0DA4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_toggle_times_lane[2:0]$  $4$  $2$  $R0DA4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_cal_result_avg_en_lane$  $1$  $1$  $R0DA4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_timeout_chk_dis_lane$  $0$  $0$  $R0DA4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0DA8h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0DA8h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0DACh$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0DACh$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R0DACh$  $TBD$  $RW$  $6h$  $TBD$
$$rx_align90_cal_indv_ext_en_lane$  $1$  $1$  $R0DACh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_cal_en_ext_lane$  $0$  $0$  $R0DACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0DB0h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R0DB0h$  $TBD$  $RW$  $5h$  $TBD$
$$rx_align90_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R0DB0h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_cal_dummy_clk_ext_lane$  $1$  $1$  $R0DB0h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_cal_cal_done_rd_lane$  $0$  $0$  $R0DB0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0DB4h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R0DB4h$  $TBD$  $RW$  $7eh$  $TBD$
$$rx_align90_cal_timeout_rd_lane$  $0$  $0$  $R0DB4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0DB8h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R0DB8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_overflow_rd_lane$  $0$  $0$  $R0DB8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0DBCh$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R0DBCh$  $TBD$  $RW$  $7h$  $TBD$
$$rx_align90_cal_underflow_rd_lane$  $4$  $4$  $R0DBCh$  $TBD$  $R$  $Vh$  $TBD$
$$rx_align90_cal_dummy_clk_rd_lane$  $3$  $3$  $R0DBCh$  $TBD$  $R$  $Vh$  $TBD$
$$rx_align90_cal_result_msb_rd_lane[2:0]$  $2$  $0$  $R0DBCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0DC0h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R0DC0h$  $TBD$  $RW$  $7eh$  $TBD$
$$ND$  $0$  $0$  $R0DC0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0DC4h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R0DC4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0DC4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0DC8h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a0_cal_single_en_lane$  $7$  $7$  $R0DC8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc_a0_cal_cont_en_lane$  $6$  $6$  $R0DC8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc_a0_cal_bypass_en_lane$  $5$  $5$  $R0DC8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a0_cal_cont_num_lane[3:0]$  $4$  $1$  $R0DC8h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_dcc_a0_cal_dir_inv_lane$  $0$  $0$  $R0DC8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0DCCh$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a0_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R0DCCh$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc_a0_cal_single_mode_stepsize_lane[2:0]$  $5$  $3$  $R0DCCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a0_cal_cont_mode_stepsize_lane[2:0]$  $2$  $0$  $R0DCCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0DD0h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a0_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R0DD0h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_dcc_a0_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R0DD0h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_dcc_a0_cal_indv_ext_en_lane$  $1$  $1$  $R0DD0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a0_cal_cal_en_ext_lane$  $0$  $0$  $R0DD0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0DD4h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a0_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R0DD4h$  $TBD$  $RW$  $3fh$  $TBD$
$$rx_dcc_a0_cal_dummy_clk_ext_lane$  $1$  $1$  $R0DD4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc_a0_cal_cal_done_rd_lane$  $0$  $0$  $R0DD4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0DD8h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a0_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R0DD8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a0_cal_timeout_rd_lane$  $1$  $1$  $R0DD8h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_dcc_a0_cal_overflow_rd_lane$  $0$  $0$  $R0DD8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0DDCh$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a0_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R0DDCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a0_cal_underflow_rd_lane$  $4$  $4$  $R0DDCh$  $TBD$  $R$  $Vh$  $TBD$
$$rx_dcc_a0_cal_dummy_clk_rd_lane$  $3$  $3$  $R0DDCh$  $TBD$  $R$  $Vh$  $TBD$
$$rx_dcc_a0_cal_result_msb_rd_lane[2:0]$  $2$  $0$  $R0DDCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0DE0h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a0_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R0DE0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R0DE0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0DE4h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a0_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R0DE4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0DE4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0DE8h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a90_cal_single_en_lane$  $7$  $7$  $R0DE8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc_a90_cal_cont_en_lane$  $6$  $6$  $R0DE8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc_a90_cal_bypass_en_lane$  $5$  $5$  $R0DE8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a90_cal_cont_num_lane[3:0]$  $4$  $1$  $R0DE8h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_dcc_a90_cal_dir_inv_lane$  $0$  $0$  $R0DE8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0DECh$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a90_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R0DECh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a90_cal_single_mode_stepsize_lane[2:0]$  $5$  $3$  $R0DECh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a90_cal_cont_mode_stepsize_lane[2:0]$  $2$  $0$  $R0DECh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0DF0h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a90_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R0DF0h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_dcc_a90_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R0DF0h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_dcc_a90_cal_indv_ext_en_lane$  $1$  $1$  $R0DF0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a90_cal_cal_en_ext_lane$  $0$  $0$  $R0DF0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0DF4h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a90_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R0DF4h$  $TBD$  $RW$  $3fh$  $TBD$
$$rx_dcc_a90_cal_dummy_clk_ext_lane$  $1$  $1$  $R0DF4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dcc_a90_cal_cal_done_rd_lane$  $0$  $0$  $R0DF4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0DF8h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a90_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R0DF8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a90_cal_timeout_rd_lane$  $1$  $1$  $R0DF8h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_dcc_a90_cal_overflow_rd_lane$  $0$  $0$  $R0DF8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0DFCh$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a90_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R0DFCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dcc_a90_cal_underflow_rd_lane$  $4$  $4$  $R0DFCh$  $TBD$  $R$  $Vh$  $TBD$
$$rx_dcc_a90_cal_dummy_clk_rd_lane$  $3$  $3$  $R0DFCh$  $TBD$  $R$  $Vh$  $TBD$
$$rx_dcc_a90_cal_result_msb_rd_lane[2:0]$  $2$  $0$  $R0DFCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0E00h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a90_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R0E00h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R0E00h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0E04h$  $TBD$  $RW$  $0h$  $$
$$rx_dcc_a90_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R0E04h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0E04h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0E08h$  $TBD$  $RW$  $0h$  $$
$$dll_comn_ext_en_lane$  $7$  $7$  $R0E08h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cmp_ctrl_ext_lane$  $6$  $6$  $R0E08h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_auto_zero_clk_ext_lane$  $5$  $5$  $R0E08h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_setting_ext_lane$  $4$  $4$  $R0E08h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_updn_rd_lane$  $3$  $3$  $R0E08h$  $TBD$  $R$  $Vh$  $TBD$
$$dll_top_start_lane$  $2$  $2$  $R0E08h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_top_cont_start_lane$  $1$  $1$  $R0E08h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_top_done_lane$  $0$  $0$  $R0E08h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0E0Ch$  $TBD$  $RW$  $0h$  $$
$$dll_testbus_core_sel_lane[2:0]$  $7$  $5$  $R0E0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$dll_top_cont_done_lane$  $4$  $4$  $R0E0Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $3$  $0$  $R0E0Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0E10h$  $TBD$  $RW$  $0h$  $$
$$dll_cal_single_en_lane$  $7$  $7$  $R0E10h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_cal_cont_en_lane$  $6$  $6$  $R0E10h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_cal_bypass_en_lane$  $5$  $5$  $R0E10h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cal_cont_num_lane[3:0]$  $4$  $1$  $R0E10h$  $TBD$  $RW$  $2h$  $TBD$
$$dll_cal_cmp_ctrl_lane$  $0$  $0$  $R0E10h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E14h$  $TBD$  $RW$  $0h$  $$
$$dll_cal_dir_inv_lane$  $7$  $7$  $R0E14h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cal_single_mode_stepsize_lane[2:0]$  $6$  $4$  $R0E14h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cal_cont_mode_stepsize_lane[2:0]$  $3$  $1$  $R0E14h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cal_bin_search_enable_lane$  $0$  $0$  $R0E14h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E18h$  $TBD$  $RW$  $0h$  $$
$$dll_cal_updn_toggle_dir_sel_lane[1:0]$  $7$  $6$  $R0E18h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cal_toggle_times_lane[2:0]$  $5$  $3$  $R0E18h$  $TBD$  $RW$  $1h$  $TBD$
$$dll_cal_result_avg_en_lane$  $2$  $2$  $R0E18h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cal_timeout_chk_dis_lane$  $1$  $1$  $R0E18h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cal_indv_ext_en_lane$  $0$  $0$  $R0E18h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E1Ch$  $TBD$  $RW$  $0h$  $$
$$dll_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0E1Ch$  $TBD$  $RW$  $20h$  $TBD$
$$ND$  $31$  $8$  $R0E20h$  $TBD$  $RW$  $0h$  $$
$$dll_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0E20h$  $TBD$  $RW$  $2h$  $TBD$
$$dll_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R0E20h$  $TBD$  $RW$  $7h$  $TBD$
$$dll_cal_cal_en_ext_lane$  $1$  $1$  $R0E20h$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cal_dummy_clk_ext_lane$  $0$  $0$  $R0E20h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0E24h$  $TBD$  $RW$  $0h$  $$
$$dll_cal_val_max_msb_lane[3:0]$  $7$  $4$  $R0E24h$  $TBD$  $RW$  $ah$  $TBD$
$$dll_cal_val_min_msb_lane[3:0]$  $3$  $0$  $R0E24h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R0E28h$  $TBD$  $RW$  $0h$  $$
$$dll_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R0E28h$  $TBD$  $RW$  $7eh$  $TBD$
$$dll_cal_cal_done_rd_lane$  $0$  $0$  $R0E28h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0E2Ch$  $TBD$  $RW$  $0h$  $$
$$dll_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R0E2Ch$  $TBD$  $RW$  $0h$  $TBD$
$$dll_cal_timeout_rd_lane$  $0$  $0$  $R0E2Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0E30h$  $TBD$  $RW$  $0h$  $$
$$dll_cal_result_msb_ext_lane[3:0]$  $7$  $4$  $R0E30h$  $TBD$  $RW$  $ah$  $TBD$
$$dll_cal_overflow_rd_lane$  $3$  $3$  $R0E30h$  $TBD$  $R$  $Vh$  $TBD$
$$dll_cal_underflow_rd_lane$  $2$  $2$  $R0E30h$  $TBD$  $R$  $Vh$  $TBD$
$$dll_cal_result_rd_lane$  $1$  $1$  $R0E30h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0E30h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0E34h$  $TBD$  $RW$  $0h$  $$
$$dll_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R0E34h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R0E34h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0E38h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_single_en_lane$  $7$  $7$  $R0E38h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_e2c_dcc_cal_cont_en_lane$  $6$  $6$  $R0E38h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_e2c_dcc_cal_bypass_en_lane$  $5$  $5$  $R0E38h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R0E38h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_cmp_ctrl_lane$  $0$  $0$  $R0E38h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0E3Ch$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_dir_inv_lane$  $7$  $7$  $R0E3Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_single_mode_stepsize_lane[2:0]$  $6$  $4$  $R0E3Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_cont_mode_stepsize_lane[2:0]$  $3$  $1$  $R0E3Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_bin_search_enable_lane$  $0$  $0$  $R0E3Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E40h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $7$  $6$  $R0E40h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_toggle_times_lane[2:0]$  $5$  $3$  $R0E40h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_e2c_dcc_cal_result_avg_en_lane$  $2$  $2$  $R0E40h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_timeout_chk_dis_lane$  $1$  $1$  $R0E40h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_indv_ext_en_lane$  $0$  $0$  $R0E40h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E44h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0E44h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R0E48h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R0E48h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_e2c_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R0E48h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_e2c_dcc_cal_cal_en_ext_lane$  $1$  $1$  $R0E48h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_dummy_clk_ext_lane$  $0$  $0$  $R0E48h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E4Ch$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_val_max_lane[5:0]$  $7$  $2$  $R0E4Ch$  $TBD$  $RW$  $1fh$  $TBD$
$$rx_e2c_dcc_cal_cal_done_rd_lane$  $1$  $1$  $R0E4Ch$  $TBD$  $R$  $Vh$  $TBD$
$$rx_e2c_dcc_cal_timeout_rd_lane$  $0$  $0$  $R0E4Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0E50h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_val_min_lane[5:0]$  $7$  $2$  $R0E50h$  $TBD$  $RW$  $3fh$  $TBD$
$$rx_e2c_dcc_cal_overflow_rd_lane$  $1$  $1$  $R0E50h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_e2c_dcc_cal_underflow_rd_lane$  $0$  $0$  $R0E50h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0E54h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_result_ext_lane[5:0]$  $7$  $2$  $R0E54h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R0E54h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0E58h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_result_rd_lane[5:0]$  $7$  $2$  $R0E58h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0E58h$  $Analog Register 000$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01000h$  $Analog Register 000$  $RW$  $0h$  $$
$$pll_ts_vind_band_sel_lane$  $7$  $7$  $R01000h$  $Analog Register 000$  $RW$  $1h$  $Inductor Band Select 1:high 0:low$
$$pll_ts_fbdiv_lane[9:8]$  $6$  $5$  $R01000h$  $Analog Register 000$  $RW$  $1h$  $Feed-back Divider Ratio$
$$pll_ts_pll_lpfr_lane[2:0]$  $4$  $2$  $R01000h$  $Analog Register 000$  $RW$  $0h$  $PLL Loop R Value Selection$
$$pll_ts_tx_intpr_lane[1:0]$  $1$  $0$  $R01000h$  $Analog Register 001$  $RW$  $0h$  $Interpolator Resistor Selection$
$$ND$  $31$  $8$  $R01004h$  $Analog Register 001$  $RW$  $0h$  $$
$$pll_ts_pllcal_en_lane$  $7$  $7$  $R01004h$  $Analog Register 001$  $RW$  $0h$  $PLL Calibration Enable$
$$pll_ts_pllampcal_en_lane$  $6$  $6$  $R01004h$  $Analog Register 001$  $RW$  $0h$  $PLL Amplitude Calibration Enable$
$$pll_ts_force_no_dll_rst_lane$  $5$  $5$  $R01004h$  $Analog Register 001$  $RW$  $0h$  $TBD$
$$pll_ts_vind_bias_sel_lane[1:0]$  $4$  $3$  $R01004h$  $Analog Register 001$  $RW$  $1h$  $Inductor Bias Voltage Selection$
$$ND$  $2$  $2$  $R01004h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01004h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01004h$  $Analog Register 002$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01008h$  $Analog Register 002$  $RW$  $0h$  $$
$$pll_ts_fbdiv_lane[7:0]$  $7$  $0$  $R01008h$  $Analog Register 003$  $RW$  $18h$  $Feed-back Divider Ratio$
$$ND$  $31$  $8$  $R0100Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$pll_ts_refdiv_lane[3:0]$  $7$  $4$  $R0100Ch$  $Analog Register 003$  $RW$  $1h$  $Reference Divider Ratio$
$$pll_ts_pll_lpfc_lane[1:0]$  $3$  $2$  $R0100Ch$  $Analog Register 003$  $RW$  $0h$  $PLL Loop C2 Value Selection$
$$ND$  $1$  $1$  $R0100Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0100Ch$  $Analog Register 004$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01010h$  $Analog Register 004$  $RW$  $0h$  $$
$$pll_ts_icp_lane[4:0]$  $7$  $3$  $R01010h$  $Analog Register 004$  $RW$  $Fh$  $Charge Pump Current$
$$pll_ts_pll_reg_sel_lane[2:0]$  $2$  $0$  $R01010h$  $Analog Register 005$  $RW$  $4h$  $Regulator Output Voltage High/low Speed Mode Selection$
$$ND$  $31$  $8$  $R01014h$  $Analog Register 005$  $RW$  $0h$  $$
$$pll_ts_vcon_ref_sel_lane[3:0]$  $7$  $4$  $R01014h$  $Analog Register 005$  $RW$  $3h$  $VCON Reference Voltage Selection$
$$pll_ts_vcap_off_sel_lane[1:0]$  $3$  $2$  $R01014h$  $Analog Register 005$  $RW$  $1h$  $Capacitance Off Voltage Selection$
$$pll_ts_pwexp_dis_lane$  $1$  $1$  $R01014h$  $Analog Register 005$  $RW$  $0h$  $Feed-back Divider Pulse Width Extension Disable$
$$pll_ts_pwexp_dis_div1g_lane$  $0$  $0$  $R01014h$  $Analog Register 006$  $RW$  $0h$  $Divider 1G Pulse Width Extension Disable$
$$ND$  $31$  $8$  $R01018h$  $Analog Register 006$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01018h$  $Analog Register 006$  $RW$  $0h$  $$
$$pll_ts_tempc_rshrt_en_lane$  $6$  $6$  $R01018h$  $Analog Register 006$  $RW$  $0h$  $Temperature Compensation Short Resistance Enable$
$$pll_ts_tempc_rshrt_sel_lane$  $5$  $5$  $R01018h$  $Analog Register 006$  $RW$  $0h$  $Temperature Compensation Short Resistance Selection$
$$pll_ts_lccap_ulsb_lane[3:0]$  $4$  $1$  $R01018h$  $Analog Register 006$  $RW$  $0h$  $LCVCO Capacitance ULSB$
$$ND$  $0$  $0$  $R01018h$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0101Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$pll_ts_lccap_lsb_lane[5:0]$  $7$  $2$  $R0101Ch$  $Analog Register 007$  $RW$  $10h$  $LCVCO Capacitance LSB$
$$ND$  $1$  $1$  $R0101Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0101Ch$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01020h$  $Analog Register 008$  $RW$  $0h$  $$
$$pll_ts_vcoamp_vth_sel_lane[3:0]$  $3$  $0$  $R01020h$  $Analog Register 009$  $RW$  $Ch$  $VCO Amplitude Threshold Selection$
$$ND$  $31$  $8$  $R01024h$  $Analog Register 009$  $RW$  $0h$  $$
$$pll_ts_vcon_max_sel_lane[2:0]$  $7$  $5$  $R01024h$  $Analog Register 009$  $RW$  $3h$  $VCON Voltage Max Value Selection$
$$pll_ts_vcon_min_sel_lane[2:0]$  $4$  $2$  $R01024h$  $Analog Register 009$  $RW$  $5h$  $VCON Voltage Min Value Selection$
$$pll_ts_ind_sw_dac_sel_lane[1:0]$  $1$  $0$  $R01024h$  $Analog Register 010$  $RW$  $2h$  $Inductor Switch Dac Value Selection$
$$ND$  $31$  $8$  $R01028h$  $Analog Register 010$  $RW$  $0h$  $$
$$pll_ts_varac_bias_sel_lane[2:0]$  $7$  $5$  $R01028h$  $Analog Register 010$  $RW$  $5h$  $Varactor Bias Voltage Selection$
$$pll_ts_ind_sw_mode_lane$  $4$  $4$  $R01028h$  $Analog Register 010$  $RW$  $0h$  $Inductor Switch Mode Selection$
$$pll_ts_vind_bias_en_lane$  $3$  $3$  $R01028h$  $Analog Register 010$  $RW$  $1h$  $Inductor Bias Voltage Enable$
$$pll_ts_ind_gate_mode_lane$  $2$  $2$  $R01028h$  $Analog Register 010$  $RW$  $0h$  $Inductor Gate Mode Selection$
$$pll_ts_lcvcocal_buf_en_lane$  $1$  $1$  $R01028h$  $Analog Register 010$  $RW$  $0h$  $LCVCO Calibration Buffer Enable$
$$pll_ts_lcvco_nsf_iptat_en_lane$  $0$  $0$  $R01028h$  $Analog Register 011$  $RW$  $1h$  $LCVCO NSF Iptat Current Enable$
$$ND$  $31$  $8$  $R0102Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0102Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0102Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$pll_ts_lcpll_dcc_en_lane$  $5$  $5$  $R0102Ch$  $Analog Register 011$  $RW$  $1h$  $LCPLL DCC Enable$
$$pll_ts_lcpll_dcc_hg_lane$  $4$  $4$  $R0102Ch$  $Analog Register 011$  $RW$  $0h$  $LCPLL DCC High Gain Enable$
$$ND$  $3$  $3$  $R0102Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0102Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0102Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0102Ch$  $Analog Register 012$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01030h$  $Analog Register 012$  $RW$  $0h$  $$
$$pll_ts_txclk_pi_icc_ctrl_lane[3:0]$  $7$  $4$  $R01030h$  $Analog Register 012$  $RW$  $ch$  $TBD$
$$pll_ts_txclk_pi_icclow_ctrl_lane[3:0]$  $3$  $0$  $R01030h$  $Analog Register 013$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01034h$  $Analog Register 013$  $RW$  $0h$  $$
$$pll_ts_vco_slave_adj_lane[2:0]$  $3$  $1$  $R01034h$  $Analog Register 013$  $RW$  $3h$  $VCO Slave Regulator Output Selection$
$$ND$  $0$  $0$  $R01034h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01038h$  $Analog Register 014$  $RW$  $0h$  $$
$$pll_ts_vddr_dac_adj_lane[2:0]$  $7$  $5$  $R01038h$  $Analog Register 014$  $RW$  $4h$  $Temperature Compensation Dac Regulator Output Selection$
$$pll_ts_vco_reg_mid_sel_lane[2:0]$  $4$  $2$  $R01038h$  $Analog Register 014$  $RW$  $4h$  $VCO 2nd Stage Regulator Gate Voltage Selection$
$$ND$  $1$  $1$  $R01038h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01038h$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0103Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0103Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0103Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$pll_ts_tx_intpreset_ext_lane$  $5$  $5$  $R0103Ch$  $Analog Register 015$  $RW$  $0h$  $Interpolator External Reset$
$$pll_ts_dpherck_dly_sel_lane[1:0]$  $4$  $3$  $R0103Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator Dpher Delay Selection$
$$pll_ts_clk_det_en_lane$  $2$  $2$  $R0103Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator Clock Detection Enable$
$$pll_ts_ssc_clk_en_lane$  $1$  $1$  $R0103Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator SSC Clock Enable$
$$pll_ts_pll_ol_en_lane$  $0$  $0$  $R0103Ch$  $Analog Register 016$  $RW$  $0h$  $PLL Open Loop Mode Enable$
$$ND$  $31$  $8$  $R01040h$  $Analog Register 016$  $RW$  $0h$  $$
$$pll_ts_lccap_msb_lane[11:8]$  $7$  $4$  $R01040h$  $Analog Register 016$  $RW$  $0h$  $LCVCO Capacitance MSB$
$$ND$  $3$  $2$  $R01040h$  $Analog Register 016$  $RW$  $0h$  $$
$$pll_ts_intp_short_nbias_en_lane$  $1$  $1$  $R01040h$  $Analog Register 016$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R01040h$  $Analog Register 017$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01044h$  $Analog Register 017$  $RW$  $0h$  $$
$$pll_ts_lccap_msb_lane[7:0]$  $7$  $0$  $R01044h$  $Analog Register 018$  $RW$  $3h$  $LCVCO Capacitance MSB$
$$ND$  $31$  $8$  $R01048h$  $Analog Register 018$  $RW$  $0h$  $$
$$pll_ts_ck500m_div_lane[1:0]$  $7$  $6$  $R01048h$  $Analog Register 018$  $RW$  $0h$  $TBD$
$$ND$  $5$  $2$  $R01048h$  $Analog Register 018$  $RW$  $0h$  $$
$$pll_ts_lcpll_postdiv_en_lane$  $1$  $1$  $R01048h$  $Analog Register 018$  $RW$  $0h$  $TBD$
$$pll_ts_lcpll_postdiv_1p5or2_en_lane$  $0$  $0$  $R01048h$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0104Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$pll_ts_icp_bias_enlarge_lane[1:0]$  $7$  $6$  $R0104Ch$  $Analog Register 019$  $RW$  $1h$  $TBD$
$$pll_ts_lcpll_deadzone_tune_lane[1:0]$  $5$  $4$  $R0104Ch$  $Analog Register 019$  $RW$  $2h$  $TBD$
$$pll_ts_enlarge_op_gm_lane$  $3$  $3$  $R0104Ch$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$pll_ts_pcie_highk_en_lane$  $2$  $2$  $R0104Ch$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$ND$  $1$  $1$  $R0104Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0104Ch$  $Analog Register 020$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01050h$  $Analog Register 020$  $RW$  $0h$  $$
$$pll_ts_varaclv_bias_sel_lane[2:0]$  $7$  $5$  $R01050h$  $Analog Register 020$  $RW$  $4h$  $NA$
$$pll_ts_lcpllreg_sel_3k_to_4k_ratio_lane$  $4$  $4$  $R01050h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$pll_ts_lcpllreg_sel_7k_to_8k_ratio_lane$  $3$  $3$  $R01050h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$pll_ts_lock_range_sel_lane[1:0]$  $2$  $1$  $R01050h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$ND$  $0$  $0$  $R01050h$  $Analog Register 021$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01054h$  $Analog Register 021$  $RW$  $0h$  $$
$$pll_ts_lcdiv1p5_dcc_en_lane$  $7$  $7$  $R01054h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_ts_dcccomp_test_en_lane$  $6$  $6$  $R01054h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_ts_tsen_sel_lane$  $5$  $5$  $R01054h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_ts_vddr_sel_lane[3:0]$  $4$  $1$  $R01054h$  $Analog Register 021$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R01054h$  $Analog Register 022$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01058h$  $Analog Register 022$  $RW$  $0h$  $$
$$pll_ts_ana_rsvda_lane[7:0]$  $7$  $0$  $R01058h$  $Analog Register 023$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R0105Ch$  $Analog Register 023$  $RW$  $0h$  $$
$$pll_ts_ana_rsvdb_lane[7:0]$  $7$  $0$  $R0105Ch$  $Analog Register 024$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R01060h$  $Analog Register 024$  $RW$  $0h$  $$
$$pll_ts_ana_rsvdc_lane[7:0]$  $7$  $0$  $R01060h$  $Analog Register 025$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R01064h$  $Analog Register 025$  $RW$  $0h$  $$
$$pll_ts_ana_rsvdd_lane[7:0]$  $7$  $0$  $R01064h$  $Analog Register 026$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R01068h$  $Analog Register 026$  $RW$  $0h$  $$
$$pll_ts_reg0p9_speed_track_clk_lane[2:0]$  $7$  $5$  $R01068h$  $Analog Register 026$  $RW$  $0h$  $TBD$
$$ND$  $4$  $4$  $R01068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01068h$  $Analog Register 027$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0106Ch$  $Analog Register 027$  $RW$  $0h$  $$
$$pll_ts_selhv_lcpll_cp_lane[3:0]$  $7$  $4$  $R0106Ch$  $Analog Register 027$  $RW$  $dh$  $TBD$
$$pll_ts_dtxclk_div_en_lane$  $3$  $3$  $R0106Ch$  $Analog Register 027$  $RW$  $0h$  $TBD$
$$pll_ts_txvco_sf_icptat_sel_lane[2:0]$  $2$  $0$  $R0106Ch$  $Analog Register 028$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01070h$  $Analog Register 028$  $RW$  $0h$  $$
$$pll_ts_vdda_cal_en_lane$  $7$  $7$  $R01070h$  $Analog Register 028$  $RW$  $0h$  $TBD$
$$pll_ts_shrtr_pll_lane$  $6$  $6$  $R01070h$  $Analog Register 028$  $RW$  $0h$  $TBD$
$$ND$  $5$  $5$  $R01070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01070h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$pll_ts_dig_cal_clk_en_lane$  $7$  $7$  $R01074h$  $Digital PLL Calibration Register 0$  $RW$  $1h$  $PLL Calibration Reference Clock Enable$
$$pll_ts_dig_cal_clk_rst_lane$  $6$  $6$  $R01074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $PLL Calibration Reference Clock Reset$
$$ND$  $5$  $5$  $R01074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$pll_ts_dig_testbus_sel_lane[3:0]$  $3$  $0$  $R01074h$  $Digital PLL Calibration Register1$  $RW$  $0h$  $Testbus Sel for PLL_TS Calibration $
$$ND$  $31$  $8$  $R01078h$  $Digital PLL Calibration Register1$  $RW$  $0h$  $$
$$pll_ts_dig_cal2m_div_lane[7:0]$  $7$  $0$  $R01078h$  $Digital PLL Calibration Register2$  $RW$  $9ch$  $PLL Calibration Reference Clock Divide Ratio$
$$ND$  $31$  $8$  $R0107Ch$  $Digital PLL Calibration Register2$  $RW$  $0h$  $$
$$pll_ts_ana_test_lane[7:0]$  $7$  $0$  $R0107Ch$  $Digital PLL Calibration Register 3$  $RW$  $00h$  $TBD$
$$ND$  $31$  $8$  $R01080h$  $Digital PLL Calibration Register 3$  $RW$  $0h$  $$
$$pll_dig_scan_ff_lane[7:0]$  $7$  $0$  $R01080h$  $TBD$  $RW$  $0h$  $PLL Dig Input Scan Mux Value for Test_mode$
$$ND$  $31$  $8$  $R01400h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_vdd_ts_comn_ext_en_lane$  $7$  $7$  $R01400h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_ts_cmp_ctrl_ext_lane[2:0]$  $6$  $4$  $R01400h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_ts_auto_zero_clk_ext_lane$  $3$  $3$  $R01400h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_ts_updn_rd_lane$  $2$  $2$  $R01400h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_dcc_vdd_ts_top_start_lane$  $1$  $1$  $R01400h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_ts_top_cont_start_lane$  $0$  $0$  $R01400h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01404h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_vdd_ts_testbus_core_sel_lane[2:0]$  $7$  $5$  $R01404h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_ts_top_done_lane$  $4$  $4$  $R01404h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_dcc_vdd_ts_top_cont_done_lane$  $3$  $3$  $R01404h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R01404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01408h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_single_en_lane$  $7$  $7$  $R01408h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_dcc_cal_cont_en_lane$  $6$  $6$  $R01408h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_dcc_cal_bypass_en_lane$  $5$  $5$  $R01408h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R01408h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_dir_inv_lane$  $0$  $0$  $R01408h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0140Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R0140Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R0140Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R0140Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01410h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01410h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_dcc_cal_toggle_times_lane[2:0]$  $4$  $2$  $R01410h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_dcc_cal_result_avg_en_lane$  $1$  $1$  $R01410h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_timeout_chk_dis_lane$  $0$  $0$  $R01410h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01414h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01414h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R01418h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01418h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01418h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_ts_dcc_cal_indv_ext_en_lane$  $1$  $1$  $R01418h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_cal_en_ext_lane$  $0$  $0$  $R01418h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0141Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_val_max_lane[6:0]$  $7$  $1$  $R0141Ch$  $TBD$  $RW$  $1fh$  $TBD$
$$pll_ts_dcc_cal_dummy_clk_ext_lane$  $0$  $0$  $R0141Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01420h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_val_min_lane[6:0]$  $7$  $1$  $R01420h$  $TBD$  $RW$  $3fh$  $TBD$
$$pll_ts_dcc_cal_result_msb_ext_lane$  $0$  $0$  $R01420h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01424h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_result_ext_lane[6:0]$  $7$  $1$  $R01424h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_result_lsb_ext_lane$  $0$  $0$  $R01424h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01428h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_cal_done_rd_lane$  $7$  $7$  $R01428h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_dcc_cal_timeout_rd_lane$  $6$  $6$  $R01428h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_dcc_cal_overflow_rd_lane$  $5$  $5$  $R01428h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_dcc_cal_underflow_rd_lane$  $4$  $4$  $R01428h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $3$  $0$  $R01428h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0142Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_result_rd_lane[6:0]$  $7$  $1$  $R0142Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0142Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01430h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_single_en_lane$  $7$  $7$  $R01430h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_cont_en_lane$  $6$  $6$  $R01430h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_bypass_en_lane$  $5$  $5$  $R01430h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R01430h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_dir_inv_lane$  $0$  $0$  $R01430h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01434h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01434h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01434h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R01434h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01438h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01438h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_toggle_times_lane[2:0]$  $4$  $2$  $R01438h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_result_avg_en_lane$  $1$  $1$  $R01438h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_timeout_chk_dis_lane$  $0$  $0$  $R01438h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0143Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0143Ch$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R01440h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01440h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01440h$  $TBD$  $RW$  $6h$  $TBD$
$$pll_ts_div_dcc_cal_indv_ext_en_lane$  $1$  $1$  $R01440h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_cal_en_ext_lane$  $0$  $0$  $R01440h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01444h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_val_max_lane[4:0]$  $7$  $3$  $R01444h$  $TBD$  $RW$  $10h$  $TBD$
$$pll_ts_div_dcc_cal_dummy_clk_ext_lane$  $2$  $2$  $R01444h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_result_msb_ext_lane$  $1$  $1$  $R01444h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_result_lsb_ext_lane$  $0$  $0$  $R01444h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01448h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_val_min_lane[4:0]$  $7$  $3$  $R01448h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_cal_done_rd_lane$  $2$  $2$  $R01448h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_div_dcc_cal_timeout_rd_lane$  $1$  $1$  $R01448h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_div_dcc_cal_overflow_rd_lane$  $0$  $0$  $R01448h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0144Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_result_ext_lane[4:0]$  $7$  $3$  $R0144Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_underflow_rd_lane$  $2$  $2$  $R0144Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0144Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01450h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_result_rd_lane[4:0]$  $7$  $3$  $R01450h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R01450h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01454h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_single_en_lane$  $7$  $7$  $R01454h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_cont_en_lane$  $6$  $6$  $R01454h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_bypass_en_lane$  $5$  $5$  $R01454h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_cont_num_lane[3:0]$  $4$  $1$  $R01454h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_dir_inv_lane$  $0$  $0$  $R01454h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01458h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01458h$  $TBD$  $RW$  $4h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01458h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R01458h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0145Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R0145Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_toggle_times_lane[2:0]$  $4$  $2$  $R0145Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_result_avg_en_lane$  $1$  $1$  $R0145Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_timeout_chk_dis_lane$  $0$  $0$  $R0145Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01460h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01460h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R01464h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01464h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01464h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_indv_ext_en_lane$  $1$  $1$  $R01464h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_cal_en_ext_lane$  $0$  $0$  $R01464h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01468h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_val_max_lane[3:0]$  $7$  $4$  $R01468h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_ts_vdda_fbdiv_cal_val_min_lane[3:0]$  $3$  $0$  $R01468h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0146Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_dummy_clk_ext_lane$  $7$  $7$  $R0146Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_result_ext_lane[3:0]$  $6$  $3$  $R0146Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_result_msb_ext_lane$  $2$  $2$  $R0146Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_result_lsb_ext_lane$  $1$  $1$  $R0146Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_cal_done_rd_lane$  $0$  $0$  $R0146Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01470h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_timeout_rd_lane$  $7$  $7$  $R01470h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_fbdiv_cal_overflow_rd_lane$  $6$  $6$  $R01470h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_fbdiv_cal_underflow_rd_lane$  $5$  $5$  $R01470h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_fbdiv_cal_result_rd_lane[3:0]$  $4$  $1$  $R01470h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01470h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01474h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_single_en_lane$  $7$  $7$  $R01474h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_intp_cal_cont_en_lane$  $6$  $6$  $R01474h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_intp_cal_bypass_en_lane$  $5$  $5$  $R01474h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_cont_num_lane[3:0]$  $4$  $1$  $R01474h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_dir_inv_lane$  $0$  $0$  $R01474h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01478h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01478h$  $TBD$  $RW$  $5h$  $TBD$
$$pll_ts_vdda_intp_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01478h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R01478h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0147Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R0147Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_intp_cal_toggle_times_lane[2:0]$  $4$  $2$  $R0147Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_intp_cal_result_avg_en_lane$  $1$  $1$  $R0147Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_timeout_chk_dis_lane$  $0$  $0$  $R0147Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01480h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01480h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R01484h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01484h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_intp_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01484h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_ts_vdda_intp_cal_indv_ext_en_lane$  $1$  $1$  $R01484h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_cal_en_ext_lane$  $0$  $0$  $R01484h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01488h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_val_max_lane[3:0]$  $7$  $4$  $R01488h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_ts_vdda_intp_cal_val_min_lane[3:0]$  $3$  $0$  $R01488h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0148Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_dummy_clk_ext_lane$  $7$  $7$  $R0148Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_result_ext_lane[3:0]$  $6$  $3$  $R0148Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_result_msb_ext_lane$  $2$  $2$  $R0148Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_result_lsb_ext_lane$  $1$  $1$  $R0148Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_cal_done_rd_lane$  $0$  $0$  $R0148Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01490h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_timeout_rd_lane$  $7$  $7$  $R01490h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_intp_cal_overflow_rd_lane$  $6$  $6$  $R01490h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_intp_cal_underflow_rd_lane$  $5$  $5$  $R01490h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_intp_cal_result_rd_lane[3:0]$  $4$  $1$  $R01490h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01490h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01494h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_single_en_lane$  $7$  $7$  $R01494h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_pfd_cal_cont_en_lane$  $6$  $6$  $R01494h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_pfd_cal_bypass_en_lane$  $5$  $5$  $R01494h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_cont_num_lane[3:0]$  $4$  $1$  $R01494h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_dir_inv_lane$  $0$  $0$  $R01494h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01498h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01498h$  $TBD$  $RW$  $6h$  $TBD$
$$pll_ts_vdda_pfd_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01498h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R01498h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0149Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R0149Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_pfd_cal_toggle_times_lane[2:0]$  $4$  $2$  $R0149Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_pfd_cal_result_avg_en_lane$  $1$  $1$  $R0149Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_timeout_chk_dis_lane$  $0$  $0$  $R0149Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R014A0h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R014A0h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R014A4h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R014A4h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_pfd_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R014A4h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_ts_vdda_pfd_cal_indv_ext_en_lane$  $1$  $1$  $R014A4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_cal_en_ext_lane$  $0$  $0$  $R014A4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R014A8h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_val_max_lane[3:0]$  $7$  $4$  $R014A8h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_ts_vdda_pfd_cal_val_min_lane[3:0]$  $3$  $0$  $R014A8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R014ACh$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_dummy_clk_ext_lane$  $7$  $7$  $R014ACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_result_ext_lane[3:0]$  $6$  $3$  $R014ACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_result_msb_ext_lane$  $2$  $2$  $R014ACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_result_lsb_ext_lane$  $1$  $1$  $R014ACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_cal_done_rd_lane$  $0$  $0$  $R014ACh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R014B0h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_timeout_rd_lane$  $7$  $7$  $R014B0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_pfd_cal_overflow_rd_lane$  $6$  $6$  $R014B0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_pfd_cal_underflow_rd_lane$  $5$  $5$  $R014B0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_pfd_cal_result_rd_lane[3:0]$  $4$  $1$  $R014B0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R014B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R014B4h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_ts_comn_ext_en_lane$  $7$  $7$  $R014B4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_ts_cmp_ctrl_ext_lane$  $6$  $6$  $R014B4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_ts_updn_rd_lane$  $5$  $5$  $R014B4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_amp_ts_top_start_lane$  $4$  $4$  $R014B4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_ts_top_cont_start_lane$  $3$  $3$  $R014B4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_ts_testbus_core_sel_lane[2:0]$  $2$  $0$  $R014B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R014B8h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_ts_top_done_lane$  $7$  $7$  $R014B8h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_amp_ts_top_cont_done_lane$  $6$  $6$  $R014B8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $5$  $0$  $R014B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R014BCh$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_single_en_lane$  $7$  $7$  $R014BCh$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_amp_cal_cont_en_lane$  $6$  $6$  $R014BCh$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_amp_cal_bypass_en_lane$  $5$  $5$  $R014BCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_cont_num_lane[3:0]$  $4$  $1$  $R014BCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_dir_inv_lane$  $0$  $0$  $R014BCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R014C0h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R014C0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_cont_mode_stepsize_lane[2:0]$  $4$  $2$  $R014C0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R014C0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R014C4h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_toggle_times_lane[2:0]$  $7$  $5$  $R014C4h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_amp_cal_result_avg_en_lane$  $4$  $4$  $R014C4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_timeout_steps_lane[2:0]$  $3$  $1$  $R014C4h$  $TBD$  $RW$  $5h$  $TBD$
$$pll_ts_amp_cal_timeout_chk_dis_lane$  $0$  $0$  $R014C4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R014C8h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R014C8h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $31$  $8$  $R014CCh$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_val_max_lane[7:0]$  $7$  $0$  $R014CCh$  $TBD$  $RW$  $ffh$  $TBD$
$$ND$  $31$  $8$  $R014D0h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_val_min_lane[7:0]$  $7$  $0$  $R014D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R014D4h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_indv_ext_en_lane$  $7$  $7$  $R014D4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_cal_en_ext_lane$  $6$  $6$  $R014D4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_dummy_clk_ext_lane$  $5$  $5$  $R014D4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_cal_done_rd_lane$  $4$  $4$  $R014D4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_amp_cal_timeout_rd_lane$  $3$  $3$  $R014D4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_amp_cal_overflow_rd_lane$  $2$  $2$  $R014D4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_amp_cal_underflow_rd_lane$  $1$  $1$  $R014D4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R014D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R014D8h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_result_ext_lane[7:0]$  $7$  $0$  $R014D8h$  $TBD$  $RW$  $4fh$  $TBD$
$$ND$  $31$  $8$  $R014DCh$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_result_rd_lane[7:0]$  $7$  $0$  $R014DCh$  $Analog Register 000$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01800h$  $Analog Register 000$  $RW$  $0h$  $$
$$pll_rs_vind_band_sel_lane$  $7$  $7$  $R01800h$  $Analog Register 000$  $RW$  $1h$  $Inductor Band Select 1:high 0:low$
$$pll_rs_fbdiv_lane[9:8]$  $6$  $5$  $R01800h$  $Analog Register 000$  $RW$  $1h$  $Feed-back Divider Ratio$
$$pll_rs_pll_lpfr_lane[2:0]$  $4$  $2$  $R01800h$  $Analog Register 000$  $RW$  $0h$  $PLL Loop R Value Selection$
$$pll_rs_tx_intpr_lane[1:0]$  $1$  $0$  $R01800h$  $Analog Register 001$  $RW$  $0h$  $Interpolator Resistor Selection$
$$ND$  $31$  $8$  $R01804h$  $Analog Register 001$  $RW$  $0h$  $$
$$pll_rs_pllcal_en_lane$  $7$  $7$  $R01804h$  $Analog Register 001$  $RW$  $0h$  $PLL Calibration Enable$
$$pll_rs_pllampcal_en_lane$  $6$  $6$  $R01804h$  $Analog Register 001$  $RW$  $0h$  $PLL Amplitude Calibration Enable$
$$pll_rs_force_no_dll_rst_lane$  $5$  $5$  $R01804h$  $Analog Register 001$  $RW$  $0h$  $TBD$
$$pll_rs_vind_bias_sel_lane[1:0]$  $4$  $3$  $R01804h$  $Analog Register 001$  $RW$  $1h$  $Inductor Bias Voltage Selection$
$$ND$  $2$  $2$  $R01804h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01804h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01804h$  $Analog Register 002$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01808h$  $Analog Register 002$  $RW$  $0h$  $$
$$pll_rs_fbdiv_lane[7:0]$  $7$  $0$  $R01808h$  $Analog Register 003$  $RW$  $18h$  $Feed-back Divider Ratio$
$$ND$  $31$  $8$  $R0180Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$pll_rs_refdiv_lane[3:0]$  $7$  $4$  $R0180Ch$  $Analog Register 003$  $RW$  $1h$  $Reference Divider Ratio$
$$pll_rs_pll_lpfc_lane[1:0]$  $3$  $2$  $R0180Ch$  $Analog Register 003$  $RW$  $0h$  $PLL Loop C2 Value Selection$
$$ND$  $1$  $1$  $R0180Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0180Ch$  $Analog Register 004$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01810h$  $Analog Register 004$  $RW$  $0h$  $$
$$pll_rs_icp_lane[4:0]$  $7$  $3$  $R01810h$  $Analog Register 004$  $RW$  $Fh$  $Charge Pump Current$
$$pll_rs_pll_reg_sel_lane[2:0]$  $2$  $0$  $R01810h$  $Analog Register 005$  $RW$  $4h$  $Regulator Output Voltage High/low Speed Mode Selection$
$$ND$  $31$  $8$  $R01814h$  $Analog Register 005$  $RW$  $0h$  $$
$$pll_rs_vcon_ref_sel_lane[3:0]$  $7$  $4$  $R01814h$  $Analog Register 005$  $RW$  $3h$  $VCON Reference Voltage Selection$
$$pll_rs_vcap_off_sel_lane[1:0]$  $3$  $2$  $R01814h$  $Analog Register 005$  $RW$  $1h$  $Capacitance Off Voltage Selection$
$$pll_rs_pwexp_dis_lane$  $1$  $1$  $R01814h$  $Analog Register 005$  $RW$  $0h$  $Feed-back Divider Pulse Width Extension Disable$
$$pll_rs_pwexp_dis_div1g_lane$  $0$  $0$  $R01814h$  $Analog Register 006$  $RW$  $0h$  $Divider 1G Pulse Width Extension Disable$
$$ND$  $31$  $8$  $R01818h$  $Analog Register 006$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01818h$  $Analog Register 006$  $RW$  $0h$  $$
$$pll_rs_tempc_rshrt_en_lane$  $6$  $6$  $R01818h$  $Analog Register 006$  $RW$  $0h$  $Temperature Compensation Short Resistance Enable$
$$pll_rs_tempc_rshrt_sel_lane$  $5$  $5$  $R01818h$  $Analog Register 006$  $RW$  $0h$  $Temperature Compensation Short Resistance Selection$
$$pll_rs_lccap_ulsb_lane[3:0]$  $4$  $1$  $R01818h$  $Analog Register 006$  $RW$  $0h$  $LCVCO Capacitance ULSB$
$$ND$  $0$  $0$  $R01818h$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0181Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$pll_rs_lccap_lsb_lane[5:0]$  $7$  $2$  $R0181Ch$  $Analog Register 007$  $RW$  $10h$  $LCVCO Capacitance LSB$
$$ND$  $1$  $1$  $R0181Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0181Ch$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01820h$  $Analog Register 008$  $RW$  $0h$  $$
$$pll_rs_vcoamp_vth_sel_lane[3:0]$  $3$  $0$  $R01820h$  $Analog Register 009$  $RW$  $Ch$  $VCO Amplitude Threshold Selection$
$$ND$  $31$  $8$  $R01824h$  $Analog Register 009$  $RW$  $0h$  $$
$$pll_rs_vcon_max_sel_lane[2:0]$  $7$  $5$  $R01824h$  $Analog Register 009$  $RW$  $3h$  $VCON Voltage Max Value Selection$
$$pll_rs_vcon_min_sel_lane[2:0]$  $4$  $2$  $R01824h$  $Analog Register 009$  $RW$  $5h$  $VCON Voltage Min Value Selection$
$$pll_rs_ind_sw_dac_sel_lane[1:0]$  $1$  $0$  $R01824h$  $Analog Register 010$  $RW$  $2h$  $Inductor Switch Dac Value Selection$
$$ND$  $31$  $8$  $R01828h$  $Analog Register 010$  $RW$  $0h$  $$
$$pll_rs_varac_bias_sel_lane[2:0]$  $7$  $5$  $R01828h$  $Analog Register 010$  $RW$  $5h$  $Varactor Bias Voltage Selection$
$$pll_rs_ind_sw_mode_lane$  $4$  $4$  $R01828h$  $Analog Register 010$  $RW$  $0h$  $Inductor Switch Mode Selection$
$$pll_rs_vind_bias_en_lane$  $3$  $3$  $R01828h$  $Analog Register 010$  $RW$  $1h$  $Inductor Bias Voltage Enable$
$$pll_rs_ind_gate_mode_lane$  $2$  $2$  $R01828h$  $Analog Register 010$  $RW$  $0h$  $Inductor Gate Mode Selection$
$$pll_rs_lcvcocal_buf_en_lane$  $1$  $1$  $R01828h$  $Analog Register 010$  $RW$  $0h$  $LCVCO Calibration Buffer Enable$
$$pll_rs_lcvco_nsf_iptat_en_lane$  $0$  $0$  $R01828h$  $Analog Register 011$  $RW$  $1h$  $LCVCO NSF Iptat Current Enable$
$$ND$  $31$  $8$  $R0182Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0182Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0182Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$pll_rs_lcpll_dcc_en_lane$  $5$  $5$  $R0182Ch$  $Analog Register 011$  $RW$  $1h$  $LCPLL DCC Enable$
$$pll_rs_lcpll_dcc_hg_lane$  $4$  $4$  $R0182Ch$  $Analog Register 011$  $RW$  $0h$  $LCPLL DCC High Gain Enable$
$$ND$  $3$  $3$  $R0182Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0182Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0182Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0182Ch$  $Analog Register 012$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01830h$  $Analog Register 012$  $RW$  $0h$  $$
$$pll_rs_txclk_pi_icc_ctrl_lane[3:0]$  $7$  $4$  $R01830h$  $Analog Register 012$  $RW$  $ch$  $TBD$
$$pll_rs_txclk_pi_icclow_ctrl_lane[3:0]$  $3$  $0$  $R01830h$  $Analog Register 013$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01834h$  $Analog Register 013$  $RW$  $0h$  $$
$$pll_rs_vco_slave_adj_lane[2:0]$  $3$  $1$  $R01834h$  $Analog Register 013$  $RW$  $3h$  $VCO Slave Regulator Output Selection$
$$ND$  $0$  $0$  $R01834h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01838h$  $Analog Register 014$  $RW$  $0h$  $$
$$pll_rs_vddr_dac_adj_lane[2:0]$  $7$  $5$  $R01838h$  $Analog Register 014$  $RW$  $4h$  $Temperature Compensation Dac Regulator Output Selection$
$$pll_rs_vco_reg_mid_sel_lane[2:0]$  $4$  $2$  $R01838h$  $Analog Register 014$  $RW$  $4h$  $VCO 2nd Stage Regulator Gate Voltage Selection$
$$ND$  $1$  $1$  $R01838h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01838h$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0183Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0183Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0183Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$pll_rs_tx_intpreset_ext_lane$  $5$  $5$  $R0183Ch$  $Analog Register 015$  $RW$  $0h$  $Interpolator External Reset$
$$pll_rs_dpherck_dly_sel_lane[1:0]$  $4$  $3$  $R0183Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator Dpher Delay Selection$
$$pll_rs_clk_det_en_lane$  $2$  $2$  $R0183Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator Clock Detection Enable$
$$pll_rs_ssc_clk_en_lane$  $1$  $1$  $R0183Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator SSC Clock Enable$
$$pll_rs_pll_ol_en_lane$  $0$  $0$  $R0183Ch$  $Analog Register 016$  $RW$  $0h$  $PLL Open Loop Mode Enable$
$$ND$  $31$  $8$  $R01840h$  $Analog Register 016$  $RW$  $0h$  $$
$$pll_rs_lccap_msb_lane[11:8]$  $7$  $4$  $R01840h$  $Analog Register 016$  $RW$  $0h$  $LCVCO Capacitance MSB$
$$ND$  $3$  $2$  $R01840h$  $Analog Register 016$  $RW$  $0h$  $$
$$pll_rs_intp_short_nbias_en_lane$  $1$  $1$  $R01840h$  $Analog Register 016$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R01840h$  $Analog Register 017$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01844h$  $Analog Register 017$  $RW$  $0h$  $$
$$pll_rs_lccap_msb_lane[7:0]$  $7$  $0$  $R01844h$  $Analog Register 018$  $RW$  $3h$  $LCVCO Capacitance MSB$
$$ND$  $31$  $8$  $R01848h$  $Analog Register 018$  $RW$  $0h$  $$
$$pll_rs_ck500m_div_lane[1:0]$  $7$  $6$  $R01848h$  $Analog Register 018$  $RW$  $0h$  $TBD$
$$ND$  $5$  $2$  $R01848h$  $Analog Register 018$  $RW$  $0h$  $$
$$pll_rs_lcpll_postdiv_en_lane$  $1$  $1$  $R01848h$  $Analog Register 018$  $RW$  $0h$  $TBD$
$$pll_rs_lcpll_postdiv_1p5or2_en_lane$  $0$  $0$  $R01848h$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0184Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$pll_rs_icp_bias_enlarge_lane[1:0]$  $7$  $6$  $R0184Ch$  $Analog Register 019$  $RW$  $1h$  $TBD$
$$pll_rs_lcpll_deadzone_tune_lane[1:0]$  $5$  $4$  $R0184Ch$  $Analog Register 019$  $RW$  $2h$  $TBD$
$$pll_rs_enlarge_op_gm_lane$  $3$  $3$  $R0184Ch$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$pll_rs_pcie_highk_en_lane$  $2$  $2$  $R0184Ch$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$ND$  $1$  $1$  $R0184Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0184Ch$  $Analog Register 020$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01850h$  $Analog Register 020$  $RW$  $0h$  $$
$$pll_rs_varaclv_bias_sel_lane[2:0]$  $7$  $5$  $R01850h$  $Analog Register 020$  $RW$  $4h$  $NA$
$$pll_rs_lcpllreg_sel_3k_to_4k_ratio_lane$  $4$  $4$  $R01850h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$pll_rs_lcpllreg_sel_7k_to_8k_ratio_lane$  $3$  $3$  $R01850h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$pll_rs_lock_range_sel_lane[1:0]$  $2$  $1$  $R01850h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$ND$  $0$  $0$  $R01850h$  $Analog Register 021$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01854h$  $Analog Register 021$  $RW$  $0h$  $$
$$pll_rs_lcdiv1p5_dcc_en_lane$  $7$  $7$  $R01854h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_rs_dcccomp_test_en_lane$  $6$  $6$  $R01854h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_rs_tsen_sel_lane$  $5$  $5$  $R01854h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_rs_vddr_sel_lane[3:0]$  $4$  $1$  $R01854h$  $Analog Register 021$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R01854h$  $Analog Register 022$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01858h$  $Analog Register 022$  $RW$  $0h$  $$
$$pll_rs_ana_rsvda_lane[7:0]$  $7$  $0$  $R01858h$  $Analog Register 023$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R0185Ch$  $Analog Register 023$  $RW$  $0h$  $$
$$pll_rs_ana_rsvdb_lane[7:0]$  $7$  $0$  $R0185Ch$  $Analog Register 024$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R01860h$  $Analog Register 024$  $RW$  $0h$  $$
$$pll_rs_ana_rsvdc_lane[7:0]$  $7$  $0$  $R01860h$  $Analog Register 025$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R01864h$  $Analog Register 025$  $RW$  $0h$  $$
$$pll_rs_ana_rsvdd_lane[7:0]$  $7$  $0$  $R01864h$  $Analog Register 026$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R01868h$  $Analog Register 026$  $RW$  $0h$  $$
$$pll_rs_reg0p9_speed_track_clk_lane[2:0]$  $7$  $5$  $R01868h$  $Analog Register 026$  $RW$  $0h$  $TBD$
$$ND$  $4$  $4$  $R01868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01868h$  $Analog Register 027$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0186Ch$  $Analog Register 027$  $RW$  $0h$  $$
$$pll_rs_selhv_lcpll_cp_lane[3:0]$  $7$  $4$  $R0186Ch$  $Analog Register 027$  $RW$  $dh$  $TBD$
$$pll_rs_dtxclk_div_en_lane$  $3$  $3$  $R0186Ch$  $Analog Register 027$  $RW$  $0h$  $TBD$
$$pll_rs_txvco_sf_icptat_sel_lane[2:0]$  $2$  $0$  $R0186Ch$  $Analog Register 028$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01870h$  $Analog Register 028$  $RW$  $0h$  $$
$$pll_rs_vdda_cal_en_lane$  $7$  $7$  $R01870h$  $Analog Register 028$  $RW$  $0h$  $TBD$
$$pll_rs_shrtr_pll_lane$  $6$  $6$  $R01870h$  $Analog Register 028$  $RW$  $0h$  $TBD$
$$ND$  $5$  $5$  $R01870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01870h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$pll_rs_dig_cal_clk_en_lane$  $7$  $7$  $R01874h$  $Digital PLL Calibration Register 0$  $RW$  $1h$  $PLL Calibration Reference Clock Enable$
$$pll_rs_dig_cal_clk_rst_lane$  $6$  $6$  $R01874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $PLL Calibration Reference Clock Reset$
$$ND$  $5$  $5$  $R01874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$pll_rs_dig_testbus_sel_lane[3:0]$  $3$  $0$  $R01874h$  $Digital PLL Calibration Register 1$  $RW$  $0h$  $Testbus Sel for PLL_RS Calibration $
$$ND$  $31$  $8$  $R01878h$  $Digital PLL Calibration Register 1$  $RW$  $0h$  $$
$$pll_rs_dig_cal2m_div_lane[7:0]$  $7$  $0$  $R01878h$  $Digital PLL Calibration Register 2$  $RW$  $9ch$  $PLL Calibration Reference Clock Divide Ratio$
$$ND$  $31$  $8$  $R0187Ch$  $Digital PLL Calibration Register 2$  $RW$  $0h$  $$
$$pll_rs_ana_test_lane[7:0]$  $7$  $0$  $R0187Ch$  $TBD$  $RW$  $00h$  $TBD$
$$ND$  $31$  $8$  $R01C00h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_vdd_rs_comn_ext_en_lane$  $7$  $7$  $R01C00h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_rs_cmp_ctrl_ext_lane[2:0]$  $6$  $4$  $R01C00h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_rs_auto_zero_clk_ext_lane$  $3$  $3$  $R01C00h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_rs_updn_rd_lane$  $2$  $2$  $R01C00h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_dcc_vdd_rs_top_start_lane$  $1$  $1$  $R01C00h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_rs_top_cont_start_lane$  $0$  $0$  $R01C00h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C04h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_vdd_rs_testbus_core_sel_lane[2:0]$  $7$  $5$  $R01C04h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_rs_top_done_lane$  $4$  $4$  $R01C04h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_dcc_vdd_rs_top_cont_done_lane$  $3$  $3$  $R01C04h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R01C04h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01C08h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_single_en_lane$  $7$  $7$  $R01C08h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_dcc_cal_cont_en_lane$  $6$  $6$  $R01C08h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_dcc_cal_bypass_en_lane$  $5$  $5$  $R01C08h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R01C08h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_dir_inv_lane$  $0$  $0$  $R01C08h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C0Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01C0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01C0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R01C0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C10h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01C10h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_dcc_cal_toggle_times_lane[2:0]$  $4$  $2$  $R01C10h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_dcc_cal_result_avg_en_lane$  $1$  $1$  $R01C10h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_timeout_chk_dis_lane$  $0$  $0$  $R01C10h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C14h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01C14h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R01C18h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01C18h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01C18h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_rs_dcc_cal_indv_ext_en_lane$  $1$  $1$  $R01C18h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_cal_en_ext_lane$  $0$  $0$  $R01C18h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C1Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_val_max_lane[6:0]$  $7$  $1$  $R01C1Ch$  $TBD$  $RW$  $1fh$  $TBD$
$$pll_rs_dcc_cal_dummy_clk_ext_lane$  $0$  $0$  $R01C1Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C20h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_val_min_lane[6:0]$  $7$  $1$  $R01C20h$  $TBD$  $RW$  $3fh$  $TBD$
$$pll_rs_dcc_cal_result_msb_ext_lane$  $0$  $0$  $R01C20h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C24h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_result_ext_lane[6:0]$  $7$  $1$  $R01C24h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_result_lsb_ext_lane$  $0$  $0$  $R01C24h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C28h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_cal_done_rd_lane$  $7$  $7$  $R01C28h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_dcc_cal_timeout_rd_lane$  $6$  $6$  $R01C28h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_dcc_cal_overflow_rd_lane$  $5$  $5$  $R01C28h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_dcc_cal_underflow_rd_lane$  $4$  $4$  $R01C28h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $3$  $0$  $R01C28h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01C2Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_result_rd_lane[6:0]$  $7$  $1$  $R01C2Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01C2Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01C30h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_single_en_lane$  $7$  $7$  $R01C30h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_cont_en_lane$  $6$  $6$  $R01C30h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_bypass_en_lane$  $5$  $5$  $R01C30h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R01C30h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_dir_inv_lane$  $0$  $0$  $R01C30h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C34h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01C34h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01C34h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R01C34h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C38h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01C38h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_toggle_times_lane[2:0]$  $4$  $2$  $R01C38h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_result_avg_en_lane$  $1$  $1$  $R01C38h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_timeout_chk_dis_lane$  $0$  $0$  $R01C38h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C3Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01C3Ch$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R01C40h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01C40h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01C40h$  $TBD$  $RW$  $6h$  $TBD$
$$pll_rs_div_dcc_cal_indv_ext_en_lane$  $1$  $1$  $R01C40h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_cal_en_ext_lane$  $0$  $0$  $R01C40h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C44h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_val_max_lane[4:0]$  $7$  $3$  $R01C44h$  $TBD$  $RW$  $10h$  $TBD$
$$pll_rs_div_dcc_cal_dummy_clk_ext_lane$  $2$  $2$  $R01C44h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_result_msb_ext_lane$  $1$  $1$  $R01C44h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_result_lsb_ext_lane$  $0$  $0$  $R01C44h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C48h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_val_min_lane[4:0]$  $7$  $3$  $R01C48h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_cal_done_rd_lane$  $2$  $2$  $R01C48h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_div_dcc_cal_timeout_rd_lane$  $1$  $1$  $R01C48h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_div_dcc_cal_overflow_rd_lane$  $0$  $0$  $R01C48h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01C4Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_result_ext_lane[4:0]$  $7$  $3$  $R01C4Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_underflow_rd_lane$  $2$  $2$  $R01C4Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01C4Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01C50h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_result_rd_lane[4:0]$  $7$  $3$  $R01C50h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R01C50h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01C54h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_single_en_lane$  $7$  $7$  $R01C54h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_cont_en_lane$  $6$  $6$  $R01C54h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_bypass_en_lane$  $5$  $5$  $R01C54h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_cont_num_lane[3:0]$  $4$  $1$  $R01C54h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_dir_inv_lane$  $0$  $0$  $R01C54h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C58h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01C58h$  $TBD$  $RW$  $4h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01C58h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R01C58h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C5Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01C5Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_toggle_times_lane[2:0]$  $4$  $2$  $R01C5Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_result_avg_en_lane$  $1$  $1$  $R01C5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_timeout_chk_dis_lane$  $0$  $0$  $R01C5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C60h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01C60h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R01C64h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01C64h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01C64h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_indv_ext_en_lane$  $1$  $1$  $R01C64h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_cal_en_ext_lane$  $0$  $0$  $R01C64h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C68h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_val_max_lane[3:0]$  $7$  $4$  $R01C68h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_rs_vdda_fbdiv_cal_val_min_lane[3:0]$  $3$  $0$  $R01C68h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C6Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_dummy_clk_ext_lane$  $7$  $7$  $R01C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_result_ext_lane[3:0]$  $6$  $3$  $R01C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_result_msb_ext_lane$  $2$  $2$  $R01C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_result_lsb_ext_lane$  $1$  $1$  $R01C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_cal_done_rd_lane$  $0$  $0$  $R01C6Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01C70h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_timeout_rd_lane$  $7$  $7$  $R01C70h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_fbdiv_cal_overflow_rd_lane$  $6$  $6$  $R01C70h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_fbdiv_cal_underflow_rd_lane$  $5$  $5$  $R01C70h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_fbdiv_cal_result_rd_lane[3:0]$  $4$  $1$  $R01C70h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01C70h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01C74h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_single_en_lane$  $7$  $7$  $R01C74h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_intp_cal_cont_en_lane$  $6$  $6$  $R01C74h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_intp_cal_bypass_en_lane$  $5$  $5$  $R01C74h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_cont_num_lane[3:0]$  $4$  $1$  $R01C74h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_dir_inv_lane$  $0$  $0$  $R01C74h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C78h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01C78h$  $TBD$  $RW$  $5h$  $TBD$
$$pll_rs_vdda_intp_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01C78h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R01C78h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C7Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01C7Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_intp_cal_toggle_times_lane[2:0]$  $4$  $2$  $R01C7Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_intp_cal_result_avg_en_lane$  $1$  $1$  $R01C7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_timeout_chk_dis_lane$  $0$  $0$  $R01C7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C80h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01C80h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R01C84h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01C84h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_intp_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01C84h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_rs_vdda_intp_cal_indv_ext_en_lane$  $1$  $1$  $R01C84h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_cal_en_ext_lane$  $0$  $0$  $R01C84h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C88h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_val_max_lane[3:0]$  $7$  $4$  $R01C88h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_rs_vdda_intp_cal_val_min_lane[3:0]$  $3$  $0$  $R01C88h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C8Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_dummy_clk_ext_lane$  $7$  $7$  $R01C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_result_ext_lane[3:0]$  $6$  $3$  $R01C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_result_msb_ext_lane$  $2$  $2$  $R01C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_result_lsb_ext_lane$  $1$  $1$  $R01C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_cal_done_rd_lane$  $0$  $0$  $R01C8Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01C90h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_timeout_rd_lane$  $7$  $7$  $R01C90h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_intp_cal_overflow_rd_lane$  $6$  $6$  $R01C90h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_intp_cal_underflow_rd_lane$  $5$  $5$  $R01C90h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_intp_cal_result_rd_lane[3:0]$  $4$  $1$  $R01C90h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01C90h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01C94h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_single_en_lane$  $7$  $7$  $R01C94h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_pfd_cal_cont_en_lane$  $6$  $6$  $R01C94h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_pfd_cal_bypass_en_lane$  $5$  $5$  $R01C94h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_cont_num_lane[3:0]$  $4$  $1$  $R01C94h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_dir_inv_lane$  $0$  $0$  $R01C94h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C98h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01C98h$  $TBD$  $RW$  $6h$  $TBD$
$$pll_rs_vdda_pfd_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01C98h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R01C98h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01C9Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01C9Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_pfd_cal_toggle_times_lane[2:0]$  $4$  $2$  $R01C9Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_pfd_cal_result_avg_en_lane$  $1$  $1$  $R01C9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_timeout_chk_dis_lane$  $0$  $0$  $R01C9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01CA0h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01CA0h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R01CA4h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01CA4h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_pfd_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01CA4h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_rs_vdda_pfd_cal_indv_ext_en_lane$  $1$  $1$  $R01CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_cal_en_ext_lane$  $0$  $0$  $R01CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01CA8h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_val_max_lane[3:0]$  $7$  $4$  $R01CA8h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_rs_vdda_pfd_cal_val_min_lane[3:0]$  $3$  $0$  $R01CA8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01CACh$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_dummy_clk_ext_lane$  $7$  $7$  $R01CACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_result_ext_lane[3:0]$  $6$  $3$  $R01CACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_result_msb_ext_lane$  $2$  $2$  $R01CACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_result_lsb_ext_lane$  $1$  $1$  $R01CACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_cal_done_rd_lane$  $0$  $0$  $R01CACh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01CB0h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_timeout_rd_lane$  $7$  $7$  $R01CB0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_pfd_cal_overflow_rd_lane$  $6$  $6$  $R01CB0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_pfd_cal_underflow_rd_lane$  $5$  $5$  $R01CB0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_pfd_cal_result_rd_lane[3:0]$  $4$  $1$  $R01CB0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01CB0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01CB4h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_rs_comn_ext_en_lane$  $7$  $7$  $R01CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_rs_cmp_ctrl_ext_lane$  $6$  $6$  $R01CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_rs_updn_rd_lane$  $5$  $5$  $R01CB4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_amp_rs_top_start_lane$  $4$  $4$  $R01CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_rs_top_cont_start_lane$  $3$  $3$  $R01CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_rs_testbus_core_sel_lane[2:0]$  $2$  $0$  $R01CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01CB8h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_rs_top_done_lane$  $7$  $7$  $R01CB8h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_amp_rs_top_cont_done_lane$  $6$  $6$  $R01CB8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $5$  $0$  $R01CB8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01CBCh$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_single_en_lane$  $7$  $7$  $R01CBCh$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_amp_cal_cont_en_lane$  $6$  $6$  $R01CBCh$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_amp_cal_bypass_en_lane$  $5$  $5$  $R01CBCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_cont_num_lane[3:0]$  $4$  $1$  $R01CBCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_dir_inv_lane$  $0$  $0$  $R01CBCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01CC0h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R01CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_cont_mode_stepsize_lane[2:0]$  $4$  $2$  $R01CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R01CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01CC4h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_toggle_times_lane[2:0]$  $7$  $5$  $R01CC4h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_amp_cal_result_avg_en_lane$  $4$  $4$  $R01CC4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_timeout_steps_lane[2:0]$  $3$  $1$  $R01CC4h$  $TBD$  $RW$  $5h$  $TBD$
$$pll_rs_amp_cal_timeout_chk_dis_lane$  $0$  $0$  $R01CC4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01CC8h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01CC8h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $31$  $8$  $R01CCCh$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_val_max_lane[7:0]$  $7$  $0$  $R01CCCh$  $TBD$  $RW$  $ffh$  $TBD$
$$ND$  $31$  $8$  $R01CD0h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_val_min_lane[7:0]$  $7$  $0$  $R01CD0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01CD4h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_indv_ext_en_lane$  $7$  $7$  $R01CD4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_cal_en_ext_lane$  $6$  $6$  $R01CD4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_dummy_clk_ext_lane$  $5$  $5$  $R01CD4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_cal_done_rd_lane$  $4$  $4$  $R01CD4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_amp_cal_timeout_rd_lane$  $3$  $3$  $R01CD4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_amp_cal_overflow_rd_lane$  $2$  $2$  $R01CD4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_amp_cal_underflow_rd_lane$  $1$  $1$  $R01CD4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01CD4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01CD8h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_result_ext_lane[7:0]$  $7$  $0$  $R01CD8h$  $TBD$  $RW$  $4fh$  $TBD$
$$ND$  $31$  $8$  $R01CDCh$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_result_rd_lane[7:0]$  $7$  $0$  $R01CDCh$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $TBD$
$$ana_pu_tx_force_lane$  $31$  $31$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Force PU_TX To Use Register Value Ana_pu_tx$
$$ana_pu_tx_lane$  $30$  $30$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Powre Up TX.$
$$ana_tx_txdetrx_out_rd_lane$  $29$  $29$  $R02000h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $Analog Tx Detect Rx Out$
$$ND$  $28$  $28$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ana_tx_idle_force_lane$  $26$  $26$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $TX Idle Signals Force.$
$$ND$  $25$  $25$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ANA_TX_IDLE_LANE$  $24$  $24$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Transmitter Driver Idle.$
$$tx_reset_ana_lane$  $23$  $23$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Reset Tx Analog Circuitry$
$$ana_tx_clk500m_dig_en_lane$  $22$  $22$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Analog 500M Clock Enable$
$$sft_rst_no_reg_tx_rd_lane$  $21$  $21$  $R02000h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $Internal TX soft reset status$
$$PLL_READY_TX_LANE$  $20$  $20$  $R02000h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $PLL Ready Tx Read$
$$txdata_pre_code_msb_lsb_swap_lane$  $19$  $19$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Transmit PAM4 Symbol of PRE Code MSB LSB Swap$
$$pin_pll_ready_tx_lane$  $18$  $18$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $PLL Ready Tx$
$$ana_idle_sync_en_force_lane$  $17$  $17$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Idle Sync Enable Force$
$$ana_idle_sync_en_lane$  $16$  $16$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Idle Sync Enable$
$$pll_ready_tx_prot_clear_lane$  $15$  $15$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $PLL_READY_TX Hardware Protection Clear Register$
$$pll_ready_tx_prot_en_lane$  $14$  $14$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $PLL_READY_TX Hardware Protection Enable Register$
$$ND$  $13$  $13$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$lane_id_rd_lane[1:0]$  $1$  $0$  $R02000h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $Lane ID Read value$
$$ana_tx_hiz_en_lane$  $31$  $31$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Analog TX HiZ Enable$
$$ND$  $30$  $30$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$pin_pu_pll_rd_lane$  $29$  $29$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN PU_PLL Value Read$
$$pin_pu_tx_rd_lane$  $28$  $28$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN PU_TX Value Read$
$$ND$  $27$  $27$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$pin_tx_idle_rd_lane$  $26$  $26$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX_IDLE Value Read$
$$ND$  $25$  $25$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ana_tx_txclk_sync_en_force_lane$  $23$  $23$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Force Txclk_sync_en To Use Register Value$
$$ana_tx_txclk_sync_en_lane$  $22$  $22$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Tx Clock Sync Enable$
$$tx_clk_en_lane$  $21$  $21$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Tx Global Clock Enable$
$$tx_main_clk_on_lane$  $20$  $20$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Tx Main Path Clock On$
$$tx_main_clk_en_lane$  $19$  $19$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $1h$  $Tx Main Path Clock Enable$
$$tx_main_clk_rst_lane$  $18$  $18$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Tx Main path Reset$
$$ND$  $17$  $17$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$pin_spd_cfg_rd_lane[3:0]$  $3$  $0$  $R02004h$  $Input Interface Tx Lane Reg0$  $R$  $Vh$  $PHY Speed Config Read Value From PIN_SPD_CFG$
$$PHY_GEN_TX_LANE[5:0]$  $31$  $26$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $9h$  $PHY Tx Speed Generation$
$$phy_gen_tx_fm_reg_lane$  $25$  $25$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Phy_gen_tx From Register$
$$remote_status_field_reset_lane$  $24$  $24$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Status Field Reset$
$$remote_status_field_reset_fm_reg_lane$  $23$  $23$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_status_field_reset_lane From Register$
$$pu_pll_lane$  $22$  $22$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Pll$
$$pu_pll_fm_reg_lane$  $21$  $21$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Pu_pll From Register$
$$remote_ctrl_field_reset_lane[3:0]$  $20$  $17$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Countrol Field Reset$
$$remote_ctrl_field_reset_fm_reg_lane$  $16$  $16$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_reset From Register$
$$pu_tx_lane$  $15$  $15$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Tx$
$$remote_ctrl_field_lane[5:0]$  $14$  $9$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Countrol Field$
$$remote_ctrl_field_fm_reg_lane$  $8$  $8$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field From Register$
$$pu_tx_fm_reg_lane$  $7$  $7$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Pu_tx From Register$
$$remote_status_field_lane[5:0]$  $6$  $1$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Status Field$
$$remote_status_field_fm_reg_lane$  $0$  $0$  $R02008h$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Remote_status_field From Register$
$$gpi_lane[7:0]$  $31$  $24$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $GPI$
$$gpi_fm_reg_lane$  $23$  $23$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Gpi From Register$
$$reserved_input_tx_lane[15:0]$  $22$  $7$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Tx Reserved Input$
$$reserved_input_tx_fm_reg_lane$  $6$  $6$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Reserved_input_tx From Register$
$$ND$  $5$  $5$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$SSC_EN_LANE$  $2$  $2$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $SSC Enable$
$$SSC_EN_FM_REG_LANE$  $1$  $1$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of SSC_EN From Register$
$$ND$  $0$  $0$  $R0200Ch$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$repeat_mode_en_fm_reg_lane$  $31$  $31$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Repeat_mode_en From Register$
$$ND$  $30$  $30$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ana_tx_ana_rsvd_out_lane[15:0]$  $27$  $12$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Analog Tx Reserved Output$
$$ana_tx_ana_rsvd_out_fm_reg_lane$  $11$  $11$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Ana_tx_ana_rsvd_out From Register$
$$ND$  $10$  $10$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$tx_acjtag_en_fm_reg_lane$  $8$  $8$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_acjtag_en From Register$
$$tx_acjtag_en_lane$  $7$  $7$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Acjtag Mode Enable$
$$tx_train_enable_fm_reg_lane$  $6$  $6$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_enable From Register$
$$tx_train_enable_lane$  $5$  $5$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Enable$
$$ND$  $4$  $4$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$tx_train_frame_lock_enable_lane$  $3$  $3$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Frame Lock Enable$
$$tx_train_frame_lock_enable_fm_reg_lane$  $2$  $2$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_frame_lock_enable From Register$
$$local_ctrl_field_ready_lane$  $1$  $1$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Local Control Filed Ready$
$$local_ctrl_field_ready_fm_reg_lane$  $0$  $0$  $R02010h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Local_ctrl_field_ready From Register$
$$txdclk_nt_sel_lane[2:0]$  $31$  $29$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Txdclk_nt_sel From Register Value$
$$txdclk_nt_sel_fm_reg_lane$  $28$  $28$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Txdclk_nt_sel_lane From Register$
$$ND$  $27$  $27$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$remote_ctrl_field_pat_lane[1:0]$  $25$  $24$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Control Field Pattern$
$$remote_ctrl_field_pat_fm_reg_lane$  $23$  $23$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_pat_lane From Register$
$$remote_ctrl_field_valid_lane$  $22$  $22$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Control Feld Valid$
$$remote_ctrl_field_valid_fm_reg_lane$  $21$  $21$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_valid From Register$
$$remote_status_field_valid_lane$  $20$  $20$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Status Field Valid$
$$remote_status_field_valid_fm_reg_lane$  $19$  $19$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_status_field_valid From Register$
$$TX_IDLE_LANE$  $18$  $18$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle From Pin$
$$tx_idle_fm_reg_lane$  $17$  $17$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_idle From Register$
$$ND$  $16$  $16$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$phy_gen_max_tx_lane[5:0]$  $15$  $10$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $9h$  $PHY Maximum Tx Speed Generation$
$$phy_gen_max_tx_fm_reg_lane$  $9$  $9$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Phy_genmax__tx From Register$
$$ND$  $8$  $8$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$tx_acjtag_in_lane$  $6$  $6$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Acjtag Input$
$$tx_acjtag_in_fm_reg_lane$  $5$  $5$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_acjtag_in From Register$
$$ND$  $4$  $4$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$remote_status_field_pat_lane[1:0]$  $2$  $1$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Status Field Pattern$
$$remote_status_field_pat_fm_reg_lane$  $0$  $0$  $R02014h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Force Value Of Remote_status_field_pat_lane From Register$
$$int_pu_pll_chg_rising_isr_lane$  $31$  $31$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_chg_rising Interrupt $
$$int_pu_pll_chg_falling_isr_lane$  $30$  $30$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_chg_falling Interrupt $
$$int_pu_tx_chg_rising_isr_lane$  $29$  $29$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_tx_chg_rising Interrupt $
$$int_pu_tx_chg_falling_isr_lane$  $28$  $28$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_tx_chg_falling Interrupt $
$$int_pu_rx_chg_rising_isr_lane$  $27$  $27$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_rx_chg_rising Interrupt $
$$int_pu_rx_chg_falling_isr_lane$  $26$  $26$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_rx_chg_falling Interrupt $
$$tx_sft_rst_chg_rising_isr_lane$  $25$  $25$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $TX Soft Reset Change Rising Edge Interrupt to MCU$
$$tx_sft_rst_chg_falling_isr_lane$  $24$  $24$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $TX Soft Reset Change Falling Edge Interrupt to MCU$
$$int_rx_init_chg_rising_isr_lane$  $23$  $23$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Rx_init_rising Interrupt$
$$int_rx_init_chg_falling_isr_lane$  $22$  $22$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Rx_init_falling Interrupt$
$$int_refclk_dis_chg_rising_isr_lane$  $21$  $21$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Refclk_dis_chg rising Interrupt$
$$int_refclk_dis_chg_falling_isr_lane$  $20$  $20$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Refclk_dis_chg falling Interrupt$
$$int_pu_pll_or_chg_rising_isr_lane$  $19$  $19$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_or_chg rising Interrupt $
$$int_pu_pll_or_chg_falling_isr_lane$  $18$  $18$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_or_chg falling Interrupt $
$$int_pu_ivref_chg_isr_lane$  $17$  $17$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt $
$$int_tx_idle_chg_isr_lane$  $16$  $16$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_idle_chg Interrupt $
$$ND$  $15$  $15$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02018h$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_pu_pll_chg_rising_mask_lane$  $31$  $31$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_chg_rising Interrupt Mask $
$$int_pu_pll_chg_falling_mask_lane$  $30$  $30$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_chg_falling Interrupt Mask $
$$int_pu_tx_chg_rising_mask_lane$  $29$  $29$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_tx_chg_rising Interrupt Mask $
$$int_pu_tx_chg_falling_mask_lane$  $28$  $28$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_tx_chg_falling Interrupt Mask $
$$int_pu_rx_chg_rising_mask_lane$  $27$  $27$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_rx_chg_rising Interrupt Mask $
$$int_pu_rx_chg_falling_mask_lane$  $26$  $26$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_rx_chg_falling Interrupt Mask $
$$tx_sft_rst_chg_rising_mask_lane$  $25$  $25$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $TX Soft Reset Change Rising Edge Interrupt Mask$
$$tx_sft_rst_chg_falling_mask_lane$  $24$  $24$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $TX Soft Reset Change Falling Edge Interrupt Mask$
$$int_rx_init_chg_rising_mask_lane$  $23$  $23$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Rx_init_chg_rising Interrupt Mask$
$$int_rx_init_chg_falling_mask_lane$  $22$  $22$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Rx_init_chg_falling Interrupt Mask$
$$int_refclk_dis_chg_rising_mask_lane$  $21$  $21$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Refclk_dis_chg_rising Interrupt Mask$
$$int_refclk_dis_chg_falling_mask_lane$  $20$  $20$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Refclk_dis_chg_falling Interrupt Mask$
$$int_pu_pll_or_chg_rising_mask_lane$  $19$  $19$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_or_chg_rising Interrupt Mask $
$$int_pu_pll_or_chg_falling_mask_lane$  $18$  $18$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_or_chg_falling Interrupt Mask $
$$int_pu_ivref_chg_mask_lane$  $17$  $17$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_ivref_chg Interrupt Mask $
$$int_tx_idle_chg_mask_lane$  $16$  $16$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_idle_chg Interrupt Mask $
$$ND$  $15$  $15$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0201Ch$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$pin_tx_clk_on_lane$  $29$  $29$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_TXDCLK$
$$REFCLK_ON_DCLK_DIS_LANE$  $28$  $28$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Referenc Clock On TXDCLK/RXDCLK Disable$
$$ref_clk_en_lane$  $27$  $27$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force Reference Clock Enable Lane. $
$$rst_ref_clk_lane$  $26$  $26$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Reset Reference Clock Lane$
$$ND$  $25$  $25$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ana_txclk_inv_lane$  $24$  $24$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Analog Transmit Data Clock Invert$
$$txdclk_ah_lane$  $23$  $23$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Transmit Data Clock Active High.$
$$pt_tx_clk_en_lane$  $22$  $22$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force Phytest TX Clock Enable.$
$$rx2tx_lpbk_tx_clk_en_lane$  $21$  $21$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back TX Clock Enable.$
$$rst_rx2tx_lpbk_tx_clk_lane$  $20$  $20$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back TX Clock$
$$ND$  $19$  $19$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02020h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$LOCAL_DIG_RX2TX_LPBK_EN_LANE$  $31$  $31$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$TXD_INV_LANE$  $30$  $30$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit Polarity Invert.$
$$add_err_en_lane$  $29$  $29$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Enable$
$$add_err_num_lane[2:0]$  $28$  $26$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Number$
$$rx2tx_fifo_no_stop_lane$  $25$  $25$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Not Stop$
$$rx2tx_fifo_rd_start_point_lane$  $24$  $24$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Read Start Point$
$$rx2tx_fifo_full_lane$  $23$  $23$  $R02024h$  $TX Clock and Data Speed Convert$  $R$  $Vh$  $Far End Loopback FIFO Is Full$
$$rx2tx_fifo_empty_lane$  $22$  $22$  $R02024h$  $TX Clock and Data Speed Convert$  $R$  $Vh$  $Far End Loopback FIFO Is Empty$
$$rx2tx_fifo_status_clear_lane$  $21$  $21$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Status Clear$
$$rx2tx_fifo_full_force_lane$  $20$  $20$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Full Force$
$$rx2tx_fifo_empty_force_lane$  $19$  $19$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Empty Force$
$$txd_msb_lsb_swap_lane$  $18$  $18$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Symbol Of Analog Data MSB LSB Swap$
$$txdata_gray_code_en_lane$  $17$  $17$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Gray Code Enable$
$$txdata_pre_code_en_lane$  $16$  $16$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 PRE Code Enable$
$$txdata_latency_reduce_en_lane$  $15$  $15$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Tx Data Path Latency Reduction Enable$
$$ND$  $14$  $8$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$txdata_gray_code_en_fm_reg_lane$  $7$  $7$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Gray Code Control From Register$
$$txdata_pre_code_en_fm_reg_lane$  $6$  $6$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 PRE Code Control From Register$
$$txdata_msb_lsb_swap_lane$  $5$  $5$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Symbol Of PIN Data MSB LSB Swap$
$$rx2tx_r_fifo_cnt_lane[4:0]$  $4$  $0$  $R02024h$  $Speed Control Interrupt Register 1$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$int_phy_gen_tx_chg_isr_lane$  $31$  $31$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt $
$$int_phy_gen_rx_chg_isr_lane$  $30$  $30$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt $
$$ND$  $29$  $29$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02028h$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_mask_lane$  $31$  $31$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Tx Speed Change Interrupt Mask$
$$int_phy_gen_rx_chg_mask_lane$  $30$  $30$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Rx Speed Change Interrupt Mask$
$$ND$  $29$  $29$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0202Ch$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_tx_rd_lane[5:0]$  $31$  $26$  $R02030h$  $Speed Control Tx Lane Register 1$  $R$  $Vh$  $Tx GEN Value Read$
$$ND$  $25$  $25$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_txdclk_nt_sel_rd_lane[2:0]$  $23$  $21$  $R02030h$  $Speed Control Tx Lane Register 1$  $R$  $Vh$  $PIN_TXDCLK_NT_SEL Read Register$
$$ND$  $20$  $20$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_max_tx_rd_lane[5:0]$  $15$  $10$  $R02030h$  $Speed Control Tx Lane Register 1$  $R$  $Vh$  $Tx GEN Max Value Read$
$$ND$  $9$  $9$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$TXDCLK_NT_EN_LANE$  $1$  $1$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_NT$
$$TXDCLK_4X_EN_LANE$  $0$  $0$  $R02030h$  $Tx System Register0$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_4X$
$$TX_SEL_BITS_LANE$  $31$  $31$  $R02034h$  $Tx System Register0$  $RW$  $0h$  $Select Tx Data Bus Width$
$$train_tx_sel_bits_lane$  $30$  $30$  $R02034h$  $Tx System Register0$  $RW$  $1h$  $Select Tx Data Bus Width For Tx Training$
$$TRX_TXCLK_SEL_LANE$  $29$  $29$  $R02034h$  $Tx System Register0$  $RW$  $0h$  $Select PLL Source For Tx$
$$ND$  $28$  $25$  $R02034h$  $Tx System Register0$  $RW$  $0h$  $$
$$SSC_DSPREAD_TX_LANE$  $24$  $24$  $R02034h$  $Tx System Register0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread Select$
$$SSC_AMP_LANE[6:0]$  $23$  $17$  $R02034h$  $Tx System Register0$  $RW$  $0h$  $SSC Amplitude Setting$
$$ND$  $16$  $8$  $R02034h$  $Tx System Register0$  $RW$  $0h$  $$
$$tx_data_width_lane[1:0]$  $7$  $6$  $R02034h$  $Tx System Register0$  $RW$  $0h$  $Tx Data Width$
$$ND$  $5$  $0$  $R02034h$  $Tx System Register1$  $RW$  $0h$  $$
$$TX_HALFRATE_EN_LANE$  $31$  $31$  $R0203Ch$  $Tx System Register1$  $RW$  $0h$  $Tx Half Rate Enable$
$$TX_PAM2_EN_LANE$  $30$  $30$  $R0203Ch$  $Tx System Register1$  $RW$  $0h$  $Tx PAM2 Enable$
$$ND$  $29$  $0$  $R0203Ch$  $Digital TX Reserved Register0$  $RW$  $0h$  $$
$$DIG_TX_RSVD0_LANE[15:0]$  $31$  $16$  $R02044h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Digital TX Reserved Register0$
$$dig_tx_int_rsvd0_lane[15:0]$  $15$  $0$  $R02044h$  $ID Related Register Lane 1$  $RW$  $0h$  $Internal Digital TX Reserved Register0$
$$ND$  $31$  $31$  $R0204Ch$  $ID Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0204Ch$  $ID Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0204Ch$  $ID Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0204Ch$  $ID Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0204Ch$  $ID Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0204Ch$  $ID Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0204Ch$  $ID Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0204Ch$  $ID Related Register Lane 1$  $RW$  $0h$  $$
$$dig_id_lane[7:0]$  $23$  $16$  $R0204Ch$  $ID Related Register Lane 1$  $R$  $Vh$  $Digital Revision$
$$ana_tx_ana_rsvd_in_lane[15:0]$  $15$  $0$  $R0204Ch$  $Tx Reserved Register 1$  $RW$  $ff00h$  $Analog TX Reserved PIN Control$
$$tx_ana_rsvd_out_rd_lane[15:0]$  $31$  $16$  $R0205Ch$  $Tx Reserved Register 1$  $R$  $Vh$  $TX_ANA_RSVD_OUT Value$
$$pin_reserved_input_tx_rd_lane[15:0]$  $15$  $0$  $R0205Ch$  $Tx Reserved Register 2$  $R$  $Vh$  $PIN_RESERVED_INPUT_TX Value$
$$tx_vref_txdrv_sel_lane[3:0]$  $31$  $28$  $R02060h$  $Tx Reserved Register 2$  $RW$  $7h$  $Tx Margin Voltage$
$$ND$  $27$  $27$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output_tx_lane[15:0]$  $15$  $0$  $R02060h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_TX Value$
$$int_pu_pll_chg_rising_isr_clear_lane$  $31$  $31$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_chg_rising Interrupt Clear$
$$int_pu_pll_chg_falling_isr_clear_lane$  $30$  $30$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_chg_falling Interrupt Clear$
$$int_pu_tx_chg_rising_isr_clear_lane$  $29$  $29$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_tx_chg_rising Interrupt Clear$
$$int_pu_tx_chg_falling_isr_clear_lane$  $28$  $28$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_tx_chg_falling Interrupt Clear$
$$int_pu_rx_chg_rising_isr_clear_lane$  $27$  $27$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_rx_chg_rising Interrupt Clear$
$$int_pu_rx_chg_falling_isr_clear_lane$  $26$  $26$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_rx_chg_falling Interrupt Clear$
$$tx_sft_rst_chg_rising_isr_clear_lane$  $25$  $25$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $TX Soft Reset Rising Edge Change Interrupt Clear$
$$tx_sft_rst_chg_falling_isr_clear_lane$  $24$  $24$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $TX Soft Reset Falling Edge Change Interrupt Clear$
$$int_rx_init_chg_rising_isr_clear_lane$  $23$  $23$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx_init_chg_rising Interrupt Clear$
$$int_rx_init_chg_falling_isr_clear_lane$  $22$  $22$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx_init_chg_falling Interrupt Clear$
$$int_refclk_dis_chg_rising_isr_clear_lane$  $21$  $21$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Refclk_dis_chg_rising Interrupt Clear$
$$int_refclk_dis_chg_falling_isr_clear_lane$  $20$  $20$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Refclk_dis_chg_falling Interrupt Clear$
$$int_pu_pll_or_chg_rising_isr_clear_lane$  $19$  $19$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_or_chg_rising Interrupt Clear$
$$int_pu_pll_or_chg_falling_isr_clear_lane$  $18$  $18$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_or_chg_falling Interrupt Clear$
$$int_pu_ivref_chg_isr_clear_lane$  $17$  $17$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt Clear$
$$int_tx_idle_chg_isr_clear_lane$  $16$  $16$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_idle_chg Interrupt Clear$
$$ND$  $15$  $15$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02064h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_isr_clear_lane$  $31$  $31$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt Clear$
$$int_phy_gen_rx_chg_isr_clear_lane$  $30$  $30$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt Clear$
$$ND$  $29$  $29$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02068h$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $21$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$pwron_seq_lane$  $5$  $5$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $1h$  $Power Up Sequence Status$
$$ND$  $4$  $4$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0206Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0206Ch$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $23$  $8$  $R02070h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ref1m_gen_div_lane[7:0]$  $7$  $0$  $R02070h$  $DTX Register 2$  $RW$  $18h$  $Reference 1 MHz Generation Divider$
$$rx2tx_fifo_cnt_rd_req_lane$  $31$  $31$  $R0207Ch$  $DTX Register 2$  $RW$  $1h$  $Far End Loopback FIFO Count Read Request$
$$rx2tx_w_fifo_cnt_lane[4:0]$  $30$  $26$  $R0207Ch$  $DTX Register 2$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$ND$  $25$  $21$  $R0207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$rx2tx_ratio_force_lane$  $20$  $20$  $R0207Ch$  $DTX Register 2$  $RW$  $0h$  $Rx Clock To Tx Clock Frequency Ratio Force$
$$rx2tx_ratio_lane[2:0]$  $19$  $17$  $R0207Ch$  $DTX Register 2$  $RW$  $0h$  $Rx Clock To Tx Clock Frequency Ratio$
$$RX2TX_FREQ_TRAN_EN_LANE$  $16$  $16$  $R0207Ch$  $DTX Register 2$  $RW$  $0h$  $DTX Rx to Tx Frequency Transfer Enable$
$$ND$  $15$  $11$  $R0207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$repeat_mode_en_lane$  $10$  $10$  $R0207Ch$  $DTX Register 2$  $RW$  $0h$  $Repeat Mode Enable$
$$repeat_mode_dis_lane$  $9$  $9$  $R0207Ch$  $DTX Register 2$  $RW$  $0h$  $Repeat Mode Disable$
$$ND$  $8$  $8$  $R0207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0207Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $0$  $R0207Ch$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $10$  $R02080h$  $DTX Register 3$  $RW$  $0h$  $$
$$force_couple_mode_en_low_lane$  $9$  $9$  $R02080h$  $DTX Register 3$  $RW$  $0h$  $Force Couple Mode Enable Low$
$$ND$  $8$  $8$  $R02080h$  $DTX Register 3$  $RW$  $0h$  $$
$$ana_tx_pll_txclk_sync_en_force_lane$  $7$  $7$  $R02080h$  $DTX Register 3$  $RW$  $0h$  $Force Txclk_sync_en_pll to Use Register Value$
$$ana_tx_pll_txclk_sync_en_lane$  $6$  $6$  $R02080h$  $DTX Register 3$  $RW$  $0h$  $Tx Sync Clock Gating Enable, sent to PLL that supplies TX$
$$ND$  $5$  $0$  $R02080h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02084h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_LANE[5:0]$  $29$  $24$  $R02084h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R02084h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$testbus_sel_hi1_lane[5:0]$  $21$  $16$  $R02084h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Optional Testbus Result. $
$$ND$  $15$  $14$  $R02084h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_LANE[5:0]$  $13$  $8$  $R02084h$  $Test Bus Control Register$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $7$  $6$  $R02084h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$testbus_sel_lo1_lane[5:0]$  $5$  $0$  $R02084h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$PT_TX_EN_LANE$  $31$  $31$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test Enable$
$$PT_TX_PHYREADY_FORCE_LANE$  $30$  $30$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test PHY Ready Force$
$$PT_TX_PATTERN_SEL_LANE[5:0]$  $29$  $24$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $10h$  $PHY Test TX Pattern Select$
$$TX_TRAIN_PAT_SEL_LANE[1:0]$  $23$  $22$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $TX Training Pattern Select$
$$ND$  $21$  $16$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $$
$$SSPRQ_UI_DLY_CTRL_LANE[4:0]$  $15$  $11$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $TX SSPRQ UI Delay Control For Each Lane$
$$pt_tx_ssprq_inv_lane$  $10$  $10$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $TX SSPRQ Test Pattern Inversion$
$$ND$  $9$  $8$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $$
$$pt_tx_prbs_inv_lane$  $7$  $7$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PRBS Pattern Inversion$
$$pt_tx_prbs_gray_en_lane$  $6$  $6$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PRBS PAM4 Gray Code Enable$
$$PT_TX_RST_LANE$  $5$  $5$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test TX Reset$
$$TX_TRAIN_POLY_SEL_FM_PIN_LANE$  $4$  $4$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $Tx training LFSR Pattern Polynomial Select$
$$PT_TX_EN_MODE_LANE[1:0]$  $3$  $2$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test Enable Mode$
$$tx_train_pat_force_lane$  $1$  $1$  $R02098h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $TX Training Pattern Force$
$$pt_tx_mode2_rst_dis_lane$  $0$  $0$  $R02098h$  $PHYTEST Control Registers 1$  $RW$  $0h$  $Disable Tx Pattern Reset When PHY Test Enable Mode 2$
$$PT_TX_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R0209Ch$  $PHYTEST Control Registers 2$  $RW$  $0h$  $User Defined Pattern$
$$PT_TX_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R020A0h$  $PHYTEST Control Registers 3$  $RW$  $0h$  $User Defined Pattern$
$$PT_TX_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R020A4h$  $PHYTEST Control Registers 3$  $RW$  $0h$  $User Defined Pattern$
$$ND$  $15$  $0$  $R020A4h$  $PHYTEST Control Registers 4$  $RW$  $0h$  $$
$$pt_tx_prbs_seed_lane[31:0]$  $31$  $0$  $R020A8h$  $Input Interface Tx Lane Reg4$  $RW$  $ffffffffh$  $PRBS Seed$
$$ND$  $31$  $8$  $R020ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$strx_train_cmd_in_fm_reg_lane$  $7$  $7$  $R020ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Strx_Train_Cmd_In From Register$
$$strx_train_en_in_lane$  $6$  $6$  $R020ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Strx_Train_En_In$
$$strx_train_en_in_fm_reg_lane$  $5$  $5$  $R020ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Strx_Train_En_in From Register$
$$strx_train_pat_en_in_lane$  $4$  $4$  $R020ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Strx_Train_Pat_En_In$
$$strx_train_pat_en_in_fm_reg_lane$  $3$  $3$  $R020ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Strx_Train_Pat_En_in From Register$
$$strx_train_pat_code_sel_in_lane[1:0]$  $2$  $1$  $R020ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Strx_Train_Pat_Code_Sel_In$
$$strx_train_pat_code_sel_in_fm_reg_lane$  $0$  $0$  $R020ACh$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $Force Value Of Strx_Train_Pat_Code_Sel_In From Register$
$$strx_train_cmd_in_lane[31:0]$  $31$  $0$  $R020B0h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Strx_Train_Cmd_In$
$$ana_pu_rx_force_lane$  $31$  $31$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force PU_RX To Use Register Value Ana_pu_rx$
$$ana_pu_rx_lane$  $30$  $30$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX.$
$$ana_pu_sq_lane$  $29$  $29$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Analog Power Up Squetch Detector$
$$pu_sq_force_lane$  $28$  $28$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force ANA_PU_SQ To Use Register Value$
$$rx_reset_ana_lane$  $27$  $27$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Reset Rx Analog Circuitry$
$$rx_main_clk_on_lane$  $26$  $26$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Main Path Clock On$
$$rx_main_clk_en_lane$  $25$  $25$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Rx Main Path Clock Enable$
$$PLL_READY_RX_LANE$  $24$  $24$  $R02100h$  $Power Control RX Lane Register1$  $R$  $Vh$  $Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX$
$$ND$  $23$  $23$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$pin_pll_ready_rx_lane$  $22$  $22$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $PHY Output Port PIN_PLL_READY_RX$
$$ND$  $21$  $21$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$rx_init_rd_lane$  $20$  $20$  $R02100h$  $Power Control RX Lane Register1$  $R$  $Vh$  $RX INIT READ Value$
$$RX_INIT_DONE_LANE$  $19$  $19$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Initial Sequence Done.$
$$pin_pu_rx_rd_lane$  $18$  $18$  $R02100h$  $Power Control RX Lane Register1$  $R$  $Vh$  $PIN PU_RX Value Read$
$$rx_main_clk_rst_lane$  $17$  $17$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Main path Reset$
$$rx_clk_en_lane$  $16$  $16$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Global Clock Enable$
$$ana_pu_rx_dly_lane$  $15$  $15$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX Delay$
$$pll_ready_rx_prot_clear_lane$  $14$  $14$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $PLL_READY_RX Hardware Protection Clear Register$
$$pll_ready_rx_prot_en_lane$  $13$  $13$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $PLL_READY_RX Hardware Protection Enable Register$
$$rx_init_done_prot_clear_lane$  $12$  $12$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $RX_INIT_DONE Hardware Protection Clear Register$
$$rx_init_done_prot_en_lane$  $11$  $11$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $RX_INIT_DONE Hardware Protection Enable Register$
$$ND$  $10$  $0$  $R02100h$  $$  $RW$  $0h$  $$
$$RX_SEL_BITS_LANE$  $31$  $31$  $R02104h$  $$  $RW$  $0h$  $Select Rx Data Bus Width$
$$TRX_RXCLK_SEL_LANE$  $30$  $30$  $R02104h$  $$  $RW$  $0h$  $Select PLL Source For Rx$
$$ND$  $29$  $29$  $R02104h$  $$  $RW$  $0h$  $$
$$train_rx_sel_bits_lane$  $28$  $28$  $R02104h$  $$  $RW$  $1h$  $Select Rx Data Bus Width For Tx Training$
$$ND$  $27$  $4$  $R02104h$  $$  $RW$  $0h$  $$
$$rx_width_half_sel_lane$  $3$  $3$  $R02104h$  $$  $RW$  $0h$  $Rx Data Width Half Select$
$$rx_data_width_lane[1:0]$  $2$  $1$  $R02104h$  $$  $RW$  $0h$  $Rx Data Width$
$$rxdata_latency_reduce_en_lane$  $0$  $0$  $R02104h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Data Path Latency Reduction Enable$
$$PHY_GEN_RX_LANE[5:0]$  $31$  $26$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $9h$  $PHY Rx Speed Generation$
$$phy_gen_rx_fm_reg_lane$  $25$  $25$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Phy_gen_rx From Register$
$$reserved_input_rx_fm_reg_lane$  $24$  $24$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Reserved_input_rx From Register$
$$reserved_input_rx_lane[15:0]$  $23$  $8$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Reserved Input$
$$rx_acjtag_hyst_lane[2:0]$  $7$  $5$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Acjtage Hyst$
$$rx_acjtag_hyst_fm_reg_lane$  $4$  $4$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Rx_acjtag_hyst From Register$
$$ND$  $3$  $3$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$pu_rx_fm_reg_lane$  $1$  $1$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Pu_rx From Register$
$$pu_rx_lane$  $0$  $0$  $R02108h$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Power Up Rx$
$$ND$  $31$  $31$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$rx_dc_term_en_lane$  $29$  $29$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Enable Analog Dc Termination During Normal Function Model$
$$rxdclk_nt_sel_lane[2:0]$  $28$  $26$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rxdclk_nt_sel From Register Value$
$$rxdclk_nt_sel_fm_reg_lane$  $25$  $25$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rxdclk_nt_sel_lane From Register$
$$rx_dc_term_en_fm_reg_lane$  $24$  $24$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_dc_term_en_lane$
$$ND$  $23$  $14$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$rx_acjtag_initn_fm_reg_lane$  $13$  $13$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initn From Register$
$$rx_acjtag_initn_lane$  $12$  $12$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initn$
$$rx_acjtag_initp_fm_reg_lane$  $11$  $11$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initp From Register$
$$rx_acjtag_initp_lane$  $10$  $10$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initp$
$$rx_acjtag_mode_fm_reg_lane$  $9$  $9$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_mode From Register$
$$rx_acjtag_mode_lane$  $8$  $8$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtag Mode$
$$RX_INIT_LANE$  $7$  $7$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Initial $
$$rx_init_fm_reg_lane$  $6$  $6$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_init From Register$
$$ND$  $5$  $5$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$rx_train_enable_lane$  $3$  $3$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Training Enable$
$$rx_train_enable_fm_reg_lane$  $2$  $2$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_train_enable From Register$
$$rx_hiz_lane$  $1$  $1$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx High-Z$
$$ND$  $0$  $0$  $R0210Ch$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_dcbias_lane[2:0]$  $31$  $29$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtag Dc Bias Selection$
$$rx_acjtag_dcbias_fm_reg_lane$  $28$  $28$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Using Register Rx_acjtag_dcbias_lane$
$$ND$  $27$  $25$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_init_clk_lane$  $24$  $24$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Init Clock$
$$rx_acjtag_init_clk_fm_reg_lane$  $23$  $23$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_init_clk From Register$
$$ND$  $22$  $11$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ana_rx_sq_out_lane$  $10$  $10$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Sq Output$
$$ana_rx_sq_out_fm_reg_lane$  $9$  $9$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_sq_out From Register$
$$ND$  $8$  $8$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_ac_fm_reg_lane$  $4$  $4$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_ac From Register$
$$rx_acjtag_ac_lane$  $3$  $3$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage AC$
$$rx_acjtag_en_fm_reg_lane$  $2$  $2$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_en From Register$
$$rx_acjtag_en_lane$  $1$  $1$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Enable$
$$ND$  $0$  $0$  $R02110h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_rx_rd_lane[5:0]$  $31$  $26$  $R02114h$  $Speed Control Rx Lane Register 1$  $R$  $Vh$  $Rx GEN Value Read$
$$ND$  $25$  $24$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$pin_rxdclk_nt_sel_rd_lane[2:0]$  $23$  $21$  $R02114h$  $Speed Control Rx Lane Register 1$  $R$  $Vh$  $PIN_RXDCLK_NT_SEL Read Register$
$$ND$  $20$  $16$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_max_rx_rd_lane[5:0]$  $15$  $10$  $R02114h$  $Speed Control Rx Lane Register 1$  $R$  $Vh$  $Rx GEN Max Value Read$
$$ND$  $9$  $9$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$phy_gen_max_rx_fm_reg_lane$  $8$  $8$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $Force Value Of Phy_gen_max_rx From Register$
$$phy_gen_max_rx_lane[5:0]$  $7$  $2$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $9h$  $PHY Maximum Rx Speed Generation$
$$RXDCLK_NT_EN_LANE$  $1$  $1$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_NT$
$$RXDCLK_4X_EN_LANE$  $0$  $0$  $R02114h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_4X$
$$dig_rx_rsvd0_lane[15:0]$  $31$  $16$  $R02118h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $Digital RX Reserved Register 0$
$$dig_rx_int_rsvd0_lane[15:0]$  $15$  $0$  $R02118h$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Digital RX Internal Reserved Register 0$
$$ana_adcclk_inv_lane$  $31$  $31$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Analog Receiver ADC Clock Invert$
$$ana_rxclk_inv_lane$  $30$  $30$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Analog Receiver Data Clock Invert$
$$pin_rx_clk_on_lane$  $29$  $29$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_RXDCLK$
$$ND$  $28$  $28$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$frame_sync_det_clk_en_lane$  $27$  $27$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For Frame_sync_det  Clock$
$$rst_frame_sync_det_clk_lane$  $26$  $26$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Software Reset For Frame_sync_de_clk Clock Domain$
$$rxdclk_ah_lane$  $25$  $25$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Receiver Data Clock Active High.$
$$ND$  $24$  $24$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$sft_rst_no_reg_rx_rd_lane$  $23$  $23$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $R$  $Vh$  $Internal RX soft reset status$
$$pt_rx_clk_en_lane$  $22$  $22$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force Phytest RX Clock Enable.$
$$rx2tx_lpbk_rx_clk_en_lane$  $21$  $21$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back Clock Enable.$
$$rst_rx2tx_lpbk_rx_clk_lane$  $20$  $20$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back Clock$
$$rst_sq_mcu_clk_lane$  $19$  $19$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset SQ Filter Clock $
$$ND$  $18$  $18$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$rx2pll_lpbk_pll_clk_en_lane$  $16$  $16$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back TX Clock Enable.$
$$rst_rx2pll_lpbk_pll_clk_lane$  $15$  $15$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back TX Clock$
$$rx2pll_lpbk_rx_clk_en_lane$  $14$  $14$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force RX To PLL Loop Back Rx Clock Enable.$
$$rst_rx2pll_lpbk_rx_clk_lane$  $13$  $13$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset RX To PLL Loop Back Rx Clock$
$$ND$  $12$  $0$  $R0211Ch$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$frame_det_midd_level_lane[1:0]$  $31$  $30$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Middle Level For Frame Detection$
$$frame_det_side_level_lane[1:0]$  $29$  $28$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Side Level For Frame Detection$
$$FRAME_LOCK_SEL_LANE$  $27$  $27$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Select$
$$good_marker_num_lane[2:0]$  $26$  $24$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Good Frame Marker Number$
$$bad_marker_num_lane[2:0]$  $23$  $21$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $4h$  $Bad Frame Marker Number$
$$ND$  $20$  $12$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$frame_end_sel_lane$  $11$  $11$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Frame End Selection For Frame Detection$
$$FRAME_REALIGN_MODE_LANE$  $10$  $10$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Realign Mode Select$
$$FRAME_DET_MODE_LANE$  $9$  $9$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Detection Mode$
$$align_stat_rd_req_lane$  $8$  $8$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Align Status Read Request$
$$word_found_lane$  $7$  $7$  $R02120h$  $Frame Sync Detection Reg0$  $R$  $Vh$  $Word Align Found Indicator$
$$FRAME_FOUND_LANE$  $6$  $6$  $R02120h$  $Frame Sync Detection Reg0$  $R$  $Vh$  $Frame Found Indicator$
$$frame_lock_lane$  $5$  $5$  $R02120h$  $Frame Sync Detection Reg0$  $R$  $Vh$  $Frame Lock Indicator$
$$ND$  $4$  $0$  $R02120h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$frame_align_level_lane[15:0]$  $31$  $16$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Frame Alignment Level Register Readout$
$$ND$  $15$  $0$  $R02124h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$align_pos_lane[31:0]$  $31$  $0$  $R02128h$  $Frame Sync Detection Reg3$  $R$  $Vh$  $Data Alignment Position$
$$align_pos_lane[63:32]$  $31$  $0$  $R0212Ch$  $Frame Sync Detection Reg4$  $R$  $Vh$  $Data Alignment Position$
$$align_pos_lane[95:64]$  $31$  $0$  $R02130h$  $Frame Sync Detection Reg5$  $R$  $Vh$  $Data Alignment Position$
$$align_pos_lane[127:96]$  $31$  $0$  $R02134h$  $Frame Sync Detection Reg6$  $R$  $Vh$  $Data Alignment Position$
$$align_pos_lane[159:128]$  $31$  $0$  $R02138h$  $RX Lane Interrupt Register$  $R$  $Vh$  $Data Alignment Position$
$$rx_sft_rst_chg_rising_isr_lane$  $31$  $31$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $RX soft reset rising edge interrupt to MCU$
$$rx_sft_rst_chg_falling_isr_lane$  $30$  $30$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $RX soft reset falling interrupt to MCU$
$$frame_lock_isr_lane$  $29$  $29$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Lock Interrupt To MCU$
$$frame_unlock_isr_lane$  $28$  $28$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Unlock Interrupt To MCU$
$$ND$  $27$  $0$  $R02140h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$rx_sft_rst_chg_rising_mask_lane$  $31$  $31$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $RX soft reset rising edge interrupt mask$
$$rx_sft_rst_chg_falling_mask_lane$  $30$  $30$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $RX soft reset falling interrupt mask$
$$frame_lock_mask_lane$  $29$  $29$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Lock Interupt Disable$
$$frame_unlock_mask_lane$  $28$  $28$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Unlock Interupt Disable$
$$ND$  $27$  $0$  $R02144h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$LOCAL_DIG_TX2RX_LPBK_EN_LANE$  $31$  $31$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Parallel Transmit To Receive Loopback Enable$
$$DET_BYPASS_LANE$  $30$  $30$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Bypass Frame Detection And Sync Detection For RXDATA$
$$RXD_INV_LANE$  $29$  $29$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receive Polarity Invert$
$$rxd_msb_lsb_swap_lane$  $28$  $28$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Symbol Of Analog Data MSB LSB Swap$
$$rxdata_gray_code_en_lane$  $27$  $27$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Gray Code Enable$
$$rxdata_pre_code_en_lane$  $26$  $26$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 PRE Code Enable$
$$rxdata_msb_lsb_swap_lane$  $25$  $25$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Symbol Of PIN Data MSB LSB Swap$
$$rxdata_pre_code_msb_lsb_swap_lane$  $24$  $24$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Symbol Of PRE Code MSB LSB Swap$
$$rxdata_gray_code_en_fm_reg_lane$  $23$  $23$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Gray Code Control From Register$
$$rxdata_pre_code_en_fm_reg_lane$  $22$  $22$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 PRE Code Control From Register$
$$ND$  $21$  $0$  $R02148h$  $RX Reserved Register$  $RW$  $0h$  $$
$$pin_reserved_output_rx_lane[15:0]$  $31$  $16$  $R0214Ch$  $RX Reserved Register$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_RX Value$
$$pin_reserved_input_rx_rd_lane[15:0]$  $15$  $0$  $R0214Ch$  $Rx To PLL Registers$  $R$  $Vh$  $PIN_RESERVED_INPUT_RX Value$
$$ND$  $31$  $25$  $R02150h$  $Rx To PLL Registers$  $RW$  $0h$  $$
$$RX2PLL_FREQ_TRAN_EN_LANE$  $24$  $24$  $R02150h$  $Rx To PLL Registers$  $RW$  $0h$  $DTX Rx to PLL Frequency Transfer Enable$
$$rx2pll_fifo_no_stop_lane$  $23$  $23$  $R02150h$  $Rx To PLL Registers$  $RW$  $0h$  $Far End Loopback FIFO Not Stop$
$$rx2pll_fifo_rd_start_point_lane$  $22$  $22$  $R02150h$  $Rx To PLL Registers$  $RW$  $0h$  $Far End Loopback FIFO Read Start Point$
$$rx2pll_fifo_full_lane$  $21$  $21$  $R02150h$  $Rx To PLL Registers$  $R$  $Vh$  $Far End Loopback FIFO Is Full$
$$rx2pll_fifo_empty_lane$  $20$  $20$  $R02150h$  $Rx To PLL Registers$  $R$  $Vh$  $Far End Loopback FIFO Is Empty$
$$rx2pll_fifo_status_clear_lane$  $19$  $19$  $R02150h$  $Rx To PLL Registers$  $RW$  $0h$  $Far End Loopback FIFO Status Clear$
$$rx2pll_fifo_full_force_lane$  $18$  $18$  $R02150h$  $Rx To PLL Registers$  $RW$  $0h$  $Far End Loopback FIFO Full Force$
$$rx2pll_fifo_empty_force_lane$  $17$  $17$  $R02150h$  $Rx To PLL Registers$  $RW$  $0h$  $Far End Loopback FIFO Empty Force$
$$rx2pll_fifo_cnt_rd_req_lane$  $16$  $16$  $R02150h$  $Rx To PLL Registers$  $RW$  $1h$  $Far End Loopback FIFO Count Read Request$
$$ND$  $15$  $13$  $R02150h$  $Rx To PLL Registers$  $RW$  $0h$  $$
$$rx2pll_w_fifo_cnt_lane[4:0]$  $12$  $8$  $R02150h$  $Rx To PLL Registers$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$ND$  $7$  $5$  $R02150h$  $Rx To PLL Registers$  $RW$  $0h$  $$
$$rx2pll_r_fifo_cnt_lane[4:0]$  $4$  $0$  $R02150h$  $RX Lane Interrupt Clear Register1$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$rx_sft_rst_chg_rising_isr_clear_lane$  $31$  $31$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $RX soft reset rising edge interrupt clear$
$$rx_sft_rst_chg_falling_isr_clear_lane$  $30$  $30$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $RX soft reset falling edge interrupt clear$
$$frame_lock_isr_clear_lane$  $29$  $29$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Lock Interrupt Clear$
$$frame_unlock_isr_clear_lane$  $28$  $28$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Unlock Interrupt Clear$
$$ND$  $27$  $0$  $R02158h$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $31$  $20$  $R0215Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ana_rx_ana_rsvd_out_lane[7:0]$  $19$  $12$  $R0215Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Analog Rx Reserved Output$
$$ana_rx_ana_rsvd_out_fm_reg_lane$  $11$  $11$  $R0215Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Force Value Of Ana_rx_ana_rsvd_out From Register$
$$ND$  $10$  $0$  $R0215Ch$  $Rx Analog Reserved Register0$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R02160h$  $Rx Analog Reserved Register0$  $RW$  $0h$  $$
$$rx_ana_rsvd_out_rd_lane[7:0]$  $23$  $16$  $R02160h$  $Rx Analog Reserved Register0$  $R$  $Vh$  $RX_ANA_RSVD_OUT Value$
$$ND$  $15$  $8$  $R02160h$  $Rx Analog Reserved Register0$  $RW$  $0h$  $$
$$ana_rx_ana_rsvd_in_lane[7:0]$  $7$  $0$  $R02160h$  $squelch glitch filter control0$  $RW$  $f0h$  $Analog RX Reserved PIN Control$
$$SQ_LPF_LANE[15:0]$  $31$  $16$  $R02170h$  $squelch glitch filter control0$  $RW$  $7h$  $Squelch Glitch Filter Delay For SQ_OUT High Level $
$$PIN_RX_SQ_OUT_RD_LANE$  $15$  $15$  $R02170h$  $squelch glitch filter control0$  $R$  $Vh$  $Pin Rx Sq Output Read$
$$PIN_RX_SQ_OUT_LPF_RD_LANE$  $14$  $14$  $R02170h$  $squelch glitch filter control0$  $R$  $Vh$  $Pin Rx Sq Low Pass Filter Output Read$
$$SQ_GATE_RXDATA_EN_LANE$  $13$  $13$  $R02170h$  $squelch glitch filter control0$  $RW$  $0h$  $Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.$
$$SQ_LPF_EN_LANE$  $12$  $12$  $R02170h$  $squelch glitch filter control0$  $RW$  $0h$  $Squelch Glitch Filter Enable $
$$INT_SQ_LPF_EN_LANE$  $11$  $11$  $R02170h$  $squelch glitch filter control0$  $RW$  $1h$  $Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface$
$$sq_detected_gate_en_lane$  $10$  $10$  $R02170h$  $squelch glitch filter control0$  $RW$  $1h$  $SQ_DETECTED Gate Enable$
$$sq_detected_during_cal_lane$  $9$  $9$  $R02170h$  $squelch glitch filter control0$  $RW$  $1h$  $SQ_DETECTED Value During Power On Sequence Or SQ Calibration$
$$SQ_DEGLITCH_EN_LANE$  $8$  $8$  $R02170h$  $squelch glitch filter control0$  $RW$  $0h$  $Sq Deglitch Enable$
$$SQ_DEGLITCH_WIDTH_N_LANE[3:0]$  $7$  $4$  $R02170h$  $squelch glitch filter control0$  $RW$  $6h$  $Sq Deglitch Filter Width For Negative Pulse$
$$SQ_DEGLITCH_WIDTH_P_LANE[3:0]$  $3$  $0$  $R02170h$  $PHYtest Rx Control Register 0$  $RW$  $6h$  $Sq Deglitch Filter Width For Positive Pulse$
$$PT_RX_EN_MODE_LANE[1:0]$  $31$  $30$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Enable Mode$
$$PT_RX_PATTERN_SEL_LANE[5:0]$  $29$  $24$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $10h$  $PHY Test RX Pattern Select$
$$PT_RX_EN_LANE$  $23$  $23$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Enable$
$$PT_RX_PHYREADY_FORCE_LANE$  $22$  $22$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test PHY Ready Force$
$$PT_RX_CNT_RST_LANE$  $21$  $21$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Pattern Counter Reset$
$$pt_rx_cnt_pause_lane$  $20$  $20$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Pattern Counter Pause$
$$pt_rx_relock_lane$  $19$  $19$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Relock Enable$
$$pt_rx_sync_mode_lane$  $18$  $18$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Sync Mode Select$
$$pt_rx_prbs_load_lane$  $17$  $17$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $1h$  $PRBS Input Select$
$$pt_rx_lock_mode_lane$  $16$  $16$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $1h$  $Lock Mode Selection$
$$pt_rx_prbs_gray_en_lane$  $15$  $15$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PRBS PAM4 Gray Code Enable$
$$pt_rx_prbs_inv_lane$  $14$  $14$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PRBS Pattern Inversion in PHY RX$
$$force_pt_rx_lock_lane$  $13$  $13$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $Force PT Lock Indicator$
$$pt_rx_lock_set_lane$  $12$  $12$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $Force PT Lock Indicator Value$
$$force_pt_rx_prbs_data_set_lane$  $11$  $11$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $Force PHY PRBS Data Selection In TX Train$
$$tx_train_pat_lock_mode_rx_lane$  $10$  $10$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $TX Training Pattern Lock Mode$
$$TX_TRAIN_PAT_SEL_RX_LANE[1:0]$  $9$  $8$  $R02180h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $TX Training Pattern Select For RX PRBS Control$
$$PT_RX_LOCK_CNT_LANE[7:0]$  $7$  $0$  $R02180h$  $PHYtest Rx Control Register 1$  $RW$  $40h$  $PHY Test Pattern Lock Count Threshold$
$$PT_RX_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R02184h$  $PHYtest Rx Control Register 2$  $RW$  $0h$  $User Defined Pattern$
$$PT_RX_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R02188h$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $User Defined Pattern$
$$PT_RX_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R0218Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $User Defined Pattern$
$$ND$  $15$  $9$  $R0218Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $$
$$PT_TRX_EN_LANE$  $8$  $8$  $R0218Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $PHY Test Enable$
$$PT_RX_RST_LANE$  $7$  $7$  $R0218Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $PHY Test RX Reset$
$$pt_rx_prbs_data_set_lane[1:0]$  $6$  $5$  $R0218Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $PHY PRBS Data Selection In TX Train$
$$prbs_data_detected_rx_lane[1:0]$  $4$  $3$  $R0218Ch$  $PHYtest Rx Control Register 3$  $R$  $Vh$  $PHY PRBS Detected In TX Train$
$$PT_RX_CNT_READY_LANE$  $2$  $2$  $R0218Ch$  $PHYtest Rx Control Register 3$  $R$  $Vh$  $PHY TEST Pattern Count Ready$
$$PT_RX_PASS_LANE$  $1$  $1$  $R0218Ch$  $PHYtest Rx Control Register 3$  $R$  $Vh$  $PHY Test Pass Flag$
$$PT_RX_LOCK_LANE$  $0$  $0$  $R0218Ch$  $PHYtest Rx Control Register 4$  $R$  $Vh$  $PHY Test Pattern Lock Flag$
$$PT_RX_CNT_LANE[47:32]$  $31$  $16$  $R02190h$  $PHYtest Rx Control Register 4$  $R$  $Vh$  $PHY Test Pattern Count$
$$ND$  $15$  $0$  $R02190h$  $PHYtest Rx Control Register 5$  $RW$  $0h$  $$
$$PT_RX_CNT_LANE[31:0]$  $31$  $0$  $R02194h$  $PHYtest Rx Control Register 6$  $R$  $Vh$  $PHY Test Pattern Count$
$$PT_RX_ERR_CNT_LANE[47:32]$  $31$  $16$  $R02198h$  $PHYtest Rx Control Register 6$  $R$  $Vh$  $PHY Test Error Count$
$$ND$  $15$  $0$  $R02198h$  $PHYtest Rx Control Register 7$  $RW$  $0h$  $$
$$PT_RX_ERR_CNT_LANE[31:0]$  $31$  $0$  $R0219Ch$  $PHYtest Rx Control Register 8$  $R$  $Vh$  $PHY Test Error Count$
$$PT_RX_CNT_MAX_LANE[47:32]$  $31$  $16$  $R021A0h$  $PHYtest Rx Control Register 8$  $RW$  $ffffh$  $PHY Test Maximum Pattern Count$
$$ND$  $15$  $0$  $R021A0h$  $PHYtest Rx Control Register 9$  $RW$  $0h$  $$
$$PT_RX_CNT_MAX_LANE[31:0]$  $31$  $0$  $R021A4h$  $squelch glitch filter control1$  $RW$  $ffffffffh$  $PHY Test Maximum Pattern Count$
$$int_sq_det_force_lane$  $31$  $31$  $R021A8h$  $squelch glitch filter control1$  $RW$  $0h$  $Internal SQ Detect Force$
$$int_sq_det_lane$  $30$  $30$  $R021A8h$  $squelch glitch filter control1$  $RW$  $0h$  $Internal SQ Detect $
$$ND$  $29$  $0$  $R021A8h$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R021ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $$
$$strx_enable_fm_reg_lane$  $7$  $7$  $R021ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $ Force Value Of  strx_enable From Register$
$$strx_enable_lane$  $6$  $6$  $R021ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $Split Tx And Rx Enable$
$$strx_train_cmd_valid_in_fm_reg_lane$  $5$  $5$  $R021ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $ Force Value Of  strx_train_cmd_valid_in From Register$
$$strx_train_cmd_valid_in_lane$  $4$  $4$  $R021ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $Split Tx And Rx Train Cmd Valid In$
$$strx_train_coe_valid_in_fm_reg_lane$  $3$  $3$  $R021ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $ Force Value Of  strx_train_coe_valid_in From Register$
$$strx_train_coe_valid_in_lane$  $2$  $2$  $R021ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $Split Tx And Rx Train Coefficient Valid In$
$$strx_train_field_end_in_fm_reg_lane$  $1$  $1$  $R021ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $ Force Value Of  strx_train_field_end_in From Register$
$$strx_train_field_end_in_lane$  $0$  $0$  $R021ACh$  $Input Interface Register For Rx Lane5$  $RW$  $0h$  $Split Tx And Rx Train Field End In$
$$strx_train_coe_in_lane[31:0]$  $31$  $0$  $R021B0h$  $Input Interface Register For Rx Lane6$  $RW$  $0h$  $ strx_train_coe_in[31:0]$
$$ND$  $31$  $17$  $R021B4h$  $Input Interface Register For Rx Lane6$  $RW$  $0h$  $$
$$strx_train_coe_in_fm_reg_lane$  $16$  $16$  $R021B4h$  $Input Interface Register For Rx Lane6$  $RW$  $0h$  $ Force Value Of  strx_train_coe_in  From Register$
$$strx_train_coe_in_lane[47:32]$  $15$  $0$  $R021B4h$  $MCU Control Register$  $RW$  $0h$  $ strx_train_coe_in[47:16]$
$$mcu_trace_en_lane$  $31$  $31$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $MCU trace buffer enable$
$$mcu_ocds_en_lane$  $30$  $30$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $MCU On Chip Debug Enable$
$$clkcpu_en_lane$  $29$  $29$  $R02200h$  $MCU Control Register$  $R$  $Vh$  $MCU Clock Status$
$$intoccus_mcu_lane$  $28$  $28$  $R02200h$  $MCU Control Register$  $R$  $Vh$  $MCU Interrupt Occurred In Hold Mode$
$$holda_mcu_lane$  $27$  $27$  $R02200h$  $MCU Control Register$  $R$  $Vh$  $MCU  Hold ACK$
$$ND$  $26$  $25$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$rst_reg_clk_lane$  $24$  $24$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $Reset Lane Control Register$
$$set_int_to_master_mcu_lane$  $23$  $23$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $Set INT to Master MCU$
$$ND$  $22$  $9$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$mcu_restart_lane$  $8$  $8$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $MCU Restart$
$$mcu_id_lane[7:0]$  $7$  $0$  $R02200h$  $MCU GPIO Control Register$  $R$  $Vh$  $MCU Lane ID For Each Lane$
$$ND$  $31$  $25$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpo_sel_lane$  $24$  $24$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select$
$$pin_gpo_lane[7:0]$  $23$  $16$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_LANE Control Register$
$$pin_gpo_rd_lane[7:0]$  $15$  $8$  $R02204h$  $MCU GPIO Control Register$  $R$  $Vh$  $PIN_GPO Read Back Value$
$$pin_gpi_rd_lane[7:0]$  $7$  $0$  $R02204h$  $Cache Control Debug Register 0$  $R$  $Vh$  $PIN_GPI Read Back Value$
$$int_enable_all_lane$  $31$  $31$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $1h$  $Overall MCU INT Enable$
$$ND$  $30$  $29$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel1_lane[4:0]$  $28$  $24$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $23$  $21$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel0_lane[4:0]$  $20$  $16$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $15$  $9$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$line_tag_lane[8:0]$  $8$  $0$  $R02208h$  $Cache Control Debug Register 1$  $R$  $Vh$  $Cache Control Debug Register$
$$ND$  $31$  $21$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$line_tag_sel_lane[4:0]$  $20$  $16$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $15$  $13$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel1_lane[4:0]$  $12$  $8$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $7$  $5$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel0_lane[4:0]$  $4$  $0$  $R0220Ch$  $Lane System Control$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $31$  $9$  $R02210h$  $Lane System Control$  $RW$  $0h$  $$
$$mcu_sft_rst_trx_en_lane$  $8$  $8$  $R02210h$  $Lane System Control$  $RW$  $0h$  $Enable MCU soft reset when both SFT_RST_NO_REG_RX_LANE and SFT_RST_NO_REG_TX_LANE are set$
$$ND$  $7$  $7$  $R02210h$  $Lane System Control$  $RW$  $0h$  $$
$$INIT_DONE_LANE$  $6$  $6$  $R02210h$  $Lane System Control$  $RW$  $0h$  $MCU Initialization Done$
$$clear_phy_fm_rst_lane$  $5$  $5$  $R02210h$  $Lane System Control$  $RW$  $0h$  $Clear MCU_PHY_FM_RST_LANE Status$
$$phy_fm_rst_lane$  $4$  $4$  $R02210h$  $Lane System Control$  $R$  $Vh$  $PHY SFT_RST_NO_REG_LANE is set$
$$SFT_RST_NO_REG_RX_FM_REG_LANE$  $3$  $3$  $R02210h$  $Lane System Control$  $RW$  $0h$  $PHY LANE Soft Reset Selection RX$
$$SFT_RST_NO_REG_RX_LANE$  $2$  $2$  $R02210h$  $Lane System Control$  $RW$  $0h$  $Soft Reset LANE$
$$SFT_RST_NO_REG_TX_FM_REG_LANE$  $1$  $1$  $R02210h$  $Lane System Control$  $RW$  $0h$  $PHY LANE Soft Reset Selection TX$
$$SFT_RST_NO_REG_TX_LANE$  $0$  $0$  $R02210h$  $MCU overall INT Control$  $RW$  $0h$  $Soft Reset LANE$
$$ND$  $31$  $14$  $R02214h$  $MCU overall INT Control$  $RW$  $0h$  $$
$$pin_phy_int_en_lane$  $13$  $13$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $PIN_PHY_INT_OUT Input Enable For Each Lane$
$$mcu_int12_en_lane$  $12$  $12$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT12 Input Enable$
$$mcu_int11_en_lane$  $11$  $11$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT11 Input Enable$
$$mcu_int10_en_lane$  $10$  $10$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT10 Input Enable$
$$mcu_int9_en_lane$  $9$  $9$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT9 Input Enable$
$$mcu_int8_en_lane$  $8$  $8$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT8 Input Enable$
$$mcu_int7_en_lane$  $7$  $7$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT7 Input Enable$
$$mcu_int6_en_lane$  $6$  $6$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT6 Input Enable$
$$mcu_int5_en_lane$  $5$  $5$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT5 Input Enable$
$$mcu_int4_en_lane$  $4$  $4$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT4 Input Enable$
$$mcu_int3_en_lane$  $3$  $3$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT3 Input Enable$
$$mcu_int2_en_lane$  $2$  $2$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT2 Input Enable$
$$mcu_int1_en_lane$  $1$  $1$  $R02214h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT1 Input Enable$
$$mcu_int0_en_lane$  $0$  $0$  $R02214h$  $ALL MCU int status0$  $RW$  $1h$  $MCU INT0 Input Enable$
$$mcu_isr0_rd_lane[31:0]$  $31$  $0$  $R02218h$  $ALL MCU int status1$  $R$  $Vh$  $MCU ISR status 0$
$$mcu_isr1_rd_lane[31:0]$  $31$  $0$  $R0221Ch$  $Lane MCU Status Register 0$  $R$  $Vh$  $MCU ISR status 1$
$$mcu_status0_lane[31:0]$  $31$  $0$  $R02230h$  $Lane MCU Status Register 1$  $RW$  $0h$  $For Firmware Only$
$$mcu_status1_lane[31:0]$  $31$  $0$  $R02234h$  $Lane MCU Status Register 2$  $RW$  $0h$  $For Firmware Only$
$$mcu_status2_lane[31:0]$  $31$  $0$  $R02238h$  $Lane MCU Status Register 3$  $RW$  $0h$  $For Firmware Only$
$$mcu_status3_lane[31:0]$  $31$  $0$  $R0223Ch$  $MCU INT0 Control Register 0$  $RW$  $0h$  $For Firmware Only$
$$int0_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT0$
$$int0_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT0$
$$int0_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling edge INT for INT0$
$$int0_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling edge INT for INT0$
$$int0_int_cmn_irq_en_lane$  $27$  $27$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int0_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT0$
$$int0_trx_train_stop_int_en_lane$  $25$  $25$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT0$
$$int0_rx_train_disable_int_en_lane$  $24$  $24$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT0$
$$ND$  $23$  $23$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $$
$$int0_tx_train_disable_int_en_lane$  $22$  $22$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT0$
$$int0_refclk_dis_en_int_en_lane$  $21$  $21$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT0$
$$int0_mse_done_int_en_lane$  $20$  $20$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT0$
$$ND$  $19$  $19$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $$
$$int0_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT0$
$$int0_mse_high_int_en_lane$  $17$  $17$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT0$
$$ND$  $16$  $16$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $$
$$int0_pm_others_chg_int_en_lane$  $15$  $15$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT0$
$$int0_mse_low_int_en_lane$  $14$  $14$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT0$
$$int0_dme_dec_error_int_en_lane$  $13$  $13$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT0$
$$int0_remote_balance_err_int_en_lane$  $12$  $12$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT0$
$$int0_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT0$
$$int0_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT0$
$$int0_tx_train_enable_int_en_lane$  $9$  $9$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT0$
$$int0_rx_train_enable_int_en_lane$  $8$  $8$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT0$
$$int0_frame_lock_int_en_lane$  $7$  $7$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT0$
$$int0_frame_unlock_int_en_lane$  $6$  $6$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT0$
$$int0_timer3_int_en_lane$  $5$  $5$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT0$
$$int0_timer2_int_en_lane$  $4$  $4$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT0$
$$int0_timer1_int_en_lane$  $3$  $3$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT0$
$$int0_timer0_int_en_lane$  $2$  $2$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT0$
$$int0_spd_int_gen_en_lane$  $1$  $1$  $R02240h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT0$
$$int0_pm_chg_int_en_lane$  $0$  $0$  $R02240h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT0$
$$ND$  $31$  $6$  $R02244h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $$
$$int0_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R02244h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT0$
$$int0_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R02244h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT0$
$$int0_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R02244h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT0$
$$int0_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R02244h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT0$
$$int0_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R02244h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT0$
$$int0_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R02244h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT0$
$$int1_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT1$
$$int1_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT1$
$$int1_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling edge INT for INT1$
$$int1_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling edge INT for INT1$
$$int1_int_cmn_irq_en_lane$  $27$  $27$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int1_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT1$
$$int1_trx_train_stop_int_en_lane$  $25$  $25$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT1$
$$int1_rx_train_disable_int_en_lane$  $24$  $24$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT1$
$$ND$  $23$  $23$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $$
$$int1_tx_train_disable_int_en_lane$  $22$  $22$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT1$
$$int1_refclk_dis_en_int_en_lane$  $21$  $21$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT1$
$$int1_mse_done_int_en_lane$  $20$  $20$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT1$
$$ND$  $19$  $19$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $$
$$int1_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT1$
$$int1_mse_high_int_en_lane$  $17$  $17$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT1$
$$ND$  $16$  $16$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $$
$$int1_pm_others_chg_int_en_lane$  $15$  $15$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT1$
$$int1_mse_low_int_en_lane$  $14$  $14$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT1$
$$int1_dme_dec_error_int_en_lane$  $13$  $13$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT1$
$$int1_remote_balance_err_int_en_lane$  $12$  $12$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT1$
$$int1_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT1$
$$int1_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT1$
$$int1_tx_train_enable_int_en_lane$  $9$  $9$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT1$
$$int1_rx_train_enable_int_en_lane$  $8$  $8$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT1$
$$int1_frame_lock_int_en_lane$  $7$  $7$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT1$
$$int1_frame_unlock_int_en_lane$  $6$  $6$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT1$
$$int1_timer3_int_en_lane$  $5$  $5$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT1$
$$int1_timer2_int_en_lane$  $4$  $4$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT1$
$$int1_timer1_int_en_lane$  $3$  $3$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT1$
$$int1_timer0_int_en_lane$  $2$  $2$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT1$
$$int1_spd_int_gen_en_lane$  $1$  $1$  $R02248h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT1$
$$int1_pm_chg_int_en_lane$  $0$  $0$  $R02248h$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT1$
$$ND$  $31$  $6$  $R0224Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $$
$$int1_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0224Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT1$
$$int1_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0224Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT1$
$$int1_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0224Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT1$
$$int1_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0224Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT1$
$$int1_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0224Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT1$
$$int1_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0224Ch$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT1$
$$int2_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT2$
$$int2_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT2$
$$int2_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT2$
$$int2_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT2$
$$int2_int_cmn_irq_en_lane$  $27$  $27$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int2_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT2$
$$int2_trx_train_stop_int_en_lane$  $25$  $25$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT2$
$$int2_rx_train_disable_int_en_lane$  $24$  $24$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT2$
$$ND$  $23$  $23$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $$
$$int2_tx_train_disable_int_en_lane$  $22$  $22$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT2$
$$int2_refclk_dis_en_int_en_lane$  $21$  $21$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT2$
$$int2_mse_done_int_en_lane$  $20$  $20$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT2$
$$ND$  $19$  $19$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $$
$$int2_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT2$
$$int2_mse_high_int_en_lane$  $17$  $17$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT2$
$$ND$  $16$  $16$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $$
$$int2_pm_others_chg_int_en_lane$  $15$  $15$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT2$
$$int2_mse_low_int_en_lane$  $14$  $14$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT2$
$$int2_dme_dec_error_int_en_lane$  $13$  $13$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT2$
$$int2_remote_balance_err_int_en_lane$  $12$  $12$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT2$
$$int2_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT2$
$$int2_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT2$
$$int2_tx_train_enable_int_en_lane$  $9$  $9$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT2$
$$int2_rx_train_enable_int_en_lane$  $8$  $8$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT2$
$$int2_frame_lock_int_en_lane$  $7$  $7$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT2$
$$int2_frame_unlock_int_en_lane$  $6$  $6$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT2$
$$int2_timer3_int_en_lane$  $5$  $5$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT2$
$$int2_timer2_int_en_lane$  $4$  $4$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT2$
$$int2_timer1_int_en_lane$  $3$  $3$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT2$
$$int2_timer0_int_en_lane$  $2$  $2$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT2$
$$int2_spd_int_gen_en_lane$  $1$  $1$  $R02250h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT2$
$$int2_pm_chg_int_en_lane$  $0$  $0$  $R02250h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT2$
$$ND$  $31$  $6$  $R02254h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $$
$$int2_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R02254h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT2$
$$int2_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R02254h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT2$
$$int2_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R02254h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT2$
$$int2_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R02254h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT2$
$$int2_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R02254h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT2$
$$int2_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R02254h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT2$
$$int3_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT3$
$$int3_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT3$
$$int3_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling edge INT for INT3$
$$int3_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling edge INT for INT3$
$$int3_int_cmn_irq_en_lane$  $27$  $27$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int3_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT3$
$$int3_trx_train_stop_int_en_lane$  $25$  $25$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT3$
$$int3_rx_train_disable_int_en_lane$  $24$  $24$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT3$
$$ND$  $23$  $23$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $$
$$int3_tx_train_disable_int_en_lane$  $22$  $22$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT3$
$$int3_refclk_dis_en_int_en_lane$  $21$  $21$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT3$
$$int3_mse_done_int_en_lane$  $20$  $20$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT3$
$$ND$  $19$  $19$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $$
$$int3_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT3$
$$int3_mse_high_int_en_lane$  $17$  $17$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT3$
$$ND$  $16$  $16$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $$
$$int3_pm_others_chg_int_en_lane$  $15$  $15$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT3$
$$int3_mse_low_int_en_lane$  $14$  $14$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT3$
$$int3_dme_dec_error_int_en_lane$  $13$  $13$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT3$
$$int3_remote_balance_err_int_en_lane$  $12$  $12$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT3$
$$int3_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT3$
$$int3_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT3$
$$int3_tx_train_enable_int_en_lane$  $9$  $9$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT3$
$$int3_rx_train_enable_int_en_lane$  $8$  $8$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT3$
$$int3_frame_lock_int_en_lane$  $7$  $7$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT3$
$$int3_frame_unlock_int_en_lane$  $6$  $6$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT3$
$$int3_timer3_int_en_lane$  $5$  $5$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT3$
$$int3_timer2_int_en_lane$  $4$  $4$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT3$
$$int3_timer1_int_en_lane$  $3$  $3$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT3$
$$int3_timer0_int_en_lane$  $2$  $2$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT3$
$$int3_spd_int_gen_en_lane$  $1$  $1$  $R02258h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT3$
$$int3_pm_chg_int_en_lane$  $0$  $0$  $R02258h$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT3$
$$ND$  $31$  $6$  $R0225Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $$
$$int3_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0225Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT3$
$$int3_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0225Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT3$
$$int3_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0225Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT3$
$$int3_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0225Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT3$
$$int3_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0225Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT3$
$$int3_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0225Ch$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT3$
$$int4_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT4$
$$int4_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT4$
$$int4_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT4$
$$int4_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT4$
$$int4_int_cmn_irq_en_lane$  $27$  $27$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int4_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT4$
$$int4_trx_train_stop_int_en_lane$  $25$  $25$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT4$
$$int4_rx_train_disable_int_en_lane$  $24$  $24$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT4$
$$ND$  $23$  $23$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $$
$$int4_tx_train_disable_int_en_lane$  $22$  $22$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT4$
$$int4_refclk_dis_en_int_en_lane$  $21$  $21$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT 4$
$$int4_mse_done_int_en_lane$  $20$  $20$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT4$
$$ND$  $19$  $19$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $$
$$int4_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT4$
$$int4_mse_high_int_en_lane$  $17$  $17$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT4$
$$ND$  $16$  $16$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $$
$$int4_pm_others_chg_int_en_lane$  $15$  $15$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT4$
$$int4_mse_low_int_en_lane$  $14$  $14$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT4$
$$int4_dme_dec_error_int_en_lane$  $13$  $13$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT4$
$$int4_remote_balance_err_int_en_lane$  $12$  $12$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT4$
$$int4_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT4$
$$int4_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT4$
$$int4_tx_train_enable_int_en_lane$  $9$  $9$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT4$
$$int4_rx_train_enable_int_en_lane$  $8$  $8$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT4$
$$int4_frame_lock_int_en_lane$  $7$  $7$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT4$
$$int4_frame_unlock_int_en_lane$  $6$  $6$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT4$
$$int4_timer3_int_en_lane$  $5$  $5$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT4$
$$int4_timer2_int_en_lane$  $4$  $4$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT4$
$$int4_timer1_int_en_lane$  $3$  $3$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT4$
$$int4_timer0_int_en_lane$  $2$  $2$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT4$
$$int4_spd_int_gen_en_lane$  $1$  $1$  $R02260h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT4$
$$int4_pm_chg_int_en_lane$  $0$  $0$  $R02260h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT4$
$$ND$  $31$  $6$  $R02264h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $$
$$int4_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R02264h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT4$
$$int4_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R02264h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT4$
$$int4_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R02264h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT4$
$$int4_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R02264h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT4$
$$int4_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R02264h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT4$
$$int4_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R02264h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT4$
$$int5_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT5$
$$int5_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT5$
$$int5_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT5$
$$int5_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT5$
$$int5_int_cmn_irq_en_lane$  $27$  $27$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int5_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT5$
$$int5_trx_train_stop_int_en_lane$  $25$  $25$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT5$
$$int5_rx_train_disable_int_en_lane$  $24$  $24$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT5$
$$ND$  $23$  $23$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $$
$$int5_tx_train_disable_int_en_lane$  $22$  $22$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT5$
$$int5_refclk_dis_en_int_en_lane$  $21$  $21$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT5$
$$int5_mse_done_int_en_lane$  $20$  $20$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT5$
$$ND$  $19$  $19$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $$
$$int5_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT5$
$$int5_mse_high_int_en_lane$  $17$  $17$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT5$
$$ND$  $16$  $16$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $$
$$int5_pm_others_chg_int_en_lane$  $15$  $15$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT5$
$$int5_mse_low_int_en_lane$  $14$  $14$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT5$
$$int5_dme_dec_error_int_en_lane$  $13$  $13$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT5$
$$int5_remote_balance_err_int_en_lane$  $12$  $12$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT5$
$$int5_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT5$
$$int5_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT5$
$$int5_tx_train_enable_int_en_lane$  $9$  $9$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT5$
$$int5_rx_train_enable_int_en_lane$  $8$  $8$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT5$
$$int5_frame_lock_int_en_lane$  $7$  $7$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT5$
$$int5_frame_unlock_int_en_lane$  $6$  $6$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT5$
$$int5_timer3_int_en_lane$  $5$  $5$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT5$
$$int5_timer2_int_en_lane$  $4$  $4$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT5$
$$int5_timer1_int_en_lane$  $3$  $3$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT5$
$$int5_timer0_int_en_lane$  $2$  $2$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT5$
$$int5_spd_int_gen_en_lane$  $1$  $1$  $R02268h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT5$
$$int5_pm_chg_int_en_lane$  $0$  $0$  $R02268h$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT5$
$$ND$  $31$  $6$  $R0226Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $$
$$int5_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0226Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT5$
$$int5_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0226Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT5$
$$int5_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0226Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT5$
$$int5_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0226Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT5$
$$int5_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0226Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT5$
$$int5_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0226Ch$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT5$
$$int6_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT6$
$$int6_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT6$
$$int6_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT6$
$$int6_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT6$
$$int6_int_cmn_irq_en_lane$  $27$  $27$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int6_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT6$
$$int6_trx_train_stop_int_en_lane$  $25$  $25$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT6$
$$int6_rx_train_disable_int_en_lane$  $24$  $24$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT6$
$$ND$  $23$  $23$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $$
$$int6_tx_train_disable_int_en_lane$  $22$  $22$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT6$
$$int6_refclk_dis_en_int_en_lane$  $21$  $21$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT6$
$$int6_mse_done_int_en_lane$  $20$  $20$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT6$
$$ND$  $19$  $19$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $$
$$int6_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT6$
$$int6_mse_high_int_en_lane$  $17$  $17$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT6$
$$ND$  $16$  $16$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $$
$$int6_pm_others_chg_int_en_lane$  $15$  $15$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT6$
$$int6_mse_low_int_en_lane$  $14$  $14$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT6$
$$int6_dme_dec_error_int_en_lane$  $13$  $13$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT6$
$$int6_remote_balance_err_int_en_lane$  $12$  $12$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT6$
$$int6_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT6$
$$int6_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT6$
$$int6_tx_train_enable_int_en_lane$  $9$  $9$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT6$
$$int6_rx_train_enable_int_en_lane$  $8$  $8$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT6$
$$int6_frame_lock_int_en_lane$  $7$  $7$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT6$
$$int6_frame_unlock_int_en_lane$  $6$  $6$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT6$
$$int6_timer3_int_en_lane$  $5$  $5$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT6$
$$int6_timer2_int_en_lane$  $4$  $4$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT6$
$$int6_timer1_int_en_lane$  $3$  $3$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT6$
$$int6_timer0_int_en_lane$  $2$  $2$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT6$
$$int6_spd_int_gen_en_lane$  $1$  $1$  $R02270h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT6$
$$int6_pm_chg_int_en_lane$  $0$  $0$  $R02270h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT6$
$$ND$  $31$  $6$  $R02274h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $$
$$int6_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R02274h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT6$
$$int6_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R02274h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT6$
$$int6_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R02274h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT6$
$$int6_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R02274h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT6$
$$int6_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R02274h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT6$
$$int6_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R02274h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT6$
$$int7_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT7$
$$int7_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT7$
$$int7_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT7$
$$int7_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT7$
$$int7_int_cmn_irq_en_lane$  $27$  $27$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int7_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT7$
$$int7_trx_train_stop_int_en_lane$  $25$  $25$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT7$
$$int7_rx_train_disable_int_en_lane$  $24$  $24$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT7$
$$ND$  $23$  $23$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $$
$$int7_tx_train_disable_int_en_lane$  $22$  $22$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT7$
$$int7_refclk_dis_en_int_en_lane$  $21$  $21$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT7$
$$int7_mse_done_int_en_lane$  $20$  $20$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT7$
$$ND$  $19$  $19$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $$
$$int7_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT7$
$$int7_mse_high_int_en_lane$  $17$  $17$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT7$
$$ND$  $16$  $16$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $$
$$int7_pm_others_chg_int_en_lane$  $15$  $15$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT7$
$$int7_mse_low_int_en_lane$  $14$  $14$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT7$
$$int7_dme_dec_error_int_en_lane$  $13$  $13$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT7$
$$int7_remote_balance_err_int_en_lane$  $12$  $12$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT7$
$$int7_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT7$
$$int7_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT7$
$$int7_tx_train_enable_int_en_lane$  $9$  $9$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT7$
$$int7_rx_train_enable_int_en_lane$  $8$  $8$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT7$
$$int7_frame_lock_int_en_lane$  $7$  $7$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT7$
$$int7_frame_unlock_int_en_lane$  $6$  $6$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT7$
$$int7_timer3_int_en_lane$  $5$  $5$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT7$
$$int7_timer2_int_en_lane$  $4$  $4$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT7$
$$int7_timer1_int_en_lane$  $3$  $3$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT7$
$$int7_timer0_int_en_lane$  $2$  $2$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT7$
$$int7_spd_int_gen_en_lane$  $1$  $1$  $R02278h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT7$
$$int7_pm_chg_int_en_lane$  $0$  $0$  $R02278h$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT7$
$$ND$  $31$  $6$  $R0227Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $$
$$int7_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0227Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT7$
$$int7_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0227Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT7$
$$int7_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0227Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT7$
$$int7_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0227Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT7$
$$int7_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0227Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT7$
$$int7_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0227Ch$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT7$
$$int8_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT8$
$$int8_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT8$
$$int8_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT8$
$$int8_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT8$
$$int8_int_cmn_irq_en_lane$  $27$  $27$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int8_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT8$
$$int8_trx_train_stop_int_en_lane$  $25$  $25$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT8$
$$int8_rx_train_disable_int_en_lane$  $24$  $24$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT8$
$$ND$  $23$  $23$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $$
$$int8_tx_train_disable_int_en_lane$  $22$  $22$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT8$
$$int8_refclk_dis_en_int_en_lane$  $21$  $21$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT8$
$$int8_mse_done_int_en_lane$  $20$  $20$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT8$
$$ND$  $19$  $19$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $$
$$int8_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT8$
$$int8_mse_high_int_en_lane$  $17$  $17$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT8$
$$ND$  $16$  $16$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $$
$$int8_pm_others_chg_int_en_lane$  $15$  $15$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT8$
$$int8_mse_low_int_en_lane$  $14$  $14$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT8$
$$int8_dme_dec_error_int_en_lane$  $13$  $13$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT8$
$$int8_remote_balance_err_int_en_lane$  $12$  $12$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT8$
$$int8_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT8$
$$int8_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT8$
$$int8_tx_train_enable_int_en_lane$  $9$  $9$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT8$
$$int8_rx_train_enable_int_en_lane$  $8$  $8$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT8$
$$int8_frame_lock_int_en_lane$  $7$  $7$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT8$
$$int8_frame_unlock_int_en_lane$  $6$  $6$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT8$
$$int8_timer3_int_en_lane$  $5$  $5$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT8$
$$int8_timer2_int_en_lane$  $4$  $4$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT8$
$$int8_timer1_int_en_lane$  $3$  $3$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT8$
$$int8_timer0_int_en_lane$  $2$  $2$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT8$
$$int8_spd_int_gen_en_lane$  $1$  $1$  $R02280h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT8$
$$int8_pm_chg_int_en_lane$  $0$  $0$  $R02280h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT8$
$$ND$  $31$  $6$  $R02284h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $$
$$int8_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R02284h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT8$
$$int8_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R02284h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT8$
$$int8_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R02284h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT8$
$$int8_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R02284h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT8$
$$int8_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R02284h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT8$
$$int8_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R02284h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT8$
$$int9_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT9$
$$int9_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT9$
$$int9_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT9$
$$int9_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT9$
$$int9_int_cmn_irq_en_lane$  $27$  $27$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int9_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT9$
$$int9_trx_train_stop_int_en_lane$  $25$  $25$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT9$
$$int9_rx_train_disable_int_en_lane$  $24$  $24$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT9$
$$ND$  $23$  $23$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $$
$$int9_tx_train_disable_int_en_lane$  $22$  $22$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT9$
$$int9_refclk_dis_en_int_en_lane$  $21$  $21$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT9$
$$int9_mse_done_int_en_lane$  $20$  $20$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT9$
$$ND$  $19$  $19$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $$
$$int9_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT9$
$$int9_mse_high_int_en_lane$  $17$  $17$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT9$
$$ND$  $16$  $16$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $$
$$int9_pm_others_chg_int_en_lane$  $15$  $15$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT9$
$$int9_mse_low_int_en_lane$  $14$  $14$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT9$
$$int9_dme_dec_error_int_en_lane$  $13$  $13$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT9$
$$int9_remote_balance_err_int_en_lane$  $12$  $12$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT9$
$$int9_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT9$
$$int9_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT9$
$$int9_tx_train_enable_int_en_lane$  $9$  $9$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT9$
$$int9_rx_train_enable_int_en_lane$  $8$  $8$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT9$
$$int9_frame_lock_int_en_lane$  $7$  $7$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT9$
$$int9_frame_unlock_int_en_lane$  $6$  $6$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT9$
$$int9_timer3_int_en_lane$  $5$  $5$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT9$
$$int9_timer2_int_en_lane$  $4$  $4$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT9$
$$int9_timer1_int_en_lane$  $3$  $3$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT9$
$$int9_timer0_int_en_lane$  $2$  $2$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT9$
$$int9_spd_int_gen_en_lane$  $1$  $1$  $R02288h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT9$
$$int9_pm_chg_int_en_lane$  $0$  $0$  $R02288h$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT9$
$$ND$  $31$  $6$  $R0228Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $$
$$int9_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0228Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT9$
$$int9_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0228Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT9$
$$int9_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0228Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT9$
$$int9_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0228Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT9$
$$int9_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0228Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT9$
$$int9_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0228Ch$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT9$
$$int10_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT10$
$$int10_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT10$
$$int10_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT10$
$$int10_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT10$
$$int10_int_cmn_irq_en_lane$  $27$  $27$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int10_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT10$
$$int10_trx_train_stop_int_en_lane$  $25$  $25$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT10$
$$int10_rx_train_disable_int_en_lane$  $24$  $24$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT10$
$$ND$  $23$  $23$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $$
$$int10_tx_train_disable_int_en_lane$  $22$  $22$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT10$
$$int10_refclk_dis_en_int_en_lane$  $21$  $21$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT10$
$$int10_mse_done_int_en_lane$  $20$  $20$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT10$
$$ND$  $19$  $19$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $$
$$int10_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT10$
$$int10_mse_high_int_en_lane$  $17$  $17$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT10$
$$ND$  $16$  $16$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $$
$$int10_pm_others_chg_int_en_lane$  $15$  $15$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT10$
$$int10_mse_low_int_en_lane$  $14$  $14$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT10$
$$int10_dme_dec_error_int_en_lane$  $13$  $13$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT10$
$$int10_remote_balance_err_int_en_lane$  $12$  $12$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT10$
$$int10_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT10$
$$int10_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT10$
$$int10_tx_train_enable_int_en_lane$  $9$  $9$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT10$
$$int10_rx_train_enable_int_en_lane$  $8$  $8$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT10$
$$int10_frame_lock_int_en_lane$  $7$  $7$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT10$
$$int10_frame_unlock_int_en_lane$  $6$  $6$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT10$
$$int10_timer3_int_en_lane$  $5$  $5$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT10$
$$int10_timer2_int_en_lane$  $4$  $4$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT10$
$$int10_timer1_int_en_lane$  $3$  $3$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT10$
$$int10_timer0_int_en_lane$  $2$  $2$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT10$
$$int10_spd_int_gen_en_lane$  $1$  $1$  $R02290h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT10$
$$int10_pm_chg_int_en_lane$  $0$  $0$  $R02290h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT10$
$$ND$  $31$  $6$  $R02294h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $$
$$int10_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R02294h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT10$
$$int10_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R02294h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT10$
$$int10_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R02294h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT10$
$$int10_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R02294h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT10$
$$int10_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R02294h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT10$
$$int10_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R02294h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT10$
$$int11_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT11$
$$int11_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT11$
$$int11_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT11$
$$int11_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT11$
$$int11_int_cmn_irq_en_lane$  $27$  $27$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int11_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT11$
$$int11_trx_train_stop_int_en_lane$  $25$  $25$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT11$
$$int11_rx_train_disable_int_en_lane$  $24$  $24$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT11$
$$ND$  $23$  $23$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $$
$$int11_tx_train_disable_int_en_lane$  $22$  $22$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT11$
$$int11_refclk_dis_en_int_en_lane$  $21$  $21$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT11$
$$int11_mse_done_int_en_lane$  $20$  $20$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT11$
$$ND$  $19$  $19$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $$
$$int11_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT11$
$$int11_mse_high_int_en_lane$  $17$  $17$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT11$
$$ND$  $16$  $16$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $$
$$int11_pm_others_chg_int_en_lane$  $15$  $15$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT11$
$$int11_mse_low_int_en_lane$  $14$  $14$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT11$
$$int11_dme_dec_error_int_en_lane$  $13$  $13$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT11$
$$int11_remote_balance_err_int_en_lane$  $12$  $12$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT11$
$$int11_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT11$
$$int11_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT11$
$$int11_tx_train_enable_int_en_lane$  $9$  $9$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT11$
$$int11_rx_train_enable_int_en_lane$  $8$  $8$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT11$
$$int11_frame_lock_int_en_lane$  $7$  $7$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT11$
$$int11_frame_unlock_int_en_lane$  $6$  $6$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT11$
$$int11_timer3_int_en_lane$  $5$  $5$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT11$
$$int11_timer2_int_en_lane$  $4$  $4$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT11$
$$int11_timer1_int_en_lane$  $3$  $3$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT11$
$$int11_timer0_int_en_lane$  $2$  $2$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT11$
$$int11_spd_int_gen_en_lane$  $1$  $1$  $R02298h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT11$
$$int11_pm_chg_int_en_lane$  $0$  $0$  $R02298h$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT11$
$$ND$  $31$  $6$  $R0229Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $$
$$int11_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0229Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT11$
$$int11_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0229Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT11$
$$int11_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0229Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT11$
$$int11_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0229Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT11$
$$int11_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0229Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT11$
$$int11_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0229Ch$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT11$
$$int12_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT12$
$$int12_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT12$
$$int12_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT12$
$$int12_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT12$
$$int12_int_cmn_irq_en_lane$  $27$  $27$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int12_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT12$
$$int12_trx_train_stop_int_en_lane$  $25$  $25$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT12$
$$int12_rx_train_disable_int_en_lane$  $24$  $24$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT12$
$$ND$  $23$  $23$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $$
$$int12_tx_train_disable_int_en_lane$  $22$  $22$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT12$
$$int12_refclk_dis_en_int_en_lane$  $21$  $21$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT12$
$$int12_mse_done_int_en_lane$  $20$  $20$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Mse_done_int_lane For INT12$
$$ND$  $19$  $19$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $$
$$int12_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT12$
$$int12_mse_high_int_en_lane$  $17$  $17$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Mse_high_int_lane For INT12$
$$ND$  $16$  $16$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $$
$$int12_pm_others_chg_int_en_lane$  $15$  $15$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT12$
$$int12_mse_low_int_en_lane$  $14$  $14$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Mse_low_int_lane For INT12$
$$int12_dme_dec_error_int_en_lane$  $13$  $13$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT12$
$$int12_remote_balance_err_int_en_lane$  $12$  $12$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT12$
$$int12_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT12$
$$int12_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT12$
$$int12_tx_train_enable_int_en_lane$  $9$  $9$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT12$
$$int12_rx_train_enable_int_en_lane$  $8$  $8$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT12$
$$int12_frame_lock_int_en_lane$  $7$  $7$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT12$
$$int12_frame_unlock_int_en_lane$  $6$  $6$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT12$
$$int12_timer3_int_en_lane$  $5$  $5$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT12$
$$int12_timer2_int_en_lane$  $4$  $4$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT12$
$$int12_timer1_int_en_lane$  $3$  $3$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT12$
$$int12_timer0_int_en_lane$  $2$  $2$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT12$
$$int12_spd_int_gen_en_lane$  $1$  $1$  $R022A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT12$
$$int12_pm_chg_int_en_lane$  $0$  $0$  $R022A0h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT12$
$$ND$  $31$  $6$  $R022A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $$
$$int12_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R022A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT12$
$$int12_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R022A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT12$
$$int12_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R022A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT12$
$$int12_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R022A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT12$
$$int12_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R022A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT12$
$$int12_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R022A4h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT12$
$$ND$  $31$  $5$  $R022A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_lane$  $4$  $4$  $R022A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer$
$$timer_3_en_lane$  $3$  $3$  $R022A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3$
$$timer_2_en_lane$  $2$  $2$  $R022A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2$
$$timer_1_en_lane$  $1$  $1$  $R022A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1$
$$timer_0_en_lane$  $0$  $0$  $R022A8h$  $MCU Ext Timer Control Register 1$  $RW$  $0h$  $Enable Hardware Timer0$
$$timer0_lo_cnt_lane[15:0]$  $31$  $16$  $R022ACh$  $MCU Ext Timer Control Register 1$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer0_hi_cnt_lane[15:0]$  $15$  $0$  $R022ACh$  $MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer1_lo_cnt_lane[15:0]$  $31$  $16$  $R022B0h$  $MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer1_hi_cnt_lane[15:0]$  $15$  $0$  $R022B0h$  $MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer2_lo_cnt_lane[15:0]$  $31$  $16$  $R022B4h$  $MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer2_hi_cnt_lane[15:0]$  $15$  $0$  $R022B4h$  $MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer3_lo_cnt_lane[15:0]$  $31$  $16$  $R022B8h$  $MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 3 Counter Number$
$$timer3_hi_cnt_lane[15:0]$  $15$  $0$  $R022B8h$  $MCU Ext Timer Control Register 5$  $RW$  $01h$  $Timer 3 Counter Number$
$$ND$  $31$  $6$  $R022BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$int_cmn_isr_lane$  $5$  $5$  $R022BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $INT Form CMN MCU$
$$ND$  $4$  $4$  $R022BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$int_timer3_isr_lane$  $3$  $3$  $R022BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer3 IRQ ISR$
$$int_timer2_isr_lane$  $2$  $2$  $R022BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer2 IRQ ISR$
$$int_timer1_isr_lane$  $1$  $1$  $R022BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer1 IRQ ISR$
$$int_timer0_isr_lane$  $0$  $0$  $R022BCh$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer0 IRQ ISR$
$$ND$  $31$  $6$  $R022C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$int_cmn_mask_lane$  $5$  $5$  $R022C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $INT Form CMN MCU Mask$
$$ND$  $4$  $4$  $R022C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$int_timer3_mask_lane$  $3$  $3$  $R022C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer3 IRQ Mask$
$$int_timer2_mask_lane$  $2$  $2$  $R022C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer2 IRQ Mask$
$$int_timer1_mask_lane$  $1$  $1$  $R022C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer1 IRQ Mask$
$$int_timer0_mask_lane$  $0$  $0$  $R022C0h$  $Lane Memory Control Register 0$  $RW$  $0h$  $Timer0 IRQ Mask$
$$xdata_auto_clear_enable_lane$  $31$  $31$  $R022C4h$  $Lane Memory Control Register 0$  $RW$  $1h$  $xdata memory is clear when MCU is enabled$
$$sram_ceb_force_enable_lane$  $30$  $30$  $R022C4h$  $Lane Memory Control Register 0$  $RW$  $0h$  $Force all memory CEB to 0 ( enable )$
$$sram_sd_force_disable_lane$  $29$  $29$  $R022C4h$  $Lane Memory Control Register 0$  $RW$  $0h$  $Force all memory SD (shut down ) to 0 ( Not shou_down )$
$$ND$  $28$  $20$  $R022C4h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$iram_rtsel_lane[1:0]$  $19$  $18$  $R022C4h$  $Lane Memory Control Register 0$  $RW$  $2h$  $IRAM Read Timing Control$
$$iram_wtsel_lane[1:0]$  $17$  $16$  $R022C4h$  $Lane Memory Control Register 0$  $RW$  $1h$  $IRAM Write Timing Control$
$$ND$  $15$  $4$  $R022C4h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$xram_rtsel_lane[1:0]$  $3$  $2$  $R022C4h$  $Lane Memory Control Register 0$  $RW$  $2h$  $Data Memory Read Timing Control$
$$xram_wtsel_lane[1:0]$  $1$  $0$  $R022C4h$  $Lane Memory Control Register 1$  $RW$  $1h$  $Data Memory Write Timing Control$
$$xdata_clear_done_lane$  $31$  $31$  $R022C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata memory clear done$
$$xdata_clear_enable_lane$  $30$  $30$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata memory clear enable$
$$XDATA_MEM_CHECKSUM_PASS_LANE$  $29$  $29$  $R022C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Reset PHY Xdata Lane Memory Checksum Pass$
$$XDATA_MEM_CHECKSUM_RESET_LANE$  $28$  $28$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Reset PHY Xdata Lane Memory Checksum Calculation Value$
$$IRAM_ECC_2ERR_SET_LANE$  $27$  $27$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error$
$$CACHE_ECC_2ERR_SET_LANE$  $26$  $26$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error$
$$XDATA_ECC_2ERR_SET_LANE$  $25$  $25$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error$
$$IRAM_ECC_1ERR_SET_LANE$  $24$  $24$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error$
$$CACHE_ECC_1ERR_SET_LANE$  $23$  $23$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error$
$$XDATA_ECC_1ERR_SET_LANE$  $22$  $22$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error$
$$IRAM_ECC_2ERR_CLEAR_LANE$  $21$  $21$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear$
$$CACHE_ECC_2ERR_CLEAR_LANE$  $20$  $20$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear$
$$XDATA_ECC_2ERR_CLEAR_LANE$  $19$  $19$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear$
$$IRAM_ECC_1ERR_CLEAR_LANE$  $18$  $18$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear$
$$CACHE_ECC_1ERR_CLEAR_LANE$  $17$  $17$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear$
$$XDATA_ECC_1ERR_CLEAR_LANE$  $16$  $16$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear$
$$IRAM_ECC_2ERR_ENABLE_LANE$  $15$  $15$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error$
$$CACHE_ECC_2ERR_ENABLE_LANE$  $14$  $14$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error$
$$XDATA_ECC_2ERR_ENABLE_LANE$  $13$  $13$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error$
$$IRAM_ECC_1ERR_ENABLE_LANE$  $12$  $12$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error$
$$CACHE_ECC_1ERR_ENABLE_LANE$  $11$  $11$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error$
$$XDATA_ECC_1ERR_ENABLE_LANE$  $10$  $10$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error$
$$IRAM_ECC_2ERR_LANE$  $9$  $9$  $R022C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_LANE$  $8$  $8$  $R022C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_LANE$  $7$  $7$  $R022C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_LANE$  $6$  $6$  $R022C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_LANE$  $5$  $5$  $R022C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_LANE$  $4$  $4$  $R022C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata Mem ECC 1 Bit Error Detected$
$$cache_rtsel_lane[1:0]$  $3$  $2$  $R022C8h$  $Lane Memory Control Register 1$  $RW$  $2h$  $Cache Memory Read Timing Control$
$$cache_wtsel_lane[1:0]$  $1$  $0$  $R022C8h$  $MCU Ext Timer Control Register 7$  $RW$  $1h$  $Cache Memory Write Timing Control$
$$ND$  $31$  $8$  $R022CCh$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $$
$$timer_2ex_sel_lane[1:0]$  $7$  $6$  $R022CCh$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2EX Input Selection$
$$timer_2_sel_lane[1:0]$  $5$  $4$  $R022CCh$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2 Input Selection$
$$timer_1_sel_lane[1:0]$  $3$  $2$  $R022CCh$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T1 Input Selection$
$$timer_0_sel_lane[1:0]$  $1$  $0$  $R022CCh$  $MCU Ext Timer Control Register 8$  $RW$  $0h$  $MCU Timer T0 Input Selection$
$$pwm0_en_lane$  $31$  $31$  $R022D0h$  $MCU Ext Timer Control Register 8$  $RW$  $0h$  $Enable Timer Clock Generation Function0 For CPU Timer$
$$pwm0_counter_lane[30:0]$  $30$  $0$  $R022D0h$  $MCU Ext Timer Control Register 9$  $RW$  $ah$  $Timer Clock Block 0 Control$
$$pwm1_en_lane$  $31$  $31$  $R022D4h$  $MCU Ext Timer Control Register 9$  $RW$  $0h$  $Enable Timer Clock Generation Function1 For CPU Timer$
$$pwm1_counter_lane[30:0]$  $30$  $0$  $R022D4h$  $MCU Ext Timer Control Register 10$  $RW$  $ah$  $Timer Clock Block 1 Control$
$$pwm2_en_lane$  $31$  $31$  $R022D8h$  $MCU Ext Timer Control Register 10$  $RW$  $0h$  $Enable Timer Clock Generation Function2 For CPU Timer$
$$pwm2_counter_lane[30:0]$  $30$  $0$  $R022D8h$  $MCU Ext Timer Control Register 11$  $RW$  $ah$  $Timer Clock Block 2 Control$
$$pwm3_en_lane$  $31$  $31$  $R022DCh$  $MCU Ext Timer Control Register 11$  $RW$  $0h$  $Enable Timer Clock Generation Function3 For CPU Timer$
$$pwm3_counter_lane[30:0]$  $30$  $0$  $R022DCh$  $MCU Ext Timer Control Register 12$  $RW$  $ah$  $Timer Clock Block 3 Control$
$$ND$  $31$  $8$  $R022E0h$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $$
$$pwm3_clk_sel_lane[1:0]$  $7$  $6$  $R022E0h$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$pwm2_clk_sel_lane[1:0]$  $5$  $4$  $R022E0h$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$pwm1_clk_sel_lane[1:0]$  $3$  $2$  $R022E0h$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$pwm0_clk_sel_lane[1:0]$  $1$  $0$  $R022E0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$ND$  $31$  $8$  $R022E4h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $$
$$timer3_clk_sel_lane[1:0]$  $7$  $6$  $R022E4h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$timer2_clk_sel_lane[1:0]$  $5$  $4$  $R022E4h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$timer1_clk_sel_lane[1:0]$  $3$  $2$  $R022E4h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$timer0_clk_sel_lane[1:0]$  $1$  $0$  $R022E4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$mcu_debug3_lane[7:0]$  $31$  $24$  $R022E8h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug2_lane[7:0]$  $23$  $16$  $R022E8h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug1_lane[7:0]$  $15$  $8$  $R022E8h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug0_lane[7:0]$  $7$  $0$  $R022E8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug7_lane[7:0]$  $31$  $24$  $R022ECh$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug6_lane[7:0]$  $23$  $16$  $R022ECh$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug5_lane[7:0]$  $15$  $8$  $R022ECh$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug4_lane[7:0]$  $7$  $0$  $R022ECh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debugb_lane[7:0]$  $31$  $24$  $R022F0h$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debuga_lane[7:0]$  $23$  $16$  $R022F0h$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debug9_lane[7:0]$  $15$  $8$  $R022F0h$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debug8_lane[7:0]$  $7$  $0$  $R022F0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugf_lane[7:0]$  $31$  $24$  $R022F4h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debuge_lane[7:0]$  $23$  $16$  $R022F4h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugd_lane[7:0]$  $15$  $8$  $R022F4h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugc_lane[7:0]$  $7$  $0$  $R022F4h$  $Lane MCU Debug Register 4$  $RW$  $0h$  $For Debug Only$
$$mcu_debug_lane[31:0]$  $31$  $0$  $R022F8h$  $Ext INT Control0$  $RW$  $0h$  $For Debug Only$
$$extint_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for EXT INT$
$$extint_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable RX soft reset rising INT for EXT INT$
$$extint_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable TX soft reset falling INT for EXT INT$
$$extint_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable RX soft reset falling INT for EXT INT$
$$extint_int_cmn_irq_en_lane$  $27$  $27$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$extint_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For EXT_INT$
$$extint_trx_train_stop_int_en_lane$  $25$  $25$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For EXT_INT$
$$extint_rx_train_disable_int_en_lane$  $24$  $24$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for EXT_INT$
$$ND$  $23$  $23$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $$
$$extint_tx_train_disable_int_en_lane$  $22$  $22$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For EXT_INT$
$$extint_refclk_dis_en_int_en_lane$  $21$  $21$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Refclk_dis_en_int For EXT_INT$
$$extint_mse_done_int_en_lane$  $20$  $20$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Mse_done_int_lane For EXT_INT$
$$ND$  $19$  $19$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $$
$$extint_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For  EXT_INT$
$$extint_mse_high_int_en_lane$  $17$  $17$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Mse_high_int_lane For EXT_INT$
$$ND$  $16$  $16$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $$
$$extint_pm_others_chg_int_en_lane$  $15$  $15$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Pm_others_chg_int For  EXT_INT$
$$extint_mse_low_int_en_lane$  $14$  $14$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Mse_low_int_lane For EXT_INT$
$$extint_dme_dec_error_int_en_lane$  $13$  $13$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Dme_dec_error_int For  EXT_INT$
$$extint_remote_balance_err_int_en_lane$  $12$  $12$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For EXT_INT$
$$extint_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For EXT_INT$
$$extint_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For EXT_INT$
$$extint_tx_train_enable_int_en_lane$  $9$  $9$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Tx_train_enable_int For  EXT_INT$
$$extint_rx_train_enable_int_en_lane$  $8$  $8$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Rx_train_enable_int For  EXT_INT$
$$extint_frame_lock_int_en_lane$  $7$  $7$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Frame_lock_int For  EXT_INT$
$$extint_frame_unlock_int_en_lane$  $6$  $6$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Frame_unlock_int For  EXT_INT$
$$extint_timer3_int_en_lane$  $5$  $5$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Timer4_int For  EXT_INT$
$$extint_timer2_int_en_lane$  $4$  $4$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Timer3_int For  EXT_INT$
$$extint_timer1_int_en_lane$  $3$  $3$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Timer2_int For  EXT_INT$
$$extint_timer0_int_en_lane$  $2$  $2$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Timer1_int For  EXT_INT$
$$extint_spd_int_gen_en_lane$  $1$  $1$  $R022FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Spd_int_gen_lane For  EXT_INT$
$$extint_pm_chg_int_en_lane$  $0$  $0$  $R022FCh$  $Ext INT Control1$  $RW$  $0h$  $Enable Pm_chg_int For  EXT_INT$
$$ND$  $31$  $6$  $R02300h$  $Ext INT Control1$  $RW$  $0h$  $$
$$extint_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R02300h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for EXT_INT$
$$extint_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R02300h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for EXT_INT$
$$extint_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R02300h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For EXT_INT$
$$extint_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R02300h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for EXT_INT$
$$extint_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R02300h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for EXT_INT$
$$extint_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R02300h$  $Analog Interface Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for EXT_INT$
$$ana_reg_trx_wd_lane[7:0]$  $31$  $24$  $R02304h$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WD PIN$
$$ana_reg_trx_rd_out_lane[7:0]$  $23$  $16$  $R02304h$  $Analog Interface Register 0$  $R$  $Vh$  $TRX Analog Register RD_OUT Output$
$$ND$  $15$  $14$  $R02304h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_trx_rst_lane$  $13$  $13$  $R02304h$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RST PIN$
$$ana_reg_trx_we_lane$  $12$  $12$  $R02304h$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WE PIN$
$$ana_reg_trx_re_lane$  $11$  $11$  $R02304h$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RE PIN$
$$ana_reg_trx_force_lane$  $10$  $10$  $R02304h$  $Analog Interface Register 0$  $RW$  $0h$  $TRX Analog Register Force$
$$ana_reg_trx_addr_lane[9:0]$  $9$  $0$  $R02304h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register ADDR PIN$
$$ana_reg_pll_ts_wd_lane[7:0]$  $31$  $24$  $R02308h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $Force PLL TS Analog Register WD PIN$
$$ana_reg_pll_ts_rd_out_lane[7:0]$  $23$  $16$  $R02308h$  $Analog PLL TX Interface Register 0$  $R$  $Vh$  $PLL TS Analog Register RD_OUT Output$
$$ND$  $15$  $14$  $R02308h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_pll_ts_rst_lane$  $13$  $13$  $R02308h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $Force PLL TS Analog Register RST PIN$
$$ana_reg_pll_ts_we_lane$  $12$  $12$  $R02308h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $Force PLL TS Analog Register WE PIN$
$$ana_reg_pll_ts_re_lane$  $11$  $11$  $R02308h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $Force PLL TS Analog Register RE PIN$
$$ana_reg_pll_ts_force_lane$  $10$  $10$  $R02308h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $PLL TS Analog Register Force$
$$ND$  $9$  $9$  $R02308h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_pll_ts_addr_lane[8:0]$  $8$  $0$  $R02308h$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $Force PLL TS Analog Register ADDR PIN$
$$ana_reg_pll_rs_wd_lane[7:0]$  $31$  $24$  $R0230Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $Force PLL RS Analog Register WD PIN$
$$ana_reg_pll_rs_rd_out_lane[7:0]$  $23$  $16$  $R0230Ch$  $Analog PLL RX Interface Register 0$  $R$  $Vh$  $PLL RS Analog Register RD_OUT Output$
$$ND$  $15$  $14$  $R0230Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_pll_rs_rst_lane$  $13$  $13$  $R0230Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $Force PLL RS Analog Register RST PIN$
$$ana_reg_pll_rs_we_lane$  $12$  $12$  $R0230Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $Force PLL RS Analog Register WE PIN$
$$ana_reg_pll_rs_re_lane$  $11$  $11$  $R0230Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $Force PLL RS Analog Register RE PIN$
$$ana_reg_pll_rs_force_lane$  $10$  $10$  $R0230Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $PLL RS Analog Register Force$
$$ND$  $9$  $9$  $R0230Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_pll_rs_addr_lane[8:0]$  $8$  $0$  $R0230Ch$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Force PLL RS Analog Register ADDR PIN$
$$ND$  $31$  $6$  $R02310h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$int_cmn_isr_clear_lane$  $5$  $5$  $R02310h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $INT Form CMN MCU Clear$
$$ND$  $4$  $4$  $R02310h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$int_timer3_isr_clear_lane$  $3$  $3$  $R02310h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer3 IRQ ISR Clear$
$$int_timer2_isr_clear_lane$  $2$  $2$  $R02310h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer2 IRQ ISR Clear$
$$int_timer1_isr_clear_lane$  $1$  $1$  $R02310h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer1 IRQ ISR Clear$
$$int_timer0_isr_clear_lane$  $0$  $0$  $R02310h$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $Timer0 IRQ ISR Clear$
$$mcu_wdt_reset_lane$  $31$  $31$  $R02314h$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer RESET.$
$$ND$  $30$  $16$  $R02314h$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $$
$$mcu_wdt_en_lane$  $15$  $15$  $R02314h$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer Enable$
$$mcu_wdt_cnt_hi_lane[14:0]$  $14$  $0$  $R02314h$  $MEMORY LANE ECC ERROR ADDR$  $RW$  $400h$  $MCU Watch Dog Timer counter$
$$ND$  $31$  $26$  $R02318h$  $MEMORY LANE ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_LANE[7:0]$  $25$  $18$  $R02318h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $Vh$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_LANE[7:0]$  $17$  $10$  $R02318h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $Vh$  $Iram LANE ECC Error Address$
$$XDATA_ECC_ERR_ADDR_LANE[9:0]$  $9$  $0$  $R02318h$  $XDATA MEMORY LANE CHECKSUM Registers 0$  $R$  $Vh$  $Xdata LANE ECC Error Address$
$$XDATA_MEM_CHECKSUM_EXP_LANE[31:0]$  $31$  $0$  $R0231Ch$  $XDATA MEMORY LANE CHECKSUM Registers 1$  $RW$  $ffffffffh$  $Xdata Memory Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_LANE[31:0]$  $31$  $0$  $R02320h$  $LANE MCU Address $  $R$  $Vh$  $Xdata Memory Checksum Readback$
$$ND$  $31$  $18$  $R02324h$  $LANE MCU Address $  $RW$  $0h$  $$
$$memaddr_lane[17:0]$  $17$  $0$  $R02324h$  $RX EQ Register$  $R$  $Vh$  $LANE MCU instruction address read out$
$$ND$  $31$  $12$  $R02400h$  $RX EQ Register$  $RW$  $0h$  $$
$$rx_eq_sq_release_mode_lane[1:0]$  $11$  $10$  $R02400h$  $RX EQ Register$  $RW$  $0h$  $Rx EQ Squelch Detection Release Mode$
$$rx_eq_sq_prot_dis_lane$  $9$  $9$  $R02400h$  $RX EQ Register$  $RW$  $0h$  $Rx EQ Squelch Detection Protection Disable$
$$rx_eq_sq_release_en_lane$  $8$  $8$  $R02400h$  $RX EQ Register$  $RW$  $0h$  $Rx EQ Squelch Detection Release Enable$
$$ND$  $7$  $6$  $R02400h$  $RX EQ Register$  $RW$  $0h$  $$
$$rx_dtl_pipeline_mode_lane$  $5$  $5$  $R02400h$  $RX EQ Register$  $RW$  $1h$  $Rx DTL PIPELINE Mode.$
$$rx_pam2_en_lane$  $4$  $4$  $R02400h$  $RX EQ Register$  $RW$  $0h$  $Rx PAM2 Enable$
$$rx_rate_mode_lane[1:0]$  $3$  $2$  $R02400h$  $RX EQ Register$  $RW$  $0h$  $Rx Rate Mode$
$$rx_th_sel_lane[1:0]$  $1$  $0$  $R02400h$  $RX EQ Register$  $RW$  $3h$  $Rx Track and Hold Reduction Select$
$$ND$  $31$  $27$  $R02404h$  $RX EQ Register$  $RW$  $0h$  $$
$$rx_eq_pat_prot_en_lane$  $26$  $26$  $R02404h$  $RX EQ Register$  $RW$  $0h$  $Pattern Protection Enable$
$$rx_eq_pat_prot_size_lane[1:0]$  $25$  $24$  $R02404h$  $RX EQ Register$  $RW$  $1h$  $Pattern Protection Average Size$
$$rx_eq_pat_prot_msb_lsb_dis_lane$  $23$  $23$  $R02404h$  $RX EQ Register$  $RW$  $0h$  $Pattern Protection MSB LSB Check Disable$
$$rx_eq_pat_prot_msb_lsb_th_lane[6:0]$  $22$  $16$  $R02404h$  $RX EQ Register$  $RW$  $30h$  $Pattern Protection MSB LSB Check Threshold$
$$ND$  $15$  $13$  $R02404h$  $RX EQ Register$  $RW$  $0h$  $$
$$rx_eq_pat_prot_corr_dis_lane$  $12$  $12$  $R02404h$  $RX EQ Register$  $RW$  $0h$  $Pattern Protection Correlation Check Disable$
$$rx_eq_pat_prot_corr_bit_sel_lane$  $11$  $11$  $R02404h$  $RX EQ Register$  $RW$  $0h$  $Pattern Protection Correlation Check Data Bit Selection$
$$rx_eq_pat_prot_corr_th_lane[10:0]$  $10$  $0$  $R02404h$  $RX EQ Register$  $RW$  $f0h$  $Pattern Protection Correlation Check Threshold$
$$ND$  $31$  $20$  $R02408h$  $RX EQ Register$  $RW$  $0h$  $$
$$rx_eq_pat_prot_rq_lane$  $19$  $19$  $R02408h$  $RX EQ Register$  $RW$  $0h$  $Pattern Protection History Read Request$
$$rx_eq_pat_prot_status_lane$  $18$  $18$  $R02408h$  $RX EQ Register$  $R$  $Vh$  $Pattern Protection Final Result Real Time Read Out$
$$rx_eq_pat_prot_corr_status_lane$  $17$  $17$  $R02408h$  $RX EQ Register$  $R$  $Vh$  $Pattern Protection Correlation Check Result Real Time Read Out$
$$rx_eq_pat_prot_msb_lsb_status_lane$  $16$  $16$  $R02408h$  $RX EQ Register$  $R$  $Vh$  $Pattern Protection MSB LSB Check Result Real Time Read Out$
$$rx_eq_pat_prot_history_lane[15:0]$  $15$  $0$  $R02408h$  $RX EQ Register$  $R$  $Vh$  $Pattern Protection Final Result History$
$$ND$  $31$  $1$  $R0240Ch$  $RX EQ Register$  $RW$  $0h$  $$
$$rx_eq_rd_req_lane$  $0$  $0$  $R0240Ch$  $RX ADC Clock Register 0$  $RW$  $0h$  $Rx EQ Result Read Request$
$$ND$  $31$  $12$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $0h$  $$
$$rx_dp_lms_clk_on_lane$  $11$  $11$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $0h$  $Rx Data Path LMS Clock On$
$$rx_dp_lms_clk_en_lane$  $10$  $10$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $1h$  $Rx Data Path LMS Clock Enable$
$$rx_dp_lms_rst_lane$  $9$  $9$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $0h$  $Rx Data Path LMS Clock Reset$
$$rx_eq_mon_clk_on_lane$  $8$  $8$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $0h$  $Rx EQ Monitor Clock On$
$$rx_eq_mon_clk_en_lane$  $7$  $7$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $1h$  $Rx EQ Monitor Clock Enable$
$$rx_eq_mon_rst_lane$  $6$  $6$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $0h$  $Rx EQ Monitor Clock Reset$
$$rx_dp_data_clk_on_lane$  $5$  $5$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $0h$  $Rx Data Path Data Clock On$
$$rx_dp_data_clk_en_lane$  $4$  $4$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $1h$  $Rx Data Path Data Clock Enable$
$$rx_dp_data_rst_lane$  $3$  $3$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $0h$  $Rx Data Path Data Clock Reset$
$$rx_adc_if_clk_on_lane$  $2$  $2$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $0h$  $Rx Interface Control Clock On$
$$rx_adc_if_clk_en_lane$  $1$  $1$  $R0241Ch$  $RX ADC Clock Register 0$  $RW$  $1h$  $Rx Interface Control Clock Enable$
$$rx_adc_if_rst_lane$  $0$  $0$  $R0241Ch$  $RX Skew Calibration Conbtrol 0$  $RW$  $0h$  $Rx Interface Control Clock Reset$
$$rx_skew_cal_ave_rej_mu_lane[3:0]$  $31$  $28$  $R02500h$  $RX Skew Calibration Conbtrol 0$  $RW$  $8h$  $Skew average rejection gain; 2^-(skew_ave_rej_gain); skew_ave_rej_gain = 0,,12$
$$rx_skew_cal_ave_mu_lp_lane[3:0]$  $27$  $24$  $R02500h$  $RX Skew Calibration Conbtrol 0$  $RW$  $7h$  $Low-pass filter gain 2^-( skew_ave_mu_lp); gain_tgt_mu_lp = 0,,12$
$$rx_skew_cal_bias_lane[7:0]$  $23$  $16$  $R02500h$  $RX Skew Calibration Conbtrol 0$  $RW$  $8ah$  $Skew bias code. Default half of range$
$$rx_skew_cal_th_en_lane[7:0]$  $15$  $8$  $R02500h$  $RX Skew Calibration Conbtrol 0$  $RW$  $ffh$  $Single enable by track-and-hold to use separately the adaptation machine. One bit for each engine$
$$rx_skew_cal_ave_rej_sign_lane$  $7$  $7$  $R02500h$  $RX Skew Calibration Conbtrol 0$  $RW$  $0h$  $Revert average rejection sign $
$$rx_skew_cal_ave_size_lane[2:0]$  $6$  $4$  $R02500h$  $RX Skew Calibration Conbtrol 0$  $RW$  $0h$  $Size of input signal average$
$$rx_skew_cal_coarse_lane$  $3$  $3$  $R02500h$  $RX Skew Calibration Conbtrol 0$  $RW$  $0h$  $Enable coarse mode which use only the sign of input and use 8 LSB step until a sign inversion is detected then 1 LSB$
$$rx_skew_cal_feedforward_rej_en_lane$  $2$  $2$  $R02500h$  $RX Skew Calibration Conbtrol 0$  $RW$  $0h$  $Enable feedforward average rejection. If disabled feedforward average rejection is zero.$
$$rx_skew_cal_feedback_rej_en_lane$  $1$  $1$  $R02500h$  $RX Skew Calibration Conbtrol 0$  $RW$  $0h$  $Enable feedback average rejection. If disabled feedback average rejection is zero.$
$$rx_skew_cal_en_lane$  $0$  $0$  $R02500h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $Enable skew adaptation$
$$rx_skew_cal_clk_on_lane$  $31$  $31$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $Turn on RX Skew calibration function clock$
$$rx_skew_cal_rst_lane$  $30$  $30$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $RESET RX Skew calibration function clock$
$$rx_skew_cal_clk_en_lane$  $29$  $29$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $1h$  $Enable RX Skew calibration function clock$
$$rx_skew_cal_sq_frez_en_lane$  $28$  $28$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $Enable SQ freeze function for rx skew calibration$
$$rx_skew_cal_pat_frez_en_lane$  $27$  $27$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $Enable Pattern detection freeze function for rx skew calibration$
$$rx_skew_cal_map_rot_lane[2:0]$  $26$  $24$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $This is a safe control: rotate the correction skew_thx to GM/DAC_TH(mod(x+ rx_skew_cal_map_rot,8)).$
$$ND$  $23$  $18$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $$
$$rx_skew_cal_data_mask_en_lane$  $17$  $17$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $Skew Calibration data mask during GM transition$
$$rx_skew_cal_ave_force_lane$  $16$  $16$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $Skew calibration average correction force enable$
$$rx_skew_cal_mu_shift_lane[3:0]$  $15$  $12$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $8h$  $Adaptation gain mu =  2^(4-rx_skew_cal_mu_shift) = [2^(-10), 2^4]$
$$rx_skew_cal_force_clk_en_lane$  $11$  $11$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $RX Skew Calibration bypass run-stop clock control$
$$rx_skew_cal_run_stop_en_lane$  $10$  $10$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $RX Skew Calibration run-stop mode enable$
$$rx_skew_cal_coarse_gain_lane[1:0]$  $9$  $8$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $Skew coarse calibration gain$
$$rx_skew_cal_blind_mu_shift_lane[3:0]$  $7$  $4$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $4h$  $Gain shift to make the output fit into bit-precision range so that skew calibration could be re-used$
$$rx_skew_cal_th_eom_en_lane$  $3$  $3$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $Skew EOM enable$
$$rx_skew_cal_blind_en_lane$  $2$  $2$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $Blind skew calibration enable$
$$ND$  $1$  $1$  $R02504h$  $RX Skew Calibration Conbtrol 1$  $RW$  $0h$  $$
$$rx_skew_cal_sign_lane$  $0$  $0$  $R02504h$  $RX Skew Calibration Conbtrol 2$  $RW$  $1h$  $Revert loop sign in skew adaptation$
$$ND$  $31$  $26$  $R02508h$  $RX Skew Calibration Conbtrol 2$  $RW$  $0h$  $$
$$rx_skew_cal_ave_force_value_lane[25:0]$  $25$  $0$  $R02508h$  $RX Skew Calibration Conbtrol 3$  $RW$  $0h$  $Skew calibration average correction force value$
$$ND$  $31$  $26$  $R0250Ch$  $RX Skew Calibration Conbtrol 3$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value0_force_lane$  $25$  $25$  $R0250Ch$  $RX Skew Calibration Conbtrol 3$  $RW$  $0h$  $Skew calibration adaptation 0 force enable$
$$skew_adapt0_lane[8:0]$  $24$  $16$  $R0250Ch$  $RX Skew Calibration Conbtrol 3$  $R$  $Vh$  $Skew calibration adaptation 0 read value$
$$ND$  $15$  $9$  $R0250Ch$  $RX Skew Calibration Conbtrol 3$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value0_force_value_lane[8:0]$  $8$  $0$  $R0250Ch$  $RX Skew Calibration Conbtrol 4$  $RW$  $0h$  $Skew calibration adaptation 0 force value$
$$ND$  $31$  $26$  $R02510h$  $RX Skew Calibration Conbtrol 4$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value1_force_lane$  $25$  $25$  $R02510h$  $RX Skew Calibration Conbtrol 4$  $RW$  $0h$  $Skew calibration adaptation 1 force enable$
$$skew_adapt1_lane[8:0]$  $24$  $16$  $R02510h$  $RX Skew Calibration Conbtrol 4$  $R$  $Vh$  $Skew calibration adaptation 1 read value$
$$ND$  $15$  $9$  $R02510h$  $RX Skew Calibration Conbtrol 4$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value1_force_value_lane[8:0]$  $8$  $0$  $R02510h$  $RX Skew Calibration Conbtrol 5$  $RW$  $0h$  $Skew calibration adaptation 1 force value$
$$ND$  $31$  $26$  $R02514h$  $RX Skew Calibration Conbtrol 5$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value2_force_lane$  $25$  $25$  $R02514h$  $RX Skew Calibration Conbtrol 5$  $RW$  $0h$  $Skew calibration adaptation 2 force enable$
$$skew_adapt2_lane[8:0]$  $24$  $16$  $R02514h$  $RX Skew Calibration Conbtrol 5$  $R$  $Vh$  $Skew calibration adaptation 2 read value$
$$ND$  $15$  $9$  $R02514h$  $RX Skew Calibration Conbtrol 5$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value2_force_value_lane[8:0]$  $8$  $0$  $R02514h$  $RX Skew Calibration Conbtrol 6$  $RW$  $0h$  $Skew calibration adaptation 2 force value$
$$ND$  $31$  $26$  $R02518h$  $RX Skew Calibration Conbtrol 6$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value3_force_lane$  $25$  $25$  $R02518h$  $RX Skew Calibration Conbtrol 6$  $RW$  $0h$  $Skew calibration adaptation 3 force enable$
$$skew_adapt3_lane[8:0]$  $24$  $16$  $R02518h$  $RX Skew Calibration Conbtrol 6$  $R$  $Vh$  $Skew calibration adaptation 3 read value$
$$ND$  $15$  $9$  $R02518h$  $RX Skew Calibration Conbtrol 6$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value3_force_value_lane[8:0]$  $8$  $0$  $R02518h$  $RX Skew Calibration Conbtrol 7$  $RW$  $0h$  $Skew calibration adaptation 3 force value$
$$ND$  $31$  $26$  $R0251Ch$  $RX Skew Calibration Conbtrol 7$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value4_force_lane$  $25$  $25$  $R0251Ch$  $RX Skew Calibration Conbtrol 7$  $RW$  $0h$  $Skew calibration adaptation 4 force enable$
$$skew_adapt4_lane[8:0]$  $24$  $16$  $R0251Ch$  $RX Skew Calibration Conbtrol 7$  $R$  $Vh$  $Skew calibration adaptation 4 read value$
$$ND$  $15$  $9$  $R0251Ch$  $RX Skew Calibration Conbtrol 7$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value4_force_value_lane[8:0]$  $8$  $0$  $R0251Ch$  $RX Skew Calibration Conbtrol 8$  $RW$  $0h$  $Skew calibration adaptation 4 force value$
$$ND$  $31$  $26$  $R02520h$  $RX Skew Calibration Conbtrol 8$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value5_force_lane$  $25$  $25$  $R02520h$  $RX Skew Calibration Conbtrol 8$  $RW$  $0h$  $Skew calibration adaptation 5 force enable$
$$skew_adapt5_lane[8:0]$  $24$  $16$  $R02520h$  $RX Skew Calibration Conbtrol 8$  $R$  $Vh$  $Skew calibration adaptation 5 read value$
$$ND$  $15$  $9$  $R02520h$  $RX Skew Calibration Conbtrol 8$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value5_force_value_lane[8:0]$  $8$  $0$  $R02520h$  $RX Skew Calibration Conbtrol 9$  $RW$  $0h$  $Skew calibration adaptation 5 force value$
$$ND$  $31$  $26$  $R02524h$  $RX Skew Calibration Conbtrol 9$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value6_force_lane$  $25$  $25$  $R02524h$  $RX Skew Calibration Conbtrol 9$  $RW$  $0h$  $Skew calibration adaptation 6 force enable$
$$skew_adapt6_lane[8:0]$  $24$  $16$  $R02524h$  $RX Skew Calibration Conbtrol 9$  $R$  $Vh$  $Skew calibration adaptation 6 read value$
$$ND$  $15$  $9$  $R02524h$  $RX Skew Calibration Conbtrol 9$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value6_force_value_lane[8:0]$  $8$  $0$  $R02524h$  $RX Skew Calibration Conbtrol 10$  $RW$  $0h$  $Skew calibration adaptation 6 force value$
$$ND$  $31$  $26$  $R02528h$  $RX Skew Calibration Conbtrol 10$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value7_force_lane$  $25$  $25$  $R02528h$  $RX Skew Calibration Conbtrol 10$  $RW$  $0h$  $Skew calibration adaptation 7 force enable$
$$skew_adapt7_lane[8:0]$  $24$  $16$  $R02528h$  $RX Skew Calibration Conbtrol 10$  $R$  $Vh$  $Skew calibration adaptation 7 read value$
$$ND$  $15$  $9$  $R02528h$  $RX Skew Calibration Conbtrol 10$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value7_force_value_lane[8:0]$  $8$  $0$  $R02528h$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Skew calibration adaptation 7 force value$
$$ND$  $31$  $27$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $$
$$rx_skew_cal_code_jump_sat_sel_lane[1:0]$  $26$  $25$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Skew calibration code jump selection$
$$rx_skew_cal_code_jump_ctrl_en_lane$  $24$  $24$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Skew calibration code jump enable$
$$rx_skew_cal_dmclk7_force_value_lane$  $23$  $23$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Force value to analog skctrl_dmclk_th 7$
$$rx_skew_cal_dmclk7_force_lane$  $22$  $22$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Enable force value to analog skctrl_dmclk_th 7$
$$rx_skew_cal_dmclk6_force_value_lane$  $21$  $21$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Force value to analog skctrl_dmclk_th 6$
$$rx_skew_cal_dmclk6_force_lane$  $20$  $20$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Enable force value to analog skctrl_dmclk_th 6$
$$rx_skew_cal_dmclk5_force_value_lane$  $19$  $19$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Force value to analog skctrl_dmclk_th 5$
$$rx_skew_cal_dmclk5_force_lane$  $18$  $18$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Enable force value to analog skctrl_dmclk_th 5$
$$rx_skew_cal_dmclk4_force_value_lane$  $17$  $17$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Force value to analog skctrl_dmclk_th 4$
$$rx_skew_cal_dmclk4_force_lane$  $16$  $16$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Enable force value to analog skctrl_dmclk_th 4$
$$rx_skew_cal_dmclk3_force_value_lane$  $15$  $15$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Force value to analog skctrl_dmclk_th 3$
$$rx_skew_cal_dmclk3_force_lane$  $14$  $14$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Enable force value to analog skctrl_dmclk_th 3$
$$rx_skew_cal_dmclk2_force_value_lane$  $13$  $13$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Force value to analog skctrl_dmclk_th 2$
$$rx_skew_cal_dmclk2_force_lane$  $12$  $12$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Enable force value to analog skctrl_dmclk_th 2$
$$rx_skew_cal_dmclk1_force_value_lane$  $11$  $11$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Force value to analog skctrl_dmclk_th 1$
$$rx_skew_cal_dmclk1_force_lane$  $10$  $10$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Enable force value to analog skctrl_dmclk_th 1$
$$rx_skew_cal_dmclk0_force_value_lane$  $9$  $9$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Force value to analog skctrl_dmclk_th 0$
$$rx_skew_cal_dmclk0_force_lane$  $8$  $8$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Enable force value to analog skctrl_dmclk_th 0$
$$ND$  $7$  $4$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $$
$$rx_skew_cal_synclk_th_force_value_lane$  $3$  $3$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Force value for analog in put rx_skctrl_synclk_th$
$$rx_skew_cal_synclk_th_force_lane$  $2$  $2$  $R0252Ch$  $RX Skew Calibration Conbtrol 11$  $RW$  $0h$  $Enable force analog in put rx_skctrl_synclk_th$
$$rx_skew_cal_dm_clk_width_lane[1:0]$  $1$  $0$  $R0252Ch$  $RX Skew Calibration Conbtrol 12$  $RW$  $2h$  $Skew calibration DM_CLK low width$
$$rx_skew_gm_th3_lane[1:0]$  $31$  $30$  $R02530h$  $RX Skew Calibration Conbtrol 12$  $R$  $Vh$  $Correction GM code for track and hold 3$
$$rx_skew_dac_th3_lane[5:0]$  $29$  $24$  $R02530h$  $RX Skew Calibration Conbtrol 12$  $R$  $Vh$  $Correction DAC code for track and hold 3$
$$rx_skew_gm_th2_lane[1:0]$  $23$  $22$  $R02530h$  $RX Skew Calibration Conbtrol 12$  $R$  $Vh$  $Correction GM code for track and hold 2$
$$rx_skew_dac_th2_lane[5:0]$  $21$  $16$  $R02530h$  $RX Skew Calibration Conbtrol 12$  $R$  $Vh$  $Correction DAC code for track and hold 2$
$$rx_skew_gm_th1_lane[1:0]$  $15$  $14$  $R02530h$  $RX Skew Calibration Conbtrol 12$  $R$  $Vh$  $Correction GM code for track and hold 1$
$$rx_skew_dac_th1_lane[5:0]$  $13$  $8$  $R02530h$  $RX Skew Calibration Conbtrol 12$  $R$  $Vh$  $Correction DAC code for track and hold 1$
$$rx_skew_gm_th0_lane[1:0]$  $7$  $6$  $R02530h$  $RX Skew Calibration Conbtrol 12$  $R$  $Vh$  $Correction GM code for track and hold 0$
$$rx_skew_dac_th0_lane[5:0]$  $5$  $0$  $R02530h$  $RX Skew Calibration Conbtrol 13$  $R$  $Vh$  $Correction DAC code for track and hold 0$
$$rx_skew_gm_th7_lane[1:0]$  $31$  $30$  $R02534h$  $RX Skew Calibration Conbtrol 13$  $R$  $Vh$  $Correction GM code for track and hold 7$
$$rx_skew_dac_th7_lane[5:0]$  $29$  $24$  $R02534h$  $RX Skew Calibration Conbtrol 13$  $R$  $Vh$  $Correction DAC code for track and hold 7$
$$rx_skew_gm_th6_lane[1:0]$  $23$  $22$  $R02534h$  $RX Skew Calibration Conbtrol 13$  $R$  $Vh$  $Correction GM code for track and hold 6$
$$rx_skew_dac_th6_lane[5:0]$  $21$  $16$  $R02534h$  $RX Skew Calibration Conbtrol 13$  $R$  $Vh$  $Correction DAC code for track and hold 6$
$$rx_skew_gm_th5_lane[1:0]$  $15$  $14$  $R02534h$  $RX Skew Calibration Conbtrol 13$  $R$  $Vh$  $Correction GM code for track and hold 5$
$$rx_skew_dac_th5_lane[5:0]$  $13$  $8$  $R02534h$  $RX Skew Calibration Conbtrol 13$  $R$  $Vh$  $Correction DAC code for track and hold 5$
$$rx_skew_gm_th4_lane[1:0]$  $7$  $6$  $R02534h$  $RX Skew Calibration Conbtrol 13$  $R$  $Vh$  $Correction GM code for track and hold 4$
$$rx_skew_dac_th4_lane[5:0]$  $5$  $0$  $R02534h$  $RX Skew Calibration Conbtrol 14$  $R$  $Vh$  $Correction DAC code for track and hold 4$
$$ND$  $31$  $30$  $R02538h$  $RX Skew Calibration Conbtrol 14$  $RW$  $0h$  $$
$$rx_skew_cal_ave_lane[13:0]$  $29$  $16$  $R02538h$  $RX Skew Calibration Conbtrol 14$  $R$  $Vh$  $Skew calibration average correction read back$
$$ND$  $15$  $9$  $R02538h$  $RX Skew Calibration Conbtrol 14$  $RW$  $0h$  $$
$$rx_skew_cal_adap_jump_sat_force_lane$  $8$  $8$  $R02538h$  $RX Skew Calibration Conbtrol 14$  $RW$  $0h$  $Skew calibration adaptation jump saturation force enable$
$$rx_skew_cal_adap_jump_sat_force_value_lane[7:0]$  $7$  $0$  $R02538h$  $RX Skew Calibration Conbtrol 15$  $RW$  $80h$  $Skew calibration adaptation jump saturation force value$
$$ND$  $31$  $26$  $R0253Ch$  $RX Skew Calibration Conbtrol 15$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value_eom__force_lane$  $25$  $25$  $R0253Ch$  $RX Skew Calibration Conbtrol 15$  $RW$  $0h$  $Skew EOM calibration adaptation force enable$
$$skew_adapt_eom_lane[8:0]$  $24$  $16$  $R0253Ch$  $RX Skew Calibration Conbtrol 15$  $R$  $Vh$  $Skew EOM calibration adaptation read value$
$$ND$  $15$  $9$  $R0253Ch$  $RX Skew Calibration Conbtrol 15$  $RW$  $0h$  $$
$$rx_skew_cal_adap_value_eom_force_value_lane[8:0]$  $8$  $0$  $R0253Ch$  $RX Skew Calibration Conbtrol 16$  $RW$  $0h$  $Skew EOM calibration adaptation  force value$
$$ND$  $31$  $10$  $R02540h$  $RX Skew Calibration Conbtrol 16$  $RW$  $0h$  $$
$$rx_skew_eom_cal_dmclk_force_value_lane$  $9$  $9$  $R02540h$  $RX Skew Calibration Conbtrol 16$  $RW$  $0h$  $Force value to analog to_ana_rx_skctrl_dmclk_eom$
$$rx_skew_eom_cal_dmclk_force_lane$  $8$  $8$  $R02540h$  $RX Skew Calibration Conbtrol 16$  $RW$  $0h$  $Enable force value to analog to_ana_rx_skctrl_dmclk_eom$
$$rx_skew_eom_gm_th_lane[1:0]$  $7$  $6$  $R02540h$  $RX Skew Calibration Conbtrol 16$  $R$  $Vh$  $EOM Correction GM code for track and hold$
$$rx_skew_eom_dac_th_lane[5:0]$  $5$  $0$  $R02540h$  $RX Skew Calibration Conbtrol 17$  $R$  $Vh$  $EOM Correction DAC code for track and hold$
$$rx_skew_force_gm_th3_lane[1:0]$  $31$  $30$  $R02544h$  $RX Skew Calibration Conbtrol 17$  $RW$  $3h$  $Force value for Correction GM code for track and hold 3$
$$rx_skew_force_dac_th3_lane[5:0]$  $29$  $24$  $R02544h$  $RX Skew Calibration Conbtrol 17$  $RW$  $0h$  $Force value for Correction DAC code for track and hold 3$
$$rx_skew_force_gm_th2_lane[1:0]$  $23$  $22$  $R02544h$  $RX Skew Calibration Conbtrol 17$  $RW$  $3h$  $Force value for Correction GM code for track and hold 2$
$$rx_skew_force_dac_th2_lane[5:0]$  $21$  $16$  $R02544h$  $RX Skew Calibration Conbtrol 17$  $RW$  $0h$  $Force value for Correction DAC code for track and hold 2$
$$rx_skew_force_gm_th1_lane[1:0]$  $15$  $14$  $R02544h$  $RX Skew Calibration Conbtrol 17$  $RW$  $3h$  $Force value for Correction GM code for track and hold 1$
$$rx_skew_force_dac_th1_lane[5:0]$  $13$  $8$  $R02544h$  $RX Skew Calibration Conbtrol 17$  $RW$  $0h$  $Force value for Correction DAC code for track and hold 1$
$$rx_skew_force_gm_th0_lane[1:0]$  $7$  $6$  $R02544h$  $RX Skew Calibration Conbtrol 17$  $RW$  $3h$  $Force value for Correction GM code for track and hold 0$
$$rx_skew_force_dac_th0_lane[5:0]$  $5$  $0$  $R02544h$  $RX Skew Calibration Conbtrol 18$  $RW$  $0h$  $Force value for Correction DAC code for track and hold 0$
$$rx_skew_force_gm_th7_lane[1:0]$  $31$  $30$  $R02548h$  $RX Skew Calibration Conbtrol 18$  $RW$  $3h$  $Force value for Correction GM code for track and hold 7$
$$rx_skew_force_dac_th7_lane[5:0]$  $29$  $24$  $R02548h$  $RX Skew Calibration Conbtrol 18$  $RW$  $0h$  $Force value for Correction DAC code for track and hold 7$
$$rx_skew_force_gm_th6_lane[1:0]$  $23$  $22$  $R02548h$  $RX Skew Calibration Conbtrol 18$  $RW$  $3h$  $Force value for Correction GM code for track and hold 6$
$$rx_skew_force_dac_th6_lane[5:0]$  $21$  $16$  $R02548h$  $RX Skew Calibration Conbtrol 18$  $RW$  $0h$  $Force value for Correction DAC code for track and hold 6$
$$rx_skew_force_gm_th5_lane[1:0]$  $15$  $14$  $R02548h$  $RX Skew Calibration Conbtrol 18$  $RW$  $3h$  $Force value for Correction GM code for track and hold 5$
$$rx_skew_force_dac_th5_lane[5:0]$  $13$  $8$  $R02548h$  $RX Skew Calibration Conbtrol 18$  $RW$  $0h$  $Force value for Correction DAC code for track and hold 5$
$$rx_skew_force_gm_th4_lane[1:0]$  $7$  $6$  $R02548h$  $RX Skew Calibration Conbtrol 18$  $RW$  $3h$  $Force value for Correction GM code for track and hold 4$
$$rx_skew_force_dac_th4_lane[5:0]$  $5$  $0$  $R02548h$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Force value for Correction DAC code for track and hold 4$
$$ND$  $31$  $16$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $$
$$rx_skew_force_gm_th7_en_lane$  $15$  $15$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction GM code for track and hold 7$
$$rx_skew_force_dac_th7_en_lane$  $14$  $14$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction DAC code for track and hold 7$
$$rx_skew_force_gm_th6_en_lane$  $13$  $13$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction GM code for track and hold 6$
$$rx_skew_force_dac_th6_en_lane$  $12$  $12$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction DAC code for track and hold 6$
$$rx_skew_force_gm_th5_en_lane$  $11$  $11$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction GM code for track and hold 5$
$$rx_skew_force_dac_th5_en_lane$  $10$  $10$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction DAC code for track and hold 5$
$$rx_skew_force_gm_th4_en_lane$  $9$  $9$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction GM code for track and hold 4$
$$rx_skew_force_dac_th4_en_lane$  $8$  $8$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction DAC code for track and hold 4$
$$rx_skew_force_gm_th3_en_lane$  $7$  $7$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction GM code for track and hold 3$
$$rx_skew_force_dac_th3_en_lane$  $6$  $6$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction DAC code for track and hold 3$
$$rx_skew_force_gm_th2_en_lane$  $5$  $5$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction GM code for track and hold 2$
$$rx_skew_force_dac_th2_en_lane$  $4$  $4$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction DAC code for track and hold 2$
$$rx_skew_force_gm_th1_en_lane$  $3$  $3$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction GM code for track and hold 1$
$$rx_skew_force_dac_th1_en_lane$  $2$  $2$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction DAC code for track and hold 1$
$$rx_skew_force_gm_th0_en_lane$  $1$  $1$  $R0254Ch$  $RX Skew Calibration Conbtrol 19$  $RW$  $0h$  $Enable Force value for Correction GM code for track and hold 0$
$$rx_skew_force_dac_th0_en_lane$  $0$  $0$  $R0254Ch$  $RX Skew Calibration Conbtrol 20$  $RW$  $0h$  $Enable Force value for Correction DAC code for track and hold 0$
$$ND$  $31$  $30$  $R02550h$  $RX Skew Calibration Conbtrol 20$  $RW$  $0h$  $$
$$rx_skew_cal_stop_time_lane[5:0]$  $29$  $24$  $R02550h$  $RX Skew Calibration Conbtrol 20$  $RW$  $bh$  $RX skew cal run-stop mode stop time counter$
$$ND$  $23$  $22$  $R02550h$  $RX Skew Calibration Conbtrol 20$  $RW$  $0h$  $$
$$rx_skew_cal_run_time_lane[5:0]$  $21$  $16$  $R02550h$  $RX Skew Calibration Conbtrol 20$  $RW$  $bh$  $RX skew cal run-stop mode run time counter$
$$ND$  $15$  $10$  $R02550h$  $RX Skew Calibration Conbtrol 20$  $RW$  $0h$  $$
$$rx_skew_eom_force_gm_th_en_lane$  $9$  $9$  $R02550h$  $RX Skew Calibration Conbtrol 20$  $RW$  $0h$  $Force value for EOM Correction GM code for track and hold$
$$rx_skew_eom_force_dac_th_en_lane$  $8$  $8$  $R02550h$  $RX Skew Calibration Conbtrol 20$  $RW$  $0h$  $Force value for EOM Correction DAC code for track and hold$
$$rx_skew_eom_force_gm_th_lane[1:0]$  $7$  $6$  $R02550h$  $RX Skew Calibration Conbtrol 20$  $RW$  $3h$  $Force value for EOM Correction GM code for track and hold$
$$rx_skew_eom_force_dac_th_lane[5:0]$  $5$  $0$  $R02550h$  $RX Skew Calibration Conbtrol 21$  $RW$  $0h$  $Force value for EOM Correction DAC code for track and hold$
$$rx_skew_cal_dummy_synclk_end_cnt_lane[7:0]$  $31$  $24$  $R02554h$  $RX Skew Calibration Conbtrol 21$  $RW$  $1Ah$  $RX Skew Cal Dummy Syn Clock end Position$
$$rx_skew_cal_dummy_synclk_start_cnt_lane[7:0]$  $23$  $16$  $R02554h$  $RX Skew Calibration Conbtrol 21$  $RW$  $0dh$  $RX Skew Cal Dummy Syn Clock Start Position$
$$rx_skew_cal_synclk_end_cnt_lane[7:0]$  $15$  $8$  $R02554h$  $RX Skew Calibration Conbtrol 21$  $RW$  $1Bh$  $RX Skew Cal Syn Clock end Position$
$$rx_skew_cal_synclk_start_cnt_lane[7:0]$  $7$  $0$  $R02554h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $0fh$  $RX Skew Cal Syn Clock Start Position$
$$rx_skew_cal_lock_n2_lane[3:0]$  $31$  $28$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $1h$  $RX Skew Calibration Lock Detection Decimation Average size shift: 2^N2$
$$rx_skew_cal_lock_n1_lane[3:0]$  $27$  $24$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $2h$  $RX Calibration Lock Detection Decimation size shift: Px2^N1 UI$
$$ND$  $23$  $20$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $0h$  $$
$$rx_skew_cal_cnt_unlock_lane[3:0]$  $19$  $16$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $4h$  $Skew Calibration Counter threshold to switch from lock to unlock$
$$ND$  $15$  $14$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $0h$  $$
$$rx_skew_cal_cnt_lock_lane[5:0]$  $13$  $8$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $4h$  $Skew Calibration Counter threshold to switch from unlock to lock$
$$ND$  $7$  $7$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $0h$  $$
$$rx_skew_cal_timer_pause_lane$  $6$  $6$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $0h$  $Skew Calibration timer Pause$
$$rx_skew_cal_timer_reset_lane$  $5$  $5$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $0h$  $Skew Calibration timer Reset$
$$rx_skew_cal_unlock_cnt_reset_lane$  $4$  $4$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $0h$  $Skew Calibration Unlock Counter Reset$
$$rx_skew_cal_lock_cnt_reset_lane$  $3$  $3$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $0h$  $Skew Calibration Lock Counter Reset$
$$rx_skew_cal_lock_mode_lane$  $2$  $2$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $RW$  $0h$  $Skew Lock mode$
$$rx_skew_cal_lock_det_lane$  $1$  $1$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 0$  $R$  $Vh$  $Skew Calibration Lock Status$
$$rx_skew_cal_lock_det_en_lane$  $0$  $0$  $R02558h$  $RX Skew Calibration Lock Detectot Registers 1$  $RW$  $0h$  $Skew Calibration Lock Detection Enable$
$$ND$  $31$  $28$  $R0255Ch$  $RX Skew Calibration Lock Detectot Registers 1$  $RW$  $0h$  $$
$$rx_skew_cal_th_unlock_lane[11:0]$  $27$  $16$  $R0255Ch$  $RX Skew Calibration Lock Detectot Registers 1$  $RW$  $199h$  $Skew Calibration Lock Detection U12.10, Threshold from lock to unlock$
$$ND$  $15$  $12$  $R0255Ch$  $RX Skew Calibration Lock Detectot Registers 1$  $RW$  $0h$  $$
$$rx_skew_cal_th_lock_lane[11:0]$  $11$  $0$  $R0255Ch$  $RX Skew Calibration Lock Detectot Registers 2$  $RW$  $199h$  $Skew Calibration Lock Detection U12.10, Threshold from unlock to lock$
$$ND$  $31$  $19$  $R02560h$  $RX Skew Calibration Lock Detectot Registers 2$  $RW$  $0h$  $$
$$rx_skew_th_sel_force_lane$  $18$  $18$  $R02560h$  $RX Skew Calibration Lock Detectot Registers 2$  $RW$  $0h$  $Enable th_sel force value$
$$rx_skew_th_sel_lane[1:0]$  $17$  $16$  $R02560h$  $RX Skew Calibration Lock Detectot Registers 2$  $RW$  $0h$  $Force value for th_sel when rx_skew_th_sel_force_lane is set$
$$rx_skew_cal_unlock_cnt_lane[7:0]$  $15$  $8$  $R02560h$  $RX Skew Calibration Lock Detectot Registers 2$  $R$  $Vh$  $RX Skew Calibration Unlock Number$
$$rx_skew_cal_lock_cnt_lane[7:0]$  $7$  $0$  $R02560h$  $RX skew Calibration Lock Detectot Registers 3$  $R$  $Vh$  $RX Skew Calibration Lock Number$
$$rx_skew_cal_lock_timeout_lane$  $31$  $31$  $R02564h$  $RX skew Calibration Lock Detectot Registers 3$  $R$  $Vh$  $ADC Calibration Lock Detection Time Out$
$$ND$  $30$  $24$  $R02564h$  $RX skew Calibration Lock Detectot Registers 3$  $RW$  $0h$  $$
$$rx_skew_cal_lock_timeout_cnt_lane[23:0]$  $23$  $0$  $R02564h$  $RX skew Calibration Lock Detectot Registers 4$  $RW$  $fffh$  $ADC Calibration Lock Detection Time Out Counter$
$$ND$  $31$  $24$  $R02568h$  $RX skew Calibration Lock Detectot Registers 4$  $RW$  $0h$  $$
$$rx_skew_cal_timer_cnt_lane[23:0]$  $23$  $0$  $R02568h$  $RX Skew Calibration Lock Detectot Registers 5$  $R$  $Vh$  $Skew Calibration Timer Read Back Value$
$$ND$  $31$  $28$  $R0256Ch$  $RX Skew Calibration Lock Detectot Registers 5$  $RW$  $0h$  $$
$$rx_skew_cal_th_unlock_blind_lane[11:0]$  $27$  $16$  $R0256Ch$  $RX Skew Calibration Lock Detectot Registers 5$  $RW$  $4cch$  $Blind Skew Calibration Lock Detection U12.10, Threshold from lock to unlock$
$$ND$  $15$  $12$  $R0256Ch$  $RX Skew Calibration Lock Detectot Registers 5$  $RW$  $0h$  $$
$$rx_skew_cal_th_lock_blind_lane[11:0]$  $11$  $0$  $R0256Ch$  $adc_to_dp Signal Monitor Register$  $RW$  $4cch$  $Blind Skew Calibration Lock Detection U12.10, Threshold from unlock to lock$
$$sigmnt_adc_to_dp_idx_sel_lane[5:0]$  $31$  $26$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Select input path index.$
$$sigmnt_adc_to_dp_clk_en_lane$  $25$  $25$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Enable signal monitor. Active High.$
$$sigmnt_adc_to_dp_in_abs_lane$  $24$  $24$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Activate input absolute value mode.$
$$sigmnt_adc_to_dp_th1_lane[6:0]$  $23$  $17$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Signal monitor first threshold.$
$$sigmnt_adc_to_dp_rot_lane$  $16$  $16$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Rotate path index of signal monitor.$
$$sigmnt_adc_to_dp_th2_lane[6:0]$  $15$  $9$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Signal monitor second threshold. $
$$sigmnt_adc_to_dp_mode_lane$  $8$  $8$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Mode select signal.$
$$sigmnt_adc_to_dp_start_lane$  $7$  $7$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Signal monitor start. Active high.$
$$sigmnt_adc_to_dp_done_lane$  $6$  $6$  $R02618h$  $adc_to_dp Signal Monitor Register$  $R$  $Vh$  $Flag indicating signal monitor is done.$
$$sigmnt_adc_to_dp_len_lane[3:0]$  $5$  $2$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Accumulation length. From 0 to 12.$
$$sigmnt_adc_to_dp_diff_mode_en_lane$  $1$  $1$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Differential mode enable$
$$sigmnt_adc_to_dp_diff_sel_eom_lane$  $0$  $0$  $R02618h$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Subtractor select signal during differential mode$
$$sigmnt_adc_to_dp_ave_lane[26:19]$  $31$  $24$  $R0261Ch$  $adc_to_dp Signal Monitor Register$  $R$  $Vh$  $Accumulation of input or magnitude of input.$
$$sigmnt_adc_to_dp_ave_lane[18:11]$  $23$  $16$  $R0261Ch$  $adc_to_dp Signal Monitor Register$  $R$  $Vh$  $Accumulation of input or magnitude of input.$
$$sigmnt_adc_to_dp_ave_lane[10:3]$  $15$  $8$  $R0261Ch$  $adc_to_dp Signal Monitor Register$  $R$  $Vh$  $Accumulation of input or magnitude of input.$
$$sigmnt_adc_to_dp_ave_lane[2:0]$  $7$  $5$  $R0261Ch$  $adc_to_dp Signal Monitor Register$  $R$  $Vh$  $Accumulation of input or magnitude of input.$
$$sigmnt_adc_to_dp_diff_adc_sel_lane[2:0]$  $4$  $2$  $R0261Ch$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $Select one of the first 8 ADC_TO_DPs as the subtractor (This value should be set according to the speed)$
$$ND$  $1$  $0$  $R0261Ch$  $adc_to_dp Signal Monitor Register$  $RW$  $0h$  $$
$$sigmnt_adc_to_dp_cdf_th1_lane[19:12]$  $31$  $24$  $R02620h$  $adc_to_dp Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above first threshold (th1). $
$$sigmnt_adc_to_dp_cdf_th1_lane[11:4]$  $23$  $16$  $R02620h$  $adc_to_dp Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above first threshold (th1). $
$$sigmnt_adc_to_dp_cdf_th1_lane[3:0]$  $15$  $12$  $R02620h$  $adc_to_dp Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above first threshold (th1). $
$$sigmnt_adc_to_dp_cdf_th2_lane[19:16]$  $11$  $8$  $R02620h$  $adc_to_dp Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above second threshold (th2). $
$$sigmnt_adc_to_dp_cdf_th2_lane[15:8]$  $7$  $0$  $R02620h$  $adc_to_dp and shared Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above second threshold (th2). $
$$sigmnt_adc_to_dp_cdf_th2_lane[7:0]$  $31$  $24$  $R02624h$  $adc_to_dp and shared Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above second threshold (th2). $
$$sigmnt_shared_cdf_th1_lane[19:12]$  $23$  $16$  $R02624h$  $adc_to_dp and shared Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above first threshold (th1). $
$$sigmnt_shared_cdf_th1_lane[11:4]$  $15$  $8$  $R02624h$  $adc_to_dp and shared Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above first threshold (th1). $
$$sigmnt_shared_cdf_th1_lane[3:0]$  $7$  $4$  $R02624h$  $adc_to_dp and shared Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above first threshold (th1). $
$$ND$  $3$  $0$  $R02624h$  $shared Signal Monitor Register$  $RW$  $0h$  $$
$$sigmnt_shared_th1_lane[7:0]$  $31$  $24$  $R02628h$  $shared Signal Monitor Register$  $RW$  $0h$  $Signal monitor first threshold.$
$$sigmnt_shared_th2_lane[7:0]$  $23$  $16$  $R02628h$  $shared Signal Monitor Register$  $RW$  $0h$  $Signal monitor second threshold. $
$$sigmnt_shared_th1_lane[8]$  $15$  $15$  $R02628h$  $shared Signal Monitor Register$  $RW$  $0h$  $Signal monitor first threshold.$
$$sigmnt_shared_th2_lane[8]$  $14$  $14$  $R02628h$  $shared Signal Monitor Register$  $RW$  $0h$  $Signal monitor second threshold. $
$$sigmnt_shared_idx_sel_lane[5:0]$  $13$  $8$  $R02628h$  $shared Signal Monitor Register$  $RW$  $0h$  $Select input path index.$
$$sigmnt_shared_len_lane[3:0]$  $7$  $4$  $R02628h$  $shared Signal Monitor Register$  $RW$  $0h$  $Accumulation length. From 0 to 12.$
$$sigmnt_shared_clk_en_lane$  $3$  $3$  $R02628h$  $shared Signal Monitor Register$  $RW$  $0h$  $Enable signal monitor. Active High.$
$$sigmnt_shared_in_abs_lane$  $2$  $2$  $R02628h$  $shared Signal Monitor Register$  $RW$  $0h$  $Activate input absolute value mode.$
$$sigmnt_shared_mode_lane$  $1$  $1$  $R02628h$  $shared Signal Monitor Register$  $RW$  $0h$  $Mode select signal.$
$$sigmnt_shared_rot_lane$  $0$  $0$  $R02628h$  $shared Signal Monitor Register$  $RW$  $0h$  $Rotate path index of signal monitor.$
$$sigmnt_shared_ave_lane[28:21]$  $31$  $24$  $R0262Ch$  $shared Signal Monitor Register$  $R$  $Vh$  $Accumulation of input or magnitude of input.$
$$sigmnt_shared_ave_lane[20:13]$  $23$  $16$  $R0262Ch$  $shared Signal Monitor Register$  $R$  $Vh$  $Accumulation of input or magnitude of input.$
$$sigmnt_shared_ave_lane[12:5]$  $15$  $8$  $R0262Ch$  $shared Signal Monitor Register$  $R$  $Vh$  $Accumulation of input or magnitude of input.$
$$sigmnt_shared_ave_lane[4:0]$  $7$  $3$  $R0262Ch$  $shared Signal Monitor Register$  $R$  $Vh$  $Accumulation of input or magnitude of input.$
$$sigmnt_shared_start_lane$  $2$  $2$  $R0262Ch$  $shared Signal Monitor Register$  $RW$  $0h$  $Signal monitor start. Active high.$
$$sigmnt_shared_done_lane$  $1$  $1$  $R0262Ch$  $shared Signal Monitor Register$  $R$  $Vh$  $Flag indicating signal monitor is done.$
$$ND$  $0$  $0$  $R0262Ch$  $shared Signal Monitor Register$  $RW$  $0h$  $$
$$sigmnt_shared_cdf_th2_lane[19:12]$  $31$  $24$  $R02630h$  $shared Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above second threshold (th2). $
$$sigmnt_shared_cdf_th2_lane[11:4]$  $23$  $16$  $R02630h$  $shared Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above second threshold (th2). $
$$sigmnt_shared_cdf_th2_lane[3:0]$  $15$  $12$  $R02630h$  $shared Signal Monitor Register$  $R$  $Vh$  $Occurrence of input or magnitude of input above second threshold (th2). $
$$sigmnt_shared_sel_lane[2:0]$  $11$  $9$  $R02630h$  $shared Signal Monitor Register$  $RW$  $0h$  $Signal Monitor shared select signal$
$$ND$  $8$  $0$  $R02630h$  $Channel Estimator Register$  $RW$  $0h$  $$
$$chest_adc_sel_lane[5:0]$  $31$  $26$  $R02634h$  $Channel Estimator Register$  $RW$  $0h$  $Select ADC Output Index$
$$chest_in_sel_lane[1:0]$  $25$  $24$  $R02634h$  $Channel Estimator Register$  $RW$  $0h$  $Select ADC Output Data$
$$chest_dcs_sel_lane[5:0]$  $23$  $18$  $R02634h$  $Channel Estimator Register$  $RW$  $0h$  $Select DFE Decision$
$$chest_mode_lane[1:0]$  $17$  $16$  $R02634h$  $Channel Estimator Register$  $RW$  $0h$  $Select Channel Estimator Mode$
$$chest_len_lane[3:0]$  $15$  $12$  $R02634h$  $Channel Estimator Register$  $RW$  $0h$  $Accumulation Length$
$$chest_mode2_dcs_sel_lane[1:0]$  $11$  $10$  $R02634h$  $Channel Estimator Register$  $RW$  $0h$  $Mode2 DFE Decision Selection$
$$chest_clk_en_lane$  $9$  $9$  $R02634h$  $Channel Estimator Register$  $RW$  $0h$  $Channel Estimator Clock Enable$
$$chest_start_lane$  $8$  $8$  $R02634h$  $Channel Estimator Register$  $RW$  $0h$  $Channel Estimator Starts$
$$chest_adc_rot_lane$  $7$  $7$  $R02634h$  $Channel Estimator Register$  $RW$  $0h$  $Rotate ADC Output Index$
$$ND$  $6$  $0$  $R02634h$  $Channel Estimator Register$  $RW$  $0h$  $$
$$chest_val_lane[28:21]$  $31$  $24$  $R02638h$  $Channel Estimator Register$  $R$  $Vh$  $Accumulation Result$
$$chest_val_lane[20:13]$  $23$  $16$  $R02638h$  $Channel Estimator Register$  $R$  $Vh$  $Accumulation Result$
$$chest_val_lane[12:5]$  $15$  $8$  $R02638h$  $Channel Estimator Register$  $R$  $Vh$  $Accumulation Result$
$$chest_val_lane[4:0]$  $7$  $3$  $R02638h$  $Channel Estimator Register$  $R$  $Vh$  $Accumulation Result$
$$chest_done_lane$  $2$  $2$  $R02638h$  $Channel Estimator Register$  $R$  $Vh$  $Channel Estimator Done$
$$ND$  $1$  $0$  $R02638h$  $Channel Estimator Register$  $RW$  $0h$  $$
$$chest_mode2_count_lane[20:13]$  $31$  $24$  $R0263Ch$  $Channel Estimator Register$  $R$  $Vh$  $Mode2 Data Occurrence Counter$
$$chest_mode2_count_lane[12:5]$  $23$  $16$  $R0263Ch$  $Channel Estimator Register$  $R$  $Vh$  $Mode2 Data Occurrence Counter$
$$chest_mode2_count_lane[4:0]$  $15$  $11$  $R0263Ch$  $Channel Estimator Register$  $R$  $Vh$  $Mode2 Data Occurrence Counter$
$$ND$  $10$  $0$  $R0263Ch$  $On Chip Memory Register$  $RW$  $0h$  $$
$$ocm_wtsel_lane[1:0]$  $31$  $30$  $R02640h$  $On Chip Memory Register$  $RW$  $1h$  $OCM memory write timing select$
$$ocm_rtsel_lane[1:0]$  $29$  $28$  $R02640h$  $On Chip Memory Register$  $RW$  $2h$  $OCM memory read timing select$
$$ocm_sft_rst_no_reg_lane$  $27$  $27$  $R02640h$  $On Chip Memory Register$  $RW$  $0h$  $soft reset for On-Chip Memory logic$
$$ocm_power_on_lane$  $26$  $26$  $R02640h$  $On Chip Memory Register$  $RW$  $0h$  $Power control for On-Chip Memory$
$$ocm_capture_mode_lane$  $25$  $25$  $R02640h$  $On Chip Memory Register$  $RW$  $0h$  $On-Chip Memory capture mode selection$
$$ocm_capture_en_lane$  $24$  $24$  $R02640h$  $On Chip Memory Register$  $RW$  $0h$  $On-Chip Memory capture enable.  This bit must be cleared to 0 prior to starting a new capture.  This bit must be 0 when firmware is reading or writing the On-Chip Memory$
$$ND$  $23$  $22$  $R02640h$  $On Chip Memory Register$  $RW$  $0h$  $$
$$ocm_input_select_lane[1:0]$  $21$  $20$  $R02640h$  $On Chip Memory Register$  $RW$  $0h$  $Select the input source to On-Chip Memory$
$$ND$  $19$  $19$  $R02640h$  $On Chip Memory Register$  $RW$  $0h$  $$
$$ocm_decimation_lane[2:0]$  $18$  $16$  $R02640h$  $On Chip Memory Register$  $RW$  $0h$  $Specify the decimation rate for storing data in On-Chip Memory$
$$ND$  $15$  $14$  $R02640h$  $On Chip Memory Register$  $RW$  $0h$  $$
$$ocm_full_lane$  $13$  $13$  $R02640h$  $On Chip Memory Register$  $R$  $Vh$  $This bit is set to 1 when the On-Chip memory has filled.  It is cleared to 0 when OCM_CAPTURE_EN is written to 1.$
$$ocm_last_addr_valid_lane$  $12$  $12$  $R02640h$  $On Chip Memory Register$  $R$  $Vh$  $This bit is set to 1 when the content of the ocm_last_addr_lane register is valid$
$$ocm_last_addr_lane[11:0]$  $11$  $0$  $R02640h$  $EOM Register 0$  $R$  $Vh$  $Address of the last byte written to On-Chip Memory$
$$rx_eq_eom_clk_on_lane$  $31$  $31$  $R02650h$  $EOM Register 0$  $RW$  $0h$  $EOM Clock On, Active high$
$$rx_eq_eom_clk_en_lane$  $30$  $30$  $R02650h$  $EOM Register 0$  $RW$  $0h$  $EOM Clock Gating Enable, Active high$
$$eom_hist_len_lane[5:0]$  $29$  $24$  $R02650h$  $EOM Register 0$  $RW$  $1Ah$  $EOM Histogram Population Length$
$$ND$  $23$  $23$  $R02650h$  $EOM Register 0$  $RW$  $0h$  $$
$$eom_hist_delta_th_top_lane[6:0]$  $22$  $16$  $R02650h$  $EOM Register 0$  $RW$  $0h$  $EOM histogram delta threshold top, S7.5$
$$eom_hist_delta_th_mid_lane[7:0]$  $15$  $8$  $R02650h$  $EOM Register 0$  $RW$  $0h$  $EOM histogram delta threshold middle, S8.5$
$$ND$  $7$  $7$  $R02650h$  $EOM Register 0$  $RW$  $0h$  $$
$$eom_hist_delta_th_bot_lane[6:0]$  $6$  $0$  $R02650h$  $EOM Register 1$  $RW$  $0h$  $EOM histogram delta threshold bottom, S7.5$
$$eom_hist_en_lane$  $31$  $31$  $R02654h$  $EOM Register 1$  $RW$  $0h$  $EOM histogram enable$
$$eom_rec_mode_lane$  $30$  $30$  $R02654h$  $EOM Register 1$  $RW$  $0h$  $EOM reconstruction mode$
$$eom_isi_cur_sel_lane[5:0]$  $29$  $24$  $R02654h$  $EOM Register 1$  $RW$  $bh$  $EOM cursor selection$
$$rx_eq_eom_rst_lane$  $23$  $23$  $R02654h$  $EOM Register 1$  $RW$  $0h$  $EOM soft reset$
$$ND$  $22$  $18$  $R02654h$  $EOM Register 1$  $RW$  $0h$  $$
$$eom_coef1_lane[8:0]$  $17$  $9$  $R02654h$  $EOM Register 1$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_coef0_lane[8:0]$  $8$  $0$  $R02654h$  $EOM Register 2$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$ND$  $31$  $27$  $R02658h$  $EOM Register 2$  $RW$  $0h$  $$
$$eom_coef4_lane[8:0]$  $26$  $18$  $R02658h$  $EOM Register 2$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_coef3_lane[8:0]$  $17$  $9$  $R02658h$  $EOM Register 2$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_coef2_lane[8:0]$  $8$  $0$  $R02658h$  $EOM Register 3$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$ND$  $31$  $27$  $R0265Ch$  $EOM Register 3$  $RW$  $0h$  $$
$$eom_coef7_lane[8:0]$  $26$  $18$  $R0265Ch$  $EOM Register 3$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_coef6_lane[8:0]$  $17$  $9$  $R0265Ch$  $EOM Register 3$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_coef5_lane[8:0]$  $8$  $0$  $R0265Ch$  $EOM Register 4$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$ND$  $31$  $27$  $R02660h$  $EOM Register 4$  $RW$  $0h$  $$
$$eom_coef10_lane[8:0]$  $26$  $18$  $R02660h$  $EOM Register 4$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_coef9_lane[8:0]$  $17$  $9$  $R02660h$  $EOM Register 4$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_coef8_lane[8:0]$  $8$  $0$  $R02660h$  $EOM Register 5$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$ND$  $31$  $27$  $R02664h$  $EOM Register 5$  $RW$  $0h$  $$
$$eom_coef13_lane[8:0]$  $26$  $18$  $R02664h$  $EOM Register 5$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_coef12_lane[8:0]$  $17$  $9$  $R02664h$  $EOM Register 5$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_coef11_lane[8:0]$  $8$  $0$  $R02664h$  $EOM Register 6$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_hist_bot_h_sat_lane$  $31$  $31$  $R02668h$  $EOM Register 6$  $R$  $Vh$  $EOM histogram bottom high error counter saturation flag, active high$
$$eom_hist_bot_l_sat_lane$  $30$  $30$  $R02668h$  $EOM Register 6$  $R$  $Vh$  $EOM histogram bottom low error counter saturation flag, active high$
$$eom_hist_mid_h_sat_lane$  $29$  $29$  $R02668h$  $EOM Register 6$  $R$  $Vh$  $EOM histogram middle high error counter saturation flag, active high$
$$eom_hist_mid_l_sat_lane$  $28$  $28$  $R02668h$  $EOM Register 6$  $R$  $Vh$  $EOM histogram middle low error counter saturation flag, active high$
$$eom_hist_top_h_sat_lane$  $27$  $27$  $R02668h$  $EOM Register 6$  $R$  $Vh$  $EOM histogram top high error counter saturation flag, active high$
$$eom_hist_top_l_sat_lane$  $26$  $26$  $R02668h$  $EOM Register 6$  $R$  $Vh$  $EOM histogram top low error counter saturation flag, active high$
$$eom_hist_done_lane$  $25$  $25$  $R02668h$  $EOM Register 6$  $R$  $Vh$  $EOM histogram done$
$$ND$  $24$  $18$  $R02668h$  $EOM Register 6$  $RW$  $0h$  $$
$$eom_coef15_lane[8:0]$  $17$  $9$  $R02668h$  $EOM Register 6$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_coef14_lane[8:0]$  $8$  $0$  $R02668h$  $EOM Register 7$  $RW$  $0h$  $Reconstruction coefficient, S9.7$
$$eom_hist_bot_h_cnt_lane[31:0]$  $31$  $0$  $R0266Ch$  $EOM Register 8$  $R$  $Vh$  $EOM histogram bottom high error counter$
$$eom_hist_bot_l_cnt_lane[31:0]$  $31$  $0$  $R02670h$  $EOM Register 9$  $R$  $Vh$  $EOM histogram bottom low error counter$
$$eom_hist_mid_h_cnt_lane[31:0]$  $31$  $0$  $R02674h$  $EOM Register 10$  $R$  $Vh$  $EOM histogram middle high error counter$
$$eom_hist_mid_l_cnt_lane[31:0]$  $31$  $0$  $R02678h$  $EOM Register 11$  $R$  $Vh$  $EOM histogram middle low error counter$
$$eom_hist_top_h_cnt_lane[31:0]$  $31$  $0$  $R0267Ch$  $EOM Register 12$  $R$  $Vh$  $EOM histogram top high error counter$
$$eom_hist_top_l_cnt_lane[31:0]$  $31$  $0$  $R02680h$  $EOM Register 13$  $R$  $Vh$  $EOM histogram top low error counter$
$$eom_hist_d00_cnt_lane[31:0]$  $31$  $0$  $R02684h$  $EOM Register 14$  $R$  $Vh$  $EOM histogram data counter for 00$
$$eom_hist_d01_cnt_lane[31:0]$  $31$  $0$  $R02688h$  $EOM Register 15$  $R$  $Vh$  $EOM histogram data counter for 01$
$$eom_hist_d10_cnt_lane[31:0]$  $31$  $0$  $R0268Ch$  $EOM Register 16$  $R$  $Vh$  $EOM histogram data counter for 10$
$$eom_hist_d11_cnt_lane[31:0]$  $31$  $0$  $R02690h$  $MSE Register 0$  $R$  $Vh$  $EOM histogram data counter for 11$
$$mse_en_lane$  $31$  $31$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $MSE block enable, active high$
$$rx_eq_mon_mse_clk_on_lane$  $30$  $30$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $Clock gating mask register for MSE block$
$$mse_start_lane$  $29$  $29$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $Start MSE measurement, active high$
$$mse_cont_mode_lane$  $28$  $28$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $Continuous mode mark$
$$mse_len_lane[3:0]$  $27$  $24$  $R02694h$  $MSE Register 0$  $RW$  $4h$  $Size of parallel blocks to process. Range: 0-8$
$$mse_rd_req_lane$  $23$  $23$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $Edge sensitive signal. Rising edge of this bit latches MSE data to reg_rd_mse_val$
$$mse_dtl_sel_lane$  $22$  $22$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $Select error from DTL path$
$$mse_mode_lane$  $21$  $21$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $The mode of operation of MSE$
$$mse_der0_shift_lane[4:0]$  $20$  $16$  $R02694h$  $MSE Register 0$  $RW$  $8h$  $The shift of target Detection Error rate (DER), der0_shift=[0, 21]$
$$mse_der0_frac_lane$  $15$  $15$  $R02694h$  $MSE Register 0$  $RW$  $1h$  $The fractional bit of target Detection Error Rate$
$$mse_ani_adapt_en_lane$  $14$  $14$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $Adapt Ani:$
$$mse_ani_adapt_sign_lane$  $13$  $13$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $Safe feature for Ani adaption.$
$$mse_ani_step_shift_lane[1:0]$  $12$  $11$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $Ani_step=2-(8-reg_mse_ani_step_shift)$
$$mse_ani_load_lane$  $10$  $10$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $Load external Ani. To be used in debugging mode$
$$ND$  $9$  $8$  $R02694h$  $MSE Register 0$  $RW$  $0h$  $$
$$mse_ani_val_ext_lane[7:0]$  $7$  $0$  $R02694h$  $MSE Register 1$  $RW$  $80h$  $The Ani external value$
$$mse_low_thres_lane[15:0]$  $31$  $16$  $R02698h$  $MSE Register 1$  $RW$  $40h$  $Low MSE threshold for MSE$
$$mse_high_thres_lane[15:0]$  $15$  $0$  $R02698h$  $MSE Register 2$  $RW$  $C00h$  $High MSE threshold for MSE$
$$mse_done_isr_clear_lane$  $31$  $31$  $R0269Ch$  $MSE Register 2$  $RW$  $0h$  $MSE done interrupt clear, active high$
$$mse_done_mask_lane$  $30$  $30$  $R0269Ch$  $MSE Register 2$  $RW$  $0h$  $MSE done interrupt Mask$
$$mse_high_isr_clear_lane$  $29$  $29$  $R0269Ch$  $MSE Register 2$  $RW$  $0h$  $MSE high interrupt clear, active high$
$$mse_high_mask_lane$  $28$  $28$  $R0269Ch$  $MSE Register 2$  $RW$  $0h$  $MSE high interrupt Mask$
$$mse_low_isr_clear_lane$  $27$  $27$  $R0269Ch$  $MSE Register 2$  $RW$  $0h$  $MSE low interrupt clear, active high$
$$mse_low_mask_lane$  $26$  $26$  $R0269Ch$  $MSE Register 2$  $RW$  $0h$  $MSE low interrupt Mask$
$$ND$  $25$  $0$  $R0269Ch$  $MSE Register 3$  $RW$  $0h$  $$
$$mse_val_lane[15:0]$  $31$  $16$  $R026A0h$  $MSE Register 3$  $R$  $Vh$  $16 MSB of measured MSE$
$$rx_mse_mon_val_lane[15:0]$  $15$  $0$  $R026A0h$  $MSE Register 4$  $R$  $Vh$  $MSE monitor bus for debug purpose$
$$der_val_lane[15:0]$  $31$  $16$  $R026A4h$  $MSE Register 4$  $R$  $Vh$  $16 MSBs of measured Detection Error Rate(DER)$
$$ND$  $15$  $10$  $R026A4h$  $MSE Register 4$  $RW$  $0h$  $$
$$mse_rd_ack_lane$  $9$  $9$  $R026A4h$  $MSE Register 4$  $R$  $Vh$  $Acknowledge signal for the signal reg_mse_rd_req. Edge sensitive signal. Rising edge active.$
$$mse_done_lane$  $8$  $8$  $R026A4h$  $MSE Register 4$  $R$  $Vh$  $Level signal. De-asserts at reg_mse_start falling edge. Asserts when measurement is done$
$$mse_ani_lane[7:0]$  $7$  $0$  $R026A4h$  $MSE Register 5$  $R$  $Vh$  $8bits Ani at DER$
$$ND$  $31$  $3$  $R026A8h$  $MSE Register 5$  $RW$  $0h$  $$
$$mse_done_isr_lane$  $2$  $2$  $R026A8h$  $MSE Register 5$  $RW$  $0h$  $MSE done interrupt. Active high.$
$$mse_high_isr_lane$  $1$  $1$  $R026A8h$  $MSE Register 5$  $RW$  $0h$  $MSE high interrupt. Active high.$
$$mse_low_isr_lane$  $0$  $0$  $R026A8h$  $ADC Interface Top Control$  $RW$  $0h$  $MSE low interrupt. Active high.$
$$rx_adc_if_top_en_lane$  $31$  $31$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface Gain And Offset Calibration Enable$
$$rx_adc_if_run_stop_en_lane$  $30$  $30$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface Run Stop Mode Enable$
$$rx_adc_if_run_time_lane[5:0]$  $29$  $24$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface Run Time Select$
$$rx_adc_if_avg_size_lane[1:0]$  $23$  $22$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface Gain And Offset Average Time$
$$rx_adc_if_stop_time_lane[5:0]$  $21$  $16$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface Stop Time Select$
$$rx_adc_if_rd_req_lane$  $15$  $15$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface Read Out Request$
$$ND$  $14$  $12$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $$
$$rx_adc_if_lsb_remove_lane[1:0]$  $11$  $10$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface Output LSB Remove$
$$rx_adc_if_skew_out_sel_lane$  $9$  $9$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface Skew Output Select$
$$rx_adc_if_dp_out_sel_lane$  $8$  $8$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface DP Output Select$
$$rx_adc_if_dtl_out_sel_lane$  $7$  $7$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface DTL Output Select$
$$rx_adc_if_mem_eom_path0_en_lane$  $6$  $6$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface Mem Output EOM Path Select$
$$rx_adc_if_mem_eom_path4_en_lane$  $5$  $5$  $R02900h$  $ADC Interface Top Control$  $RW$  $0h$  $ADC Interface Mem Output EOM Path Select$
$$rx_adc_if_delta_zero_lane[4:0]$  $4$  $0$  $R02900h$  $ADC Interface Gain Control$  $RW$  $0h$  $ADC Interface Binary Recombination Offset$
$$ND$  $31$  $30$  $R02904h$  $ADC Interface Gain Control$  $RW$  $0h$  $$
$$rx_adc_if_dat_gain_en_lane$  $29$  $29$  $R02904h$  $ADC Interface Gain Control$  $RW$  $1h$  $ADC Interface Data Gain Enable$
$$rx_adc_if_dat_gain_mu_lane[3:0]$  $28$  $25$  $R02904h$  $ADC Interface Gain Control$  $RW$  $5h$  $ADC Interface Data Gain Step Size Select$
$$rx_adc_if_dat_gain_sign_lane$  $24$  $24$  $R02904h$  $ADC Interface Gain Control$  $RW$  $0h$  $ADC Interface Data Gain Sign Inverter Enable$
$$rx_adc_if_dat_gain_ave_rej_dis_lane$  $23$  $23$  $R02904h$  $ADC Interface Gain Control$  $RW$  $0h$  $ADC Interface Data Gain Ave Rejection Feedback Disable$
$$rx_adc_if_dat_gain_cmn_lane[6:0]$  $22$  $16$  $R02904h$  $ADC Interface Gain Control$  $RW$  $40h$  $ADC Interface Data Common Gain$
$$ND$  $15$  $14$  $R02904h$  $ADC Interface Gain Control$  $RW$  $0h$  $$
$$rx_adc_if_eom_gain_en_lane$  $13$  $13$  $R02904h$  $ADC Interface Gain Control$  $RW$  $0h$  $ADC Interface EOM Gain Enable$
$$rx_adc_if_eom_gain_mu_lane[3:0]$  $12$  $9$  $R02904h$  $ADC Interface Gain Control$  $RW$  $5h$  $ADC Interface EOM Gain Step Size Select$
$$rx_adc_if_eom_gain_sign_lane$  $8$  $8$  $R02904h$  $ADC Interface Gain Control$  $RW$  $0h$  $ADC Interface EOM Gain Sign Inverter Enable$
$$rx_adc_if_eom_gain_ave_rej_dis_lane$  $7$  $7$  $R02904h$  $ADC Interface Gain Control$  $RW$  $0h$  $ADC Interface EOM Gain Ave Rejection Feedback Disable$
$$rx_adc_if_eom_gain_cmn_lane[6:0]$  $6$  $0$  $R02904h$  $ADC Interface Offset Control$  $RW$  $40h$  $ADC Interface EOM Common Gain$
$$rx_adc_if_gain_ext_lane[7:0]$  $31$  $24$  $R02908h$  $ADC Interface Offset Control$  $RW$  $0h$  $ADC Interface Gain External Value$
$$rx_adc_if_gain_load_lane$  $23$  $23$  $R02908h$  $ADC Interface Offset Control$  $RW$  $0h$  $ADC Interface Gain External Value Load Enable$
$$ND$  $22$  $21$  $R02908h$  $ADC Interface Offset Control$  $RW$  $0h$  $$
$$rx_adc_if_dat_ofst_en_lane$  $20$  $20$  $R02908h$  $ADC Interface Offset Control$  $RW$  $1h$  $ADC Interface Data Offset Enable$
$$rx_adc_if_dat_ofst_mu_lane[3:0]$  $19$  $16$  $R02908h$  $ADC Interface Offset Control$  $RW$  $5h$  $ADC Interface Data Offset Step Size Select$
$$rx_adc_if_dat_ofst_sign_lane$  $15$  $15$  $R02908h$  $ADC Interface Offset Control$  $RW$  $0h$  $ADC Interface Data Offset Sign Inverter Enable$
$$ND$  $14$  $14$  $R02908h$  $ADC Interface Offset Control$  $RW$  $0h$  $$
$$rx_adc_if_eom_ofst_en_lane$  $13$  $13$  $R02908h$  $ADC Interface Offset Control$  $RW$  $0h$  $ADC Interface EOM Offset Enable$
$$rx_adc_if_eom_ofst_mu_lane[3:0]$  $12$  $9$  $R02908h$  $ADC Interface Offset Control$  $RW$  $5h$  $ADC Interface EOM Offset Step Size Select$
$$rx_adc_if_eom_ofst_sign_lane$  $8$  $8$  $R02908h$  $ADC Interface Offset Control$  $RW$  $0h$  $ADC Interface EOM Offset Sign Inverter Enable$
$$rx_adc_if_ofst_load_lane$  $7$  $7$  $R02908h$  $ADC Interface Offset Control$  $RW$  $0h$  $ADC Interface Offset External Value Load Enable$
$$rx_adc_if_ofst_ext_lane[6:0]$  $6$  $0$  $R02908h$  $ADC Interface Gain Target Control 0$  $RW$  $0h$  $ADC Interface Offset External Value$
$$rx_adc_if_ext_sel_lane[6:0]$  $31$  $25$  $R0290Ch$  $ADC Interface Gain Target Control 0$  $RW$  $0h$  $ADC Interface External Force ADC Select$
$$rx_adc_if_target_en_lane$  $24$  $24$  $R0290Ch$  $ADC Interface Gain Target Control 0$  $RW$  $0h$  $ADC Interface Target Gain Enable$
$$rx_adc_if_target_ext_en_lane$  $23$  $23$  $R0290Ch$  $ADC Interface Gain Target Control 0$  $RW$  $0h$  $ADC Interface Target Gain External Force Enable$
$$rx_adc_if_target_sel_lane$  $22$  $22$  $R0290Ch$  $ADC Interface Gain Target Control 0$  $RW$  $0h$  $ADC Interface Target Gain Input Select$
$$rx_adc_if_target_mu_lane[3:0]$  $21$  $18$  $R0290Ch$  $ADC Interface Gain Target Control 0$  $RW$  $5h$  $ADC Interface Target Gain Step Size Select$
$$rx_adc_if_target_avg_size_lane[1:0]$  $17$  $16$  $R0290Ch$  $ADC Interface Gain Target Control 0$  $RW$  $0h$  $ADC Interface Target Gain Average Time$
$$rx_adc_if_target_load_lane$  $15$  $15$  $R0290Ch$  $ADC Interface Gain Target Control 0$  $RW$  $0h$  $ADC Interface Target Gain External Value Load Enable$
$$rx_adc_if_target_ext_lane[14:0]$  $14$  $0$  $R0290Ch$  $ADC Interface Gain Target Control 1$  $RW$  $1000h$  $ADC Interface Target Gain External Value$
$$ND$  $31$  $15$  $R02910h$  $ADC Interface Gain Target Control 1$  $RW$  $0h$  $$
$$rx_adc_if_target_word_lane[14:0]$  $14$  $0$  $R02910h$  $ADC Interface Average Rejection Control 0$  $R$  $Vh$  $ADC Interface Target Gain Read Out$
$$rx_adc_if_ave_rej_en_lane$  $31$  $31$  $R02914h$  $ADC Interface Average Rejection Control 0$  $RW$  $1h$  $ADC Interface Average Rejection Enable$
$$rx_adc_if_ave_rej_mu_lane[2:0]$  $30$  $28$  $R02914h$  $ADC Interface Average Rejection Control 0$  $RW$  $7h$  $ADC Interface Average Rejection Step Size Select$
$$rx_adc_if_ave_rej_sign_lane$  $27$  $27$  $R02914h$  $ADC Interface Average Rejection Control 0$  $RW$  $0h$  $ADC Interface Average Rejection Sign Inverter Enable$
$$rx_adc_if_ave_rej_load_lane$  $26$  $26$  $R02914h$  $ADC Interface Average Rejection Control 0$  $RW$  $0h$  $ADC Interface Average Rejection External Value Load Enable$
$$ND$  $25$  $21$  $R02914h$  $ADC Interface Average Rejection Control 0$  $RW$  $0h$  $$
$$rx_adc_if_ave_rej_ext_lane[20:0]$  $20$  $0$  $R02914h$  $ADC Interface Average Rejection Control 1$  $RW$  $0h$  $ADC Interface Average Rejection External Value$
$$ND$  $31$  $22$  $R02918h$  $ADC Interface Average Rejection Control 1$  $RW$  $0h$  $$
$$rx_adc_if_ave_rej_word_lane[21:0]$  $21$  $0$  $R02918h$  $ADC Interface AGC Control0$  $R$  $Vh$  $ADC Interface Average Rejection Read Out$
$$rx_adc_if_agc_en_lane$  $31$  $31$  $R0291Ch$  $ADC Interface AGC Control0$  $RW$  $0h$  $ADC Interface AGC Enable$
$$rx_adc_if_agc_rate_lane[1:0]$  $30$  $29$  $R0291Ch$  $ADC Interface AGC Control0$  $RW$  $0h$  $ADC Interface AGC Update Rate$
$$rx_adc_if_agc_ref_lane[12:0]$  $28$  $16$  $R0291Ch$  $ADC Interface AGC Control0$  $RW$  $e00h$  $ADC Interface AGC Gain Reference Value$
$$ND$  $15$  $10$  $R0291Ch$  $ADC Interface AGC Control0$  $RW$  $0h$  $$
$$rx_adc_if_agc_th_lane[9:0]$  $9$  $0$  $R0291Ch$  $ADC Interface AGC Control1$  $RW$  $dh$  $ADC Interface AGC Gain Threshold Value$
$$ND$  $31$  $29$  $R02920h$  $ADC Interface AGC Control1$  $RW$  $0h$  $$
$$rx_adc_if_agc_max_lane[4:0]$  $28$  $24$  $R02920h$  $ADC Interface AGC Control1$  $RW$  $1fh$  $ADC Interface AGC Gain Max Value$
$$ND$  $23$  $21$  $R02920h$  $ADC Interface AGC Control1$  $RW$  $0h$  $$
$$rx_adc_if_agc_min_lane[4:0]$  $20$  $16$  $R02920h$  $ADC Interface AGC Control1$  $RW$  $0h$  $ADC Interface AGC Gain Min Value$
$$ND$  $15$  $14$  $R02920h$  $ADC Interface AGC Control1$  $RW$  $0h$  $$
$$rx_adc_if_agc_load_lane$  $13$  $13$  $R02920h$  $ADC Interface AGC Control1$  $RW$  $0h$  $ADC Interface AGC Gain External Value Load Enable$
$$rx_adc_if_agc_gain_ext_lane[4:0]$  $12$  $8$  $R02920h$  $ADC Interface AGC Control1$  $RW$  $0h$  $ADC Interface AGC Gain External Value$
$$rx_adc_if_agc_clk_ext_lane$  $7$  $7$  $R02920h$  $ADC Interface AGC Control1$  $RW$  $0h$  $ADC Interface AGC Gain Clock External Value$
$$rx_adc_if_agc_force_lane$  $6$  $6$  $R02920h$  $ADC Interface AGC Control1$  $RW$  $0h$  $ADC Interface AGC Gain Clock External Force Enable$
$$rx_adc_if_agc_clk_lane$  $5$  $5$  $R02920h$  $ADC Interface AGC Control1$  $R$  $Vh$  $ADC Interface AGC Gain Clock Read Out$
$$rx_adc_if_agc_gain_lane[4:0]$  $4$  $0$  $R02920h$  $ADC Interface Clock Control0$  $R$  $Vh$  $ADC Interface AGC Gain Read Out$
$$rx_adc_if_agc_clk_start_lane[7:0]$  $31$  $24$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $ch$  $ADC Interface AGC Gain Clock Start Cycle$
$$rx_adc_if_agc_clk_end_lane[7:0]$  $23$  $16$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $18h$  $ADC Interface AGC Gain Clock End Cycle$
$$ND$  $15$  $13$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $0h$  $$
$$rx_adc_if_dp_lock_clk_on_lane$  $12$  $12$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $0h$  $ADC Interface Data Gain Offset Lock Detector Clock Force On$
$$rx_adc_if_dp_lock_clk_en_lane$  $11$  $11$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $1h$  $ADC Interface Data Gain Offset Lock Detector Clock Enable$
$$rx_adc_if_ep_dat_clk_en_lane$  $10$  $10$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $1h$  $ADC Interface EOM Path Clock Enable$
$$rx_adc_if_agc_clk_on_lane$  $9$  $9$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $0h$  $ADC Interface AGC Clock Force On$
$$rx_adc_if_agc_clk_en_lane$  $8$  $8$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $1h$  $ADC Interface AGC Clock Enable$
$$rx_adc_if_ave_rej_clk_on_lane$  $7$  $7$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $0h$  $ADC Interface Average Rejection Clock Force On$
$$rx_adc_if_ave_rej_clk_en_lane$  $6$  $6$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $1h$  $ADC Interface Average Rejection Clock Enable$
$$rx_adc_if_target_clk_on_lane$  $5$  $5$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $0h$  $ADC Interface Target Clock Force On$
$$rx_adc_if_target_clk_en_lane$  $4$  $4$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $1h$  $ADC Interface Target Clock Enable$
$$rx_adc_if_ep_ctrl_clk_on_lane$  $3$  $3$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $0h$  $ADC Interface EOM Gain Offset Control Clock Force On$
$$rx_adc_if_ep_ctrl_clk_en_lane$  $2$  $2$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $1h$  $ADC Interface EOM Gain Offset Control Clock Enable$
$$rx_adc_if_dp_ctrl_clk_on_lane$  $1$  $1$  $R02924h$  $ADC Interface Clock Control0$  $RW$  $0h$  $ADC Interface Data Gain Offset Control Clock Force On$
$$rx_adc_if_dp_ctrl_clk_en_lane$  $0$  $0$  $R02924h$  $ADC Interface Clock Control1$  $RW$  $1h$  $ADC Interface Data Gain Offset Control Clock Enable$
$$rx_adc_if_dp_dat_clk_en_lane[31:0]$  $31$  $0$  $R02928h$  $ADC Interface Clock Control2$  $RW$  $ffffffffh$  $ADC Interface Data Path Clock Enable$
$$rx_adc_if_dp_dat_clk_en_lane[63:32]$  $31$  $0$  $R0292Ch$  $ADC Interface Gain Read Out 0$  $RW$  $ffffffffh$  $ADC Interface Data Path Clock Enable$
$$ND$  $31$  $31$  $R02930h$  $ADC Interface Gain Read Out 0$  $RW$  $0h$  $$
$$rx_adc_if_gain_word0_lane[6:0]$  $30$  $24$  $R02930h$  $ADC Interface Gain Read Out 0$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02930h$  $ADC Interface Gain Read Out 0$  $RW$  $0h$  $$
$$rx_adc_if_gain_word1_lane[6:0]$  $22$  $16$  $R02930h$  $ADC Interface Gain Read Out 0$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02930h$  $ADC Interface Gain Read Out 0$  $RW$  $0h$  $$
$$rx_adc_if_gain_word2_lane[6:0]$  $14$  $8$  $R02930h$  $ADC Interface Gain Read Out 0$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02930h$  $ADC Interface Gain Read Out 0$  $RW$  $0h$  $$
$$rx_adc_if_gain_word3_lane[6:0]$  $6$  $0$  $R02930h$  $ADC Interface Gain Read Out 1$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02934h$  $ADC Interface Gain Read Out 1$  $RW$  $0h$  $$
$$rx_adc_if_gain_word4_lane[6:0]$  $30$  $24$  $R02934h$  $ADC Interface Gain Read Out 1$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02934h$  $ADC Interface Gain Read Out 1$  $RW$  $0h$  $$
$$rx_adc_if_gain_word5_lane[6:0]$  $22$  $16$  $R02934h$  $ADC Interface Gain Read Out 1$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02934h$  $ADC Interface Gain Read Out 1$  $RW$  $0h$  $$
$$rx_adc_if_gain_word6_lane[6:0]$  $14$  $8$  $R02934h$  $ADC Interface Gain Read Out 1$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02934h$  $ADC Interface Gain Read Out 1$  $RW$  $0h$  $$
$$rx_adc_if_gain_word7_lane[6:0]$  $6$  $0$  $R02934h$  $ADC Interface Gain Read Out 2$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02938h$  $ADC Interface Gain Read Out 2$  $RW$  $0h$  $$
$$rx_adc_if_gain_word8_lane[6:0]$  $30$  $24$  $R02938h$  $ADC Interface Gain Read Out 2$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02938h$  $ADC Interface Gain Read Out 2$  $RW$  $0h$  $$
$$rx_adc_if_gain_word9_lane[6:0]$  $22$  $16$  $R02938h$  $ADC Interface Gain Read Out 2$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02938h$  $ADC Interface Gain Read Out 2$  $RW$  $0h$  $$
$$rx_adc_if_gain_word10_lane[6:0]$  $14$  $8$  $R02938h$  $ADC Interface Gain Read Out 2$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02938h$  $ADC Interface Gain Read Out 2$  $RW$  $0h$  $$
$$rx_adc_if_gain_word11_lane[6:0]$  $6$  $0$  $R02938h$  $ADC Interface Gain Read Out 3$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R0293Ch$  $ADC Interface Gain Read Out 3$  $RW$  $0h$  $$
$$rx_adc_if_gain_word12_lane[6:0]$  $30$  $24$  $R0293Ch$  $ADC Interface Gain Read Out 3$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R0293Ch$  $ADC Interface Gain Read Out 3$  $RW$  $0h$  $$
$$rx_adc_if_gain_word13_lane[6:0]$  $22$  $16$  $R0293Ch$  $ADC Interface Gain Read Out 3$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R0293Ch$  $ADC Interface Gain Read Out 3$  $RW$  $0h$  $$
$$rx_adc_if_gain_word14_lane[6:0]$  $14$  $8$  $R0293Ch$  $ADC Interface Gain Read Out 3$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R0293Ch$  $ADC Interface Gain Read Out 3$  $RW$  $0h$  $$
$$rx_adc_if_gain_word15_lane[6:0]$  $6$  $0$  $R0293Ch$  $ADC Interface Gain Read Out 4$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02940h$  $ADC Interface Gain Read Out 4$  $RW$  $0h$  $$
$$rx_adc_if_gain_word16_lane[6:0]$  $30$  $24$  $R02940h$  $ADC Interface Gain Read Out 4$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02940h$  $ADC Interface Gain Read Out 4$  $RW$  $0h$  $$
$$rx_adc_if_gain_word17_lane[6:0]$  $22$  $16$  $R02940h$  $ADC Interface Gain Read Out 4$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02940h$  $ADC Interface Gain Read Out 4$  $RW$  $0h$  $$
$$rx_adc_if_gain_word18_lane[6:0]$  $14$  $8$  $R02940h$  $ADC Interface Gain Read Out 4$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02940h$  $ADC Interface Gain Read Out 4$  $RW$  $0h$  $$
$$rx_adc_if_gain_word19_lane[6:0]$  $6$  $0$  $R02940h$  $ADC Interface Gain Read Out 5$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02944h$  $ADC Interface Gain Read Out 5$  $RW$  $0h$  $$
$$rx_adc_if_gain_word20_lane[6:0]$  $30$  $24$  $R02944h$  $ADC Interface Gain Read Out 5$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02944h$  $ADC Interface Gain Read Out 5$  $RW$  $0h$  $$
$$rx_adc_if_gain_word21_lane[6:0]$  $22$  $16$  $R02944h$  $ADC Interface Gain Read Out 5$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02944h$  $ADC Interface Gain Read Out 5$  $RW$  $0h$  $$
$$rx_adc_if_gain_word22_lane[6:0]$  $14$  $8$  $R02944h$  $ADC Interface Gain Read Out 5$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02944h$  $ADC Interface Gain Read Out 5$  $RW$  $0h$  $$
$$rx_adc_if_gain_word23_lane[6:0]$  $6$  $0$  $R02944h$  $ADC Interface Gain Read Out 6$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02948h$  $ADC Interface Gain Read Out 6$  $RW$  $0h$  $$
$$rx_adc_if_gain_word24_lane[6:0]$  $30$  $24$  $R02948h$  $ADC Interface Gain Read Out 6$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02948h$  $ADC Interface Gain Read Out 6$  $RW$  $0h$  $$
$$rx_adc_if_gain_word25_lane[6:0]$  $22$  $16$  $R02948h$  $ADC Interface Gain Read Out 6$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02948h$  $ADC Interface Gain Read Out 6$  $RW$  $0h$  $$
$$rx_adc_if_gain_word26_lane[6:0]$  $14$  $8$  $R02948h$  $ADC Interface Gain Read Out 6$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02948h$  $ADC Interface Gain Read Out 6$  $RW$  $0h$  $$
$$rx_adc_if_gain_word27_lane[6:0]$  $6$  $0$  $R02948h$  $ADC Interface Gain Read Out 7$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R0294Ch$  $ADC Interface Gain Read Out 7$  $RW$  $0h$  $$
$$rx_adc_if_gain_word28_lane[6:0]$  $30$  $24$  $R0294Ch$  $ADC Interface Gain Read Out 7$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R0294Ch$  $ADC Interface Gain Read Out 7$  $RW$  $0h$  $$
$$rx_adc_if_gain_word29_lane[6:0]$  $22$  $16$  $R0294Ch$  $ADC Interface Gain Read Out 7$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R0294Ch$  $ADC Interface Gain Read Out 7$  $RW$  $0h$  $$
$$rx_adc_if_gain_word30_lane[6:0]$  $14$  $8$  $R0294Ch$  $ADC Interface Gain Read Out 7$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R0294Ch$  $ADC Interface Gain Read Out 7$  $RW$  $0h$  $$
$$rx_adc_if_gain_word31_lane[6:0]$  $6$  $0$  $R0294Ch$  $ADC Interface Gain Read Out 8$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02950h$  $ADC Interface Gain Read Out 8$  $RW$  $0h$  $$
$$rx_adc_if_gain_word32_lane[6:0]$  $30$  $24$  $R02950h$  $ADC Interface Gain Read Out 8$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02950h$  $ADC Interface Gain Read Out 8$  $RW$  $0h$  $$
$$rx_adc_if_gain_word33_lane[6:0]$  $22$  $16$  $R02950h$  $ADC Interface Gain Read Out 8$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02950h$  $ADC Interface Gain Read Out 8$  $RW$  $0h$  $$
$$rx_adc_if_gain_word34_lane[6:0]$  $14$  $8$  $R02950h$  $ADC Interface Gain Read Out 8$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02950h$  $ADC Interface Gain Read Out 8$  $RW$  $0h$  $$
$$rx_adc_if_gain_word35_lane[6:0]$  $6$  $0$  $R02950h$  $ADC Interface Gain Read Out 9$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02954h$  $ADC Interface Gain Read Out 9$  $RW$  $0h$  $$
$$rx_adc_if_gain_word36_lane[6:0]$  $30$  $24$  $R02954h$  $ADC Interface Gain Read Out 9$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02954h$  $ADC Interface Gain Read Out 9$  $RW$  $0h$  $$
$$rx_adc_if_gain_word37_lane[6:0]$  $22$  $16$  $R02954h$  $ADC Interface Gain Read Out 9$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02954h$  $ADC Interface Gain Read Out 9$  $RW$  $0h$  $$
$$rx_adc_if_gain_word38_lane[6:0]$  $14$  $8$  $R02954h$  $ADC Interface Gain Read Out 9$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02954h$  $ADC Interface Gain Read Out 9$  $RW$  $0h$  $$
$$rx_adc_if_gain_word39_lane[6:0]$  $6$  $0$  $R02954h$  $ADC Interface Gain Read Out 10$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02958h$  $ADC Interface Gain Read Out 10$  $RW$  $0h$  $$
$$rx_adc_if_gain_word40_lane[6:0]$  $30$  $24$  $R02958h$  $ADC Interface Gain Read Out 10$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02958h$  $ADC Interface Gain Read Out 10$  $RW$  $0h$  $$
$$rx_adc_if_gain_word41_lane[6:0]$  $22$  $16$  $R02958h$  $ADC Interface Gain Read Out 10$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02958h$  $ADC Interface Gain Read Out 10$  $RW$  $0h$  $$
$$rx_adc_if_gain_word42_lane[6:0]$  $14$  $8$  $R02958h$  $ADC Interface Gain Read Out 10$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02958h$  $ADC Interface Gain Read Out 10$  $RW$  $0h$  $$
$$rx_adc_if_gain_word43_lane[6:0]$  $6$  $0$  $R02958h$  $ADC Interface Gain Read Out 11$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R0295Ch$  $ADC Interface Gain Read Out 11$  $RW$  $0h$  $$
$$rx_adc_if_gain_word44_lane[6:0]$  $30$  $24$  $R0295Ch$  $ADC Interface Gain Read Out 11$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R0295Ch$  $ADC Interface Gain Read Out 11$  $RW$  $0h$  $$
$$rx_adc_if_gain_word45_lane[6:0]$  $22$  $16$  $R0295Ch$  $ADC Interface Gain Read Out 11$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R0295Ch$  $ADC Interface Gain Read Out 11$  $RW$  $0h$  $$
$$rx_adc_if_gain_word46_lane[6:0]$  $14$  $8$  $R0295Ch$  $ADC Interface Gain Read Out 11$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R0295Ch$  $ADC Interface Gain Read Out 11$  $RW$  $0h$  $$
$$rx_adc_if_gain_word47_lane[6:0]$  $6$  $0$  $R0295Ch$  $ADC Interface Gain Read Out 12$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02960h$  $ADC Interface Gain Read Out 12$  $RW$  $0h$  $$
$$rx_adc_if_gain_word48_lane[6:0]$  $30$  $24$  $R02960h$  $ADC Interface Gain Read Out 12$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02960h$  $ADC Interface Gain Read Out 12$  $RW$  $0h$  $$
$$rx_adc_if_gain_word49_lane[6:0]$  $22$  $16$  $R02960h$  $ADC Interface Gain Read Out 12$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02960h$  $ADC Interface Gain Read Out 12$  $RW$  $0h$  $$
$$rx_adc_if_gain_word50_lane[6:0]$  $14$  $8$  $R02960h$  $ADC Interface Gain Read Out 12$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02960h$  $ADC Interface Gain Read Out 12$  $RW$  $0h$  $$
$$rx_adc_if_gain_word51_lane[6:0]$  $6$  $0$  $R02960h$  $ADC Interface Gain Read Out 13$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02964h$  $ADC Interface Gain Read Out 13$  $RW$  $0h$  $$
$$rx_adc_if_gain_word52_lane[6:0]$  $30$  $24$  $R02964h$  $ADC Interface Gain Read Out 13$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02964h$  $ADC Interface Gain Read Out 13$  $RW$  $0h$  $$
$$rx_adc_if_gain_word53_lane[6:0]$  $22$  $16$  $R02964h$  $ADC Interface Gain Read Out 13$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02964h$  $ADC Interface Gain Read Out 13$  $RW$  $0h$  $$
$$rx_adc_if_gain_word54_lane[6:0]$  $14$  $8$  $R02964h$  $ADC Interface Gain Read Out 13$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02964h$  $ADC Interface Gain Read Out 13$  $RW$  $0h$  $$
$$rx_adc_if_gain_word55_lane[6:0]$  $6$  $0$  $R02964h$  $ADC Interface Gain Read Out 14$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02968h$  $ADC Interface Gain Read Out 14$  $RW$  $0h$  $$
$$rx_adc_if_gain_word56_lane[6:0]$  $30$  $24$  $R02968h$  $ADC Interface Gain Read Out 14$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R02968h$  $ADC Interface Gain Read Out 14$  $RW$  $0h$  $$
$$rx_adc_if_gain_word57_lane[6:0]$  $22$  $16$  $R02968h$  $ADC Interface Gain Read Out 14$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R02968h$  $ADC Interface Gain Read Out 14$  $RW$  $0h$  $$
$$rx_adc_if_gain_word58_lane[6:0]$  $14$  $8$  $R02968h$  $ADC Interface Gain Read Out 14$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R02968h$  $ADC Interface Gain Read Out 14$  $RW$  $0h$  $$
$$rx_adc_if_gain_word59_lane[6:0]$  $6$  $0$  $R02968h$  $ADC Interface Gain Read Out 15$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R0296Ch$  $ADC Interface Gain Read Out 15$  $RW$  $0h$  $$
$$rx_adc_if_gain_word60_lane[6:0]$  $30$  $24$  $R0296Ch$  $ADC Interface Gain Read Out 15$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $23$  $23$  $R0296Ch$  $ADC Interface Gain Read Out 15$  $RW$  $0h$  $$
$$rx_adc_if_gain_word61_lane[6:0]$  $22$  $16$  $R0296Ch$  $ADC Interface Gain Read Out 15$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $15$  $15$  $R0296Ch$  $ADC Interface Gain Read Out 15$  $RW$  $0h$  $$
$$rx_adc_if_gain_word62_lane[6:0]$  $14$  $8$  $R0296Ch$  $ADC Interface Gain Read Out 15$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $7$  $7$  $R0296Ch$  $ADC Interface Gain Read Out 15$  $RW$  $0h$  $$
$$rx_adc_if_gain_word63_lane[6:0]$  $6$  $0$  $R0296Ch$  $ADC Interface Gain Read Out 16$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $7$  $R02970h$  $ADC Interface Gain Read Out 16$  $RW$  $0h$  $$
$$rx_adc_if_gain_word64_lane[6:0]$  $6$  $0$  $R02970h$  $ADC Interface Offset Read Out 0$  $R$  $Vh$  $ADC Interface Gain Read Out$
$$ND$  $31$  $31$  $R02974h$  $ADC Interface Offset Read Out 0$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word0_lane[6:0]$  $30$  $24$  $R02974h$  $ADC Interface Offset Read Out 0$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R02974h$  $ADC Interface Offset Read Out 0$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word1_lane[6:0]$  $22$  $16$  $R02974h$  $ADC Interface Offset Read Out 0$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R02974h$  $ADC Interface Offset Read Out 0$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word2_lane[6:0]$  $14$  $8$  $R02974h$  $ADC Interface Offset Read Out 0$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R02974h$  $ADC Interface Offset Read Out 0$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word3_lane[6:0]$  $6$  $0$  $R02974h$  $ADC Interface Offset Read Out 1$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R02978h$  $ADC Interface Offset Read Out 1$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word4_lane[6:0]$  $30$  $24$  $R02978h$  $ADC Interface Offset Read Out 1$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R02978h$  $ADC Interface Offset Read Out 1$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word5_lane[6:0]$  $22$  $16$  $R02978h$  $ADC Interface Offset Read Out 1$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R02978h$  $ADC Interface Offset Read Out 1$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word6_lane[6:0]$  $14$  $8$  $R02978h$  $ADC Interface Offset Read Out 1$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R02978h$  $ADC Interface Offset Read Out 1$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word7_lane[6:0]$  $6$  $0$  $R02978h$  $ADC Interface Offset Read Out 2$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R0297Ch$  $ADC Interface Offset Read Out 2$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word8_lane[6:0]$  $30$  $24$  $R0297Ch$  $ADC Interface Offset Read Out 2$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R0297Ch$  $ADC Interface Offset Read Out 2$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word9_lane[6:0]$  $22$  $16$  $R0297Ch$  $ADC Interface Offset Read Out 2$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R0297Ch$  $ADC Interface Offset Read Out 2$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word10_lane[6:0]$  $14$  $8$  $R0297Ch$  $ADC Interface Offset Read Out 2$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R0297Ch$  $ADC Interface Offset Read Out 2$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word11_lane[6:0]$  $6$  $0$  $R0297Ch$  $ADC Interface Offset Read Out 3$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R02980h$  $ADC Interface Offset Read Out 3$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word12_lane[6:0]$  $30$  $24$  $R02980h$  $ADC Interface Offset Read Out 3$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R02980h$  $ADC Interface Offset Read Out 3$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word13_lane[6:0]$  $22$  $16$  $R02980h$  $ADC Interface Offset Read Out 3$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R02980h$  $ADC Interface Offset Read Out 3$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word14_lane[6:0]$  $14$  $8$  $R02980h$  $ADC Interface Offset Read Out 3$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R02980h$  $ADC Interface Offset Read Out 3$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word15_lane[6:0]$  $6$  $0$  $R02980h$  $ADC Interface Offset Read Out 4$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R02984h$  $ADC Interface Offset Read Out 4$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word16_lane[6:0]$  $30$  $24$  $R02984h$  $ADC Interface Offset Read Out 4$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R02984h$  $ADC Interface Offset Read Out 4$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word17_lane[6:0]$  $22$  $16$  $R02984h$  $ADC Interface Offset Read Out 4$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R02984h$  $ADC Interface Offset Read Out 4$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word18_lane[6:0]$  $14$  $8$  $R02984h$  $ADC Interface Offset Read Out 4$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R02984h$  $ADC Interface Offset Read Out 4$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word19_lane[6:0]$  $6$  $0$  $R02984h$  $ADC Interface Offset Read Out 5$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R02988h$  $ADC Interface Offset Read Out 5$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word20_lane[6:0]$  $30$  $24$  $R02988h$  $ADC Interface Offset Read Out 5$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R02988h$  $ADC Interface Offset Read Out 5$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word21_lane[6:0]$  $22$  $16$  $R02988h$  $ADC Interface Offset Read Out 5$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R02988h$  $ADC Interface Offset Read Out 5$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word22_lane[6:0]$  $14$  $8$  $R02988h$  $ADC Interface Offset Read Out 5$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R02988h$  $ADC Interface Offset Read Out 5$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word23_lane[6:0]$  $6$  $0$  $R02988h$  $ADC Interface Offset Read Out 6$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R0298Ch$  $ADC Interface Offset Read Out 6$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word24_lane[6:0]$  $30$  $24$  $R0298Ch$  $ADC Interface Offset Read Out 6$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R0298Ch$  $ADC Interface Offset Read Out 6$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word25_lane[6:0]$  $22$  $16$  $R0298Ch$  $ADC Interface Offset Read Out 6$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R0298Ch$  $ADC Interface Offset Read Out 6$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word26_lane[6:0]$  $14$  $8$  $R0298Ch$  $ADC Interface Offset Read Out 6$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R0298Ch$  $ADC Interface Offset Read Out 6$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word27_lane[6:0]$  $6$  $0$  $R0298Ch$  $ADC Interface Offset Read Out 7$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R02990h$  $ADC Interface Offset Read Out 7$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word28_lane[6:0]$  $30$  $24$  $R02990h$  $ADC Interface Offset Read Out 7$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R02990h$  $ADC Interface Offset Read Out 7$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word29_lane[6:0]$  $22$  $16$  $R02990h$  $ADC Interface Offset Read Out 7$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R02990h$  $ADC Interface Offset Read Out 7$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word30_lane[6:0]$  $14$  $8$  $R02990h$  $ADC Interface Offset Read Out 7$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R02990h$  $ADC Interface Offset Read Out 7$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word31_lane[6:0]$  $6$  $0$  $R02990h$  $ADC Interface Offset Read Out 8$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R02994h$  $ADC Interface Offset Read Out 8$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word32_lane[6:0]$  $30$  $24$  $R02994h$  $ADC Interface Offset Read Out 8$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R02994h$  $ADC Interface Offset Read Out 8$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word33_lane[6:0]$  $22$  $16$  $R02994h$  $ADC Interface Offset Read Out 8$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R02994h$  $ADC Interface Offset Read Out 8$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word34_lane[6:0]$  $14$  $8$  $R02994h$  $ADC Interface Offset Read Out 8$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R02994h$  $ADC Interface Offset Read Out 8$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word35_lane[6:0]$  $6$  $0$  $R02994h$  $ADC Interface Offset Read Out 9$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R02998h$  $ADC Interface Offset Read Out 9$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word36_lane[6:0]$  $30$  $24$  $R02998h$  $ADC Interface Offset Read Out 9$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R02998h$  $ADC Interface Offset Read Out 9$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word37_lane[6:0]$  $22$  $16$  $R02998h$  $ADC Interface Offset Read Out 9$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R02998h$  $ADC Interface Offset Read Out 9$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word38_lane[6:0]$  $14$  $8$  $R02998h$  $ADC Interface Offset Read Out 9$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R02998h$  $ADC Interface Offset Read Out 9$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word39_lane[6:0]$  $6$  $0$  $R02998h$  $ADC Interface Offset Read Out 10$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R0299Ch$  $ADC Interface Offset Read Out 10$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word40_lane[6:0]$  $30$  $24$  $R0299Ch$  $ADC Interface Offset Read Out 10$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R0299Ch$  $ADC Interface Offset Read Out 10$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word41_lane[6:0]$  $22$  $16$  $R0299Ch$  $ADC Interface Offset Read Out 10$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R0299Ch$  $ADC Interface Offset Read Out 10$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word42_lane[6:0]$  $14$  $8$  $R0299Ch$  $ADC Interface Offset Read Out 10$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R0299Ch$  $ADC Interface Offset Read Out 10$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word43_lane[6:0]$  $6$  $0$  $R0299Ch$  $ADC Interface Offset Read Out 11$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R029A0h$  $ADC Interface Offset Read Out 11$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word44_lane[6:0]$  $30$  $24$  $R029A0h$  $ADC Interface Offset Read Out 11$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R029A0h$  $ADC Interface Offset Read Out 11$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word45_lane[6:0]$  $22$  $16$  $R029A0h$  $ADC Interface Offset Read Out 11$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R029A0h$  $ADC Interface Offset Read Out 11$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word46_lane[6:0]$  $14$  $8$  $R029A0h$  $ADC Interface Offset Read Out 11$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R029A0h$  $ADC Interface Offset Read Out 11$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word47_lane[6:0]$  $6$  $0$  $R029A0h$  $ADC Interface Offset Read Out 12$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R029A4h$  $ADC Interface Offset Read Out 12$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word48_lane[6:0]$  $30$  $24$  $R029A4h$  $ADC Interface Offset Read Out 12$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R029A4h$  $ADC Interface Offset Read Out 12$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word49_lane[6:0]$  $22$  $16$  $R029A4h$  $ADC Interface Offset Read Out 12$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R029A4h$  $ADC Interface Offset Read Out 12$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word50_lane[6:0]$  $14$  $8$  $R029A4h$  $ADC Interface Offset Read Out 12$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R029A4h$  $ADC Interface Offset Read Out 12$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word51_lane[6:0]$  $6$  $0$  $R029A4h$  $ADC Interface Offset Read Out 13$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R029A8h$  $ADC Interface Offset Read Out 13$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word52_lane[6:0]$  $30$  $24$  $R029A8h$  $ADC Interface Offset Read Out 13$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R029A8h$  $ADC Interface Offset Read Out 13$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word53_lane[6:0]$  $22$  $16$  $R029A8h$  $ADC Interface Offset Read Out 13$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R029A8h$  $ADC Interface Offset Read Out 13$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word54_lane[6:0]$  $14$  $8$  $R029A8h$  $ADC Interface Offset Read Out 13$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R029A8h$  $ADC Interface Offset Read Out 13$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word55_lane[6:0]$  $6$  $0$  $R029A8h$  $ADC Interface Offset Read Out 14$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R029ACh$  $ADC Interface Offset Read Out 14$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word56_lane[6:0]$  $30$  $24$  $R029ACh$  $ADC Interface Offset Read Out 14$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R029ACh$  $ADC Interface Offset Read Out 14$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word57_lane[6:0]$  $22$  $16$  $R029ACh$  $ADC Interface Offset Read Out 14$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R029ACh$  $ADC Interface Offset Read Out 14$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word58_lane[6:0]$  $14$  $8$  $R029ACh$  $ADC Interface Offset Read Out 14$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R029ACh$  $ADC Interface Offset Read Out 14$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word59_lane[6:0]$  $6$  $0$  $R029ACh$  $ADC Interface Offset Read Out 15$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $31$  $R029B0h$  $ADC Interface Offset Read Out 15$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word60_lane[6:0]$  $30$  $24$  $R029B0h$  $ADC Interface Offset Read Out 15$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $23$  $23$  $R029B0h$  $ADC Interface Offset Read Out 15$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word61_lane[6:0]$  $22$  $16$  $R029B0h$  $ADC Interface Offset Read Out 15$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $15$  $15$  $R029B0h$  $ADC Interface Offset Read Out 15$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word62_lane[6:0]$  $14$  $8$  $R029B0h$  $ADC Interface Offset Read Out 15$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $7$  $7$  $R029B0h$  $ADC Interface Offset Read Out 15$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word63_lane[6:0]$  $6$  $0$  $R029B0h$  $ADC Interface Offset Read Out 16$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $7$  $R029B4h$  $ADC Interface Offset Read Out 16$  $RW$  $0h$  $$
$$rx_adc_if_ofst_word64_lane[6:0]$  $6$  $0$  $R029B4h$  $ADC Interface Oversample Control0$  $R$  $Vh$  $ADC Interface Offset Read Out$
$$ND$  $31$  $11$  $R029C0h$  $ADC Interface Oversample Control0$  $RW$  $0h$  $$
$$rx_adc_if_dat_gain_th_sel_lane[2:0]$  $10$  $8$  $R029C0h$  $ADC Interface Oversample Control0$  $RW$  $0h$  $ADC Interface Gain Track And Hold Select$
$$rx_adc_if_dat_gain_ctrl_en_lane[3:0]$  $7$  $4$  $R029C0h$  $ADC Interface Oversample Control0$  $RW$  $fh$  $ADC Interface Gain Control Enable$
$$rx_adc_if_dat_ofst_ctrl_en_lane[3:0]$  $3$  $0$  $R029C0h$  $ADC Interface Oversample Control1$  $RW$  $fh$  $ADC Interface Offset Control Enable$
$$rx_adc_if_dat_gain_th_en_lane[15:0]$  $31$  $16$  $R029C4h$  $ADC Interface Oversample Control1$  $RW$  $ffffh$  $ADC Interface Gain Control Track And Hold Enable$
$$rx_adc_if_dat_ofst_th_en_lane[15:0]$  $15$  $0$  $R029C4h$  $ADC Interface Protection 0$  $RW$  $ffffh$  $ADC Interface Gain Control Track And Hold Enable$
$$ND$  $31$  $10$  $R029C8h$  $ADC Interface Protection 0$  $RW$  $0h$  $$
$$rx_adc_if_dp_ctrl_sq_frez_en_lane$  $9$  $9$  $R029C8h$  $ADC Interface Protection 0$  $RW$  $1h$  $ADC Interface Data Path Control SQ Protection Freeze Enable$
$$rx_adc_if_ep_ctrl_sq_frez_en_lane$  $8$  $8$  $R029C8h$  $ADC Interface Protection 0$  $RW$  $1h$  $ADC Interface EOM Path Control SQ Protection Freeze Enable$
$$rx_adc_if_target_sq_frez_en_lane$  $7$  $7$  $R029C8h$  $ADC Interface Protection 0$  $RW$  $1h$  $ADC Interface Target SQ Protection Freeze Enable$
$$rx_adc_if_ave_rej_sq_frez_en_lane$  $6$  $6$  $R029C8h$  $ADC Interface Protection 0$  $RW$  $1h$  $ADC Interface Average Rejection SQ Protection Freeze Enable$
$$rx_adc_if_agc_sq_frez_en_lane$  $5$  $5$  $R029C8h$  $ADC Interface Protection 0$  $RW$  $1h$  $ADC Interface AGC SQ Protection Freeze Enable$
$$rx_adc_if_dp_ctrl_pat_frez_en_lane$  $4$  $4$  $R029C8h$  $ADC Interface Protection 0$  $RW$  $1h$  $ADC Interface Data Path Control Pattern Protection Freeze Enable$
$$rx_adc_if_ep_ctrl_pat_frez_en_lane$  $3$  $3$  $R029C8h$  $ADC Interface Protection 0$  $RW$  $1h$  $ADC Interface EOM Path Control Pattern Protection Freeze Enable$
$$rx_adc_if_target_pat_frez_en_lane$  $2$  $2$  $R029C8h$  $ADC Interface Protection 0$  $RW$  $1h$  $ADC Interface Target Pattern Protection Freeze Enable$
$$rx_adc_if_ave_rej_pat_frez_en_lane$  $1$  $1$  $R029C8h$  $ADC Interface Protection 0$  $RW$  $1h$  $ADC Interface Average Rejection Pattern Protection Freeze Enable$
$$rx_adc_if_agc_pat_frez_en_lane$  $0$  $0$  $R029C8h$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $1h$  $ADC Interface AGC Pattern Protection Freeze Enable$
$$rx_adc_if_gain_lock_n2_lane[3:0]$  $31$  $28$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $1h$  $Gain Lock Detection Decimation Average size shift: 2^N2$
$$rx_adc_if_gain_lock_n1_lane[3:0]$  $27$  $24$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $1h$  $Gain Lock Detection Decimation size shift: Px2^N1 UI$
$$ND$  $23$  $20$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $0h$  $$
$$rx_adc_if_gain_cnt_unlock_lane[3:0]$  $19$  $16$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $4h$  $Gain Counter threshold to switch from lock to unlock$
$$ND$  $15$  $14$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $0h$  $$
$$rx_adc_if_gain_cnt_lock_lane[5:0]$  $13$  $8$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $4h$  $Gain Counter threshold to switch from unlock to lock$
$$ND$  $7$  $7$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $0h$  $$
$$rx_adc_if_gain_timer_pause_lane$  $6$  $6$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $0h$  $Gain timer Pause$
$$rx_adc_if_gain_timer_reset_lane$  $5$  $5$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $0h$  $Gain timer Reset$
$$rx_adc_if_gain_unlock_cnt_reset_lane$  $4$  $4$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $0h$  $Gain Unlock Counter Reset$
$$rx_adc_if_gain_lock_cnt_reset_lane$  $3$  $3$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $0h$  $Gain Lock Counter Reset$
$$rx_adc_if_gain_lock_mode_lane$  $2$  $2$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $RW$  $0h$  $Gain Lock mode$
$$rx_adc_if_gain_lock_det_lane$  $1$  $1$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 0$  $R$  $Vh$  $Gain Lock Status$
$$rx_adc_if_gain_lock_det_en_lane$  $0$  $0$  $R029CCh$  $RX ADC Gain Lock Detectot Registers 1$  $RW$  $0h$  $Gain Lock Detection Enable$
$$ND$  $31$  $28$  $R029D0h$  $RX ADC Gain Lock Detectot Registers 1$  $RW$  $0h$  $$
$$rx_adc_if_gain_th_unlock_lane[11:0]$  $27$  $16$  $R029D0h$  $RX ADC Gain Lock Detectot Registers 1$  $RW$  $199h$  $Gain Lock Detection U12.10, Threshold from lock to unlock$
$$ND$  $15$  $12$  $R029D0h$  $RX ADC Gain Lock Detectot Registers 1$  $RW$  $0h$  $$
$$rx_adc_if_gain_th_lock_lane[11:0]$  $11$  $0$  $R029D0h$  $RX ADC Gain Lock Detectot Registers 2$  $RW$  $199h$  $Gain Lock Detection U12.10, Threshold from unlock to lock$
$$ND$  $31$  $16$  $R029D4h$  $RX ADC Gain Lock Detectot Registers 2$  $RW$  $0h$  $$
$$rx_adc_if_gain_unlock_cnt_lane[7:0]$  $15$  $8$  $R029D4h$  $RX ADC Gain Lock Detectot Registers 2$  $R$  $Vh$  $Gain Unlock Number$
$$rx_adc_if_gain_lock_cnt_lane[7:0]$  $7$  $0$  $R029D4h$  $RX ADC Gain Lock Detectot Registers 3$  $R$  $Vh$  $Gain Lock Number$
$$rx_adc_if_gain_lock_timeout_lane$  $31$  $31$  $R029D8h$  $RX ADC Gain Lock Detectot Registers 3$  $R$  $Vh$  $Gain Lock Detection Time Out$
$$ND$  $30$  $24$  $R029D8h$  $RX ADC Gain Lock Detectot Registers 3$  $RW$  $0h$  $$
$$rx_adc_if_gain_lock_timeout_cnt_lane[23:0]$  $23$  $0$  $R029D8h$  $RX Gain Lock Detectot Registers 4$  $RW$  $fffh$  $Gain Lock Detection Time Out Counter$
$$rx_adc_if_gain_lock_mux_lane[1:0]$  $31$  $30$  $R029DCh$  $RX Gain Lock Detectot Registers 4$  $RW$  $0h$  $Data selection for offset lock detection$
$$ND$  $29$  $24$  $R029DCh$  $RX Gain Lock Detectot Registers 4$  $RW$  $0h$  $$
$$rx_adc_if_gain_timer_cnt_lane[23:0]$  $23$  $0$  $R029DCh$  $RX ADC Offset Lock Detectot Registers 0$  $R$  $Vh$  $Skew Calibration Timer Read Back Value$
$$rx_adc_if_ofst_lock_n2_lane[3:0]$  $31$  $28$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $1h$  $Offset Lock Detection Decimation Average size shift: 2^N2$
$$rx_adc_if_ofst_lock_n1_lane[3:0]$  $27$  $24$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $1h$  $Offset Lock Detection Decimation size shift: Px2^N1 UI$
$$ND$  $23$  $20$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $0h$  $$
$$rx_adc_if_ofst_cnt_unlock_lane[3:0]$  $19$  $16$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $4h$  $Offset Counter threshold to switch from lock to unlock$
$$ND$  $15$  $14$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $0h$  $$
$$rx_adc_if_ofst_cnt_lock_lane[5:0]$  $13$  $8$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $4h$  $Offset Counter threshold to switch from unlock to lock$
$$ND$  $7$  $7$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $0h$  $$
$$rx_adc_if_ofst_timer_pause_lane$  $6$  $6$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $0h$  $Offset timer Pause$
$$rx_adc_if_ofst_timer_reset_lane$  $5$  $5$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $0h$  $Offset timer Reset$
$$rx_adc_if_ofst_unlock_cnt_reset_lane$  $4$  $4$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $0h$  $Offset Unlock Counter Reset$
$$rx_adc_if_ofst_lock_cnt_reset_lane$  $3$  $3$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $0h$  $Offset Lock Counter Reset$
$$rx_adc_if_ofst_lock_mode_lane$  $2$  $2$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $RW$  $0h$  $Offset Lock mode$
$$rx_adc_if_ofst_lock_det_lane$  $1$  $1$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 0$  $R$  $Vh$  $Offset Lock Status$
$$rx_adc_if_ofst_lock_det_en_lane$  $0$  $0$  $R029E0h$  $RX ADC Offset Lock Detectot Registers 1$  $RW$  $0h$  $Offset Lock Detection Enable$
$$ND$  $31$  $28$  $R029E4h$  $RX ADC Offset Lock Detectot Registers 1$  $RW$  $0h$  $$
$$rx_adc_if_ofst_th_unlock_lane[11:0]$  $27$  $16$  $R029E4h$  $RX ADC Offset Lock Detectot Registers 1$  $RW$  $199h$  $Gain Lock Detection U12.10, Threshold from lock to unlock$
$$ND$  $15$  $12$  $R029E4h$  $RX ADC Offset Lock Detectot Registers 1$  $RW$  $0h$  $$
$$rx_adc_if_ofst_th_lock_lane[11:0]$  $11$  $0$  $R029E4h$  $RX ADC Offset Lock Detectot Registers 2$  $RW$  $199h$  $Gain Lock Detection U12.10, Threshold from unlock to lock$
$$ND$  $31$  $16$  $R029E8h$  $RX ADC Offset Lock Detectot Registers 2$  $RW$  $0h$  $$
$$rx_adc_if_ofst_unlock_cnt_lane[7:0]$  $15$  $8$  $R029E8h$  $RX ADC Offset Lock Detectot Registers 2$  $R$  $Vh$  $Offset Unlock Number$
$$rx_adc_if_ofst_lock_cnt_lane[7:0]$  $7$  $0$  $R029E8h$  $RX ADC Offset Lock Detectot Registers 3$  $R$  $Vh$  $Offset Lock Number$
$$rx_adc_if_ofst_lock_timeout_lane$  $31$  $31$  $R029ECh$  $RX ADC Offset Lock Detectot Registers 3$  $R$  $Vh$  $Offset Lock Detection Time Out$
$$ND$  $30$  $24$  $R029ECh$  $RX ADC Offset Lock Detectot Registers 3$  $RW$  $0h$  $$
$$rx_adc_if_ofst_lock_timeout_cnt_lane[23:0]$  $23$  $0$  $R029ECh$  $RX ADC Offset Lock Detectot Registers 4$  $RW$  $fffh$  $Offset Lock Detection Time Out Counter$
$$rx_adc_if_ofst_lock_mux_lane[1:0]$  $31$  $30$  $R029F0h$  $RX ADC Offset Lock Detectot Registers 4$  $RW$  $0h$  $Data selection for offset lock detection$
$$ND$  $29$  $24$  $R029F0h$  $RX ADC Offset Lock Detectot Registers 4$  $RW$  $0h$  $$
$$rx_adc_if_ofst_timer_cnt_lane[23:0]$  $23$  $0$  $R029F0h$  $RX DP Register$  $R$  $Vh$  $ADC Offset Timer Read Back Value$
$$rx_dp_dat_clk_en_lane[31:0]$  $31$  $0$  $R02B00h$  $RX DP Register$  $RW$  $ffffffffh$  $Rx Data Path Clock Enable$
$$rx_dp_dat_clk_en_lane[63:32]$  $31$  $0$  $R02B04h$  $RX DP Register$  $RW$  $ffffffffh$  $Rx Data Path Clock Enable$
$$ND$  $31$  $4$  $R02B08h$  $RX DP Register$  $RW$  $0h$  $$
$$rx_dp_ls_buf_clk_on_lane$  $3$  $3$  $R02B08h$  $RX DP Register$  $RW$  $0h$  $LMS Low-Speed Buffer Clock Enable Force On$
$$rx_dp_ls_buf_clk_en_lane$  $2$  $2$  $R02B08h$  $RX DP Register$  $RW$  $1h$  $LMS Low-Speed Buffer Clock Enable$
$$rx_dp_buf_clk_on_lane$  $1$  $1$  $R02B08h$  $RX DP Register$  $RW$  $0h$  $LMS Buffer Clock Enable Force On$
$$rx_dp_buf_clk_en_lane$  $0$  $0$  $R02B08h$  $RX DP Register$  $RW$  $1h$  $LMS Buffer Clock Enable$
$$rx_dp_lms_ffe_pre8_clk_on_lane$  $31$  $31$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pre7_clk_on_lane$  $30$  $30$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pre6_clk_on_lane$  $29$  $29$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pre5_clk_on_lane$  $28$  $28$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pre4_clk_on_lane$  $27$  $27$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pre3_clk_on_lane$  $26$  $26$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pre2_clk_on_lane$  $25$  $25$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pre1_clk_on_lane$  $24$  $24$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst20_clk_on_lane$  $23$  $23$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst19_clk_on_lane$  $22$  $22$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst18_clk_on_lane$  $21$  $21$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst17_clk_on_lane$  $20$  $20$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst16_clk_on_lane$  $19$  $19$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst15_clk_on_lane$  $18$  $18$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst14_clk_on_lane$  $17$  $17$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst13_clk_on_lane$  $16$  $16$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst12_clk_on_lane$  $15$  $15$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst11_clk_on_lane$  $14$  $14$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst10_clk_on_lane$  $13$  $13$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst9_clk_on_lane$  $12$  $12$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst8_clk_on_lane$  $11$  $11$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst7_clk_on_lane$  $10$  $10$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst6_clk_on_lane$  $9$  $9$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst5_clk_on_lane$  $8$  $8$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst4_clk_on_lane$  $7$  $7$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst3_clk_on_lane$  $6$  $6$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst2_clk_on_lane$  $5$  $5$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_pst1_clk_on_lane$  $4$  $4$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_blw_clk_on_lane$  $3$  $3$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_gain_clk_on_lane$  $2$  $2$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_dfe_clk_on_lane$  $1$  $1$  $R02B18h$  $RX DP Register$  $RW$  $0h$  $LMS Clock Force$
$$ND$  $0$  $0$  $R02B18h$  $RX FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_blw_sq_frez_en_lane$  $23$  $23$  $R02B1Ch$  $RX FFE Register$  $RW$  $1h$  $LMS DP BLW SQ Freeze Enable$
$$rx_dp_lms_gain_sq_frez_en_lane$  $22$  $22$  $R02B1Ch$  $RX FFE Register$  $RW$  $1h$  $LMS DP Gain SQ Freeze Enable$
$$rx_dp_lms_dfe_sq_frez_en_lane$  $21$  $21$  $R02B1Ch$  $RX FFE Register$  $RW$  $1h$  $LMS DP DFE SQ Freeze Enable$
$$rx_dp_lms_ffe_sq_frez_en_lane$  $20$  $20$  $R02B1Ch$  $RX FFE Register$  $RW$  $1h$  $LMS DP FFE SQ Freeze Enable$
$$rx_dp_lms_blw_pat_frez_en_lane$  $19$  $19$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $LMS DP BLW Pattern Protection Freeze Enable$
$$rx_dp_lms_gain_pat_frez_en_lane$  $18$  $18$  $R02B1Ch$  $RX FFE Register$  $RW$  $1h$  $LMS DP Gain Pattern Protection Freeze Enable$
$$rx_dp_lms_dfe_pat_frez_en_lane$  $17$  $17$  $R02B1Ch$  $RX FFE Register$  $RW$  $1h$  $LMS DP DFE Pattern Protection Freeze Enable$
$$rx_dp_lms_ffe_pat_frez_en_lane$  $16$  $16$  $R02B1Ch$  $RX FFE Register$  $RW$  $1h$  $LMS DP FFE Pattern Protection Freeze Enable$
$$ND$  $15$  $14$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $$
$$rx_dp_ffe_flt_sel_lane[5:0]$  $13$  $8$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $Rx FFE Floating Tap Selection$
$$rx_dp_lms_ffe_flt8_clk_on_lane$  $7$  $7$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_flt7_clk_on_lane$  $6$  $6$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_flt6_clk_on_lane$  $5$  $5$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_flt5_clk_on_lane$  $4$  $4$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_flt4_clk_on_lane$  $3$  $3$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_flt3_clk_on_lane$  $2$  $2$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_flt2_clk_on_lane$  $1$  $1$  $R02B1Ch$  $RX FFE Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dp_lms_ffe_flt1_clk_on_lane$  $0$  $0$  $R02B1Ch$  $RX DFE Register$  $RW$  $0h$  $LMS Clock Force$
$$ND$  $31$  $25$  $R02B20h$  $RX DFE Register$  $RW$  $0h$  $$
$$rx_dp_blind_error_en_lane$  $24$  $24$  $R02B20h$  $RX DFE Register$  $RW$  $0h$  $Rx Error Gen Blind Error Enable$
$$ND$  $23$  $21$  $R02B20h$  $RX DFE Register$  $RW$  $0h$  $$
$$rx_dp_dfe_delta_th_top_lane[4:0]$  $20$  $16$  $R02B20h$  $RX DFE Register$  $RW$  $0h$  $Rx DFE Top Threshold Delta$
$$ND$  $15$  $13$  $R02B20h$  $RX DFE Register$  $RW$  $0h$  $$
$$rx_dp_dfe_delta_th_mid_lane[4:0]$  $12$  $8$  $R02B20h$  $RX DFE Register$  $RW$  $0h$  $Rx DFE Middle Threshold Delta$
$$ND$  $7$  $5$  $R02B20h$  $RX DFE Register$  $RW$  $0h$  $$
$$rx_dp_dfe_delta_th_bot_lane[4:0]$  $4$  $0$  $R02B20h$  $RX DP LMS Common Register$  $RW$  $0h$  $Rx DFE Bottom Threshold Delta$
$$rx_dp_lms_req_lane$  $31$  $31$  $R02B24h$  $RX DP LMS Common Register$  $RW$  $0h$  $LMS Request To Read Coefficient Out$
$$rx_dp_ffe_pre_flt_sel_lane$  $30$  $30$  $R02B24h$  $RX DP LMS Common Register$  $RW$  $0h$  $Select Pre5-Pre8 Or Pst24-Pst21$
$$rx_dp_lms_top_ld_lane$  $29$  $29$  $R02B24h$  $RX DP LMS Common Register$  $RW$  $0h$  $Load External Value Into All LMS Modules$
$$rx_dp_lms_top_en_lane$  $28$  $28$  $R02B24h$  $RX DP LMS Common Register$  $RW$  $0h$  $Synchronize All LMS Modules$
$$rx_dp_lms_run_stop_en_lane$  $27$  $27$  $R02B24h$  $RX DP LMS Common Register$  $RW$  $0h$  $Enable LMS Run-Stop Machine$
$$ND$  $26$  $22$  $R02B24h$  $RX DP LMS Common Register$  $RW$  $0h$  $$
$$rx_dp_lms_run_time_lane[5:0]$  $21$  $16$  $R02B24h$  $RX DP LMS Common Register$  $RW$  $bh$  $LMS Run-Stop Machine Run Time$
$$ND$  $15$  $14$  $R02B24h$  $RX DP LMS Common Register$  $RW$  $0h$  $$
$$rx_dp_lms_stop_time_lane[5:0]$  $13$  $8$  $R02B24h$  $RX DP LMS Common Register$  $RW$  $bh$  $LMS Run-Stop Machine Stop Time$
$$rx_dp_lms_pre_run_time_lane[3:0]$  $7$  $4$  $R02B24h$  $RX DP LMS Common Register$  $RW$  $5h$  $LMS Buffer Pre-Run Time$
$$ND$  $3$  $0$  $R02B24h$  $RX DP LMS BLW Register$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R02B28h$  $RX DP LMS BLW Register$  $RW$  $0h$  $$
$$rx_dp_lms_blw_mu_lane[3:0]$  $27$  $24$  $R02B28h$  $RX DP LMS BLW Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(11)$
$$ND$  $23$  $22$  $R02B28h$  $RX DP LMS BLW Register$  $RW$  $0h$  $$
$$rx_dp_lms_blw_ext_lane[5:0]$  $21$  $16$  $R02B28h$  $RX DP LMS BLW Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $15$  $14$  $R02B28h$  $RX DP LMS BLW Register$  $RW$  $0h$  $$
$$rx_dp_lms_blw_coe_lane[5:0]$  $13$  $8$  $R02B28h$  $RX DP LMS BLW Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B28h$  $RX DP LMS Gain Register$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02B2Ch$  $RX DP LMS Gain Register$  $RW$  $0h$  $$
$$rx_dp_lms_gain_ext_lane[10:4]$  $30$  $24$  $R02B2Ch$  $RX DP LMS Gain Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$rx_dp_lms_gain_ext_lane[3:0]$  $23$  $20$  $R02B2Ch$  $RX DP LMS Gain Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $19$  $16$  $R02B2Ch$  $RX DP LMS Gain Register$  $RW$  $0h$  $$
$$rx_dp_lms_gain_mu_lane[3:0]$  $15$  $12$  $R02B2Ch$  $RX DP LMS Gain Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$ND$  $11$  $11$  $R02B2Ch$  $RX DP LMS Gain Register$  $RW$  $0h$  $$
$$rx_dp_lms_gain_coe_lane[10:8]$  $10$  $8$  $R02B2Ch$  $RX DP LMS Gain Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$rx_dp_lms_gain_coe_lane[7:0]$  $7$  $0$  $R02B2Ch$  $RX DP LMS DFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $31$  $30$  $R02B30h$  $RX DP LMS DFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_dfe_ext_lane[5:0]$  $29$  $24$  $R02B30h$  $RX DP LMS DFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $20$  $R02B30h$  $RX DP LMS DFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_dfe_mu_lane[3:0]$  $19$  $16$  $R02B30h$  $RX DP LMS DFE Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$rx_dp_lms_dfe_sat_lane[1:0]$  $15$  $14$  $R02B30h$  $RX DP LMS DFE Register$  $RW$  $0h$  $LMS DFE Saturation Select$
$$ND$  $13$  $6$  $R02B30h$  $RX DP LMS DFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_dfe_coe_lane[5:0]$  $5$  $0$  $R02B30h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$rx_dp_lms_ffe_pre8_clk_en_lane$  $31$  $31$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pre7_clk_en_lane$  $30$  $30$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pre6_clk_en_lane$  $29$  $29$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pre5_clk_en_lane$  $28$  $28$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pre4_clk_en_lane$  $27$  $27$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pre3_clk_en_lane$  $26$  $26$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pre2_clk_en_lane$  $25$  $25$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pre1_clk_en_lane$  $24$  $24$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst20_clk_en_lane$  $23$  $23$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst19_clk_en_lane$  $22$  $22$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst18_clk_en_lane$  $21$  $21$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst17_clk_en_lane$  $20$  $20$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst16_clk_en_lane$  $19$  $19$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst15_clk_en_lane$  $18$  $18$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst14_clk_en_lane$  $17$  $17$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst13_clk_en_lane$  $16$  $16$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst12_clk_en_lane$  $15$  $15$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst11_clk_en_lane$  $14$  $14$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst10_clk_en_lane$  $13$  $13$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst9_clk_en_lane$  $12$  $12$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst8_clk_en_lane$  $11$  $11$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst7_clk_en_lane$  $10$  $10$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst6_clk_en_lane$  $9$  $9$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst5_clk_en_lane$  $8$  $8$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst4_clk_en_lane$  $7$  $7$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst3_clk_en_lane$  $6$  $6$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst2_clk_en_lane$  $5$  $5$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_pst1_clk_en_lane$  $4$  $4$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_blw_clk_en_lane$  $3$  $3$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_gain_clk_en_lane$  $2$  $2$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_dfe_clk_en_lane$  $1$  $1$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$ND$  $0$  $0$  $R02B34h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre8_en_lane$  $31$  $31$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pre7_en_lane$  $30$  $30$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pre6_en_lane$  $29$  $29$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pre5_en_lane$  $28$  $28$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pre4_en_lane$  $27$  $27$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pre3_en_lane$  $26$  $26$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pre2_en_lane$  $25$  $25$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pre1_en_lane$  $24$  $24$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst20_en_lane$  $23$  $23$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst19_en_lane$  $22$  $22$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst18_en_lane$  $21$  $21$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst17_en_lane$  $20$  $20$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst16_en_lane$  $19$  $19$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst15_en_lane$  $18$  $18$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst14_en_lane$  $17$  $17$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst13_en_lane$  $16$  $16$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst12_en_lane$  $15$  $15$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst11_en_lane$  $14$  $14$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst10_en_lane$  $13$  $13$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst9_en_lane$  $12$  $12$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst8_en_lane$  $11$  $11$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst7_en_lane$  $10$  $10$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst6_en_lane$  $9$  $9$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst5_en_lane$  $8$  $8$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst4_en_lane$  $7$  $7$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst3_en_lane$  $6$  $6$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst2_en_lane$  $5$  $5$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_pst1_en_lane$  $4$  $4$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_blw_en_lane$  $3$  $3$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_gain_en_lane$  $2$  $2$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_dfe_en_lane$  $1$  $1$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$ND$  $0$  $0$  $R02B38h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre8_ld_lane$  $31$  $31$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pre7_ld_lane$  $30$  $30$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pre6_ld_lane$  $29$  $29$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pre5_ld_lane$  $28$  $28$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pre4_ld_lane$  $27$  $27$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pre3_ld_lane$  $26$  $26$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pre2_ld_lane$  $25$  $25$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pre1_ld_lane$  $24$  $24$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst20_ld_lane$  $23$  $23$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst19_ld_lane$  $22$  $22$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst18_ld_lane$  $21$  $21$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst17_ld_lane$  $20$  $20$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst16_ld_lane$  $19$  $19$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst15_ld_lane$  $18$  $18$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst14_ld_lane$  $17$  $17$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst13_ld_lane$  $16$  $16$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst12_ld_lane$  $15$  $15$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst11_ld_lane$  $14$  $14$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst10_ld_lane$  $13$  $13$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst9_ld_lane$  $12$  $12$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst8_ld_lane$  $11$  $11$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst7_ld_lane$  $10$  $10$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst6_ld_lane$  $9$  $9$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst5_ld_lane$  $8$  $8$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst4_ld_lane$  $7$  $7$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst3_ld_lane$  $6$  $6$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst2_ld_lane$  $5$  $5$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_pst1_ld_lane$  $4$  $4$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_blw_ld_lane$  $3$  $3$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $Load External Value Into LMS Coefficient$
$$rx_dp_lms_gain_ld_lane$  $2$  $2$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $Load External Value Into LMS Coefficient$
$$rx_dp_lms_dfe_ld_lane$  $1$  $1$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $1h$  $Load External Value Into LMS Coefficient$
$$ND$  $0$  $0$  $R02B3Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre8_inv_lane$  $31$  $31$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pre7_inv_lane$  $30$  $30$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pre6_inv_lane$  $29$  $29$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pre5_inv_lane$  $28$  $28$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pre4_inv_lane$  $27$  $27$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pre3_inv_lane$  $26$  $26$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pre2_inv_lane$  $25$  $25$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pre1_inv_lane$  $24$  $24$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst20_inv_lane$  $23$  $23$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst19_inv_lane$  $22$  $22$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst18_inv_lane$  $21$  $21$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst17_inv_lane$  $20$  $20$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst16_inv_lane$  $19$  $19$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst15_inv_lane$  $18$  $18$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst14_inv_lane$  $17$  $17$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst13_inv_lane$  $16$  $16$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst12_inv_lane$  $15$  $15$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst11_inv_lane$  $14$  $14$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst10_inv_lane$  $13$  $13$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst9_inv_lane$  $12$  $12$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst8_inv_lane$  $11$  $11$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst7_inv_lane$  $10$  $10$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst6_inv_lane$  $9$  $9$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst5_inv_lane$  $8$  $8$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst4_inv_lane$  $7$  $7$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst3_inv_lane$  $6$  $6$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst2_inv_lane$  $5$  $5$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_pst1_inv_lane$  $4$  $4$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_blw_inv_lane$  $3$  $3$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_gain_inv_lane$  $2$  $2$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_dfe_inv_lane$  $1$  $1$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$ND$  $0$  $0$  $R02B40h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre_all_mu_lane[3:0]$  $31$  $28$  $R02B44h$  $RX DP LMS FFE Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$rx_dp_lms_ffe_pre1_mu_lane[3:0]$  $27$  $24$  $R02B44h$  $RX DP LMS FFE Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$rx_dp_lms_ffe_pst1_mu_lane[3:0]$  $23$  $20$  $R02B44h$  $RX DP LMS FFE Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$rx_dp_lms_ffe_pst_all_mu_lane[3:0]$  $19$  $16$  $R02B44h$  $RX DP LMS FFE Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$rx_dp_lms_ffe_flt_mu_lane[3:0]$  $15$  $12$  $R02B44h$  $RX DP LMS FFE Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$ND$  $11$  $0$  $R02B44h$  $RX DP LMS FFER Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt8_clk_en_lane$  $31$  $31$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_flt7_clk_en_lane$  $30$  $30$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_flt6_clk_en_lane$  $29$  $29$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_flt5_clk_en_lane$  $28$  $28$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_flt4_clk_en_lane$  $27$  $27$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_flt3_clk_en_lane$  $26$  $26$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_flt2_clk_en_lane$  $25$  $25$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_flt1_clk_en_lane$  $24$  $24$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dp_lms_ffe_flt8_en_lane$  $23$  $23$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_flt7_en_lane$  $22$  $22$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_flt6_en_lane$  $21$  $21$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_flt5_en_lane$  $20$  $20$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_flt4_en_lane$  $19$  $19$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_flt3_en_lane$  $18$  $18$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_flt2_en_lane$  $17$  $17$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_flt1_en_lane$  $16$  $16$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Enable$
$$rx_dp_lms_ffe_flt8_ld_lane$  $15$  $15$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_flt7_ld_lane$  $14$  $14$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_flt6_ld_lane$  $13$  $13$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_flt5_ld_lane$  $12$  $12$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_flt4_ld_lane$  $11$  $11$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_flt3_ld_lane$  $10$  $10$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_flt2_ld_lane$  $9$  $9$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_flt1_ld_lane$  $8$  $8$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $1h$  $LMS Load$
$$rx_dp_lms_ffe_flt8_inv_lane$  $7$  $7$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_flt7_inv_lane$  $6$  $6$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_flt6_inv_lane$  $5$  $5$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_flt5_inv_lane$  $4$  $4$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_flt4_inv_lane$  $3$  $3$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_flt3_inv_lane$  $2$  $2$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_flt2_inv_lane$  $1$  $1$  $R02B48h$  $RX DP LMS FFER Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dp_lms_ffe_flt1_inv_lane$  $0$  $0$  $R02B48h$  $RX DP LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$ND$  $31$  $31$  $R02B4Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre1_ext_lane[6:0]$  $30$  $24$  $R02B4Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $15$  $R02B4Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre1_coe_lane[6:0]$  $14$  $8$  $R02B4Ch$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B4Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02B50h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre2_ext_lane[4:0]$  $28$  $24$  $R02B50h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $13$  $R02B50h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre2_coe_lane[4:0]$  $12$  $8$  $R02B50h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B50h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R02B54h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre3_ext_lane[3:0]$  $27$  $24$  $R02B54h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $12$  $R02B54h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre3_coe_lane[3:0]$  $11$  $8$  $R02B54h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B54h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B58h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre4_ext_lane[2:0]$  $26$  $24$  $R02B58h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B58h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre4_coe_lane[2:0]$  $10$  $8$  $R02B58h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B58h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B5Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre5_ext_lane[2:0]$  $26$  $24$  $R02B5Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B5Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre5_coe_lane[2:0]$  $10$  $8$  $R02B5Ch$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B5Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B60h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre6_ext_lane[2:0]$  $26$  $24$  $R02B60h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B60h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre6_coe_lane[2:0]$  $10$  $8$  $R02B60h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B60h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B64h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre7_ext_lane[2:0]$  $26$  $24$  $R02B64h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B64h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre7_coe_lane[2:0]$  $10$  $8$  $R02B64h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B64h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B68h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre8_ext_lane[2:0]$  $26$  $24$  $R02B68h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B68h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pre8_coe_lane[2:0]$  $10$  $8$  $R02B68h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B68h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02B6Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst1_ext_lane[6:0]$  $30$  $24$  $R02B6Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $15$  $R02B6Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst1_coe_lane[6:0]$  $14$  $8$  $R02B6Ch$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B6Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02B70h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst2_ext_lane[5:0]$  $29$  $24$  $R02B70h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $14$  $R02B70h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst2_coe_lane[5:0]$  $13$  $8$  $R02B70h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B70h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02B74h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst3_ext_lane[4:0]$  $28$  $24$  $R02B74h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $13$  $R02B74h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst3_coe_lane[4:0]$  $12$  $8$  $R02B74h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B74h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R02B78h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst4_ext_lane[3:0]$  $27$  $24$  $R02B78h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $12$  $R02B78h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst4_coe_lane[3:0]$  $11$  $8$  $R02B78h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B78h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R02B7Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst5_ext_lane[3:0]$  $27$  $24$  $R02B7Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $12$  $R02B7Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst5_coe_lane[3:0]$  $11$  $8$  $R02B7Ch$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B7Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R02B80h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst6_ext_lane[3:0]$  $27$  $24$  $R02B80h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $12$  $R02B80h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst6_coe_lane[3:0]$  $11$  $8$  $R02B80h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B80h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B84h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst7_ext_lane[2:0]$  $26$  $24$  $R02B84h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B84h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst7_coe_lane[2:0]$  $10$  $8$  $R02B84h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B84h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B88h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst8_ext_lane[2:0]$  $26$  $24$  $R02B88h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B88h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst8_coe_lane[2:0]$  $10$  $8$  $R02B88h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B88h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B8Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst9_ext_lane[2:0]$  $26$  $24$  $R02B8Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B8Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst9_coe_lane[2:0]$  $10$  $8$  $R02B8Ch$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B8Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B90h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst10_ext_lane[2:0]$  $26$  $24$  $R02B90h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B90h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst10_coe_lane[2:0]$  $10$  $8$  $R02B90h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B90h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B94h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst11_ext_lane[2:0]$  $26$  $24$  $R02B94h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B94h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst11_coe_lane[2:0]$  $10$  $8$  $R02B94h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B94h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B98h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst12_ext_lane[2:0]$  $26$  $24$  $R02B98h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B98h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst12_coe_lane[2:0]$  $10$  $8$  $R02B98h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B98h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02B9Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst13_ext_lane[2:0]$  $26$  $24$  $R02B9Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02B9Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst13_coe_lane[2:0]$  $10$  $8$  $R02B9Ch$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02B9Ch$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BA0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst14_ext_lane[2:0]$  $26$  $24$  $R02BA0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BA0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst14_coe_lane[2:0]$  $10$  $8$  $R02BA0h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BA0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BA4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst15_ext_lane[2:0]$  $26$  $24$  $R02BA4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BA4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst15_coe_lane[2:0]$  $10$  $8$  $R02BA4h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BA4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BA8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst16_ext_lane[2:0]$  $26$  $24$  $R02BA8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BA8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst16_coe_lane[2:0]$  $10$  $8$  $R02BA8h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BA8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BACh$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst17_ext_lane[2:0]$  $26$  $24$  $R02BACh$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BACh$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst17_coe_lane[2:0]$  $10$  $8$  $R02BACh$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BACh$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BB0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst18_ext_lane[2:0]$  $26$  $24$  $R02BB0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BB0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst18_coe_lane[2:0]$  $10$  $8$  $R02BB0h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BB0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BB4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst19_ext_lane[2:0]$  $26$  $24$  $R02BB4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BB4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst19_coe_lane[2:0]$  $10$  $8$  $R02BB4h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BB4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BB8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst20_ext_lane[2:0]$  $26$  $24$  $R02BB8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BB8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_pst20_coe_lane[2:0]$  $10$  $8$  $R02BB8h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BB8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BBCh$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt1_ext_lane[2:0]$  $26$  $24$  $R02BBCh$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BBCh$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt1_coe_lane[2:0]$  $10$  $8$  $R02BBCh$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BBCh$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BC0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt2_ext_lane[2:0]$  $26$  $24$  $R02BC0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BC0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt2_coe_lane[2:0]$  $10$  $8$  $R02BC0h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BC0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BC4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt3_ext_lane[2:0]$  $26$  $24$  $R02BC4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BC4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt3_coe_lane[2:0]$  $10$  $8$  $R02BC4h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BC4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BC8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt4_ext_lane[2:0]$  $26$  $24$  $R02BC8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BC8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt4_coe_lane[2:0]$  $10$  $8$  $R02BC8h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BC8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BCCh$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt5_ext_lane[2:0]$  $26$  $24$  $R02BCCh$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BCCh$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt5_coe_lane[2:0]$  $10$  $8$  $R02BCCh$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BCCh$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BD0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt6_ext_lane[2:0]$  $26$  $24$  $R02BD0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BD0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt6_coe_lane[2:0]$  $10$  $8$  $R02BD0h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BD0h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BD4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt7_ext_lane[2:0]$  $26$  $24$  $R02BD4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BD4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt7_coe_lane[2:0]$  $10$  $8$  $R02BD4h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BD4h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02BD8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt8_ext_lane[2:0]$  $26$  $24$  $R02BD8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $11$  $R02BD8h$  $RX DP LMS FFE Register$  $RW$  $0h$  $$
$$rx_dp_lms_ffe_flt8_coe_lane[2:0]$  $10$  $8$  $R02BD8h$  $RX DP LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R02BD8h$  $Rx Data Path Gearbox Control Register 0$  $RW$  $0h$  $$
$$fifo_en_force_lane$  $31$  $31$  $R02BF0h$  $Rx Data Path Gearbox Control Register 0$  $RW$  $0h$  $Rx Data Gearbox FIFO Enable Force$
$$fifo_en_lane$  $30$  $30$  $R02BF0h$  $Rx Data Path Gearbox Control Register 0$  $RW$  $0h$  $Rx Data Gearbox FIFO Enable$
$$fifo_rd_delay_lane$  $29$  $29$  $R02BF0h$  $Rx Data Path Gearbox Control Register 0$  $RW$  $0h$  $Rx Data Gearbox FIFO Read Enable Delay$
$$width_convt1_en_force_lane$  $28$  $28$  $R02BF0h$  $Rx Data Path Gearbox Control Register 0$  $RW$  $0h$  $Rx Data Gearbox Width Converter 1 Enable Force$
$$width_convt1_en_lane$  $27$  $27$  $R02BF0h$  $Rx Data Path Gearbox Control Register 0$  $RW$  $0h$  $Rx Data Gearbox Width Converter 1 Enable$
$$width_convt2_en_force_lane$  $26$  $26$  $R02BF0h$  $Rx Data Path Gearbox Control Register 0$  $RW$  $0h$  $Rx Data Gearbox Width Converter 2 Enable Force$
$$width_convt2_en_lane$  $25$  $25$  $R02BF0h$  $Rx Data Path Gearbox Control Register 0$  $RW$  $0h$  $Rx Data Gearbox Width Converter 2 Enable$
$$width_convt_en_force_lane$  $24$  $24$  $R02BF0h$  $Rx Data Path Gearbox Control Register 0$  $RW$  $0h$  $Rx Data Gearbox Width Converter Enable Force$
$$width_convt_en_lane$  $23$  $23$  $R02BF0h$  $Rx Data Path Gearbox Control Register 0$  $RW$  $0h$  $Rx Data Gearbox Width Converter Enable$
$$ND$  $22$  $0$  $R02BF0h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $0h$  $$
$$rx_gb_rst_lane$  $31$  $31$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $1h$  $Rx Data Gearbox Reset$
$$rx_gb_rxclk_on_lane$  $30$  $30$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $0h$  $Rx Data Gearbox Rx Clock On$
$$rx_gb_rxclk_en_lane$  $29$  $29$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $1h$  $Rx Data Gearbox Rx Clock Enable$
$$rx_gb_adcclk_on_lane$  $28$  $28$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $0h$  $Rx Data Gearbox ADC Clock On$
$$rx_gb_adcclk_en_lane$  $27$  $27$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $1h$  $Rx Data Gearbox ADC Clock Enable$
$$rx_gb_fifo_wr_clk_on_lane$  $26$  $26$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $0h$  $Rx Data Gearbox FIFO Write Clock On$
$$rx_gb_fifo_wr_clk_en_lane$  $25$  $25$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $1h$  $Rx Data Gearbox FIFO Write Clock Enable$
$$rx_gb_fifo_rd_clk_on_lane$  $24$  $24$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $0h$  $Rx Data Gearbox FIFO Read Clock On$
$$rx_gb_fifo_rd_clk_en_lane$  $23$  $23$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $1h$  $Rx Data Gearbox FIFO Read Clock Enable$
$$rx_gb_convt1_adcclk_on_lane$  $22$  $22$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $0h$  $Rx Data Gearbox Width Converter 1 Clock On$
$$rx_gb_convt1_adcclk_en_lane$  $21$  $21$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $1h$  $Rx Data Gearbox Width Converter 1 Clock Enable$
$$rx_gb_convt_rxclk_on_lane$  $20$  $20$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $0h$  $Rx Data Gearbox Width Converter Clock On$
$$rx_gb_convt_rxclk_en_lane$  $19$  $19$  $R02BF4h$  $Rx Data Path Gearbox Control Register 1$  $RW$  $1h$  $Rx Data Gearbox Width Converter Clock Enable$
$$ND$  $18$  $0$  $R02BF4h$  $RX DTL CDR Lock Register0$  $RW$  $0h$  $$
$$rx_ph_ted_avg_n1_lane[3:0]$  $31$  $28$  $R03700h$  $RX DTL CDR Lock Register0$  $RW$  $6h$  $Rx Phase TED Average Counter N1$
$$rx_ph_ted_dev_n2_lane[3:0]$  $27$  $24$  $R03700h$  $RX DTL CDR Lock Register0$  $RW$  $4h$  $Rx Phase TED Deviation Counter N1$
$$rx_ph_cnt_lock_lane[5:0]$  $23$  $18$  $R03700h$  $RX DTL CDR Lock Register0$  $RW$  $32h$  $Rx Phase Counter For Lock$
$$rx_ph_cnt_unlock_lane[1:0]$  $17$  $16$  $R03700h$  $RX DTL CDR Lock Register0$  $RW$  $2h$  $Rx Phase Counter For Unlock$
$$RX_PH_LOCK_LANE$  $15$  $15$  $R03700h$  $RX DTL CDR Lock Register0$  $R$  $Vh$  $Rx Phase Lock Indicator$
$$rx_ph_lock_en_lane$  $14$  $14$  $R03700h$  $RX DTL CDR Lock Register0$  $RW$  $0h$  $Rx Phase Lock Enable$
$$rx_cdr_lock_det_sel_lane[1:0]$  $13$  $12$  $R03700h$  $RX DTL CDR Lock Register0$  $RW$  $1h$  $Rx CDR Lock Detection Select$
$$rx_cdr_lock_det_lane$  $11$  $11$  $R03700h$  $RX DTL CDR Lock Register0$  $RW$  $0h$  $Rx CDR Lock$
$$RX_CDR_LOCK_LANE$  $10$  $10$  $R03700h$  $RX DTL CDR Lock Register0$  $R$  $Vh$  $Rx Phase Lock Indicator$
$$ND$  $9$  $0$  $R03700h$  $RX DTL CDR Lock Register1$  $RW$  $0h$  $$
$$rx_ph_th1_lock_lane[7:0]$  $31$  $24$  $R03704h$  $RX DTL CDR Lock Register1$  $RW$  $18h$  $Rx Phase Threshold1 For Lock$
$$rx_ph_th1_unlock_lane[7:0]$  $23$  $16$  $R03704h$  $RX DTL CDR Lock Register1$  $RW$  $18h$  $Rx Phase Threshold1 For Unlock$
$$rx_ph_th2_lock_lane[7:0]$  $15$  $8$  $R03704h$  $RX DTL CDR Lock Register1$  $RW$  $34h$  $Rx Phase Threshold2 For Lock$
$$rx_ph_th2_unlock_lane[7:0]$  $7$  $0$  $R03704h$  $RX DTL Control Register0$  $RW$  $34h$  $Rx Phase Threshold2 For Unlock$
$$rx_dtl_ph_ofst_lane[7:0]$  $31$  $24$  $R03708h$  $RX DTL Control Register0$  $RW$  $0h$  $Rx DTL Phase Offset$
$$rx_dtl_ted_ofst_lane[3:0]$  $23$  $20$  $R03708h$  $RX DTL Control Register0$  $RW$  $0h$  $Rx DTL TED Offset$
$$rx_dtl_ph_ofst_valid_lane$  $19$  $19$  $R03708h$  $RX DTL Control Register0$  $RW$  $0h$  $Rx DTL Phase Offset Valid$
$$rx_dtl_slow_ted_sign_lane$  $18$  $18$  $R03708h$  $RX DTL Control Register0$  $RW$  $0h$  $Rx DTL Low Speed TED Sign Polarity$
$$rx_dtl_ted_sign_lane$  $17$  $17$  $R03708h$  $RX DTL Control Register0$  $RW$  $0h$  $Rx DTL High Speed TED Sign Polarity$
$$ND$  $16$  $16$  $R03708h$  $RX DTL Control Register0$  $RW$  $0h$  $$
$$RX_DTL_FREQ_OFST_LANE[15:0]$  $15$  $0$  $R03708h$  $RX DTL Low Pass Filter Register0$  $RW$  $0h$  $Rx DTL Frequency Offset$
$$rx_dtl_lpf_kp_frac_lane[2:0]$  $31$  $29$  $R0370Ch$  $RX DTL Low Pass Filter Register0$  $RW$  $0h$  $Rx DTL LPF Proportional Fractional Bits$
$$rx_dtl_lpf_kp_shift_lane[3:0]$  $28$  $25$  $R0370Ch$  $RX DTL Low Pass Filter Register0$  $RW$  $7h$  $Rx DTL LPF Proportional Path Shift$
$$rx_dtl_lpf_kp_en_lane$  $24$  $24$  $R0370Ch$  $RX DTL Low Pass Filter Register0$  $RW$  $1h$  $Rx DTL LPF Proportional Path Enable$
$$rx_dtl_lpf_ki_shift_lane[4:0]$  $23$  $19$  $R0370Ch$  $RX DTL Low Pass Filter Register0$  $RW$  $9h$  $Rx DTL LPF Integral Path Factor$
$$rx_dtl_lpf_ki_en_lane$  $18$  $18$  $R0370Ch$  $RX DTL Low Pass Filter Register0$  $RW$  $1h$  $Rx DTL LPF Integral Path Enable$
$$rx_dtl_lpf_ki_frac_lane$  $17$  $17$  $R0370Ch$  $RX DTL Low Pass Filter Register0$  $RW$  $0h$  $Rx DTL LPF Integral Fractional Bits$
$$rx_dtl_lpf_frz_lane$  $16$  $16$  $R0370Ch$  $RX DTL Low Pass Filter Register0$  $RW$  $0h$  $Rx DTL LPF Freeze$
$$ND$  $15$  $0$  $R0370Ch$  $RX DTL CDR Lock Register2$  $RW$  $0h$  $$
$$rx_freq_det_cnt_lock_lane[5:0]$  $31$  $26$  $R03710h$  $RX DTL CDR Lock Register2$  $RW$  $8h$  $Rx Phase Frequency Detect Counter For Lock$
$$rx_freq_det_cnt_unlock_lane[1:0]$  $25$  $24$  $R03710h$  $RX DTL CDR Lock Register2$  $RW$  $2h$  $Rx Phase Frequency Detect Counter For Unlock$
$$rx_freq_det_dec_n1_lane[3:0]$  $23$  $20$  $R03710h$  $RX DTL CDR Lock Register2$  $RW$  $ah$  $Rx Phase Frequency Different Decimation Size N1$
$$rx_freq_det_avg_n2_lane[3:0]$  $19$  $16$  $R03710h$  $RX DTL CDR Lock Register2$  $RW$  $8h$  $Rx Phase Frequency Different Average Counter N2$
$$RX_FREQ_LOCK_LANE$  $15$  $15$  $R03710h$  $RX DTL CDR Lock Register2$  $R$  $Vh$  $Rx Frequency Track Lock$
$$rx_freq_det_mode_lane$  $14$  $14$  $R03710h$  $RX DTL CDR Lock Register2$  $RW$  $1h$  $Rx Frequency Track Lock mode$
$$ND$  $13$  $0$  $R03710h$  $RX DTL CDR Lock Register3$  $RW$  $0h$  $$
$$rx_freq_det_th1_lock_lane[15:0]$  $31$  $16$  $R03714h$  $RX DTL CDR Lock Register3$  $RW$  $80h$  $Rx Phase Frequency Detect Threshold1 For Lock$
$$rx_freq_det_th1_unlock_lane[15:0]$  $15$  $0$  $R03714h$  $RX DTL Low Pass Filter Register1$  $RW$  $80h$  $Rx Phase Frequency Detect Threshold1 For Unlock$
$$rx_dtl_clamping_val_lane[6:0]$  $31$  $25$  $R03718h$  $RX DTL Low Pass Filter Register1$  $RW$  $10h$  $DTL Clamping Value$
$$rx_dtl_floop_frz_lane$  $24$  $24$  $R03718h$  $RX DTL Low Pass Filter Register1$  $RW$  $0h$  $DTL Frequency Loop Freeze$
$$dtl_clamp_rst_mode_lane[1:0]$  $23$  $22$  $R03718h$  $RX DTL Low Pass Filter Register1$  $RW$  $3h$  $DTL Clamping Reset Mode$
$$rx_dtl_clamping_en_lane$  $21$  $21$  $R03718h$  $RX DTL Low Pass Filter Register1$  $RW$  $0h$  $DTL Clamping Enable$
$$clear_dtl_clamping_triggered_lane$  $20$  $20$  $R03718h$  $RX DTL Low Pass Filter Register1$  $RW$  $0h$  $Clear DTL Clamping Triggered$
$$dtl_clamping_triggered_lane$  $19$  $19$  $R03718h$  $RX DTL Low Pass Filter Register1$  $R$  $Vh$  $DTL Clamping Triggered$
$$DTL_SQ_DET_POFST_EN_LANE$  $18$  $18$  $R03718h$  $RX DTL Low Pass Filter Register1$  $RW$  $1h$  $SQ Detect Phase Loop Enable$
$$DTL_SQ_DET_FOFST_EN_LANE$  $17$  $17$  $R03718h$  $RX DTL Low Pass Filter Register1$  $RW$  $1h$  $SQ Detect Frequency Loop Enable$
$$dtl_fofst_patt_protect_en_lane$  $16$  $16$  $R03718h$  $RX DTL Low Pass Filter Register1$  $RW$  $0h$  $Pattern Protection Enable$
$$rx2pll_foffset_en_lane$  $15$  $15$  $R03718h$  $RX DTL Low Pass Filter Register1$  $RW$  $1h$  $Rx Frequency Offset To PLL Enable$
$$ND$  $14$  $0$  $R03718h$  $RX DTL Control Register1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0371Ch$  $RX DTL Control Register1$  $RW$  $0h$  $$
$$rx_dtl_blind_eql_en_lane$  $30$  $30$  $R0371Ch$  $RX DTL Control Register1$  $RW$  $0h$  $Rx DTL Blind Equalization Enable$
$$rx_dtl_freq_ofst_valid_lane$  $29$  $29$  $R0371Ch$  $RX DTL Control Register1$  $RW$  $0h$  $Rx DTL Frequency Offset Valid$
$$rx_dtl_ted_ofst_valid_lane$  $28$  $28$  $R0371Ch$  $RX DTL Control Register1$  $RW$  $0h$  $Rx DTL TED Offset Valid$
$$ND$  $27$  $10$  $R0371Ch$  $RX DTL Control Register1$  $RW$  $0h$  $$
$$rx_dtl_fofst_req_lane$  $9$  $9$  $R0371Ch$  $RX DTL Control Register1$  $RW$  $0h$  $Rx DTL Frequency Offset Read Request$
$$rx_eom_dpher_ofst_valid_lane$  $8$  $8$  $R0371Ch$  $RX DTL Control Register1$  $RW$  $0h$  $EOM DPHER Offset Valid$
$$rx_eom_dpher_ofst_lane[7:0]$  $7$  $0$  $R0371Ch$  $RX DTL Control Register2$  $RW$  $0h$  $EOM DPHER Offset$
$$rx_dtl_fofst_lane[31:0]$  $31$  $0$  $R03720h$  $RX DTL Clock Register1$  $R$  $Vh$  $Rx DTL Frequency Offset$
$$dtl_clk_on_lane$  $31$  $31$  $R03724h$  $RX DTL Clock Register1$  $RW$  $0h$  $DTL Clock On$
$$dtl_clk_en_lane$  $30$  $30$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $DTL Clock Enable$
$$dtl_rst_sync_lane$  $29$  $29$  $R03724h$  $RX DTL Clock Register1$  $RW$  $0h$  $Reset DTL Sync$
$$rx_dtl_cmn_clk_en_lane$  $28$  $28$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $Rx DTL Common Clock Enable$
$$rx_dtl_cmn_clk_on_lane$  $27$  $27$  $R03724h$  $RX DTL Clock Register1$  $RW$  $0h$  $Rx DTL Common Clock On$
$$dtl_rst_lane$  $26$  $26$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $Reset DTL Async$
$$rx_dtl_hs_clk_on_lane$  $25$  $25$  $R03724h$  $RX DTL Clock Register1$  $RW$  $0h$  $Rx DTL High Speed Clock Enable$
$$rx_dtl_hs_clk_en_lane$  $24$  $24$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $Rx DTL High Speed Clock On$
$$rx_dtl_ls_clk_on_lane$  $23$  $23$  $R03724h$  $RX DTL Clock Register1$  $RW$  $0h$  $Rx DTL Low Speed Clock Enable$
$$rx_dtl_ls_clk_en_lane$  $22$  $22$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $Rx DTL Low Speed Clock On$
$$rx_dtl_buf_clk_en_lane$  $21$  $21$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $LMS Buffer Clock Enable$
$$rx_dtl_buf_clk_on_lane$  $20$  $20$  $R03724h$  $RX DTL Clock Register1$  $RW$  $0h$  $LMS Buffer Clock Enable Force$
$$rx_dtl_lms_blw_sq_frez_en_lane$  $19$  $19$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $LMS DTL BLW SQ Freeze Enable$
$$rx_dtl_lms_gain_sq_frez_en_lane$  $18$  $18$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $LMS DTL Gain SQ Freeze Enable$
$$rx_dtl_lms_ffe_sq_frez_en_lane$  $17$  $17$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $LMS DTL FFE SQ Freeze Enable$
$$rx_dtl_lms_blw_pat_frez_en_lane$  $16$  $16$  $R03724h$  $RX DTL Clock Register1$  $RW$  $0h$  $LMS DTL BLW Pattern Protection Freeze Enable$
$$rx_dtl_lms_gain_pat_frez_en_lane$  $15$  $15$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $LMS DTL Gain Pattern Protection Freeze Enable$
$$rx_dtl_lms_ffe_pat_frez_en_lane$  $14$  $14$  $R03724h$  $RX DTL Clock Register1$  $RW$  $1h$  $LMS DTL FFE Pattern Protection Freeze Enable$
$$ND$  $13$  $4$  $R03724h$  $RX DTL Clock Register1$  $RW$  $0h$  $$
$$rx_dtl_lms_pre_run_time_lane[3:0]$  $3$  $0$  $R03724h$  $RX DTL Control Register3$  $RW$  $1h$  $LMS Buffer Pre-Run Time$
$$ND$  $31$  $31$  $R03728h$  $RX DTL Control Register3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03728h$  $RX DTL Control Register3$  $RW$  $0h$  $$
$$rx_eom_pi_dpher_lane[7:0]$  $29$  $22$  $R03728h$  $RX DTL Control Register3$  $RW$  $0h$  $Rx EOM PI DPHER$
$$rx_eom_pi_dpher_force_lane$  $21$  $21$  $R03728h$  $RX DTL Control Register3$  $RW$  $0h$  $Rx EOM PI DPHER Force$
$$rx_pi_clk_lane$  $20$  $20$  $R03728h$  $RX DTL Control Register3$  $RW$  $0h$  $Rx PI Clock$
$$rx_pi_clk_force_lane$  $19$  $19$  $R03728h$  $RX DTL Control Register3$  $RW$  $0h$  $Rx PI Clock Force$
$$rx_pi_dpher_lane[7:0]$  $18$  $11$  $R03728h$  $RX DTL Control Register3$  $RW$  $0h$  $Rx PI DPHER$
$$rx_pi_dpher_force_lane$  $10$  $10$  $R03728h$  $RX DTL Control Register3$  $RW$  $0h$  $Rx PI DPHER Force$
$$rx_dtl_dpher_max_jump_lane[1:0]$  $9$  $8$  $R03728h$  $RX DTL Control Register3$  $RW$  $1h$  $Rx DTL Dpher Code Maximum Jump$
$$ND$  $7$  $0$  $R03728h$  $RX DTL Register$  $RW$  $0h$  $$
$$rx_dtl_fofst_stable_lane[31:0]$  $31$  $0$  $R0372Ch$  $RX DTL LMS Register$  $R$  $Vh$  $Rx DTL Frequency Offset Stable$
$$rx_dtl_lms_req_lane$  $31$  $31$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $LMS Request To Read Coefficient Out$
$$rx_dtl_lms_top_ld_lane$  $30$  $30$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $Load External Value Into All LMS Modules$
$$rx_dtl_lms_top_en_lane$  $29$  $29$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $Synchronize All LMS Module Enable$
$$rx_dtl_lms_run_stop_en_lane$  $28$  $28$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $Enable LMS Run-Stop Machine$
$$ND$  $27$  $22$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $$
$$rx_dtl_lms_run_time_lane[5:0]$  $21$  $16$  $R03730h$  $RX DTL LMS Register$  $RW$  $bh$  $LMS Run-Stop Machine Run Time$
$$ND$  $15$  $14$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $$
$$rx_dtl_lms_stop_time_lane[5:0]$  $13$  $8$  $R03730h$  $RX DTL LMS Register$  $RW$  $bh$  $LMS Run-Stop Machine Stop Time$
$$rx_dtl_lms_ffe_pre3_clk_on_lane$  $7$  $7$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dtl_lms_ffe_pre2_clk_on_lane$  $6$  $6$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dtl_lms_ffe_pre1_clk_on_lane$  $5$  $5$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dtl_lms_ffe_pst3_clk_on_lane$  $4$  $4$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dtl_lms_ffe_pst2_clk_on_lane$  $3$  $3$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dtl_lms_ffe_pst1_clk_on_lane$  $2$  $2$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dtl_lms_blw_clk_on_lane$  $1$  $1$  $R03730h$  $RX DTL LMS Register$  $RW$  $0h$  $LMS Clock Force$
$$rx_dtl_lms_gain_clk_on_lane$  $0$  $0$  $R03730h$  $RX DTL LMS BLW Register$  $RW$  $0h$  $LMS Clock Force$
$$ND$  $31$  $28$  $R03734h$  $RX DTL LMS BLW Register$  $RW$  $0h$  $$
$$rx_dtl_lms_blw_mu_lane[3:0]$  $27$  $24$  $R03734h$  $RX DTL LMS BLW Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(11)$
$$ND$  $23$  $21$  $R03734h$  $RX DTL LMS BLW Register$  $RW$  $0h$  $$
$$rx_dtl_lms_blw_ext_lane[4:0]$  $20$  $16$  $R03734h$  $RX DTL LMS BLW Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $15$  $13$  $R03734h$  $RX DTL LMS BLW Register$  $RW$  $0h$  $$
$$rx_dtl_lms_blw_coe_lane[4:0]$  $12$  $8$  $R03734h$  $RX DTL LMS BLW Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R03734h$  $RX DTL LMS GAIN Register$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R03738h$  $RX DTL LMS GAIN Register$  $RW$  $0h$  $$
$$rx_dtl_lms_gain_ext_lane[9:4]$  $29$  $24$  $R03738h$  $RX DTL LMS GAIN Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$rx_dtl_lms_gain_ext_lane[3:0]$  $23$  $20$  $R03738h$  $RX DTL LMS GAIN Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $19$  $16$  $R03738h$  $RX DTL LMS GAIN Register$  $RW$  $0h$  $$
$$rx_dtl_lms_gain_mu_lane[3:0]$  $15$  $12$  $R03738h$  $RX DTL LMS GAIN Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$ND$  $11$  $10$  $R03738h$  $RX DTL LMS GAIN Register$  $RW$  $0h$  $$
$$rx_dtl_lms_gain_coe_lane[9:8]$  $9$  $8$  $R03738h$  $RX DTL LMS GAIN Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$rx_dtl_lms_gain_coe_lane[7:0]$  $7$  $0$  $R03738h$  $RX DTL LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$rx_dtl_lms_ffe_pre3_clk_en_lane$  $31$  $31$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pre2_clk_en_lane$  $30$  $30$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pre1_clk_en_lane$  $29$  $29$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst3_clk_en_lane$  $28$  $28$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst2_clk_en_lane$  $27$  $27$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst1_clk_en_lane$  $26$  $26$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_blw_clk_en_lane$  $25$  $25$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_gain_clk_en_lane$  $24$  $24$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pre3_en_lane$  $23$  $23$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pre2_en_lane$  $22$  $22$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pre1_en_lane$  $21$  $21$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst3_en_lane$  $20$  $20$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst2_en_lane$  $19$  $19$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst1_en_lane$  $18$  $18$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_blw_en_lane$  $17$  $17$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dtl_lms_gain_en_lane$  $16$  $16$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Enable$
$$rx_dtl_lms_ffe_pre3_ld_lane$  $15$  $15$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pre2_ld_lane$  $14$  $14$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pre1_ld_lane$  $13$  $13$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst3_ld_lane$  $12$  $12$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst2_ld_lane$  $11$  $11$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst1_ld_lane$  $10$  $10$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $LMS Clock Enable$
$$rx_dtl_lms_blw_ld_lane$  $9$  $9$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $Load External Value Into LMS Coefficient$
$$rx_dtl_lms_gain_ld_lane$  $8$  $8$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $1h$  $Load External Value Into LMS Coefficient$
$$rx_dtl_lms_ffe_pre3_inv_lane$  $7$  $7$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pre2_inv_lane$  $6$  $6$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pre1_inv_lane$  $5$  $5$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst3_inv_lane$  $4$  $4$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst2_inv_lane$  $3$  $3$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Clock Enable$
$$rx_dtl_lms_ffe_pst1_inv_lane$  $2$  $2$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Clock Enable$
$$rx_dtl_lms_blw_inv_lane$  $1$  $1$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dtl_lms_gain_inv_lane$  $0$  $0$  $R0373Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $Revert LMS Loop Gain Sign$
$$rx_dtl_lms_ffe_pre1_mu_lane[3:0]$  $31$  $28$  $R03740h$  $RX DTL LMS FFE Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$rx_dtl_lms_ffe_pst1_mu_lane[3:0]$  $27$  $24$  $R03740h$  $RX DTL LMS FFE Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$rx_dtl_lms_ffe_mu_lane[3:0]$  $23$  $20$  $R03740h$  $RX DTL LMS FFE Register$  $RW$  $5h$  $LMS Loop Gain, Step Size From Large(0) To Small(10)$
$$ND$  $19$  $0$  $R03740h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R03744h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pre1_ext_lane[5:0]$  $29$  $24$  $R03744h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $14$  $R03744h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pre1_coe_lane[5:0]$  $13$  $8$  $R03744h$  $RX DTL LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R03744h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R03748h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pre2_ext_lane[4:0]$  $28$  $24$  $R03748h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $13$  $R03748h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pre2_coe_lane[4:0]$  $12$  $8$  $R03748h$  $RX DTL LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R03748h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0374Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pre3_ext_lane[3:0]$  $27$  $24$  $R0374Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $12$  $R0374Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pre3_coe_lane[3:0]$  $11$  $8$  $R0374Ch$  $RX DTL LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R0374Ch$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R03750h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pst1_ext_lane[5:0]$  $29$  $24$  $R03750h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $14$  $R03750h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pst1_coe_lane[5:0]$  $13$  $8$  $R03750h$  $RX DTL LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R03750h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R03754h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pst2_ext_lane[4:0]$  $28$  $24$  $R03754h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $13$  $R03754h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pst2_coe_lane[4:0]$  $12$  $8$  $R03754h$  $RX DTL LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R03754h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R03758h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pst3_ext_lane[3:0]$  $27$  $24$  $R03758h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $LMS Coefficient External Value$
$$ND$  $23$  $12$  $R03758h$  $RX DTL LMS FFE Register$  $RW$  $0h$  $$
$$rx_dtl_lms_ffe_pst3_coe_lane[3:0]$  $11$  $8$  $R03758h$  $RX DTL LMS FFE Register$  $R$  $Vh$  $LMS Coefficient Read-Out Register$
$$ND$  $7$  $0$  $R03758h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$LOCAL_FIELD_FORCE_LANE$  $26$  $26$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force All 32 Local PHY Control And Status Bits To Use Register Value.$
$$LOCAL_TX_INIT_FORCE_LANE$  $25$  $25$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force Tx_init Status Bit To Use Register Value.$
$$LOCAL_TRAIN_COMP_FORCE_LANE$  $24$  $24$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force Train_comp Status Bit To Use Register Value.$
$$LOCAL_ERROR_FIELD_FORCE_LANE$  $23$  $23$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force All Error Response Field To Use Register Value.$
$$LOCAL_STATUS_FIELD_FORCE_LANE$  $22$  $22$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force 6 Bits Local Status Field To Use Register Value.$
$$LOCAL_CTRL_FIELD_FORCE_LANE$  $21$  $21$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Force 6 Bits Local Control Field And 2 Bit Local Control Field Reset To Use Register Value.$
$$dme_enc_balance_inv_lane$  $20$  $20$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Balance Inverter.$
$$dme_enc_mode_lane[1:0]$  $19$  $18$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Differential Manchester Encoding Mode$
$$DME_ENC_EN_LANE$  $17$  $17$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Enable.$
$$ND$  $16$  $14$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$fiber_channel_mode_lane$  $13$  $13$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Fiber Channel Mode$
$$error_frame_num_lane[2:0]$  $12$  $10$  $R03F00h$  $DME Encoder Register 0$  $RW$  $2h$  $Error Response TTIU Frame Numbers To Be Sent$
$$disable_reset_status_lane$  $9$  $9$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Disable Reset Status When Errors Received$
$$LOCAL_RD_REQ_LANE$  $8$  $8$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Update Local_ctrl_bits_rd And Local_status_bits_rd$
$$LOCAL_BALANCE_CAL_EN_LANE$  $7$  $7$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Balance Bit Hardware Calculation Enable.$
$$LOCAL_ERROR_EN_LANE$  $6$  $6$  $R03F00h$  $DME Encoder Register 0$  $RW$  $1h$  $Enable Error Response TTIU.$
$$LOCAL_FIELD_VALID_LANE$  $5$  $5$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Field Valid$
$$LOCAL_TX_INIT_VALID_LANE$  $4$  $4$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local TX Init Valid$
$$LOCAL_TRAIN_COMP_VALID_LANE$  $3$  $3$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Train Complete Valid$
$$LOCAL_ERROR_FIELD_VALID_LANE$  $2$  $2$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Error Field Valid$
$$LOCAL_STATUS_FIELD_VALID_LANE$  $1$  $1$  $R03F00h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Status Field Valid$
$$LOCAL_CTRL_FIELD_VALID_LANE$  $0$  $0$  $R03F00h$  $DME Encoder Register 1$  $RW$  $0h$  $Local Control Field Valid$
$$LOCAL_CTRL_BITS_LANE[15:0]$  $31$  $16$  $R03F04h$  $DME Encoder Register 1$  $RW$  $0h$  $Local Control Bits To Be Sent To Remote PHY. $
$$LOCAL_STATUS_BITS_LANE[15:0]$  $15$  $0$  $R03F04h$  $DME Encoder Register 2$  $RW$  $0h$  $Local Status Bits To Be Sent To Remote PHY.$
$$local_ctrl_bits_rd_lane[15:0]$  $31$  $16$  $R03F08h$  $DME Encoder Register 2$  $R$  $Vh$  $Local Control Bits To Be Sent To Remote PHY$
$$local_status_bits_rd_lane[15:0]$  $15$  $0$  $R03F08h$  $DME Decoder Register 0$  $R$  $Vh$  $Local Status Bits To Be Sent To Remote PHY.$
$$ND$  $31$  $31$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$error_dec_rpt_en_lane$  $29$  $29$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $DME Decoder Repeat Check For Error Resopnse TTIU. $
$$always_check_coe_req_lane$  $28$  $28$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Coefficient Request Check Always On$
$$remote_train_comp_chk3_lane$  $27$  $27$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $1h$  $Check Remote TX Train Complete Status Three Times$
$$remote_error_en_lane$  $26$  $26$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $1h$  $Remote Error Detect Enable.$
$$no_comb_error_lane$  $25$  $25$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Coefficient Request Combination Error$
$$dme_dec_balance_inv_lane$  $24$  $24$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $DME Decoder Balance Bit Inverter$
$$REMOTE_RD_REQ_LANE$  $23$  $23$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Update Remote_ctrl_bits And Remote_status Bits$
$$dme_dec_rpt_en_lane$  $22$  $22$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Repeat Check.$
$$dec_err_chk_en_lane$  $21$  $21$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Error Check Enable$
$$balance_chk_en_lane$  $20$  $20$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Balance Bit Check Enable.$
$$ctrl_bit_pos_lane[1:0]$  $19$  $18$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits$
$$dme_dec_mode_lane[1:0]$  $17$  $16$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Differential Manchester Decoding Mode$
$$ND$  $15$  $15$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$no_rsvd_ctrl_field_error_lane$  $3$  $3$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Control Field Error$
$$no_rsvd_bit_error_in_error_lane$  $2$  $2$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Bit Error In Error Response TTIU$
$$no_rsvd_bit_error_in_normal_lane$  $1$  $1$  $R03F0Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Bit Error In Normal TTIU$
$$no_rsvd_pt_type_error_lane$  $0$  $0$  $R03F0Ch$  $DME Decoder Register 1$  $RW$  $0h$  $No Reserved Pattern Type Error$
$$REMOTE_CTRL_BITS_LANE[15:0]$  $31$  $16$  $R03F10h$  $DME Decoder Register 1$  $R$  $Vh$  $Remote Control Bits Value$
$$REMOTE_STATUS_BITS_LANE[15:0]$  $15$  $0$  $R03F10h$  $TX Training Interface Register 0$  $R$  $Vh$  $Remote Status Bits Value$
$$tx_train_enable_rd_lane$  $31$  $31$  $R03F14h$  $TX Training Interface Register 0$  $R$  $Vh$  $Tx Training Enable Read Out$
$$rx_train_enable_rd_lane$  $30$  $30$  $R03F14h$  $TX Training Interface Register 0$  $R$  $Vh$  $Rx Training Enable Read Out$
$$update_then_hold_lane$  $29$  $29$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $1h$  $TX Train Command Sequence$
$$PIN_TRAIN_COMPLETE_TYPE_LANE$  $28$  $28$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $0h$  $PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type$
$$REMOTE_STATUS_RECHK_EN_LANE$  $27$  $27$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $0h$  $Re-check Remote PHY Status$
$$remote_status_check_en_lane$  $26$  $26$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $1h$  $Remote Status Check Enable.$
$$TX_TRAIN_CHK_INIT_LANE$  $25$  $25$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $1h$  $Tx Train INIT Bit Check Enable$
$$PATTERN_LOCK_LOST_TIMEOUT_EN_LANE$  $24$  $24$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $1h$  $Pattern Lock Lost Timeout Enable$
$$FRAME_DET_MAX_TIME_LANE[3:0]$  $23$  $20$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $1h$  $Maximum Wait Time For Frame Detection$
$$link_train_mode_lpbk_lane$  $19$  $19$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $0h$  $Loop Back Mode When Link_train_mode Is High$
$$ND$  $18$  $18$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$link_train_if_mode_lane$  $17$  $17$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $0h$  $TX Train Interface Mode$
$$LINK_TRAIN_MODE_LANE$  $16$  $16$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $0h$  $Special TX Training Mode$
$$ND$  $15$  $13$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$TX_TRAIN_START_WAIT_TIME_LANE[1:0]$  $12$  $11$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $0h$  $TX Training Start Wait Time$
$$TRX_TRAIN_TIMEOUT_EN_LANE$  $10$  $10$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $1h$  $TX/RX Training Timeout Enable$
$$ND$  $9$  $9$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$status_det_timeout_en_lane$  $8$  $8$  $R03F14h$  $TX Training Interface Register 0$  $RW$  $1h$  $Status Detection Timeout Enable$
$$status_det_timeout_lane[7:0]$  $7$  $0$  $R03F14h$  $TX Training Interface Register 1$  $RW$  $03h$  $Status Detection Maximum Time, Unit Is 0.5ms, Use (n+1)/2 Ms$
$$ND$  $31$  $31$  $R03F18h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F18h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R03F18h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$TRX_TRAIN_TIMER_LANE[12:0]$  $28$  $16$  $R03F18h$  $TX Training Interface Register 1$  $RW$  $0bb7h$  $TX Training Maximum Time$
$$ND$  $15$  $15$  $R03F18h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F18h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$tx_train_start_wait_time_done_lane$  $13$  $13$  $R03F18h$  $TX Training Interface Register 1$  $R$  $Vh$  $TX Training Start Wait Time Done$
$$RX_TRAIN_TIMER_LANE[12:0]$  $12$  $0$  $R03F18h$  $TX Training Interface Register 2$  $RW$  $0013h$  $RX Train Maximum Timer$
$$LOCAL_CTRL_FM_REG_EN_LANE$  $31$  $31$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control From Register Enable.$
$$ND$  $30$  $30$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $$
$$local_ctrl_field_pat_lane[1:0]$  $29$  $28$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field Pattern.$
$$local_ctrl_field_reset_lane[3:0]$  $27$  $24$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field Reset.$
$$tx_ffe_train_done_lane$  $23$  $23$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $tx ffe train done$
$$local_ctrl_field_lane[5:0]$  $22$  $17$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field$
$$local_status_fm_reg_en_lane$  $16$  $16$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status From Register Enable.$
$$remote_ctrl_field_ready_high_lane$  $15$  $15$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Remote_ctrl_field_ready Always Asserted.$
$$PIN_TX_TRAIN_ERROR_LANE[1:0]$  $14$  $13$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $PIN_TX_TRAIN_ERROR$
$$pin_tx_train_failed_lane$  $12$  $12$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Tx Train Fail Flag.$
$$pin_tx_train_complete_lane$  $11$  $11$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Tx Train Complete Flag.$
$$local_train_comp_lane$  $10$  $10$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Train Complete Flag.$
$$remote_ctrl_field_ready_lane$  $9$  $9$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Remote Control Field Ready.$
$$local_status_field_reset_lane$  $8$  $8$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status Field Reset$
$$local_status_field_pat_lane[1:0]$  $7$  $6$  $R03F1Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status Field Pattern$
$$local_status_field_lane[5:0]$  $5$  $0$  $R03F1Ch$  $TX Training Interface Register 3$  $RW$  $0h$  $Local Status Field$
$$remote_fm_reg_en_lane$  $31$  $31$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $Remote Signal From Register Enable.$
$$ND$  $30$  $30$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$local_ctrl_field_ready_high_lane$  $25$  $25$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $Local_ctrl_field_ready Signal Always Asserted.$
$$remote_train_comp_lane$  $24$  $24$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $Remote Train Complete$
$$remote_tx_init_lane$  $23$  $23$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $1h$  $Remote TX Initialization$
$$tx_train_comp_wait_frame_lane[6:0]$  $22$  $16$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $3h$  $Wait Time For PIN_TX_TRAIN_COMPLETE$
$$ND$  $15$  $15$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R03F20h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$frame_det_timeout_lane$  $9$  $9$  $R03F20h$  $TX Training Interface Register 3$  $R$  $Vh$  $Frame Detect Timeout Flag$
$$REMOTE_TRAIN_COMP_RD_LANE$  $8$  $8$  $R03F20h$  $TX Training Interface Register 3$  $R$  $Vh$  $Remote PHY Train Complete Status$
$$LOCAL_TRAIN_COMP_RD_LANE$  $7$  $7$  $R03F20h$  $TX Training Interface Register 3$  $R$  $Vh$  $Local PHY Train Complete Status$
$$TX_TRAIN_COMPLETE_LANE$  $6$  $6$  $R03F20h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Training Complete Status$
$$TX_TRAIN_FAILED_LANE$  $5$  $5$  $R03F20h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Training Failed Status$
$$RX_TRAIN_COMPLETE_LANE$  $4$  $4$  $R03F20h$  $TX Training Interface Register 3$  $R$  $Vh$  $RX Training Complete Status$
$$RX_TRAIN_FAILED_LANE$  $3$  $3$  $R03F20h$  $TX Training Interface Register 3$  $R$  $Vh$  $RX Training Falied Status$
$$TX_TRAIN_ERROR_LANE[1:0]$  $2$  $1$  $R03F20h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Train Error Information$
$$TRX_TRAIN_TIMEOUT_LANE$  $0$  $0$  $R03F20h$  $TX Training Pattern Register 0$  $R$  $Vh$  $TX/RX Training Timeout Flag$
$$tx_train_pat_coding_sel_lane[1:0]$  $31$  $30$  $R03F24h$  $TX Training Pattern Register 0$  $RW$  $1h$  $Tx Train Pattern Coding Selection$
$$tx_train_pat_coding_sel_rx_lane[1:0]$  $29$  $28$  $R03F24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Tx Train Pattern Coding Selection In Rx$
$$tx_train_pat_coding_sel_force_lane$  $27$  $27$  $R03F24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Force Tx Train Pattern Coding Selection$
$$TX_TRAIN_PAT_EN_LANE$  $26$  $26$  $R03F24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Tx Train Pattern Enable.$
$$ND$  $25$  $19$  $R03F24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $$
$$TX_TRAIN_PAT_TWO_ZERO_LANE$  $18$  $18$  $R03F24h$  $TX Training Pattern Register 0$  $RW$  $1h$  $Enable To Set Last Two Bits Of TX Training Pattern To 0$
$$tx_train_pat_mode_lane$  $17$  $17$  $R03F24h$  $TX Training Pattern Register 0$  $RW$  $1h$  $TX Training Pattern Mode$
$$TX_TRAIN_PAT_TOGGLE_LANE$  $16$  $16$  $R03F24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Toggle TX Training Pattern In Each Training Frame$
$$ND$  $15$  $12$  $R03F24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $$
$$ETHERNET_MODE_LANE[1:0]$  $11$  $10$  $R03F24h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Ethernet Mode Enable$
$$TRAIN_PAT_NUM_LANE[9:0]$  $9$  $0$  $R03F24h$  $TX Training Driver Register 0$  $RW$  $42h$  $Training Patten Number Including Frame Marker.$
$$TX_POWER_PROTECT_EN_LANE$  $31$  $31$  $R03F28h$  $TX Training Driver Register 0$  $RW$  $1h$  $Tx Power Protection Enable$
$$TX_POWER_MAX_LANE[6:0]$  $30$  $24$  $R03F28h$  $TX Training Driver Register 0$  $RW$  $3fh$  $Tx Maximum Power$
$$tx_amp_clamp_en_lane$  $23$  $23$  $R03F28h$  $TX Training Driver Register 0$  $RW$  $0h$  $Tx Main-cursor Emphasis Clamp Enable$
$$tx_p2p_vmax_lane[6:0]$  $22$  $16$  $R03F28h$  $TX Training Driver Register 0$  $RW$  $3fh$  $Tx Peak To Peak Maximum Voltage$
$$dual_arg_protect_en_lane$  $15$  $15$  $R03F28h$  $TX Training Driver Register 0$  $RW$  $1h$  $Dual Argument Protection Enable$
$$TX_AMP_MIN_LANE[6:0]$  $14$  $8$  $R03F28h$  $TX Training Driver Register 0$  $RW$  $25h$  $TX Amplitude Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R03F28h$  $TX Training Driver Register 0$  $RW$  $0h$  $$
$$TX_AMP_MAX_LANE[6:0]$  $6$  $0$  $R03F28h$  $TX Training Driver Register 1$  $RW$  $3fh$  $TX Amplitude Maximum Index Used For TX Training$
$$ND$  $31$  $31$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH1_MIN_LANE[4:0]$  $28$  $24$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Emphasis 1 Minimum Index Used For TX Training$
$$ND$  $23$  $23$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH1_MAX_LANE[4:0]$  $20$  $16$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0fh$  $TX Emphasis 1 Maximum Index Used For TX Training$
$$ND$  $15$  $15$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH0_MIN_LANE[4:0]$  $12$  $8$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Emphasis 0 Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R03F2Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH0_MAX_LANE[4:0]$  $4$  $0$  $R03F2Ch$  $TX Training Driver Register 2$  $RW$  $0fh$  $TX Emphasis 0 Maximum Index Used For TX Training$
$$ND$  $31$  $23$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_VMA_PROTECT_EN_LANE$  $21$  $21$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $1h$  $TX Voltage Modulation Amplitude Protection Enable$
$$TX_VMA_MIN_LANE[4:0]$  $20$  $16$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $6h$  $TX Minimum Voltage Modulation Amplitude$
$$ND$  $15$  $15$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_EMPH2_MIN_LANE[4:0]$  $12$  $8$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $0h$  $TX Emphasis 2 Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R03F30h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_EMPH2_MAX_LANE[4:0]$  $4$  $0$  $R03F30h$  $TX Training Driver Register 3$  $RW$  $06h$  $TX Emphasis 2 Maximum Index Used For TX Training$
$$ND$  $31$  $24$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $$
$$tx_emph2_index_valid_lane$  $23$  $23$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Index Valid$
$$tx_emph2_index_force_lane$  $22$  $22$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Index Force$
$$tx_emph1_index_valid_lane$  $21$  $21$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Post-cursor Emphasis Index Valid$
$$tx_emph1_index_force_lane$  $20$  $20$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Post-cursor Emphasis Index Force$
$$tx_emph0_index_valid_lane$  $19$  $19$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Index Valid$
$$tx_emph0_index_force_lane$  $18$  $18$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Index Force$
$$tx_amp_index_valid_lane$  $17$  $17$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Main-cursor Emphasis Index Valid$
$$tx_amp_index_force_lane$  $16$  $16$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Main-cursor Emphasis Index Force$
$$ND$  $15$  $15$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $$
$$tx_amp_offset_lane[6:0]$  $14$  $8$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $TX Amplitude Offset For PCIE GEN3$
$$LOCAL_TX_PRESET_INDEX_LANE[3:0]$  $7$  $4$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $2h$  $Local TX Coefficient Preset Index $
$$tx_coe_fm_tx_train_dis_lane$  $3$  $3$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $0h$  $Disable Tx Coefficient From Tx Training$
$$TX_COE_FM_PIN_PCIE3_EN_LANE$  $2$  $2$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $1h$  $Tx Coefficient From Pin Enable For PCIE3 Mode.$
$$local_tx_preset_en_lane$  $1$  $1$  $R03F34h$  $TX Training Driver Register 3$  $RW$  $1h$  $Enable Local TX Coefficient Preset In The Beginning Of TX Training$
$$tx_train_coe_update_en_lane$  $0$  $0$  $R03F34h$  $TX Training Driver Register 4$  $RW$  $0h$  $Tx Training Coefficients Update Enable.$
$$ND$  $31$  $31$  $R03F38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R03F38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH2_LANE[4:0]$  $28$  $24$  $R03F38h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Pre 2 Emphasis During TX Training$
$$ND$  $23$  $23$  $R03F38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R03F38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R03F38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH1_LANE[4:0]$  $20$  $16$  $R03F38h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Post Emphasis During TX Training$
$$ND$  $15$  $15$  $R03F38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R03F38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH0_LANE[4:0]$  $12$  $8$  $R03F38h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Pre Emphasis During TX Training$
$$ND$  $7$  $7$  $R03F38h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_AMP_LANE[6:0]$  $6$  $0$  $R03F38h$  $TX Training Default 1$  $R$  $Vh$  $TX Amplitude During TX Training$
$$ND$  $31$  $23$  $R03F3Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT3_LANE[6:0]$  $22$  $16$  $R03F3Ch$  $TX Training Default 1$  $RW$  $2fh$  $TX Main Cursor$
$$ND$  $15$  $15$  $R03F3Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT2_LANE[6:0]$  $14$  $8$  $R03F3Ch$  $TX Training Default 1$  $RW$  $2fh$  $TX Main Cursor$
$$ND$  $7$  $7$  $R03F3Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT1_LANE[6:0]$  $6$  $0$  $R03F3Ch$  $TX Training Default 2$  $RW$  $3fh$  $TX Main Cursor$
$$ND$  $31$  $21$  $R03F40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT3_LANE[4:0]$  $20$  $16$  $R03F40h$  $TX Training Default 2$  $RW$  $0Fh$  $TX Pre Cursor$
$$ND$  $15$  $15$  $R03F40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R03F40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT2_LANE[4:0]$  $12$  $8$  $R03F40h$  $TX Training Default 2$  $RW$  $09h$  $TX Pre Cursor$
$$ND$  $7$  $7$  $R03F40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03F40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R03F40h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT1_LANE[4:0]$  $4$  $0$  $R03F40h$  $TX Training Default 3$  $RW$  $0h$  $TX Pre Cursor$
$$ND$  $31$  $21$  $R03F44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT3_LANE[4:0]$  $20$  $16$  $R03F44h$  $TX Training Default 3$  $RW$  $0h$  $TX Post Cursor$
$$ND$  $15$  $15$  $R03F44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R03F44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT2_LANE[4:0]$  $12$  $8$  $R03F44h$  $TX Training Default 3$  $RW$  $06h$  $TX Post Cursor$
$$ND$  $7$  $7$  $R03F44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03F44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R03F44h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT1_LANE[4:0]$  $4$  $0$  $R03F44h$  $TX Training Default 4$  $RW$  $0h$  $TX Post Cursor$
$$ND$  $31$  $21$  $R03F48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT3_LANE[4:0]$  $20$  $16$  $R03F48h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $15$  $15$  $R03F48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R03F48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT2_LANE[4:0]$  $12$  $8$  $R03F48h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $7$  $7$  $R03F48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03F48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R03F48h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT1_LANE[4:0]$  $4$  $0$  $R03F48h$  $PRBS Train Control$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $31$  $16$  $R03F4Ch$  $PRBS Train Control$  $RW$  $0h$  $$
$$train_prbs_data_window_offset_end_lane[3:0]$  $15$  $12$  $R03F4Ch$  $PRBS Train Control$  $RW$  $7h$  $PRBS Train Data Window Offset End$
$$train_prbs_data_window_offset_start_lane[3:0]$  $11$  $8$  $R03F4Ch$  $PRBS Train Control$  $RW$  $7h$  $PRBS Train Data Window Offset Start$
$$ND$  $7$  $4$  $R03F4Ch$  $PRBS Train Control$  $RW$  $0h$  $$
$$TRAIN_PRBS_CHECK_EN_LANE$  $3$  $3$  $R03F4Ch$  $PRBS Train Control$  $RW$  $0h$  $PRBS Train Check Data Enable$
$$ND$  $2$  $0$  $R03F4Ch$  $TRX Training Result0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $$
$$int_local_ctrl_g_lane[1:0]$  $30$  $29$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Coefficient Control For PAM4$
$$int_local_ctrl_sel_lane[2:0]$  $28$  $26$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Coefficient Selection For PAM4$
$$int_local_ctrl_pat_lane[1:0]$  $25$  $24$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Pattern Selection For PAM4$
$$int_local_ctrl_reset_lane$  $23$  $23$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Reset$
$$int_local_ctrl_gn1_lane[1:0]$  $22$  $21$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl GN1 Value$
$$int_local_ctrl_g1_lane[1:0]$  $20$  $19$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl G1 Value$
$$int_local_ctrl_g0_lane[1:0]$  $18$  $17$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl G0 Value$
$$int_local_ctrl_req_lane$  $16$  $16$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Request$
$$ND$  $15$  $8$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $$
$$int_tx_preset_index_lane[3:0]$  $7$  $4$  $R03F54h$  $TRX Training Result0$  $RW$  $2h$  $Internal Remote TX Coefficient Preset Index $
$$int_tx_train_complete_lane$  $3$  $3$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal TX Training Complete Status$
$$int_tx_train_failed_lane$  $2$  $2$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal TX Training Failed Status$
$$int_rx_train_complete_lane$  $1$  $1$  $R03F54h$  $TRX Training Result0$  $RW$  $0h$  $Internal RX Training Complete Status$
$$int_rx_train_failed_lane$  $0$  $0$  $R03F54h$  $TRX Training Result1$  $RW$  $0h$  $Internal RX Training Falied Status$
$$ND$  $31$  $16$  $R03F58h$  $TRX Training Result1$  $RW$  $0h$  $$
$$int_remote_status_g_lane[2:0]$  $15$  $13$  $R03F58h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Coefficient Control For PAM4$
$$int_remote_status_sel_lane[2:0]$  $12$  $10$  $R03F58h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Coefficient Selection For PAM4$
$$int_remote_status_pat_lane[1:0]$  $9$  $8$  $R03F58h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Pattern Selection For PAM4$
$$int_remote_status_reset_lane$  $7$  $7$  $R03F58h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Reset Updated For PAM4$
$$int_remote_status_gn1_lane[1:0]$  $6$  $5$  $R03F58h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status GN1 Value$
$$int_remote_status_g1_lane[1:0]$  $4$  $3$  $R03F58h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status G1 Value$
$$int_remote_status_g0_lane[1:0]$  $2$  $1$  $R03F58h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status G0 Value$
$$int_remote_status_ack_lane$  $0$  $0$  $R03F58h$  $Clock Enable And Reset$  $R$  $Vh$  $Internal Remote Status Acknowledge$
$$ND$  $31$  $9$  $R03F5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $$
$$rst_dme_dec_clk_lane$  $8$  $8$  $R03F5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For Differential Manchester Decoding Clock$
$$dme_dec_clk_on_lane$  $7$  $7$  $R03F5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On Differential Manchester Decoding Clock$
$$dme_dec_clk_en_lane$  $6$  $6$  $R03F5Ch$  $Clock Enable And Reset$  $RW$  $1h$  $Internal Logic Enable for  Differential Manchester Decoding Clock$
$$rst_dme_enc_clk_lane$  $5$  $5$  $R03F5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For Differential Manchester Encoding Clock$
$$dme_enc_clk_on_lane$  $4$  $4$  $R03F5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On Differential Manchester Encoding Clock$
$$dme_enc_clk_en_lane$  $3$  $3$  $R03F5Ch$  $Clock Enable And Reset$  $RW$  $1h$  $Internal Logic Enable for  Differential Manchester Encoding Clock $
$$rst_tx_train_if_clk_lane$  $2$  $2$  $R03F5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For TX Training Interface Clock$
$$tx_train_if_clk_on_lane$  $1$  $1$  $R03F5Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On TX Training Interface Clock$
$$tx_train_if_clk_en_lane$  $0$  $0$  $R03F5Ch$  $Interrupt 0$  $RW$  $1h$  $Internal Logic Enable for TX Training Interface Clock Enable$
$$ND$  $31$  $31$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $$
$$local_ctrl_field_ready_isr_lane$  $27$  $27$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Local Ctrl Field Ready Interrupt$
$$pin_papta_train_disable_isr_lane$  $26$  $26$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $PAPTA train disable interrupt.$
$$pin_papta_train_enable_isr_lane$  $25$  $25$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $PAPTA train Enable interrupt.$
$$rx_train_disable_isr_lane$  $24$  $24$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Disable Interrupt.$
$$tx_train_disable_isr_lane$  $23$  $23$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Disable Interrupt.$
$$remote_status_field_valid_mux_isr_lane$  $22$  $22$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt.$
$$remote_ctrl_field_valid_mux_isr_lane$  $21$  $21$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt. $
$$trx_train_stop_isr_lane$  $20$  $20$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $TRx Train Stop Interrupt.$
$$rx_train_enable_isr_lane$  $19$  $19$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Enable Interrupt.$
$$tx_train_enable_isr_lane$  $18$  $18$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Enable Interrupt.$
$$RX_TRAIN_COMPLETE_ISR_LANE$  $17$  $17$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Complete Interrupt. $
$$TX_TRAIN_COMPLETE_ISR_LANE$  $16$  $16$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Complete Interrupt.$
$$LOCAL_FIELD_DONE_ISR_LANE$  $15$  $15$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Local Field Done Interrupt$
$$LOCAL_CTRL_VALID_ISR_LANE$  $14$  $14$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Local Control Field Valid Interrupt.$
$$LOCAL_STATUS_VALID_ISR_LANE$  $13$  $13$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Local Status Field Valid Interrupt.$
$$LOCAL_ERROR_VALID_ISR_LANE$  $12$  $12$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Local Error Response Field Valid Interrupt.$
$$LOCAL_TRAIN_COMP_ISR_LANE$  $11$  $11$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt.$
$$LOCAL_TX_INIT_ISR_LANE$  $10$  $10$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Initialization Done Interrupt.$
$$REMOTE_TRAIN_COMP_ISR_LANE$  $9$  $9$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt. $
$$REMOTE_TX_INIT_ISR_LANE$  $8$  $8$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt.$
$$REMOTE_ERROR_VALID_ISR_LANE$  $7$  $7$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt. $
$$REMOTE_STATUS_VALID_ISR_LANE$  $6$  $6$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt.$
$$REMOTE_CTRL_VALID_ISR_LANE$  $5$  $5$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt. $
$$REMOTE_BALANCE_ERR_ISR_LANE$  $4$  $4$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Remote Ttiu Balance Bit Error Interrupt. $
$$DME_DEC_ERROR_ISR_LANE$  $3$  $3$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Dme Decoder Error Interrupt. $
$$FRAME_DET_TIMEOUT_ISR_LANE$  $2$  $2$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Frame Detection Timeout Interrupt.$
$$TRX_TRAIN_TIMEOUT_ISR_LANE$  $1$  $1$  $R03F60h$  $Interrupt 0$  $RW$  $0h$  $Tx/Rx Training Timeout Interrupt.$
$$STATUS_DET_TIMEOUT_ISR_LANE$  $0$  $0$  $R03F60h$  $Interrupt 1$  $RW$  $0h$  $Status Detection Timeout Interrupt.$
$$ND$  $31$  $31$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $$
$$local_ctrl_field_ready_mask_lane$  $27$  $27$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Local Ctrl Field Ready Interrupt Mask$
$$pin_papta_train_disable_mask_lane$  $26$  $26$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $PAPTA train disable Interrupt Mask$
$$pin_papta_train_enable_mask_lane$  $25$  $25$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $PAPTA train Enable interrupt Mask$
$$rx_train_disable_mask_lane$  $24$  $24$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Rx Train Disable Interrupt Mask.$
$$tx_train_disable_mask_lane$  $23$  $23$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Tx Train Disable Interrupt Mask.$
$$remote_status_field_valid_mux_mask_lane$  $22$  $22$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Remote Status Field Valid Interrupt Mask.$
$$remote_ctrl_field_valid_mux_mask_lane$  $21$  $21$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Remote Control Field Valid Interrupt Mask.$
$$trx_train_stop_mask_lane$  $20$  $20$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $TRx Train Stop Interrupt Mask.$
$$rx_train_enable_mask_lane$  $19$  $19$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Rx Train Enable Interrupt Mask.$
$$tx_train_enable_mask_lane$  $18$  $18$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Tx Train Enable Interrupt Mask.$
$$RX_TRAIN_COMPLETE_MASK_LANE$  $17$  $17$  $R03F64h$  $Interrupt 1$  $RW$  $1h$  $Rx Train Complete Interrupt Mask$
$$TX_TRAIN_COMPLETE_MASK_LANE$  $16$  $16$  $R03F64h$  $Interrupt 1$  $RW$  $1h$  $Tx Train Complete Interrupt Mask$
$$LOCAL_FIELD_DONE_MASK_LANE$  $15$  $15$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Local Field Done Interrupt Mask.$
$$LOCAL_CTRL_VALID_MASK_LANE$  $14$  $14$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Local Control Field Valid Interrupt Mask.$
$$LOCAL_STATUS_VALID_MASK_LANE$  $13$  $13$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Local Status Field Valid Interrupt Mask$
$$LOCAL_ERROR_VALID_MASK_LANE$  $12$  $12$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Local Error Response Field Valid Interrupt Mask.$
$$LOCAL_TRAIN_COMP_MASK_LANE$  $11$  $11$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt Mask$
$$LOCAL_TX_INIT_MASK_LANE$  $10$  $10$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Local Phy Tx Train Initializating Done Interrupt Mask$
$$REMOTE_TRAIN_COMP_MASK_LANE$  $9$  $9$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt Mask$
$$REMOTE_TX_INIT_MASK_LANE$  $8$  $8$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt Mask$
$$REMOTE_ERROR_VALID_MASK_LANE$  $7$  $7$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt Mask.$
$$REMOTE_STATUS_VALID_MASK_LANE$  $6$  $6$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Remote Status Field Valid Interrupt Mask.$
$$REMOTE_CTRL_VALID_MASK_LANE$  $5$  $5$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Remote Control Field Valid Interrupt Mask.$
$$REMOTE_BALANCE_ERR_MASK_LANE$  $4$  $4$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Remote TTIU Balance Bit Error Interrupt Mask.$
$$DME_DEC_ERROR_MASK_LANE$  $3$  $3$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Dme Decoder Error Interrupt Mask.$
$$FRAME_DET_TIMEOUT_MASK_LANE$  $2$  $2$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Frame Detection Timeout Interrupt Mask.$
$$TRX_TRAIN_TIMEOUT_MASK_LANE$  $1$  $1$  $R03F64h$  $Interrupt 1$  $RW$  $0h$  $Trx Training Timeout Interrupt Mask.$
$$STATUS_DET_TIMEOUT_MASK_LANE$  $0$  $0$  $R03F64h$  $Interrupt 0$  $RW$  $0h$  $Status Detection Timeout Interrupt Mask. $
$$ND$  $31$  $31$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $$
$$local_ctrl_field_ready_isr_clear_lane$  $27$  $27$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Local Ctrl Field Ready Interrupt Clear$
$$pin_papta_train_disable_isr_clear_lane$  $26$  $26$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $PAPTA train disable Interrupt Clear$
$$pin_papta_train_enable_isr_clear_lane$  $25$  $25$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $PAPTA train Enable interrupt Clear$
$$rx_train_disable_isr_clear_lane$  $24$  $24$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Disable Interrupt Clear$
$$tx_train_disable_isr_clear_lane$  $23$  $23$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Disable Interrupt Clear$
$$remote_status_field_valid_mux_isr_clear_lane$  $22$  $22$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt Clear$
$$remote_ctrl_field_valid_mux_isr_clear_lane$  $21$  $21$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt Clear$
$$trx_train_stop_isr_clear_lane$  $20$  $20$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $TRx Train Stop Interrupt Clear$
$$rx_train_enable_isr_clear_lane$  $19$  $19$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Enable Interrupt Clear$
$$tx_train_enable_isr_clear_lane$  $18$  $18$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Enable Interrupt Clear$
$$RX_TRAIN_COMPLETE_ISR_CLEAR_LANE$  $17$  $17$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Complete Interrupt Clear$
$$TX_TRAIN_COMPLETE_ISR_CLEAR_LANE$  $16$  $16$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Complete Interrupt Clear$
$$LOCAL_FIELD_DONE_ISR_CLEAR_LANE$  $15$  $15$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Local Field Done Interrupt Clear$
$$LOCAL_CTRL_VALID_ISR_CLEAR_LANE$  $14$  $14$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Local Control Field Valid Interrupt Clear$
$$LOCAL_STATUS_VALID_ISR_CLEAR_LANE$  $13$  $13$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Local Status Field Valid Interrupt Clear$
$$LOCAL_ERROR_VALID_ISR_CLEAR_LANE$  $12$  $12$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Local Error Response Field Valid Interrupt Clear$
$$LOCAL_TRAIN_COMP_ISR_CLEAR_LANE$  $11$  $11$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt Clear$
$$LOCAL_TX_INIT_ISR_CLEAR_LANE$  $10$  $10$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Initialization Done Interrupt Clear$
$$REMOTE_TRAIN_COMP_ISR_CLEAR_LANE$  $9$  $9$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt Clear$
$$REMOTE_TX_INIT_ISR_CLEAR_LANE$  $8$  $8$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt Clear$
$$REMOTE_ERROR_VALID_ISR_CLEAR_LANE$  $7$  $7$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt Clear$
$$REMOTE_STATUS_VALID_ISR_CLEAR_LANE$  $6$  $6$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt Clear$
$$REMOTE_CTRL_VALID_ISR_CLEAR_LANE$  $5$  $5$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt Clear$
$$REMOTE_BALANCE_ERR_ISR_CLEAR_LANE$  $4$  $4$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Remote Ttiu Balance Bit Error Interrupt Clear$
$$DME_DEC_ERROR_ISR_CLEAR_LANE$  $3$  $3$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Dme Decoder Error Interrupt Clear$
$$FRAME_DET_TIMEOUT_ISR_CLEAR_LANE$  $2$  $2$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Frame Detection Timeout Interrupt Clear$
$$TRX_TRAIN_TIMEOUT_ISR_CLEAR_LANE$  $1$  $1$  $R03F68h$  $Interrupt 0$  $RW$  $0h$  $Tx/Rx Training Timeout Interrupt Clear$
$$STATUS_DET_TIMEOUT_ISR_CLEAR_LANE$  $0$  $0$  $R03F68h$  $Tx Emphasis Control0$  $RW$  $0h$  $Status Detection Timeout Interrupt Clear$
$$ND$  $31$  $31$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$tx_em_pre2_ctrl_lane[4:0]$  $28$  $24$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Control$
$$ND$  $23$  $22$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$tx_em_pre2_ctrl_force_lane$  $21$  $21$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Control Force$
$$tx_em_post_ctrl_lane[4:0]$  $20$  $16$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Post-cursor Emphasis Control$
$$tx_em_post_ctrl_force_lane$  $15$  $15$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Post-cursor Emphasis Control Force$
$$ND$  $14$  $14$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$tx_em_main_ctrl_force_lane$  $13$  $13$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Main-cursor Emphasis Control Force$
$$tx_em_pre_ctrl_lane[4:0]$  $12$  $8$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Control$
$$tx_em_pre_ctrl_force_lane$  $7$  $7$  $R03F6Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Control Force$
$$tx_em_main_ctrl_lane[6:0]$  $6$  $0$  $R03F6Ch$  $Tx Emphasis Control1$  $RW$  $3fh$  $Tx Main-cursor Emphasis Control$
$$ND$  $31$  $31$  $R03F70h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F70h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$tx_fir_c_ctrl3_lane[5:0]$  $29$  $24$  $R03F70h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Control 3$
$$tx_fir_sel_lane[1:0]$  $23$  $22$  $R03F70h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Select$
$$tx_fir_c_ctrl2_lane[5:0]$  $21$  $16$  $R03F70h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Control 2$
$$tx_fir_c_ctrl1_lane[5:0]$  $15$  $10$  $R03F70h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Control 1$
$$ND$  $9$  $9$  $R03F70h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$tx_fir_update_lane$  $8$  $8$  $R03F70h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Update$
$$tx_fir_update_force_lane$  $7$  $7$  $R03F70h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Update Force$
$$tx_fir_tap_pol_lane[5:0]$  $6$  $1$  $R03F70h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Polarity Control$
$$tx_fir_tap_pol_force_lane$  $0$  $0$  $R03F70h$  $Tx Emphasis Control2$  $RW$  $0h$  $Tx FIR Tap Polarity Control Force$
$$ND$  $31$  $31$  $R03F74h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F74h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c0_lane[5:0]$  $29$  $24$  $R03F74h$  $Tx Emphasis Control2$  $R$  $Vh$  $Tx FIR Tap 0 Readout$
$$ND$  $23$  $23$  $R03F74h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R03F74h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c1_lane[5:0]$  $21$  $16$  $R03F74h$  $Tx Emphasis Control2$  $R$  $Vh$  $Tx FIR Tap 1 Readout$
$$ND$  $15$  $15$  $R03F74h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F74h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c2_lane[5:0]$  $13$  $8$  $R03F74h$  $Tx Emphasis Control2$  $R$  $Vh$  $Tx FIR Tap 2 Readout$
$$ND$  $7$  $7$  $R03F74h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03F74h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c3_lane[5:0]$  $5$  $0$  $R03F74h$  $Tx Emphasis Control3$  $R$  $Vh$  $Tx FIR Tap 3 Readout$
$$ND$  $31$  $31$  $R03F78h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R03F78h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$to_ana_tx_fir_c4_lane[5:0]$  $29$  $24$  $R03F78h$  $Tx Emphasis Control3$  $R$  $Vh$  $Tx FIR Tap 4 Readout$
$$ND$  $23$  $23$  $R03F78h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R03F78h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$to_ana_tx_fir_c5_lane[5:0]$  $21$  $16$  $R03F78h$  $Tx Emphasis Control3$  $R$  $Vh$  $Tx FIR Tap 5 Readout$
$$ND$  $15$  $15$  $R03F78h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R03F78h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$to_ana_tx_fir_tap_pol_lane[5:0]$  $13$  $8$  $R03F78h$  $Tx Emphasis Control3$  $R$  $Vh$  $Tx FIR Tap Polarity Readout$
$$tx_fir_tap_p_force_lane$  $7$  $7$  $R03F78h$  $Tx Emphasis Control3$  $RW$  $0h$  $Register to force the value of virtual coefficient CP in FIR Calculation from FW register.$
$$tx_fir_tap_p_lane[5:0]$  $6$  $1$  $R03F78h$  $Tx Emphasis Control3$  $RW$  $0h$  $Value of virtual coefficient CP controlled by FW register.$
$$to_ana_tx_fir_update_lane$  $0$  $0$  $R03F78h$  $Tx _training_pattern_reg1$  $R$  $Vh$  $Tx FIR Tap Update Readout$
$$ND$  $31$  $26$  $R03F7Ch$  $Tx _training_pattern_reg1$  $RW$  $0h$  $$
$$TRAIN_PAT_NUM_RX_LANE[9:0]$  $25$  $16$  $R03F7Ch$  $Tx _training_pattern_reg1$  $RW$  $42h$  $Training Patten Number Including Frame Marker In RX$
$$ND$  $15$  $10$  $R03F7Ch$  $Tx _training_pattern_reg1$  $RW$  $0h$  $$
$$TX_TRAIN_PAT_NUM_LANE[9:0]$  $9$  $0$  $R03F7Ch$  $TX Training Control Register 0$  $RW$  $42h$  $Training Patten Number on TX side  Including Frame Marker.$
$$ND$  $31$  $18$  $R03F80h$  $TX Training Control Register 0$  $RW$  $0h$  $$
$$ctrl_field_start_adjust_lane[1:0]$  $17$  $16$  $R03F80h$  $TX Training Control Register 0$  $RW$  $00$  $Control Field Start Adjust$
$$ND$  $15$  $15$  $R03F80h$  $TX Training Control Register 0$  $RW$  $0h$  $$
$$force_tx_train_pat_tx_en_lane$  $14$  $14$  $R03F80h$  $TX Training Control Register 0$  $RW$  $0h$  $Force Tx Training Pat Enable on Tx side$
$$auto_force_dis_tx_lane$  $13$  $13$  $R03F80h$  $TX Training Control Register 0$  $RW$  $1h$  $Disable HW to generate force_pll_ready and force_sel_bits $
$$auto_force_dis_rx_lane$  $12$  $12$  $R03F80h$  $TX Training Control Register 0$  $RW$  $1h$  $Disable HW to generate force_pll_ready and force_sel_bits $
$$force_clk_ready_lane$  $11$  $11$  $R03F80h$  $TX Training Control Register 0$  $RW$  $0h$  $Force Clk_8bit_ready and Clk_10bit_ready $
$$PCIE_MODE_LANE$  $10$  $10$  $R03F80h$  $TX Training Control Register 0$  $RW$  $0h$  $Pice mode is enable during tx training $
$$strx_train_coe_valid_dly_lane[1:0]$  $9$  $8$  $R03F80h$  $TX Training Control Register 0$  $RW$  $00$  $delay  strx_train_coe_valid$
$$force_control_rx_en_lane$  $7$  $7$  $R03F80h$  $TX Training Control Register 0$  $RW$  $1h$  $Force Control Enable bit on RX side$
$$force_tx_train_pat_rx_en_lane$  $6$  $6$  $R03F80h$  $TX Training Control Register 0$  $RW$  $0h$  $force Tx Training Pat Enable on Rx side$
$$force_sel_bits_rx_lane$  $5$  $5$  $R03F80h$  $TX Training Control Register 0$  $RW$  $0h$  $Force sel bit  on Rx side$
$$force_pll_ready_rx_lane$  $4$  $4$  $R03F80h$  $TX Training Control Register 0$  $RW$  $0h$  $Force PLL READY on Rx side$
$$extend_trx_train_clk_rx_en_lane$  $3$  $3$  $R03F80h$  $TX Training Control Register 0$  $RW$  $0h$  $Extend TRx Train Clock Enable on Rx side$
$$force_control_tx_en_lane$  $2$  $2$  $R03F80h$  $TX Training Control Register 0$  $RW$  $1h$  $Force Control Enable bit on TX side.$
$$force_sel_bits_tx_lane$  $1$  $1$  $R03F80h$  $TX Training Control Register 0$  $RW$  $0h$  $Force sel bit  on Tx side$
$$force_pll_ready_tx_lane$  $0$  $0$  $R03F80h$  $TX Training Control Register 1$  $RW$  $0h$  $Force PLL  READY on Tx side$
$$ND$  $31$  $11$  $R03F84h$  $TX Training Control Register 1$  $RW$  $0h$  $$
$$remote_valid_interrupt_ctrl_lane$  $10$  $10$  $R03F84h$  $TX Training Control Register 1$  $RW$  $0h$  $ remote valid interrupt control $
$$control_32g_lane$  $9$  $9$  $R03F84h$  $TX Training Control Register 1$  $RW$  $0h$  $extra control on 32G PHY$
$$pin_tx_train_enable_sel_lane$  $8$  $8$  $R03F84h$  $TX Training Control Register 1$  $RW$  $0h$  $ tx_train_enable selection bit.$
$$tx_coe_fm_pipe_lane$  $7$  $7$  $R03F84h$  $TX Training Control Register 1$  $RW$  $0h$  $reset for  tx_coe_fm_pipe $
$$err_rsp_rpt_en_lane$  $6$  $6$  $R03F84h$  $TX Training Control Register 1$  $RW$  $1h$  $ err_rsp_rpt_en$
$$train_pin_fm_reg_en_lane$  $5$  $5$  $R03F84h$  $TX Training Control Register 1$  $RW$  $0h$  $ train_pin_fm_reg_enable$
$$train_err_fm_reg_en_lane$  $4$  $4$  $R03F84h$  $TX Training Control Register 1$  $RW$  $0h$  $ train_err_fm_reg_enable$
$$remote_comp_fm_reg_en_lane$  $3$  $3$  $R03F84h$  $TX Training Control Register 1$  $RW$  $0h$  $ remote_comp_fm_reg_enable$
$$remote_init_fm_reg_en_lane$  $2$  $2$  $R03F84h$  $TX Training Control Register 1$  $RW$  $0h$  $ remote_init_fm_reg_enable$
$$train_rdy_fm_reg_en_lane$  $1$  $1$  $R03F84h$  $TX Training Control Register 1$  $RW$  $0h$  $ train_rdy_fm_reg_enable$
$$remote_valid_lane$  $0$  $0$  $R03F84h$  $TX Training Control Register 2$  $RW$  $0h$  $ remote_valid_enable$
$$ND$  $31$  $15$  $R03F88h$  $TX Training Control Register 2$  $RW$  $0h$  $$
$$train_end_rd_lane$  $14$  $14$  $R03F88h$  $TX Training Control Register 2$  $R$  $Vh$  $TX Training End$
$$clock_sel_not_in_training_rd_lane$  $13$  $13$  $R03F88h$  $TX Training Control Register 2$  $R$  $Vh$  $Clock used for normal data transfer$
$$clock_sel_in_training_rd_lane$  $12$  $12$  $R03F88h$  $TX Training Control Register 2$  $R$  $Vh$  $Clock used for Training$
$$clk_10bit_ready_rd_lane$  $11$  $11$  $R03F88h$  $TX Training Control Register 2$  $R$  $Vh$  $40 bit clock is stable$
$$clk_8bit_ready_rd_lane$  $10$  $10$  $R03F88h$  $TX Training Control Register 2$  $R$  $Vh$  $32 bit clock is stable$
$$pll_ready_rx_rd_lane$  $9$  $9$  $R03F88h$  $TX Training Control Register 2$  $R$  $Vh$  $PLL Ready RX  Read$
$$tx_train_start_rd_lane$  $8$  $8$  $R03F88h$  $TX Training Control Register 2$  $R$  $Vh$  $TX Training Start Read$
$$pin_rx_preset_hint_rd_lane[3:0]$  $7$  $4$  $R03F88h$  $TX Training Control Register 2$  $R$  $Vh$  $rx preset hint rd$
$$ND$  $3$  $3$  $R03F88h$  $TX Training Control Register 2$  $RW$  $0h$  $$
$$eye_open_en_rd_lane$  $2$  $2$  $R03F88h$  $TX Training Control Register 2$  $R$  $Vh$  $eye open en rd$
$$pin_papta_train_enable_rd_lane$  $1$  $1$  $R03F88h$  $TX Training Control Register 2$  $R$  $Vh$  $Read Out PAPTA train_enable$
$$local_ctrl_field_ready_rd_lane$  $0$  $0$  $R03F88h$  $Tx Emphasis Control Register 0$  $R$  $Vh$  $local ctrl field ready$
$$ND$  $31$  $29$  $R03F8Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$tx_emph1_pipe0_lane[4:0]$  $28$  $24$  $R03F8Ch$  $Tx Emphasis Control Register 0$  $RW$  $ch$  $Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 -6dB De-emphasis$
$$ND$  $23$  $23$  $R03F8Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$tx_amp_pipe0_lane[6:0]$  $22$  $16$  $R03F8Ch$  $Tx Emphasis Control Register 0$  $RW$  $21h$  $Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 -6dB De-emphasis$
$$ND$  $15$  $15$  $R03F8Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$tx_swing_rd_lane$  $14$  $14$  $R03F8Ch$  $Tx Emphasis Control Register 0$  $R$  $Vh$  $Read Out For PIPE Ctrl Dphy_ana_tx_swing$
$$PCIE_GEN12_SEL_LANE$  $13$  $13$  $R03F8Ch$  $Tx Emphasis Control Register 0$  $RW$  $1h$  $PCIe/USB3 Gen1/2 Mode Select$
$$tx_emph1_pipe2_lane[4:0]$  $12$  $8$  $R03F8Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 No De-emphasis$
$$ND$  $7$  $7$  $R03F8Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$tx_amp_pipe2_lane[6:0]$  $6$  $0$  $R03F8Ch$  $Tx Emphasis Control Register 1$  $RW$  $2dh$  $Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 No De-emphasis$
$$ND$  $31$  $13$  $R03F90h$  $Tx Emphasis Control Register 1$  $RW$  $0h$  $$
$$tx_emph1_pipe1_lane[4:0]$  $12$  $8$  $R03F90h$  $Tx Emphasis Control Register 1$  $RW$  $8h$  $Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 -3dB De-emphasis$
$$ND$  $7$  $7$  $R03F90h$  $Tx Emphasis Control Register 1$  $RW$  $0h$  $$
$$tx_amp_pipe1_lane[6:0]$  $6$  $0$  $R03F90h$  $Tx Amplitude Control Register 0$  $RW$  $25h$  $Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 -3dB De-emphasis$
$$tx_margin_v7_lane[3:0]$  $31$  $28$  $R03F94h$  $Tx Amplitude Control Register 0$  $RW$  $1h$  $Tx Margin Voltage$
$$tx_margin_v6_lane[3:0]$  $27$  $24$  $R03F94h$  $Tx Amplitude Control Register 0$  $RW$  $2h$  $Tx Margin Voltage$
$$tx_margin_v5_lane[3:0]$  $23$  $20$  $R03F94h$  $Tx Amplitude Control Register 0$  $RW$  $3h$  $Tx Margin Voltage$
$$tx_margin_v4_lane[3:0]$  $19$  $16$  $R03F94h$  $Tx Amplitude Control Register 0$  $RW$  $0h$  $Tx Margin Voltage$
$$tx_margin_v3_lane[3:0]$  $15$  $12$  $R03F94h$  $Tx Amplitude Control Register 0$  $RW$  $5h$  $Tx Margin Voltage$
$$tx_margin_v2_lane[3:0]$  $11$  $8$  $R03F94h$  $Tx Amplitude Control Register 0$  $RW$  $6h$  $Tx Margin Voltage$
$$tx_margin_v1_lane[3:0]$  $7$  $4$  $R03F94h$  $Tx Amplitude Control Register 0$  $RW$  $7h$  $Tx Margin Voltage$
$$tx_margin_v0_lane[3:0]$  $3$  $0$  $R03F94h$  $Tx Amplitude Control Register 1$  $RW$  $4h$  $Tx Margin Voltage$
$$ND$  $31$  $6$  $R03F98h$  $Tx Amplitude Control Register 1$  $RW$  $0h$  $$
$$tx_vref_tx_sel_lane[3:0]$  $5$  $2$  $R03F98h$  $Tx Amplitude Control Register 1$  $RW$  $4h$  $Tx Margin Voltage$
$$tx_vref_txdrv_sel_fm_margin_pcie_en_lane$  $1$  $1$  $R03F98h$  $Tx Amplitude Control Register 1$  $RW$  $1h$  $Tx Driver Reference Voltage Selection From Margin Level Enable For PCIE Mode$
$$tx_vref_txdrv_sel_force_lane$  $0$  $0$  $R03F98h$  $Rx Side PLL Lane Register 0$  $RW$  $0h$  $Force Tx Drive Reference Voltage Selection$
$$pll_rs_fbc_pllcal_cnt_lane[15:0]$  $31$  $16$  $R04100h$  $Rx Side PLL Lane Register 0$  $R$  $Vh$  $Analog Rx Side Feedback Clock Count Result$
$$pll_rs_fbc_cnt_timer_lane[15:0]$  $15$  $0$  $R04100h$  $Rx Side PLL Lane Register 1$  $RW$  $4fh$  $Analog Rx Side Feedback Clock Count Timer$
$$pll_rs_reset_ana_lane$  $31$  $31$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $1h$  $Reset Rx Side PLL Analog Circuitry$
$$ana_pll_rs_ld_cal_data_lane$  $30$  $30$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Rx Side PLL Load Calibration Data$
$$ND$  $29$  $29$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$pll_rs_fbc_pllcal_cnt_ready_lane$  $27$  $27$  $R04104h$  $Rx Side PLL Lane Register 1$  $R$  $Vh$  $Rx Side Feedback Clock Count Result Ready$
$$rst_pll_rs_fbc_pllcal_clk_lane$  $26$  $26$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Reset Rx Side FBC PLL Calibration Clock$
$$pll_rs_fbc_cnt_start_lane$  $25$  $25$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Rx Side Feedback Clock Count Start$
$$ND$  $24$  $24$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ref_clk_en_rs_lane$  $23$  $23$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Force Reference Clock Rx Side Enable Lane. $
$$rst_ref_clk_rs_lane$  $22$  $22$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Reset Reference Clock Rx Side Lane$
$$ana_pll_rs_tempc_level_todig_lane[1:0]$  $21$  $20$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Rx Side PLL temp Calibration Level To Digital$
$$ana_pll_rs_tempc_level_todig_fm_reg_lane$  $19$  $19$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Rx Side PLL temp Calibration Level To Digital Control From Register Selection$
$$ana_pll_rs_tempc_level_todig_rd_req_lane$  $18$  $18$  $R04104h$  $Rx Side PLL Lane Register 1$  $RW$  $1h$  $Rx Side PLL temperature Calibration Analog Feedback Read Request$
$$ana_pll_rs_tempc_level_todig_rd_lane[1:0]$  $17$  $16$  $R04104h$  $Rx Side PLL Lane Register 1$  $R$  $Vh$  $Analog Rx Side PLL temp Calibration Level To Digital Indicator$
$$PLL_RS_INIT_FOFFS_LANE[15:0]$  $15$  $0$  $R04104h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Initial RX Frequency Offset$
$$pll_rs_lcpll_tempc_cal_en_lane$  $31$  $31$  $R04108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation Calibration Enable$
$$pll_rs_lcpll_tempc_cal_done_lane$  $30$  $30$  $R04108h$  $Rx Side PLL Lane Register 2$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation Calibration Done$
$$pll_rs_lcpll_tempc_step_lane$  $29$  $29$  $R04108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Calibration Code Step$
$$pll_rs_lcpll_todig_tempc_polarity_lane$  $28$  $28$  $R04108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation TODIG Polarity$
$$pll_rs_lcpll_tempc_dis_lane$  $27$  $27$  $R04108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Temperature Calibration External Disable$
$$pll_rs_lcpll_tempc_dac_max_min_overwrite_lane$  $26$  $26$  $R04108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Temperature Calibration Dac Max Min Value Overwrite$
$$ND$  $25$  $20$  $R04108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $$
$$pll_rs_lcpll_tempc_mux_hold_sel_min_lane[3:0]$  $19$  $16$  $R04108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation Mux_hold_sel Min Value$
$$pll_rs_lcpll_tempc_mux_hold_sel_max_lane[3:0]$  $15$  $12$  $R04108h$  $Rx Side PLL Lane Register 2$  $RW$  $ah$  $Rx Side LCPLL Temperature Compensation Mux_hold_sel Max Value$
$$pll_rs_lcpll_cal_wait_tempc_5us_lane[3:0]$  $11$  $8$  $R04108h$  $Rx Side PLL Lane Register 2$  $RW$  $5h$  $Rx Side LCPLL  Temperature Compensation 5us Timer For Analog Settle$
$$pll_rs_lcpll_cal_wait_tempc_40us_lane[3:0]$  $7$  $4$  $R04108h$  $Rx Side PLL Lane Register 2$  $RW$  $5h$  $Rx Side LCPLL  Temperature Compensation 40us Timer For Analog Settle$
$$pll_rs_lcpll_cal_wait_tempc_100us_lane[3:0]$  $3$  $0$  $R04108h$  $Rx Side PLL Lane Register 3$  $RW$  $6h$  $Rx Side LCPLL  Temperature Compensation 100us Timer For Analog Settle$
$$pll_rs_lcpll_tempc_dac_min_lane[7:0]$  $31$  $24$  $R0410Ch$  $Rx Side PLL Lane Register 3$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation DAC MIN Valve$
$$pll_rs_lcpll_tempc_dac_min_p2_lane[7:0]$  $23$  $16$  $R0410Ch$  $Rx Side PLL Lane Register 3$  $RW$  $2h$  $Rx Side LCPLL Temperature Compensation DAC MIN Valve Plus 2$
$$pll_rs_lcpll_tempc_dac_max_lane[7:0]$  $15$  $8$  $R0410Ch$  $Rx Side PLL Lane Register 3$  $RW$  $ffh$  $Rx Side LCPLL Temperature Compensation DAC MAX Valve$
$$pll_rs_lcpll_tempc_dac_max_m2_lane[7:0]$  $7$  $0$  $R0410Ch$  $Rx Side PLL Lane Register 4$  $RW$  $fdh$  $Rx Side LCPLL Temperature Compensation DAC MAX Valve Minus 2$
$$pll_rs_lcpll_tempc_mux_sel_ext_lane[3:0]$  $31$  $28$  $R04110h$  $Rx Side PLL Lane Register 4$  $RW$  $2h$  $Rx Side LCPLL Temperature Compensation  Mux_hold_sel External Value$
$$pll_rs_lcpll_tempc_mux_hold_sel_ext_lane[3:0]$  $27$  $24$  $R04110h$  $Rx Side PLL Lane Register 4$  $RW$  $2h$  $Rx Side LCPLL Temperature Compensation Mux_sel External Value$
$$pll_rs_lcpll_tempc_dac_sel_ext_lane[7:0]$  $23$  $16$  $R04110h$  $Rx Side PLL Lane Register 4$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation DAC External Valve$
$$pll_rs_lcpll_tempc_dac_valid_ext_lane$  $15$  $15$  $R04110h$  $Rx Side PLL Lane Register 4$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation DAC VALID External Value$
$$pll_rs_lcpll_tempc_ext_en_lane$  $14$  $14$  $R04110h$  $Rx Side PLL Lane Register 4$  $RW$  $1h$  $Rx Side LCPLL Temperature Compensation  External Value Enable$
$$ND$  $13$  $0$  $R04110h$  $Rx Side PLL Lane Register 5$  $RW$  $0h$  $$
$$pll_rs_lcpll_tempc_mux_sel_lane[3:0]$  $31$  $28$  $R04114h$  $Rx Side PLL Lane Register 5$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation  Mux_hold_sel  Read Value$
$$pll_rs_lcpll_tempc_mux_hold_sel_lane[3:0]$  $27$  $24$  $R04114h$  $Rx Side PLL Lane Register 5$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation Mux_sel  Read Value$
$$pll_rs_lcpll_tempc_dac_sel_lane[7:0]$  $23$  $16$  $R04114h$  $Rx Side PLL Lane Register 5$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation DAC  Read Valve$
$$pll_rs_lcpll_tempc_dac_valid_lane$  $15$  $15$  $R04114h$  $Rx Side PLL Lane Register 5$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation DAC Read VALID  Value$
$$pll_rs_lcpll_tempc_level_todig_lane[1:0]$  $14$  $13$  $R04114h$  $Rx Side PLL Lane Register 5$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation  TODIG Read Value$
$$ND$  $12$  $0$  $R04114h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$pll_rs_dtx_floop_step_size_lane[1:0]$  $31$  $30$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $DTX Frequency Loop Step Size For Rx Side PLL$
$$ND$  $29$  $29$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$PLL_RS_DTX_FOFFSET_SEL_LANE$  $28$  $28$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Frequency Offset Selection For Rx Side PLL$
$$pll_rs_foff_inv_force_lane$  $27$  $27$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Frequency Offset Invert Force For Tx PLL.$
$$pll_rs_foff_inv_lane$  $26$  $26$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Frequency Offset Invert For Tx PLL.$
$$ND$  $25$  $25$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$reset_pll_rs_dtx_lane$  $24$  $24$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $Reset RX DTX$
$$pll_rs_dtx_clk_off_lane$  $23$  $23$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $RX DTX Clock Off$
$$PLL_RS_DTX_CLAMPING_TRIGGER_LANE$  $22$  $22$  $R04118h$  $Rx Side PLL Lane Register 6$  $R$  $Vh$  $DTX Clamping Trigger$
$$PLL_RS_DTX_CLAMPING_EN_LANE$  $21$  $21$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Enable$
$$PLL_RS_DTX_CLAMPING_TRIGGER_CLEAR_LANE$  $20$  $20$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $DTX Clamping Trigger Clear$
$$PLL_RS_DTX_CLAMPING_SEL_LANE[1:0]$  $19$  $18$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Select$
$$ND$  $17$  $17$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04118h$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0411Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_rs_dtx_floop_foffset_rd_req_lane$  $27$  $27$  $R0411Ch$  $Rx Side PLL Lane Register 7$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request$
$$ND$  $26$  $16$  $R0411Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_rs_dtx_floop_foffset_lane[15:0]$  $15$  $0$  $R0411Ch$  $Rx Side PLL Lane Register 8$  $R$  $Vh$  $DTX Frequency Loop Offset$
$$pll_rs_rsvd_pll_out_rd_lane[3:0]$  $31$  $28$  $R04120h$  $Rx Side PLL Lane Register 8$  $R$  $Vh$  $PLL_RS_RSVD_PLL_OUT Value$
$$ana_pll_rs_rsvd_pll_out_lane[3:0]$  $27$  $24$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Analog Rx Side PLL Reserved Output$
$$ana_pll_rs_rsvd_pll_out_fm_reg_lane$  $23$  $23$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Force Value Of Ana_pll_rs_rsvd_pll_out From Register$
$$ND$  $22$  $16$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_rs_rsvd0_lane[3:0]$  $15$  $12$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $ch$  $Analog Rx Side PLL Reserved Register$
$$ana_pll_rs_lock_lane$  $11$  $11$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Set Value Of ana_pll_rs_lock $
$$ana_pll_rs_lock_fm_reg_lane$  $10$  $10$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Value Of pll_rs_lock Control From Register Selection.$
$$ANA_PLL_RS_LOCK_RD_LANE$  $9$  $9$  $R04120h$  $Rx Side PLL Lane Register 8$  $R$  $Vh$  $Rx Side PLL Lock Indicator$
$$ANA_PLL_RS_FBCK_SEL_LANE$  $8$  $8$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $1h$  $PLL Feedback Clock Selection$
$$ana_pll_rs_pu_pll_lane$  $7$  $7$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Power Up RX Analog PLL$
$$ana_pll_rs_pu_pll_dly_lane$  $6$  $6$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Power Up RX Analog PLL Delay$
$$ND$  $5$  $5$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_rs_pu_pll_force_lane$  $4$  $4$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $RX PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection$
$$ND$  $3$  $3$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_rs_clk_ready_lane$  $2$  $2$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $PLL_CLK_READY Signal Value For RX LC PLL$
$$ana_pll_rs_clk100m_125m_sel_lane$  $1$  $1$  $R04120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Analog Rx Side PLL Clock 100M Or 125M Select$
$$ana_pll_rs_clk100mor125m_en_lane$  $0$  $0$  $R04120h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $Analog Rx Side PLL Clock 100M Or 125M Enable$
$$ND$  $31$  $31$  $R04124h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$pll_rs_ssc_step_125ppm_lane[3:0]$  $30$  $27$  $R04124h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $SSC Step Value For 125PPM$
$$pll_rs_ssc_acc_factor_lane$  $26$  $26$  $R04124h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $SSC Accumulator Factor$
$$ND$  $25$  $13$  $R04124h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$pll_rs_ssc_m_lane[12:0]$  $12$  $0$  $R04124h$  $Rx Side PLL Lane Register 9$  $RW$  $05cfh$  $SSC Parameter$
$$pll_rs_repeat_mode_en_fm_reg_lane$  $31$  $31$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of Repeat_mode_en From Register$
$$pll_rs_repeat_mode_en_lane$  $30$  $30$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Repeat Mode Enable$
$$pll_rs_local_dig_rx2tx_lpbk_en_fm_reg_lane$  $29$  $29$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of local_dig_rx2tx_lpbk_en From Register$
$$pll_rs_local_dig_rx2tx_lpbk_en_lane$  $28$  $28$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$pll_rs_rx2pll_freq_tran_en_fm_reg_lane$  $27$  $27$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of rx2pll_freq_tran_en From Register$
$$pll_rs_rx2pll_freq_tran_en_lane$  $26$  $26$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL DTX Rx to PLL Frequency Transfer Enable$
$$pll_rs_fifo_cnt_chg_valid_fm_reg_lane$  $25$  $25$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of fifo_cnt_chg_valid From Register$
$$pll_rs_fifo_cnt_chg_valid_lane$  $24$  $24$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL fifo_cnt_chg_valid$
$$pll_rs_fifo_cnt_chg_fm_reg_lane$  $23$  $23$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of fifo_cnt_chg From Register$
$$pll_rs_fifo_cnt_chg_lane[3:0]$  $22$  $19$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL fifo_cnt_chg$
$$pll_rs_fifo_empty_fm_reg_lane$  $18$  $18$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of fifo_empty From Register$
$$pll_rs_fifo_empty_lane$  $17$  $17$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL fifo_empty$
$$pll_rs_fifo_full_fm_reg_lane$  $16$  $16$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of fifo_full From Register$
$$pll_rs_fifo_full_lane$  $15$  $15$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL fifo_full$
$$pll_rs_txclk_sync_en_fm_reg_lane$  $14$  $14$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of txclk_sync_en From Register$
$$pll_rs_txclk_sync_en_lane$  $13$  $13$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL txclk_sync_en$
$$pll_rs_sft_rst_no_reg_fm_reg_lane$  $12$  $12$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Soft Reset Without Register From Register$
$$pll_rs_sft_rst_no_reg_lane$  $11$  $11$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Soft Reset Without Register$
$$pll_rs_id_rd_lane[1:0]$  $10$  $9$  $R04128h$  $Rx Side PLL Lane Register 9$  $R$  $Vh$  $Rx Side PLL ID Read value$
$$ana_pll_rs_refclk_sel_lane$  $8$  $8$  $R04128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Reference Clock Selection$
$$pll_rs_ref1m_gen_div_lane[7:0]$  $7$  $0$  $R04128h$  $Rx Side PLL Lane Register 6$  $RW$  $18h$  $Reference 1 MHz Generation Divider$
$$pll_rs_ssc_amp_fm_reg_lane$  $31$  $31$  $R0412Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $SSC Amplitude Setting From Register$
$$pll_rs_ssc_amp_lane[6:0]$  $30$  $24$  $R0412Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $SSC Amplitude Setting$
$$pll_rs_ssc_dspread_rs_lane$  $23$  $23$  $R0412Ch$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $Rx Side PLL Spread Spectrum Clock Down-spread Select$
$$pll_rs_ssc_dspread_rs_fm_reg_lane$  $22$  $22$  $R0412Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL Spread Spectrum Clock Down-spread Select From Register$
$$pll_rs_ssc_en_fm_reg_lane$  $21$  $21$  $R0412Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL SSC Enable From Register$
$$pll_rs_ssc_en_lane$  $20$  $20$  $R0412Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL SSC Enable$
$$ND$  $19$  $18$  $R0412Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$pll_rs_rx_foffset_valid_fm_reg_lane$  $17$  $17$  $R0412Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL Force Value Of rx_foffset_valid From Register$
$$pll_rs_rx_foffset_valid_lane$  $16$  $16$  $R0412Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL rx_foffset_valid$
$$pll_rs_to_dtx_rx_foffset_fm_reg_lane$  $15$  $15$  $R0412Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL Force Value Of to_dtx_rx_foffset From Register$
$$pll_rs_to_dtx_rx_foffset_lane[14:0]$  $14$  $0$  $R0412Ch$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $Rx Side PLL to_dtx_rx_foffset$
$$ND$  $31$  $30$  $R04130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R04130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R04130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$testbus_sel_hi1_pll_rs_lane[5:0]$  $21$  $16$  $R04130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $First Level Test Bus Selection For Optional Testbus Result. $
$$ND$  $15$  $14$  $R04130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $13$  $8$  $R04130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R04130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$testbus_sel_lo1_pll_rs_lane[5:0]$  $5$  $0$  $R04130h$  $Rx Side PLL Lane Register 11$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$testbus_sel_swap_pll_rs_lane[15:0]$  $31$  $16$  $R04134h$  $Rx Side PLL Lane Register 11$  $RW$  $0h$  $Select Which Testbus Result And Optional Testbus Result To Be Swapped$
$$dig_test_bus_pll_rs_lane[15:0]$  $15$  $0$  $R04134h$  $Rx Side PLL Lane Register 12$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$ND$  $31$  $21$  $R04138h$  $Rx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$rx_pll_rate_sel_lane[4:0]$  $20$  $16$  $R04138h$  $Rx Side PLL Lane Register 12$  $RW$  $0h$  $RX PLL rate sel.$
$$ND$  $15$  $10$  $R04138h$  $Rx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$pll_rs_fbdiv_cal_lane[9:0]$  $9$  $0$  $R04138h$  $Tx Side PLL Lane Register 0$  $RW$  $0h$  $PLL RS FBDIV.$
$$pll_ts_fbc_pllcal_cnt_lane[15:0]$  $31$  $16$  $R04200h$  $Tx Side PLL Lane Register 0$  $R$  $Vh$  $Analog Tx Side Feedback Clock Count Result$
$$pll_ts_fbc_cnt_timer_lane[15:0]$  $15$  $0$  $R04200h$  $Tx Side PLL Lane Register 1$  $RW$  $4fh$  $Analog Tx Side Feedback Clock Count Timer$
$$pll_ts_reset_ana_lane$  $31$  $31$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $1h$  $Reset Tx Side PLL Analog Circuitry$
$$ana_pll_ts_ld_cal_data_lane$  $30$  $30$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Tx Load Calibration Data$
$$ND$  $29$  $29$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$pll_ts_fbc_pllcal_cnt_ready_lane$  $27$  $27$  $R04204h$  $Tx Side PLL Lane Register 1$  $R$  $Vh$  $Tx Side Feedback Clock Count Result Ready$
$$rst_pll_ts_fbc_pllcal_clk_lane$  $26$  $26$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Reset Tx FBC PLL Calibration Clock$
$$pll_ts_fbc_cnt_start_lane$  $25$  $25$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Tx Side Feedback Clock Count Start$
$$ND$  $24$  $24$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ref_clk_en_ts_lane$  $23$  $23$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Force Reference Clock Tx Side Enable Lane. $
$$rst_ref_clk_ts_lane$  $22$  $22$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Reset Reference Clock Tx Side Lane$
$$ana_pll_ts_tempc_level_todig_lane[1:0]$  $21$  $20$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Tx Side Temp Calibration Level To Digital$
$$ana_pll_ts_tempc_level_todig_fm_reg_lane$  $19$  $19$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Tx Side Temp Calibration Level To Digital Control From Register Selection$
$$ana_pll_ts_tempc_level_todig_rd_req_lane$  $18$  $18$  $R04204h$  $Tx Side PLL Lane Register 1$  $RW$  $1h$  $Tx Side Temperature Calibration Analog Feedback Read Request$
$$ana_pll_ts_tempc_level_todig_rd_lane[1:0]$  $17$  $16$  $R04204h$  $Tx Side PLL Lane Register 1$  $R$  $Vh$  $Analog Tx Side Temp Calibration Level To Digital Indicator$
$$PLL_TS_INIT_FOFFS_LANE[15:0]$  $15$  $0$  $R04204h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Initial TX Frequency Offset$
$$pll_ts_lcpll_tempc_cal_en_lane$  $31$  $31$  $R04208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation Calibration Enable$
$$pll_ts_lcpll_tempc_cal_done_lane$  $30$  $30$  $R04208h$  $Tx Side PLL Lane Register 2$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation Calibration Done$
$$pll_ts_lcpll_tempc_step_lane$  $29$  $29$  $R04208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Calibration Code Step$
$$pll_ts_lcpll_todig_tempc_polarity_lane$  $28$  $28$  $R04208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation TODIG Polarity$
$$pll_ts_lcpll_tempc_dis_lane$  $27$  $27$  $R04208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Temperature Calibration External Disable$
$$pll_ts_lcpll_tempc_dac_max_min_overwrite_lane$  $26$  $26$  $R04208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Temperature Calibration Dac Max Min Value Overwrite$
$$ND$  $25$  $20$  $R04208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $$
$$pll_ts_lcpll_tempc_mux_hold_sel_min_lane[3:0]$  $19$  $16$  $R04208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation Mux_hold_sel Min Value$
$$pll_ts_lcpll_tempc_mux_hold_sel_max_lane[3:0]$  $15$  $12$  $R04208h$  $Tx Side PLL Lane Register 2$  $RW$  $ah$  $Tx Side LCPLL Temperature Compensation Mux_hold_sel Max Value$
$$pll_ts_lcpll_cal_wait_tempc_5us_lane[3:0]$  $11$  $8$  $R04208h$  $Tx Side PLL Lane Register 2$  $RW$  $5h$  $Tx Side LCPLL  Temperature Compensation 5us Timer For Analog Settle$
$$pll_ts_lcpll_cal_wait_tempc_40us_lane[3:0]$  $7$  $4$  $R04208h$  $Tx Side PLL Lane Register 2$  $RW$  $5h$  $Tx Side LCPLL  Temperature Compensation 40us Timer For Analog Settle$
$$pll_ts_lcpll_cal_wait_tempc_100us_lane[3:0]$  $3$  $0$  $R04208h$  $Tx Side PLL Lane Register 3$  $RW$  $6h$  $Tx Side LCPLL  Temperature Compensation 100us Timer For Analog Settle$
$$pll_ts_lcpll_tempc_dac_min_lane[7:0]$  $31$  $24$  $R0420Ch$  $Tx Side PLL Lane Register 3$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation DAC MIN Valve$
$$pll_ts_lcpll_tempc_dac_min_p2_lane[7:0]$  $23$  $16$  $R0420Ch$  $Tx Side PLL Lane Register 3$  $RW$  $2h$  $Tx Side LCPLL Temperature Compensation DAC MIN Valve Plus 2$
$$pll_ts_lcpll_tempc_dac_max_lane[7:0]$  $15$  $8$  $R0420Ch$  $Tx Side PLL Lane Register 3$  $RW$  $ffh$  $Tx Side LCPLL Temperature Compensation DAC MAX Valve$
$$pll_ts_lcpll_tempc_dac_max_m2_lane[7:0]$  $7$  $0$  $R0420Ch$  $Tx Side PLL Lane Register 4$  $RW$  $fdh$  $Tx Side LCPLL Temperature Compensation DAC MAX Valve Minus 2$
$$pll_ts_lcpll_tempc_mux_sel_ext_lane[3:0]$  $31$  $28$  $R04210h$  $Tx Side PLL Lane Register 4$  $RW$  $2h$  $Tx Side LCPLL Temperature Compensation  Mux_hold_sel External Value$
$$pll_ts_lcpll_tempc_mux_hold_sel_ext_lane[3:0]$  $27$  $24$  $R04210h$  $Tx Side PLL Lane Register 4$  $RW$  $2h$  $Tx Side LCPLL Temperature Compensation Mux_sel External Value$
$$pll_ts_lcpll_tempc_dac_sel_ext_lane[7:0]$  $23$  $16$  $R04210h$  $Tx Side PLL Lane Register 4$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation DAC External Valve$
$$pll_ts_lcpll_tempc_dac_valid_ext_lane$  $15$  $15$  $R04210h$  $Tx Side PLL Lane Register 4$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation DAC VALID External Value$
$$pll_ts_lcpll_tempc_ext_en_lane$  $14$  $14$  $R04210h$  $Tx Side PLL Lane Register 4$  $RW$  $1h$  $Tx Side LCPLL Temperature Compensation  External Value Enable$
$$ND$  $13$  $0$  $R04210h$  $Tx Side PLL Lane Register 5$  $RW$  $0h$  $$
$$pll_ts_lcpll_tempc_mux_sel_lane[3:0]$  $31$  $28$  $R04214h$  $Tx Side PLL Lane Register 5$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation  Mux_hold_sel  Read Value$
$$pll_ts_lcpll_tempc_mux_hold_sel_lane[3:0]$  $27$  $24$  $R04214h$  $Tx Side PLL Lane Register 5$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation Mux_sel  Read Value$
$$pll_ts_lcpll_tempc_dac_sel_lane[7:0]$  $23$  $16$  $R04214h$  $Tx Side PLL Lane Register 5$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation DAC  Read Valve$
$$pll_ts_lcpll_tempc_dac_valid_lane$  $15$  $15$  $R04214h$  $Tx Side PLL Lane Register 5$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation DAC Read VALID  Value$
$$pll_ts_lcpll_tempc_level_todig_lane[1:0]$  $14$  $13$  $R04214h$  $Tx Side PLL Lane Register 5$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation  TODIG Read Value$
$$ND$  $12$  $0$  $R04214h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$pll_ts_dtx_floop_step_size_lane[1:0]$  $31$  $30$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $DTX Frequency Loop Step Size For Tx Side PLL$
$$ND$  $29$  $29$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$PLL_TS_DTX_FOFFSET_SEL_LANE$  $28$  $28$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Frequency Offset Selection For Tx Side PLL$
$$pll_ts_foff_inv_force_lane$  $27$  $27$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Frequency Offset Invert Force For Tx Side PLL.$
$$pll_ts_foff_inv_lane$  $26$  $26$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Frequency Offset Invert For Tx Side PLL.$
$$ND$  $25$  $25$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$reset_pll_ts_dtx_lane$  $24$  $24$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $Reset TX DTX$
$$pll_ts_dtx_clk_off_lane$  $23$  $23$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $TX DTX Clock Off$
$$PLL_TS_DTX_CLAMPING_TRIGGER_LANE$  $22$  $22$  $R04218h$  $Tx Side PLL Lane Register 6$  $R$  $Vh$  $DTX Clamping Trigger$
$$PLL_TS_DTX_CLAMPING_EN_LANE$  $21$  $21$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Enable$
$$PLL_TS_DTX_CLAMPING_TRIGGER_CLEAR_LANE$  $20$  $20$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $DTX Clamping Trigger Clear$
$$PLL_TS_DTX_CLAMPING_SEL_LANE[1:0]$  $19$  $18$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Select$
$$ND$  $17$  $17$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04218h$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0421Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_ts_dtx_floop_foffset_rd_req_lane$  $27$  $27$  $R0421Ch$  $Tx Side PLL Lane Register 7$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request$
$$ND$  $26$  $16$  $R0421Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_ts_dtx_floop_foffset_lane[15:0]$  $15$  $0$  $R0421Ch$  $Tx Side PLL Lane Register 8$  $R$  $Vh$  $DTX Frequency Loop Offset$
$$pll_ts_rsvd_pll_out_rd_lane[3:0]$  $31$  $28$  $R04220h$  $Tx Side PLL Lane Register 8$  $R$  $Vh$  $PLL_TS_RSVD_PLL_OUT Value$
$$ana_pll_ts_rsvd_pll_out_lane[3:0]$  $27$  $24$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Analog Tx Side PLL Reserved Output$
$$ana_pll_ts_rsvd_pll_out_fm_reg_lane$  $23$  $23$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Force Value Of Ana_pll_ts_rsvd_pll_out From Register$
$$ND$  $22$  $16$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_ts_rsvd0_lane[3:0]$  $15$  $12$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $ch$  $Analog Tx Side PLL Reserved Register$
$$ana_pll_ts_lock_lane$  $11$  $11$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Set Value Of Tx_ana_pll_lock $
$$ana_pll_ts_lock_fm_reg_lane$  $10$  $10$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Value Of Tx_ana_pll_lock Control From Register Selection.$
$$ANA_PLL_TS_LOCK_RD_LANE$  $9$  $9$  $R04220h$  $Tx Side PLL Lane Register 8$  $R$  $Vh$  $Tx Side PLL Lock Indicator$
$$ANA_PLL_TS_FBCK_SEL_LANE$  $8$  $8$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $1h$  $PLL Feedback Clock Selection$
$$ana_pll_ts_pu_pll_lane$  $7$  $7$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Power Up TX Analog PLL$
$$ana_pll_ts_pu_pll_dly_lane$  $6$  $6$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Power Up TX Analog PLL Delay$
$$ND$  $5$  $5$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_ts_pu_pll_force_lane$  $4$  $4$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $TX PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection$
$$ND$  $3$  $3$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_ts_clk_ready_lane$  $2$  $2$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $PLL_CLK_READY Signal Value For TX LC PLL$
$$ana_pll_ts_clk100m_125m_sel_lane$  $1$  $1$  $R04220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Analog Tx Side PLL Clock 100M Or 125M Select$
$$ana_pll_ts_clk100mor125m_en_lane$  $0$  $0$  $R04220h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $Analog Tx Side PLL Clock 100M Or 125M Enable$
$$ND$  $31$  $31$  $R04224h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$pll_ts_ssc_step_125ppm_lane[3:0]$  $30$  $27$  $R04224h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $SSC Step Value For 125PPM$
$$pll_ts_ssc_acc_factor_lane$  $26$  $26$  $R04224h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $SSC Accumulator Factor$
$$ND$  $25$  $13$  $R04224h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$pll_ts_ssc_m_lane[12:0]$  $12$  $0$  $R04224h$  $Tx Side PLL Lane Register 9$  $RW$  $05cfh$  $SSC Parameter$
$$pll_ts_repeat_mode_en_fm_reg_lane$  $31$  $31$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of Repeat_mode_en From Register$
$$pll_ts_repeat_mode_en_lane$  $30$  $30$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Repeat Mode Enable$
$$pll_ts_local_dig_rx2tx_lpbk_en_fm_reg_lane$  $29$  $29$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of local_dig_rx2tx_lpbk_en From Register$
$$pll_ts_local_dig_rx2tx_lpbk_en_lane$  $28$  $28$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$pll_ts_rx2pll_freq_tran_en_fm_reg_lane$  $27$  $27$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of rx2pll_freq_tran_en From Register$
$$pll_ts_rx2pll_freq_tran_en_lane$  $26$  $26$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL DTX Rx to PLL Frequency Transfer Enable$
$$pll_ts_fifo_cnt_chg_valid_fm_reg_lane$  $25$  $25$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of fifo_cnt_chg_valid From Register$
$$pll_ts_fifo_cnt_chg_valid_lane$  $24$  $24$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL fifo_cnt_chg_valid$
$$pll_ts_fifo_cnt_chg_fm_reg_lane$  $23$  $23$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of fifo_cnt_chg From Register$
$$pll_ts_fifo_cnt_chg_lane[3:0]$  $22$  $19$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL fifo_cnt_chg$
$$pll_ts_fifo_empty_fm_reg_lane$  $18$  $18$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of fifo_empty From Register$
$$pll_ts_fifo_empty_lane$  $17$  $17$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL fifo_empty$
$$pll_ts_fifo_full_fm_reg_lane$  $16$  $16$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of fifo_full From Register$
$$pll_ts_fifo_full_lane$  $15$  $15$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL fifo_full$
$$pll_ts_txclk_sync_en_fm_reg_lane$  $14$  $14$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of txclk_sync_en From Register$
$$pll_ts_txclk_sync_en_lane$  $13$  $13$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL txclk_sync_en$
$$pll_ts_sft_rst_no_reg_fm_reg_lane$  $12$  $12$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Soft Reset Without Register From Register$
$$pll_ts_sft_rst_no_reg_lane$  $11$  $11$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Soft Reset Without Register$
$$pll_ts_id_rd_lane[1:0]$  $10$  $9$  $R04228h$  $Tx Side PLL Lane Register 9$  $R$  $Vh$  $Tx Side PLL ID Read value$
$$ana_pll_ts_refclk_sel_lane$  $8$  $8$  $R04228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Reference Clock Selection$
$$pll_ts_ref1m_gen_div_lane[7:0]$  $7$  $0$  $R04228h$  $Tx Side PLL Lane Register 6$  $RW$  $18h$  $Reference 1 MHz Generation Divider$
$$pll_ts_ssc_amp_fm_reg_lane$  $31$  $31$  $R0422Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $SSC Amplitude Setting From Register$
$$pll_ts_ssc_amp_lane[6:0]$  $30$  $24$  $R0422Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $SSC Amplitude Setting$
$$ND$  $23$  $22$  $R0422Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$pll_ts_ssc_dspread_ts_lane$  $21$  $21$  $R0422Ch$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $Tx Side PLL Spread Spectrum Clock Down-spread Select$
$$pll_ts_ssc_dspread_ts_fm_reg_lane$  $20$  $20$  $R0422Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx side PLL Spread Spectrum Clock Down-spread Select From Register$
$$pll_ts_ssc_en_fm_reg_lane$  $19$  $19$  $R0422Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx Side PLL SSC Enable From Register$
$$pll_ts_ssc_en_lane$  $18$  $18$  $R0422Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx Side PLL SSC Enable$
$$pll_ts_rx_foffset_valid_fm_reg_lane$  $17$  $17$  $R0422Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx Side PLL Force Value Of rx_foffset_valid From Register$
$$pll_ts_rx_foffset_valid_lane$  $16$  $16$  $R0422Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx Side PLL rx_foffset_valid$
$$pll_ts_to_dtx_rx_foffset_fm_reg_lane$  $15$  $15$  $R0422Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx Side PLL Force Value Of to_dtx_rx_foffset From Register$
$$pll_ts_to_dtx_rx_foffset_lane[14:0]$  $14$  $0$  $R0422Ch$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $Tx Side PLL to_dtx_rx_foffset$
$$ND$  $31$  $30$  $R04230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R04230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R04230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$testbus_sel_hi1_pll_ts_lane[5:0]$  $21$  $16$  $R04230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $First Level Test Bus Selection For Optional Testbus Result. $
$$ND$  $15$  $14$  $R04230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $13$  $8$  $R04230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R04230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$testbus_sel_lo1_pll_ts_lane[5:0]$  $5$  $0$  $R04230h$  $Tx Side PLL Lane Register 11$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$testbus_sel_swap_pll_ts_lane[15:0]$  $31$  $16$  $R04234h$  $Tx Side PLL Lane Register 11$  $RW$  $0h$  $Select Which Testbus Result And Optional Testbus Result To Be Swapped$
$$dig_test_bus_pll_ts_lane[15:0]$  $15$  $0$  $R04234h$  $Tx Side PLL Lane Register 12$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$ND$  $31$  $21$  $R04238h$  $Tx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$tx_pll_rate_sel_lane[4:0]$  $20$  $16$  $R04238h$  $Tx Side PLL Lane Register 12$  $RW$  $0h$  $TX PLL rate sel.$
$$ND$  $15$  $10$  $R04238h$  $Tx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$pll_ts_fbdiv_cal_lane[9:0]$  $9$  $0$  $R04238h$  $Calibration Control Lane 1$  $RW$  $0h$  $PLL TS FBDIV.$
$$ND$  $31$  $31$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $$
$$load_rx_speedtbl_done_lane$  $30$  $30$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX Speed Table Load Done $
$$load_tx_speedtbl_done_lane$  $29$  $29$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $TX Speed Table Load Done $
$$load_speedtbl_done_lane$  $28$  $28$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Speed Table Load Done $
$$cal_done_lane$  $27$  $27$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Calibration Done $
$$tx_cal_done_lane$  $26$  $26$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Calibration Done $
$$rx_cal_done_lane$  $25$  $25$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Calibration Done $
$$ND$  $24$  $23$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $$
$$adc_vddr_cal_done_lane$  $22$  $22$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $ADC VDDR Calibration Done.$
$$adc_cmn_mode_cal_done_lane$  $21$  $21$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $ADC Common Mode Calibration Done.$
$$adc_cal_done_lane$  $20$  $20$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $ADC Calibration Done.$
$$align90_comp_cal_done_lane$  $19$  $19$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Align90 Comparator Calibration Done.$
$$sq_ofst_cal_done_lane$  $18$  $18$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Squelch Offset Calibration Done.$
$$txdcc_pdiv_cal_done_lane$  $17$  $17$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx DCC Post Divider Calibration Done Indicator. $
$$txdcc_cal_done_lane$  $16$  $16$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx DCC Calibration Done Indicator. $
$$vdd_cal_done_lane$  $15$  $15$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $VDD Calibration Done Indicator. $
$$rximp_cal_done_lane$  $14$  $14$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Impedance Calibration Done. $
$$tximp_cal_done_lane$  $13$  $13$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Impedance Calibration Done.$
$$sampler_res_cal_done_lane$  $12$  $12$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Sampler Resolution Calibration Done.$
$$sampler_cal_done_lane$  $11$  $11$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Sampler Calibration Done.$
$$eom_align_cal_done_lane$  $10$  $10$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Eom Alignment Calibration Done.$
$$rxalign90_cal_done_lane$  $9$  $9$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Align90 Calibration Done.$
$$rx_eom_cal_done_lane$  $8$  $8$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX EOM Calibration Done.$
$$rxdcc_data_cal_done_lane$  $7$  $7$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx DCC Center Calibration Done.$
$$rx_clk_cal_done_lane$  $6$  $6$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX CLK Calibration Done.$
$$txdetect_cal_done_lane$  $5$  $5$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Timing Detect Calibration Done.$
$$dll_eom_vdata_cal_done_lane$  $4$  $4$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL EOM VDATA Calibration Done.$
$$dll_cal_done_lane$  $3$  $3$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL Calibration Done.$
$$sq_thresh_cal_done_lane$  $2$  $2$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $SQ Threshold Calibration Done.$
$$dll_gm_cal_done_lane$  $1$  $1$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL Gm Calibration Done.$
$$dll_comp_cal_done_lane$  $0$  $0$  $R06000h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL Comparator Calibration Done.$
$$sellv_rx_clktopvddl_pass_lane$  $31$  $31$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rx_clktopvddl Pass Indicator.$
$$sellv_rx_thdrv_pass_lane$  $30$  $30$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rx_thdrv Pass Indicator.$
$$txdcc_pdiv_cal_pass_lane$  $29$  $29$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $TXDCC Post Divider Calibration Pass Indicator.$
$$sellv_rx_thclk_sampler_pass_lane$  $28$  $28$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rx_thclk_sampler Pass Indicator.$
$$sellv_rx_skew_eomclk_pass_lane$  $27$  $27$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rx_skew_eomclk Pass Indicator.$
$$sellv_rx_a90_dataclk_pass_lane$  $26$  $26$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rx align90 dataclk Pass Indicator.$
$$sellv_rxintp_pass_lane$  $25$  $25$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxintp Pass Indicator.$
$$sellv_rxdll_pass_lane$  $24$  $24$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxdll Pass Indicator.$
$$sellv_txdata_pass_lane$  $23$  $23$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Txdata Pass Indicator.$
$$sellv_txclk_pass_lane$  $22$  $22$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Txclk Pass Indicator.$
$$sq_ofst_cal_pass_lane$  $21$  $21$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Squelch Offset Calibration Pass$
$$txdcc_cal_pass_lane$  $20$  $20$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx DCC Calibration Pass Indicator.$
$$align90_tracking_pass_lane$  $19$  $19$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Align90 Phaseshifter Tracking Pass Indicator.$
$$align90_comp_pass_lane$  $18$  $18$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Align90 Comparator Calibration Pass Indicator.$
$$vdd_cal_pass_lane$  $17$  $17$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$rximp_cal_pass_lane$  $16$  $16$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Impedance Calibration Pass Indicator.$
$$tximp_cal_pass_lane$  $15$  $15$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx Impedance Calibration Pass Indicator.$
$$sampler_cal_pass_lane$  $14$  $14$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Sampler Calibration Pass Indicator.$
$$eom_eomdat_cal_pass_lane$  $13$  $13$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator.$
$$eom_eomedg_fine_cal_pass_lane$  $12$  $12$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator.$
$$eom_eomedg_coarse_cal_pass_lane$  $11$  $11$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator.$
$$eom_dac_cal_pass_lane$  $10$  $10$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Comparator Offset Calibration Pass Indicator.$
$$rxalign90_cal_pass_lane$  $9$  $9$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Align90 Calibration Pass Indicator.$
$$rx_eom_cal_pass_lane$  $8$  $8$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx EOM Calibration Pass Indicator.$
$$rxdcc_data_cal_pass_lane$  $7$  $7$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx DCC Center Calibration Pass Indicator.$
$$rx_clk_cal_pass_lane$  $6$  $6$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx CLK Calibration Pass Indicator.$
$$txdetect_cal_pass_lane$  $5$  $5$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx Timing Detect Calibration Pass Indicator.$
$$dll_eom_vdata_cal_pass_lane$  $4$  $4$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL EOM VDATA Calibration Pass Indicator.$
$$dll_cal_pass_lane$  $3$  $3$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL Calibration Pass Indicator.$
$$sq_thresh_cal_pass_lane$  $2$  $2$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Squelch Threshold Calibration Pass$
$$dll_gm_cal_pass_lane$  $1$  $1$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL Gm Calibration Pass Indicator.$
$$dll_comp_cal_pass_lane$  $0$  $0$  $R06004h$  $Calibration Control Lane 3$  $R$  $Vh$  $DLL Comparator Calibration Pass Indicator.$
$$sellv_rx_ctle_pass_lane$  $31$  $31$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $VDD Calibration Sellv_Rx_ctle Pass Indicator.$
$$sellv_rx_div2_pass_lane$  $30$  $30$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $VDD Calibration Sellv_Rx_div2 Pass Indicator.$
$$sellv_rx_intpeom_dlleom_pass_lane$  $29$  $29$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $VDD Calibration Sellv_Rx_intpeom_dlleom Pass Indicator.$
$$adc_cal_pass_lane$  $28$  $28$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $ADC Calibration Pass Indicator.$
$$adc_cmn_mode_cal_pass_lane$  $27$  $27$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $ADC Common Mode Calibration Pass Indicator.$
$$adc_vddr_cal_pass_lane$  $26$  $26$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $ADC VDDR Calibration Pass Indicator.$
$$ND$  $25$  $24$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$rximp_cal_timeout_lane$  $23$  $23$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Rx Impedance Calibration Timeout Indicator.$
$$tximp_cal_timeout_lane$  $22$  $22$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Tx Impedance Calibration Timeout Indicator.$
$$dll_vdda_tracking_on_lane$  $21$  $21$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $DLL VDDA Tracking On.$
$$txdcc_cal_stop_sel_lane$  $20$  $20$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Tx DCC Calibation Continuous/Single Mode Select.$
$$cal_vdd_continuous_mode_en_lane$  $19$  $19$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $VDD Calibration Continuous Mode Enable.$
$$rxdcc_data_cal_stop_sel_lane$  $18$  $18$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC Center Calibation Continuous/Single Mode Select.$
$$rxdcc_eom_cal_stop_sel_lane$  $17$  $17$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC EOM Calibation Continuous/Single Mode Select.$
$$rxdcc_dll_cal_stop_sel_lane$  $16$  $16$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC DLL Calibation Continuous/Single Mode Select.$
$$pllcal_on_lane[7:0]$  $15$  $8$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Indicator For PLL Calibration Ongoing For MCU Debug$
$$load_cal_on_lane[7:0]$  $7$  $0$  $R06008h$  $Calibration Control Lane 4$  $R$  $Vh$  $Indicator For Speed Change Ongoing For MCU Debug$
$$tx_pll_rate_lane[7:0]$  $31$  $24$  $R0600Ch$  $Calibration Control Lane 4$  $R$  $Vh$  $Tx PLL Rate For MCU Debug$
$$rx_pll_rate_lane[7:0]$  $23$  $16$  $R0600Ch$  $Calibration Control Lane 4$  $R$  $Vh$  $Rx PLL Rate For MCU Debug$
$$sampler_sample_size_lane[7:0]$  $15$  $8$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $3h$  $Sampler Sample Size Option (2^N)$
$$sampler_cal_avg_mode_lane[7:0]$  $7$  $0$  $R0600Ch$  $Calibration Control Lane 5$  $RW$  $0h$  $Sampler Cal Result Average Option For Debug.$
$$ND$  $31$  $28$  $R06010h$  $Calibration Control Lane 5$  $RW$  $0h$  $$
$$pll_rs_vco_amp_vth_high_lane[3:0]$  $27$  $24$  $R06010h$  $Calibration Control Lane 5$  $RW$  $5h$  $PLL RS VCO Amp Vth HIGH$
$$pll_rs_vco_amp_vth_mid_lane[3:0]$  $23$  $20$  $R06010h$  $Calibration Control Lane 5$  $RW$  $5h$  $PLL RS VCO Amp Vth MID$
$$pll_rs_vco_amp_vth_low_lane[3:0]$  $19$  $16$  $R06010h$  $Calibration Control Lane 5$  $RW$  $5h$  $PLL RS VCO Amp Vth LOW$
$$pll_rs_speed_thresh_lane[15:0]$  $15$  $0$  $R06010h$  $Calibration Result 1$  $RW$  $0h$  $PLL RS Speed Threshold.$
$$CAL_SQ_THRESH_LANE[7:0]$  $31$  $24$  $R06014h$  $Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Threshold Result.$
$$CAL_SQ_OFFSET_LANE[7:0]$  $23$  $16$  $R06014h$  $Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Offset Result.$
$$CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]$  $15$  $8$  $R06014h$  $Calibration Result 1$  $RW$  $0h$  $EOM Alignment Comparator Offset Calibration Result.$
$$CAL_DLL_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $Rx DLL Comparator Calibration Result.$
$$cal_tximp_tunep_top_lane[7:0]$  $31$  $24$  $R06018h$  $Calibration Result 4$  $RW$  $37h$  $Tx Impedance Cal Result For PMOS Side.$
$$cal_tximp_tunen_top_lane[7:0]$  $23$  $16$  $R06018h$  $Calibration Result 4$  $RW$  $8h$  $Tx Impedance Cal Result For PMOS Side.$
$$CAL_RX_IMP_LANE[7:0]$  $15$  $8$  $R06018h$  $Calibration Result 4$  $RW$  $ch$  $Rx Impedance Calibration Result.$
$$CAL_ALIGN90_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R06018h$  $Calibration Result 5$  $RW$  $0h$  $ALIGN90 Calibration Compartor Offset Result.$
$$cal_tximp_tunep_bot_lane[7:0]$  $31$  $24$  $R0601Ch$  $Calibration Result 5$  $RW$  $37h$  $Tx Impedance Cal Result For PMOS Side.$
$$cal_tximp_tunen_bot_lane[7:0]$  $23$  $16$  $R0601Ch$  $Calibration Result 5$  $RW$  $8h$  $Tx Impedance Cal Result For NMOS Side.$
$$cal_tximp_tunep_mid_lane[7:0]$  $15$  $8$  $R0601Ch$  $Calibration Result 5$  $RW$  $37h$  $Tx Impedance Cal Result For NMOS Side.$
$$cal_tximp_tunen_mid_lane[7:0]$  $7$  $0$  $R0601Ch$  $Calibration Result 6$  $RW$  $8h$  $Tx Impedance Cal Result For NMOS Side.$
$$CAL_OFST_D_TOP_O_LANE[7:0]$  $31$  $24$  $R06020h$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Odd Top Data Sampler.$
$$CAL_OFST_D_BOT_E_LANE[7:0]$  $23$  $16$  $R06020h$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Even Bottom Data Sampler.$
$$CAL_OFST_D_MID_E_LANE[7:0]$  $15$  $8$  $R06020h$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Even Middle Data Sampler.$
$$CAL_OFST_D_TOP_E_LANE[7:0]$  $7$  $0$  $R06020h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Top Data Sampler.$
$$CAL_OFST_S_MID_E_LANE[7:0]$  $31$  $24$  $R06024h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Middle Slicer Sampler.$
$$CAL_OFST_S_TOP_E_LANE[7:0]$  $23$  $16$  $R06024h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Top Slicer Sampler.$
$$CAL_OFST_D_BOT_O_LANE[7:0]$  $15$  $8$  $R06024h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Odd Bottom Data Sampler.$
$$CAL_OFST_D_MID_O_LANE[7:0]$  $7$  $0$  $R06024h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Middle Data Sampler.$
$$CAL_OFST_S_BOT_O_LANE[7:0]$  $31$  $24$  $R06028h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Bottom Slicer Sampler.$
$$CAL_OFST_S_MID_O_LANE[7:0]$  $23$  $16$  $R06028h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Middle Slicer Sampler.$
$$CAL_OFST_S_TOP_O_LANE[7:0]$  $15$  $8$  $R06028h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For  Odd Top Slicer Sampler.$
$$CAL_OFST_S_BOT_E_LANE[7:0]$  $7$  $0$  $R06028h$  $Calibration Result 9$  $RW$  $0h$  $Sampler Cal Result For Even Bottom Slicer Sampler.$
$$pll_amp_cal_val_max_lane[7:0]$  $31$  $24$  $R0602Ch$  $Calibration Result 9$  $RW$  $e0h$  $PLL Amplitude Calibration Maximum Value (decimal)$
$$CAL_SAMPLER_RES_LANE[7:0]$  $23$  $16$  $R0602Ch$  $Calibration Result 9$  $RW$  $0h$  $Sampler Resolution Result.$
$$CAL_OFST_EDGE_O_LANE[7:0]$  $15$  $8$  $R0602Ch$  $Calibration Result 9$  $RW$  $0h$  $Sampler Cal Result For Odd Edge Sampler.$
$$CAL_OFST_EDGE_E_LANE[7:0]$  $7$  $0$  $R0602Ch$  $Lane MCU Command Register 0$  $RW$  $0h$  $Sampler Cal Result For Even Edge Sampler.$
$$mcu_command0_lane[31:0]$  $31$  $0$  $R06030h$  $$  $RW$  $0h$  $For Firmware Only$
$$tx_train_status_det_timer_enable_lane$  $31$  $31$  $R06034h$  $$  $RW$  $1h$  $Tx Train Status Detection Timeout Enable.$
$$RX_TRAIN_TIMER_ENABLE_LANE$  $30$  $30$  $R06034h$  $$  $RW$  $1h$  $Rx Train Timeout Enable.$
$$TX_TRAIN_TIMER_ENABLE_LANE$  $29$  $29$  $R06034h$  $$  $RW$  $1h$  $Tx Train Timeout Enable.$
$$TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE$  $28$  $28$  $R06034h$  $$  $RW$  $1h$  $Tx Train Frame Detection Timeout Enable.$
$$frame_lock_sel_timeout_lane$  $27$  $27$  $R06034h$  $$  $RW$  $0h$  $Frame Lock Select Timeout Signals.$
$$tx_train_status_det_timeout_int_lane$  $26$  $26$  $R06034h$  $$  $R$  $Vh$  $Tx Train Status Detect Timeout Out Indicator From MCU$
$$ND$  $25$  $0$  $R06034h$  $$  $RW$  $0h$  $$
$$trx_train_dp_pst1_fz_dfe_en_lane$  $31$  $31$  $R06038h$  $$  $RW$  $1h$  $Freeze Data Path FFE PST1 And Enable DFE$
$$trx_train_dtl_phase_opt_en_lane$  $30$  $30$  $R06038h$  $$  $RW$  $1h$  $Enable DTL Phase Optimization$
$$trx_train_txffe_preset_ext_en_lane$  $29$  $29$  $R06038h$  $$  $RW$  $0h$  $Enable TX FFE External Preset $
$$trx_train_tx_train_en_lane$  $28$  $28$  $R06038h$  $$  $RW$  $0h$  $Flag To Enable TX Train $
$$trx_train_txffe_preset_ext_lane[2:0]$  $27$  $25$  $R06038h$  $$  $RW$  $3h$  $TX FFE External Preset Number$
$$tx_train_only_start_lane$  $24$  $24$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train, Only Start Tx And Rx Interface Hardware$
$$trx_train_trx_opt_en_lane$  $23$  $23$  $R06038h$  $$  $RW$  $1h$  $TRX Train Optimization Enable Flag$
$$trx_train_dfe_opt_en_lane$  $22$  $22$  $R06038h$  $$  $RW$  $1h$  $DFE Optimization Enable Flag$
$$trx_train_flt_opt_en_lane$  $21$  $21$  $R06038h$  $$  $RW$  $1h$  $FFE Floating Tap Optimization Enable Flag$
$$trx_train_agc_en_lane$  $20$  $20$  $R06038h$  $$  $RW$  $1h$  $Enable AGC Calibration$
$$trx_train_adc_cal_gao_en_lane$  $19$  $19$  $R06038h$  $$  $RW$  $1h$  $Reset ADC Gain And Offset Calibration $
$$trx_train_adc_cal_skew_en_lane$  $18$  $18$  $R06038h$  $$  $RW$  $1h$  $Reset Skew Calibration$
$$TX_TRAIN_P2P_HOLD_LANE$  $17$  $17$  $R06038h$  $$  $RW$  $1h$  $TX Train Peak To Peak Hold Enable$
$$trx_train_trx_opt_fine_en_lane$  $16$  $16$  $R06038h$  $$  $RW$  $1h$  $Enable TRx fine optimization $
$$tx_train_shape_based_train_en_lane$  $15$  $15$  $R06038h$  $$  $RW$  $1h$  $Enable shape based Tx FFE adaptation$
$$tx_train_shape_based_train_bypass_en_lane$  $14$  $14$  $R06038h$  $$  $RW$  $0h$  $Bypass shape based Tx FFE adaptation$
$$trx_train_opt_fine_bypass_en_lane$  $13$  $13$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train opt fine$
$$trx_train_mini_scheduler_bypass_en_lane$  $12$  $12$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train Mini Scheduler$
$$trx_train_adc_cal_bypass_en_lane$  $11$  $11$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train ADC Calibration$
$$trx_train_exit_bypass_en_lane$  $10$  $10$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train Exit$
$$trx_final_tune_bypass_en_lane$  $9$  $9$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Final Tuning$
$$trx_train_init_bypass_en_lane$  $8$  $8$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train Initial$
$$trx_train_final_tuning_bypass_en_lane$  $7$  $7$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train Final Tuning$
$$trx_train_opt_bypass_en_lane$  $6$  $6$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train$
$$tx_train_txffe_set_pre_bypass_en_lane$  $5$  $5$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX train TXFFE Set Preset$
$$trx_train_sweep_coarse_ctle_bypass_en_lane$  $4$  $4$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train Sweep Coarse CTLE$
$$trx_train_lock_cdr_bypass_en_lane$  $3$  $3$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train Lock CDR$
$$tx_train_ffe_det_pre_bypass_en_lane$  $2$  $2$  $R06038h$  $$  $RW$  $0h$  $Bypass TRX Train TXFFE Detect Preset$
$$rx_train_blind_bypass_en_lane$  $1$  $1$  $R06038h$  $$  $RW$  $0h$  $Bypass RX Blind Train$
$$trx_train_sat_check_bypass_en_lane$  $0$  $0$  $R06038h$  $$  $RW$  $0h$  $Bypass Initial ADC Saturation Check$
$$trx_train_end_skew_prot_en_lane$  $31$  $31$  $R0603Ch$  $$  $RW$  $0h$  $Enable TED Skew Protection For ADC Calibrations$
$$trx_train_end_dtl_pst1_en_lane$  $30$  $30$  $R0603Ch$  $$  $RW$  $1h$  $Enable DTL PST1 & Disable PRE1$
$$trx_train_pat_prot_en_lane$  $29$  $29$  $R0603Ch$  $$  $RW$  $1h$  $Enable Pattern Protection$
$$trx_train_ctle_r_min_lane[4:0]$  $28$  $24$  $R0603Ch$  $$  $RW$  $0h$  $Minimum Allowed Value Of CTLE R In Training$
$$ND$  $23$  $21$  $R0603Ch$  $$  $RW$  $0h$  $$
$$trx_train_ctle_r_max_lane[4:0]$  $20$  $16$  $R0603Ch$  $$  $RW$  $7h$  $Maximum Allowed Value Of CTLE R In Training$
$$trx_train_ctle_c_min_lane[7:0]$  $15$  $8$  $R0603Ch$  $$  $RW$  $0h$  $Minimum Allowed Value Of CTLE C In Training$
$$trx_train_ctle_c_max_lane[7:0]$  $7$  $0$  $R0603Ch$  $$  $RW$  $64h$  $Maximum Allowed Value Of CTLE C In Training$
$$rx_train_ctle_tune_en_lane$  $31$  $31$  $R06040h$  $$  $RW$  $0h$  $Enable CTLE Tune$
$$rx_train_coarse_gain_tune_en_lane$  $30$  $30$  $R06040h$  $$  $RW$  $1h$  $Enable Gain-Coarse Tune$
$$rx_train_mid_freq_tune_en_lane$  $29$  $29$  $R06040h$  $$  $RW$  $1h$  $Enable Mid-Frequency Tune$
$$trx_train_ctle_gc_min_lane[4:0]$  $28$  $24$  $R06040h$  $$  $RW$  $0h$  $Minimum Allowed Value Of CTLE GC In Training$
$$rx_train_ctle_tune_rl1_en_lane$  $23$  $23$  $R06040h$  $$  $RW$  $1h$  $Enable RL1 Tune (short channel)$
$$rx_train_ctle_tune_curtia_en_lane$  $22$  $22$  $R06040h$  $$  $RW$  $1h$  $Enable CUR-TIA Tune (long channel)$
$$rx_train_ctle_tune_cur1_en_lane$  $21$  $21$  $R06040h$  $$  $RW$  $0h$  $Enable First Stage Current Tune$
$$trx_train_ctle_gc_max_lane[4:0]$  $20$  $16$  $R06040h$  $$  $RW$  $5h$  $Maximum Allowed Value Of CTLE GC In Training$
$$rx_train_ctle_tune_cur2_en_lane$  $15$  $15$  $R06040h$  $$  $RW$  $0h$  $Enable Second Stage Current Tune$
$$rx_train_ctle_tune_rl1_extra_en_lane$  $14$  $14$  $R06040h$  $$  $RW$  $0h$  $Enable RL1_Extra Tune$
$$trx_train_dfe_start_val_lane[5:0]$  $13$  $8$  $R06040h$  $$  $RW$  $0h$  $DFE Optimization Start Value$
$$ND$  $7$  $6$  $R06040h$  $$  $RW$  $0h$  $$
$$trx_train_dfe_stop_val_lane[5:0]$  $5$  $0$  $R06040h$  $$  $RW$  $19h$  $DFE Optimization Stop Value$
$$trx_train_debug_en_lane[7:0]$  $31$  $24$  $R06044h$  $$  $RW$  $0h$  $Training Debug Mode Enable$
$$pause_lane$  $23$  $23$  $R06044h$  $$  $RW$  $0h$  $Pause During Debug; Toggle The Signal To Go To Next Train Module$
$$rx_train_ctle_tune_r_en_lane$  $22$  $22$  $R06044h$  $$  $RW$  $0h$  $Enable R tuning$
$$rx_train_ctle_tune_c_en_lane$  $21$  $21$  $R06044h$  $$  $RW$  $0h$  $Enable C tuning$
$$rx_train_ctle_tune_gc_en_lane$  $20$  $20$  $R06044h$  $$  $RW$  $0h$  $Enable GC tuning$
$$trx_train_snr_len_lane[3:0]$  $19$  $16$  $R06044h$  $$  $RW$  $6h$  $Length of Number Of Samples To Be Collected For SNR Measurement$
$$trx_train_snr_dtl_check_lane[15:0]$  $15$  $0$  $R06044h$  $$  $RW$  $e0h$  $SNR Value To Check Locking Of CDR$
$$trx_train_ffe_len_opt_en_lane$  $31$  $31$  $R06048h$  $$  $RW$  $0h$  $Enable FFE length optimization$
$$train_cont_mode_dtl_ph_opt_en_lane$  $30$  $30$  $R06048h$  $$  $RW$  $0h$  $Enable Of Continuous Mode Phase Optimization$
$$rx_train_coarse_gain_tune_step_lane[1:0]$  $29$  $28$  $R06048h$  $$  $RW$  $1h$  $Step From Gain-Coarse Decrement Check$
$$rx_train_ctle_tune_rl1_step_dn_lane[3:0]$  $27$  $24$  $R06048h$  $$  $RW$  $8h$  $Maximum RL1 Step Down From Initial Value$
$$train_cont_mode_timer_len_lane[7:0]$  $23$  $16$  $R06048h$  $$  $RW$  $64h$  $Controlled By Firmware How Often dtl_phase_opt() Is Called. 1 Code Is 5ms$
$$trx_train_bg_blind_skew_force_th_lane[7:0]$  $15$  $8$  $R06048h$  $$  $RW$  $18h$  $Threshold Above Which Blind Skew Is Forced Regardless Of BG_SKEW_CAL_BLIND_EN_LANE$
$$ND$  $7$  $5$  $R06048h$  $$  $RW$  $0h$  $$
$$trx_train_adc_ref_sel_lane[2:0]$  $4$  $2$  $R06048h$  $$  $RW$  $4h$  $TRX Train ADC Reference Select Lane$
$$trx_train_init_adc_cal_gao_reset_lane$  $1$  $1$  $R06048h$  $$  $RW$  $1h$  $Reset ADC Gain And Offset Calibration$
$$trx_train_init_adc_cal_skew_reset_lane$  $0$  $0$  $R06048h$  $$  $RW$  $1h$  $Reset ADC Skew Calibration$
$$midpoint_large_thres_k_lane[7:0]$  $31$  $24$  $R0604Ch$  $$  $RW$  $0h$  $MIDPOINT_LARGE_THRES_K$
$$midpoint_large_thres_c_lane[7:0]$  $23$  $16$  $R0604Ch$  $$  $RW$  $0h$  $MIDPOINT_LARGE_THRES_C$
$$midpoint_small_thres_k_lane[7:0]$  $15$  $8$  $R0604Ch$  $$  $RW$  $0h$  $MIDPOINT_SMALL_THRES_K$
$$midpoint_small_thres_c_lane[7:0]$  $7$  $0$  $R0604Ch$  $$  $RW$  $0h$  $MIDPOINT_SMALL_THRES_C$
$$sumf_boost_target_k_lane[7:0]$  $31$  $24$  $R06050h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_K$
$$sumf_boost_target_c_lane[7:0]$  $23$  $16$  $R06050h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_C$
$$midpoint_phase_os_lane[7:0]$  $15$  $8$  $R06050h$  $$  $RW$  $0h$  $MIDPOINT_PHASE_OS$
$$ini_phase_offset_lane[7:0]$  $7$  $0$  $R06050h$  $$  $RW$  $0h$  $Initial Phase Offset$
$$rx_rxffe_r_ini_lane[3:0]$  $31$  $28$  $R06054h$  $$  $RW$  $0h$  $RX_RXFFE_R_INI$
$$rxffe_r_gain_train_lane[3:0]$  $27$  $24$  $R06054h$  $$  $RW$  $0h$  $RXFFE_R_GAIN_TRAIN$
$$TX_ADAPT_G0_EN_LANE$  $23$  $23$  $R06054h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G0$
$$TX_ADAPT_GN1_EN_LANE$  $22$  $22$  $R06054h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN1$
$$TX_ADAPT_G1_EN_LANE$  $21$  $21$  $R06054h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G1$
$$remote_multi_rsv_coe_req_err_int_lane$  $20$  $20$  $R06054h$  $$  $R$  $Vh$  $TX TRAIN IF Remote Control Multi Reserved Coeffient Request Error$
$$tx_train_remote_pattern_error_int_lane$  $19$  $19$  $R06054h$  $$  $R$  $Vh$  $TX TRAIN Remote Control Pattern Error Detected $
$$ESM_EN_LANE$  $18$  $18$  $R06054h$  $$  $RW$  $0h$  $1-Enable EOM_EN$
$$tx_train_frame_lock_det_fail_int_lane$  $17$  $17$  $R06054h$  $$  $R$  $Vh$  $TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode$
$$ESM_PATH_SEL_LANE$  $16$  $16$  $R06054h$  $$  $RW$  $0h$  $1-Select EOM Slice Path, 0-Select EOM Data Path$
$$tx_train_fail_int_lane$  $15$  $15$  $R06054h$  $$  $R$  $Vh$  $TX Train Fail Indicator From MCU$
$$tx_train_complete_int_lane$  $14$  $14$  $R06054h$  $$  $R$  $Vh$  $TX Train Complete Indicator From MCU$
$$ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]$  $13$  $10$  $R06054h$  $$  $RW$  $0h$  $DFE Adapt Sampler Enable During EOM Draw$
$$ESM_PHASE_LANE[9:0]$  $9$  $0$  $R06054h$  $CTLE Tune Control Registers$  $RW$  $0h$  $Eye Shape Monitor Phase Value(-512 ~ +512)$
$$rx_train_ctle_tune_snr_th_lane[7:0]$  $31$  $24$  $R06058h$  $CTLE Tune Control Registers$  $RW$  $8h$  $Threshold For Tuning Gain-Coarse And Mid-Frequency In SNR Check U8.5 (Default 0.25dB)$
$$rx_train_ctle_tune_cur_snr_th_lane[7:0]$  $23$  $16$  $R06058h$  $CTLE Tune Control Registers$  $RW$  $10h$  $Threshold For Tuning RL1 And Currents In SNR Check U8.5 (Default 0.5dB)$
$$rx_train_ctle_tune_r_step_up_lane[3:0]$  $15$  $12$  $R06058h$  $CTLE Tune Control Registers$  $RW$  $2h$  $Upward range of R in R tuning$
$$rx_train_ctle_tune_timer_lane[3:0]$  $11$  $8$  $R06058h$  $CTLE Tune Control Registers$  $RW$  $4h$  $Time To Wait For CTLE Tuning (20 uSec)$
$$rx_train_ctle_tune_rc_snr_th_lane[7:0]$  $7$  $0$  $R06058h$  $$  $RW$  $8h$  $Threshold for tuning R and C in snr check U8.5 (default 0.25dB)$
$$time_duration_info_lane[31:0]$  $31$  $0$  $R0605Ch$  $CLI Argument 0$  $R$  $Vh$  $time duration indicator (unit: us)$
$$cli_args_lane[15:0]$  $31$  $16$  $R06060h$  $CLI Argument 0$  $RW$  $0h$  $CLI Command Argument$
$$ND$  $15$  $9$  $R06060h$  $CLI Argument 0$  $RW$  $0h$  $$
$$cli_start_lane$  $8$  $8$  $R06060h$  $CLI Argument 0$  $RW$  $0h$  $CLI Start For Test$
$$cli_cmd_lane[7:0]$  $7$  $0$  $R06060h$  $CLI Argument 1$  $RW$  $0h$  $CLI Command For Test$
$$ND$  $31$  $16$  $R06064h$  $CLI Argument 1$  $RW$  $0h$  $$
$$cli_return_lane[15:0]$  $15$  $0$  $R06064h$  $Calibration Status$  $R$  $Vh$  $CLI Return Value$
$$ND$  $31$  $22$  $R06068h$  $Calibration Status$  $RW$  $0h$  $$
$$rx_pllvdda_cal_pass_lane$  $21$  $21$  $R06068h$  $Calibration Status$  $R$  $Vh$  $RX PLL VDDA Calibration Pass Indicator.$
$$tx_pllvdda_cal_pass_lane$  $20$  $20$  $R06068h$  $Calibration Status$  $R$  $Vh$  $TX PLL VDDA Calibration Pass Indicator.$
$$rx_plldcc_cal_pass_lane$  $19$  $19$  $R06068h$  $Calibration Status$  $R$  $Vh$  $RX PLL DCC Calibration Pass Indicator.$
$$tx_plldcc_cal_pass_lane$  $18$  $18$  $R06068h$  $Calibration Status$  $R$  $Vh$  $TX PLL DCC Calibration Pass Indicator.$
$$process_cal_pass_lane$  $17$  $17$  $R06068h$  $Calibration Status$  $R$  $Vh$  $Process Calibration Pass Indicator.$
$$rx_pll_amp_cal_pass_lane$  $16$  $16$  $R06068h$  $Calibration Status$  $R$  $Vh$  $RX PLL Amplitude Calibration Pass Indicator.  $
$$tx_pll_amp_cal_pass_lane$  $15$  $15$  $R06068h$  $Calibration Status$  $R$  $Vh$  $TX PLL Amplitude Calibration Pass Indicator.  $
$$rx_pll_temp_cal_pass_lane$  $14$  $14$  $R06068h$  $Calibration Status$  $R$  $Vh$  $RX PLL Temperature Calibration Pass Indicator.$
$$tx_pll_temp_cal_pass_lane$  $13$  $13$  $R06068h$  $Calibration Status$  $R$  $Vh$  $TX PLL Temperature Calibration Pass Indicator.$
$$rx_pll_cal_pass_lane$  $12$  $12$  $R06068h$  $Calibration Status$  $R$  $Vh$  $RX PLL Calibration Pass Indicator.$
$$tx_pll_cal_pass_lane$  $11$  $11$  $R06068h$  $Calibration Status$  $R$  $Vh$  $TX PLL Calibration Pass Indicator.$
$$rx_pllvdda_cal_done_lane$  $10$  $10$  $R06068h$  $Calibration Status$  $R$  $Vh$  $RX PLL VDDA Calibration Done Indicator. $
$$tx_pllvdda_cal_done_lane$  $9$  $9$  $R06068h$  $Calibration Status$  $R$  $Vh$  $TX PLL VDDA Calibration Done Indicator. $
$$process_cal_done_lane$  $8$  $8$  $R06068h$  $Calibration Status$  $R$  $Vh$  $Process Calibration Done.$
$$rx_pll_amp_cal_done_lane$  $7$  $7$  $R06068h$  $Calibration Status$  $R$  $Vh$  $RX PLL Amplitude Calibration Done Indicator. $
$$tx_pll_amp_cal_done_lane$  $6$  $6$  $R06068h$  $Calibration Status$  $R$  $Vh$  $TX PLL Amplitude Calibration Done Indicator. $
$$rx_pll_temp_cal_done_lane$  $5$  $5$  $R06068h$  $Calibration Status$  $R$  $Vh$  $RX PLL Temperature Calibration Done.$
$$tx_pll_temp_cal_done_lane$  $4$  $4$  $R06068h$  $Calibration Status$  $R$  $Vh$  $TX PLL Temperature Calibration Done.$
$$rx_pll_cal_done_lane$  $3$  $3$  $R06068h$  $Calibration Status$  $R$  $Vh$  $RX PLL Calibration Done.$
$$tx_pll_cal_done_lane$  $2$  $2$  $R06068h$  $Calibration Status$  $R$  $Vh$  $TX PLL Calibration Done.$
$$rx_plldcc_cal_done_lane$  $1$  $1$  $R06068h$  $Calibration Status$  $R$  $Vh$  $PLL DCC Calibration Done.$
$$tx_plldcc_cal_done_lane$  $0$  $0$  $R06068h$  $$  $R$  $Vh$  $PLL DCC Calibration Done.$
$$rx_train_ctle_tune_c_step_dn_lane[7:0]$  $31$  $24$  $R0606Ch$  $$  $RW$  $6h$  $Downward range of C in C tuning$
$$rx_train_ctle_tune_rl1_snr_th_lane[7:0]$  $23$  $16$  $R0606Ch$  $$  $RW$  $10h$  $Threshold for tuning rl1 in snr check U8.5 (default 0.5dB)$
$$chest_val_out_lane[15:8]$  $15$  $8$  $R0606Ch$  $$  $RW$  $0h$  $Chest Result For EOM Firmware$
$$chest_val_out_lane[7:0]$  $7$  $0$  $R0606Ch$  $$  $RW$  $0h$  $Chest Result For EOM Firmware$
$$txtrain_pattern_lock_lost_en_lane$  $31$  $31$  $R06070h$  $$  $RW$  $0h$  $enable pattern lock lost timeout enable dirung tx training$
$$txtrain_status_valid_lane$  $30$  $30$  $R06070h$  $$  $RW$  $0h$  $Remote Status Valid$
$$txtrain_status_c1_lane[2:0]$  $29$  $27$  $R06070h$  $$  $RW$  $0h$  $Remote Post Tx Coefficient Status$
$$txtrain_status_c0_lane[2:0]$  $26$  $24$  $R06070h$  $$  $RW$  $0h$  $Remote Main Tx Coefficient Status$
$$ND$  $23$  $22$  $R06070h$  $$  $RW$  $0h$  $$
$$txtrain_status_cn1_lane[2:0]$  $21$  $19$  $R06070h$  $$  $RW$  $0h$  $Remote Pre Tx Coefficient Status$
$$txtrain_status_cn2_lane[2:0]$  $18$  $16$  $R06070h$  $$  $RW$  $0h$  $Remote Pre2 Tx Coefficient Status$
$$ND$  $15$  $15$  $R06070h$  $$  $RW$  $0h$  $$
$$txtrain_fail_lane$  $14$  $14$  $R06070h$  $$  $RW$  $0h$  $Tx Training Fail$
$$txtrain_ctrl_preset_lane[3:0]$  $13$  $10$  $R06070h$  $$  $RW$  $0h$  $Remote Tx Coefficient Preset Index$
$$txtrain_ctrl_c1_lane[1:0]$  $9$  $8$  $R06070h$  $$  $RW$  $0h$  $Remote Post Tx Coefficient Control$
$$txtrain_ctrl_c0_lane[1:0]$  $7$  $6$  $R06070h$  $$  $RW$  $0h$  $Remote Main Tx Coefficient Control$
$$txtrain_ctrl_cn1_lane[1:0]$  $5$  $4$  $R06070h$  $$  $RW$  $0h$  $Remote Pre Tx Coefficient Control$
$$txtrain_ctrl_cn2_lane[1:0]$  $3$  $2$  $R06070h$  $$  $RW$  $0h$  $Remote Pre2 Tx Coefficient Control$
$$txtrain_ctrl_pat_lane[1:0]$  $1$  $0$  $R06070h$  $$  $RW$  $0h$  $Remote Tx Training Data Encoder Control$
$$rx_rate_2_pll_ratio_x8_lane[7:0]$  $31$  $24$  $R06074h$  $$  $RW$  $0h$  $Data Rate To PLL Ratio Times 8$
$$ND$  $23$  $21$  $R06074h$  $$  $RW$  $0h$  $$
$$pll_tsrs_switch_xdat_lane$  $20$  $20$  $R06074h$  $$  $RW$  $0h$  $Switch TS PLL and RS PLL For Lane$
$$pll_sel_lane[1:0]$  $19$  $18$  $R06074h$  $$  $RW$  $0h$  $PLL Selection For Each Lane$
$$mcu_ctrl_pll_lane[1:0]$  $17$  $16$  $R06074h$  $$  $RW$  $0h$  $MCU Has Access To PLL Registers$
$$refclk_freq_rd_lane[15:0]$  $15$  $0$  $R06074h$  $Calibration Control Lane5$  $R$  $Vh$  $Reference Frequency X4 Clock Read For Internal MCU Use$
$$ND$  $31$  $28$  $R06078h$  $Calibration Control Lane5$  $RW$  $0h$  $$
$$pll_ts_vco_amp_vth_high_lane[3:0]$  $27$  $24$  $R06078h$  $Calibration Control Lane5$  $RW$  $5h$  $PLL TS VCO Amp Vth High$
$$pll_ts_vco_amp_vth_mid_lane[3:0]$  $23$  $20$  $R06078h$  $Calibration Control Lane5$  $RW$  $5h$  $PLL TS VCO Amp Vth Middle$
$$pll_ts_vco_amp_vth_low_lane[3:0]$  $19$  $16$  $R06078h$  $Calibration Control Lane5$  $RW$  $5h$  $PLL TS VCO Amp Vth Low$
$$pll_ts_speed_thresh_lane[15:0]$  $15$  $0$  $R06078h$  $$  $RW$  $0h$  $PLL TS Speed Threshold.$
$$rx_train_adc_sat_check_small_sig_th_lane[7:0]$  $31$  $24$  $R0607Ch$  $$  $RW$  $40h$  $Small Signal Indicator U8.8 (default 0.25)$
$$rx_train_adc_sat_check_large_sig_th_lane[7:0]$  $23$  $16$  $R0607Ch$  $$  $RW$  $8h$  $Large Signal Indicator U8.8 (default 0.125)$
$$ND$  $15$  $14$  $R0607Ch$  $$  $RW$  $0h$  $$
$$rx_train_adc_sat_check_th1_lane[5:0]$  $13$  $8$  $R0607Ch$  $$  $RW$  $20h$  $ADC Saturation Check Threshold 1$
$$rx_train_adc_sat_check_phase_scan_en_lane$  $7$  $7$  $R0607Ch$  $$  $RW$  $1h$  $Phase Scan Enable$
$$ND$  $6$  $6$  $R0607Ch$  $$  $RW$  $0h$  $$
$$rx_train_adc_sat_check_th2_lane[5:0]$  $5$  $0$  $R0607Ch$  $$  $RW$  $38h$  $ADC Saturation Check Threshold 2$
$$trx_train_fine_clte_tune_r_step_lane[3:0]$  $31$  $28$  $R06080h$  $$  $RW$  $2h$  $Step/range of R in Fine optimization of R$
$$ND$  $27$  $16$  $R06080h$  $$  $RW$  $0h$  $$
$$rx_train_adc_sat_check_phase_scan_ppm_lane[15:0]$  $15$  $0$  $R06080h$  $$  $RW$  $8000h$  $Phase Scan Rotation Speed$
$$rx_train_adc_sat_check_nominal_signal_r_lane[3:0]$  $31$  $28$  $R06084h$  $$  $RW$  $2h$  $CTLE R Value For Nominal Signal$
$$rx_train_adc_sat_check_small_signal_r_lane[3:0]$  $27$  $24$  $R06084h$  $$  $RW$  $1h$  $CTLE R Value For Small Signal$
$$rx_train_adc_sat_check_large_signal_r_lane[3:0]$  $23$  $20$  $R06084h$  $$  $RW$  $3h$  $CTLE R Value For Large Signal$
$$rx_train_ctle_tune_r_step_dn_lane[3:0]$  $19$  $16$  $R06084h$  $$  $RW$  $2h$  $Downward range of R in R tuning$
$$ND$  $15$  $13$  $R06084h$  $$  $RW$  $0h$  $$
$$rx_train_adc_sat_check_large_signal_coarse_gain_lane[4:0]$  $12$  $8$  $R06084h$  $$  $RW$  $0h$  $CTLE Coarse Gain Value For Large Signal$
$$ND$  $7$  $7$  $R06084h$  $$  $RW$  $0h$  $$
$$rx_train_adc_sat_check_nominal_signal_c_lane[6:0]$  $6$  $0$  $R06084h$  $$  $RW$  $46h$  $CTLE C Value For Nominal Signal$
$$ND$  $31$  $31$  $R06088h$  $$  $RW$  $0h$  $$
$$rx_train_adc_sat_check_small_signal_c_lane[6:0]$  $30$  $24$  $R06088h$  $$  $RW$  $50h$  $CTLE C Value For Small Signal$
$$ND$  $23$  $23$  $R06088h$  $$  $RW$  $0h$  $$
$$rx_train_adc_sat_check_large_signal_c_lane[6:0]$  $22$  $16$  $R06088h$  $$  $RW$  $3ch$  $CTLE C Value For Large Signal$
$$ND$  $15$  $13$  $R06088h$  $$  $RW$  $0h$  $$
$$rx_train_adc_sat_check_nominal_signal_coarse_gain_lane[4:0]$  $12$  $8$  $R06088h$  $$  $RW$  $1h$  $CTLE Coarse Gain Value For Nominal Signal$
$$ND$  $7$  $5$  $R06088h$  $$  $RW$  $0h$  $$
$$rx_train_adc_sat_check_small_signal_coarse_gain_lane[4:0]$  $4$  $0$  $R06088h$  $RX Blind Training Control Register 0$  $RW$  $2h$  $CTLE Coarse Gain Value For Small Signal$
$$rx_train_blind_max_trial_lane[7:0]$  $31$  $24$  $R0608Ch$  $RX Blind Training Control Register 0$  $RW$  $1eh$  $Maximum Number Of Trials$
$$rx_train_blind_alt_search_en_lane$  $23$  $23$  $R0608Ch$  $RX Blind Training Control Register 0$  $RW$  $0h$  $Enable Alternate Blind Search Algorithm For PAM2$
$$rx_train_blind_phase_scan_en_lane$  $22$  $22$  $R0608Ch$  $RX Blind Training Control Register 0$  $RW$  $1h$  $Phase Scan Enable$
$$rx_train_blind_adc_th1_lane[5:0]$  $21$  $16$  $R0608Ch$  $RX Blind Training Control Register 0$  $RW$  $3ch$  $Saturation Check Threshold$
$$rx_train_blind_ctle_c_step_lane[1:0]$  $15$  $14$  $R0608Ch$  $RX Blind Training Control Register 0$  $RW$  $1$  $CTLE C Control Step$
$$rx_train_blind_ctle_r_step_lane[1:0]$  $13$  $12$  $R0608Ch$  $RX Blind Training Control Register 0$  $RW$  $1$  $CTLE R Control Step$
$$rx_train_blind_gain_coarse_step_lane[1:0]$  $11$  $10$  $R0608Ch$  $RX Blind Training Control Register 0$  $RW$  $1$  $Gain-Coarse Step$
$$ND$  $9$  $5$  $R0608Ch$  $RX Blind Training Control Register 0$  $RW$  $0h$  $$
$$rx_train_blind_ctle_r_max_lane[4:0]$  $4$  $0$  $R0608Ch$  $RX Blind Training Control Register 1$  $RW$  $4h$  $Max Of CTLE R Allowed In Blind Training$
$$rx_train_blind_adc_sat_th_lane[15:0]$  $31$  $16$  $R06090h$  $RX Blind Training Control Register 1$  $RW$  $7h$  $ADC saturation level threshold U16.6 (default 0.01)$
$$rx_train_blind_phase_scan_ppm_lane[15:0]$  $15$  $0$  $R06090h$  $$  $RW$  $8000h$  $Phase Scan Rotation Speed$
$$eom_hist_n_bot_h_cnt_lane[31:0]$  $31$  $0$  $R06094h$  $$  $R$  $Vh$  $EOM histogram negative threshold bottom high error counter$
$$eom_hist_n_bot_l_cnt_lane[31:0]$  $31$  $0$  $R06098h$  $$  $R$  $Vh$  $EOM histogram negative threshold bottom low error counter$
$$eom_hist_n_mid_h_cnt_lane[31:0]$  $31$  $0$  $R0609Ch$  $$  $R$  $Vh$  $EOM histogram negative threshold middle high error counter$
$$eom_hist_n_mid_l_cnt_lane[31:0]$  $31$  $0$  $R060A0h$  $$  $R$  $Vh$  $EOM histogram negative threshold middle low error counter$
$$eom_hist_n_top_h_cnt_lane[31:0]$  $31$  $0$  $R060A4h$  $$  $R$  $Vh$  $EOM histogram negative threshold top high error counter$
$$eom_hist_n_top_l_cnt_lane[31:0]$  $31$  $0$  $R060A8h$  $$  $R$  $Vh$  $EOM histogram negative threshold top low error counter$
$$eom_hist_n_d00_cnt_lane[31:0]$  $31$  $0$  $R060ACh$  $$  $R$  $Vh$  $EOM histogram negative threshold data counter for 00$
$$eom_hist_n_d01_cnt_lane[31:0]$  $31$  $0$  $R060B0h$  $$  $R$  $Vh$  $EOM histogram negative threshold data counter for 01$
$$eom_hist_n_d10_cnt_lane[31:0]$  $31$  $0$  $R060B4h$  $$  $R$  $Vh$  $EOM histogram negative threshold data counter for 10$
$$eom_hist_n_d11_cnt_lane[31:0]$  $31$  $0$  $R060B8h$  $$  $R$  $Vh$  $EOM histogram negative threshold data counter for 11$
$$tx_train_min_trial_lane[7:0]$  $31$  $24$  $R060BCh$  $$  $RW$  $2h$  $Minimum Number Of Iterations Before Exiting$
$$tx_train_max_trial_lane[7:0]$  $23$  $16$  $R060BCh$  $$  $RW$  $8h$  $Maximum Number Of trials$
$$tx_train_g1_adapt_en_lane$  $15$  $15$  $R060BCh$  $$  $RW$  $0h$  $Enable Adaptation Of TX-FFE Post1$
$$tx_train_gn1_adapt_en_lane$  $14$  $14$  $R060BCh$  $$  $RW$  $1h$  $Enable Adaptation Of TX-FFE Pre1$
$$tx_train_gn2_adapt_en_lane$  $13$  $13$  $R060BCh$  $$  $RW$  $0h$  $Enable Adaptation Of TX-FFE Pre2$
$$tx_train_gn3_adapt_en_lane$  $12$  $12$  $R060BCh$  $$  $RW$  $0h$  $Enable Adaptation Of TX-FFE Pre3 (Currently Not Supported)$
$$ND$  $11$  $0$  $R060BCh$  $$  $RW$  $0h$  $$
$$tx_train_g1_high_th_lane[7:0]$  $31$  $24$  $R060C0h$  $$  $RW$  $ah$  $DTL-FFE PST1 High Level Threshold For G1 Change (int8_t)$
$$tx_train_g1_low_th_lane[7:0]$  $23$  $16$  $R060C0h$  $$  $RW$  $f6h$  $dtl-ffe pst1 Low Level Threshold For G1 Change (int8_t)$
$$tx_train_gn1_high_th_lane[7:0]$  $15$  $8$  $R060C0h$  $$  $RW$  $fh$  $dtl-ffe pre1 High Level Threshold For GN1 Change (int8_t)$
$$tx_train_gn1_low_th_lane[7:0]$  $7$  $0$  $R060C0h$  $$  $RW$  $f1h$  $dtl-ffe pre1 Low Level Threshold For GN1 Change (int8_t)$
$$tx_train_gn2_high_th_lane[7:0]$  $31$  $24$  $R060C4h$  $$  $RW$  $7h$  $dtl-ffe pst2 High Level Threshold For GN2 Change (int8_t)$
$$tx_train_gn2_low_th_lane[7:0]$  $23$  $16$  $R060C4h$  $$  $RW$  $f9h$  $dtl-ffe pst2 Low Level Threshold For GN2 Change (int8_t)$
$$tx_train_gn3_high_th_lane[7:0]$  $15$  $8$  $R060C4h$  $$  $RW$  $7h$  $dtl-ffe pre3 High Level Threshold For GN3 Change (int8_t)$
$$tx_train_gn3_low_th_lane[7:0]$  $7$  $0$  $R060C4h$  $$  $RW$  $f9h$  $dtl-ffe pre3 Low Level Threshold For GN3 Change (int8_t)$
$$sigmnt_adc_to_dp_val_ave_lane[15:8]$  $31$  $24$  $R060C8h$  $$  $RW$  $0h$  $adc_to_dp Signal Monitor Average Value$
$$sigmnt_adc_to_dp_val_ave_lane[7:0]$  $23$  $16$  $R060C8h$  $$  $RW$  $0h$  $adc_to_dp Signal Monitor Average Value$
$$sigmnt_shared_val_ave_lane[15:8]$  $15$  $8$  $R060C8h$  $$  $RW$  $0h$  $Shared Signal Monitor Average Value$
$$sigmnt_shared_val_ave_lane[7:0]$  $7$  $0$  $R060C8h$  $$  $RW$  $0h$  $Shared Signal Monitor Average Value$
$$sigmnt_adc_to_dp_val_cdf1_lane[15:8]$  $31$  $24$  $R060CCh$  $$  $RW$  $0h$  $adc_to_dp Signal Monitor CDF1 Value$
$$sigmnt_adc_to_dp_val_cdf1_lane[7:0]$  $23$  $16$  $R060CCh$  $$  $RW$  $0h$  $adc_to_dp Signal Monitor CDF1 Value$
$$sigmnt_adc_to_dp_val_cdf2_lane[15:8]$  $15$  $8$  $R060CCh$  $$  $RW$  $0h$  $adc_to_dp Signal Monitor CDF2 Value$
$$sigmnt_adc_to_dp_val_cdf2_lane[7:0]$  $7$  $0$  $R060CCh$  $$  $RW$  $0h$  $adc_to_dp Signal Monitor CDF2 Value$
$$sigmnt_shared_val_cdf1_lane[15:8]$  $31$  $24$  $R060D0h$  $$  $RW$  $0h$  $Shared Signal Monitor CDF1 Value$
$$sigmnt_shared_val_cdf1_lane[7:0]$  $23$  $16$  $R060D0h$  $$  $RW$  $0h$  $Shared Signal Monitor CDF1 Value$
$$sigmnt_shared_val_cdf2_lane[15:8]$  $15$  $8$  $R060D0h$  $$  $RW$  $0h$  $Shared Signal Monitor CDF2 Value$
$$sigmnt_shared_val_cdf2_lane[7:0]$  $7$  $0$  $R060D0h$  $$  $RW$  $0h$  $Shared Signal Monitor CDF2 Value$
$$trx_train_iter_max_lane[7:0]$  $31$  $24$  $R060D4h$  $$  $RW$  $5h$  $Maximum Number Of Iterations$
$$trx_train_iter_min_lane[7:0]$  $23$  $16$  $R060D4h$  $$  $RW$  $2h$  $Minimum Number Of Iterations$
$$trx_train_ctle_grid_inc_en_lane$  $15$  $15$  $R060D4h$  $$  $RW$  $0h$  $Flag To Enable CTLE Grid Increase$
$$trx_train_ctle_r_inc_lane[2:0]$  $14$  $12$  $R060D4h$  $$  $RW$  $1h$  $R Increase In CTLE Grid Increase$
$$trx_train_ctle_c_inc_lane[2:0]$  $11$  $9$  $R060D4h$  $$  $RW$  $2h$  $C Increase In CTLE Grid Increase$
$$ND$  $8$  $8$  $R060D4h$  $$  $RW$  $0h$  $$
$$rx_train_ctle_tune_gc_step_up_lane[3:0]$  $7$  $4$  $R060D4h$  $$  $RW$  $1h$  $Downward range of GC in GC tuning$
$$tx_train_opt_gradient_timer_lane[3:0]$  $3$  $0$  $R060D4h$  $$  $RW$  $4h$  $Time to wait for update before measuring SNR (default 20 us)$
$$trx_train_fine_ctle_r_en_lane$  $31$  $31$  $R060D8h$  $$  $RW$  $1h$  $Flag to enable Fine optimization of R$
$$trx_train_fine_ctle_c_en_lane$  $30$  $30$  $R060D8h$  $$  $RW$  $1h$  $Flag to enable Fine optimization of C$
$$tx_train_opt_adc_th1_lane[5:0]$  $29$  $24$  $R060D8h$  $$  $RW$  $38h$  $Threshold To Be Used For Saturation Check$
$$tx_train_opt_snr_th_lane[7:0]$  $23$  $16$  $R060D8h$  $$  $RW$  $0h$  $SNR threshold U8.5$
$$ND$  $15$  $13$  $R060D8h$  $$  $RW$  $0h$  $$
$$tx_train_opt_int_iter_max_lane[4:0]$  $12$  $8$  $R060D8h$  $$  $RW$  $2h$  $Maximum Number Internal Trial$
$$tx_train_phase_opt_step_lane[2:0]$  $7$  $5$  $R060D8h$  $$  $RW$  $2h$  $Phase optimization step $
$$tx_train_opt_ext_iter_max_lane[4:0]$  $4$  $0$  $R060D8h$  $$  $RW$  $1h$  $Maximum Number External Trial$
$$trx_train_fine_iter_num_lane[7:0]$  $31$  $24$  $R060DCh$  $$  $RW$  $2h$  $Number of iterations in fine optimization$
$$ND$  $23$  $21$  $R060DCh$  $$  $RW$  $0h$  $$
$$tx_train_opt_g1_adapt_en_lane$  $20$  $20$  $R060DCh$  $$  $RW$  $1h$  $Enable Adaptation of TX-FFE pst1$
$$tx_train_opt_g0_adapt_en_lane$  $19$  $19$  $R060DCh$  $$  $RW$  $0h$  $Enable Adaptation of TX-FFE cursor$
$$tx_train_opt_gn1_adapt_en_lane$  $18$  $18$  $R060DCh$  $$  $RW$  $1h$  $Enable Adaptation of TX-FFE pre1$
$$tx_train_opt_gn2_adapt_en_lane$  $17$  $17$  $R060DCh$  $$  $RW$  $1h$  $Enable Adaptation of TX-FFE pre2$
$$tx_train_opt_gn3_adapt_en_lane$  $16$  $16$  $R060DCh$  $$  $RW$  $0h$  $Enable Adaptation of TX-FFE pre3 (not currently supported)$
$$tx_train_opt_adc_sat_th_lane[15:0]$  $15$  $0$  $R060DCh$  $$  $RW$  $7h$  $ADC Saturation Level Threshold U16.16 (default 0.01)$
$$trx_train_fine_ctle_tune_c_step_lane[7:0]$  $31$  $24$  $R060E0h$  $$  $RW$  $6h$  $Step/range of C in Fine optimization of C$
$$trx_train_fine_ctle_tune_rc_snr_th_lane[7:0]$  $23$  $16$  $R060E0h$  $$  $RW$  $8h$  $Threshold for tuning fine optimization of R and C in snr check U8.5 (default 0.25dB)$
$$trx_train_dtl_hl_ratio_th_lane[7:0]$  $15$  $8$  $R060E0h$  $$  $RW$  $80h$  $High pass to low pass power ratio to trigger grid search (U8.7)$
$$ND$  $7$  $7$  $R060E0h$  $$  $RW$  $0h$  $$
$$tx_train_preset_ctle_comp_en_lane$  $6$  $6$  $R060E0h$  $$  $RW$  $0h$  $Enable DC Compensation For TX-FFE Preset$
$$tx_train_preset_ctle_comp_iter_max_lane[3:0]$  $5$  $2$  $R060E0h$  $$  $RW$  $3h$  $Maximum Number Trial For DC Compensation$
$$tx_train_preset_ctle_comp_r_step_lane[1:0]$  $1$  $0$  $R060E0h$  $$  $RW$  $1h$  $CTLE R Control Step$
$$ND$  $31$  $29$  $R060E4h$  $$  $RW$  $0h$  $$
$$rx_train_opt_r_step_lane[4:0]$  $28$  $24$  $R060E4h$  $$  $RW$  $1h$  $Step Of R In (R,C,GC) Grid$
$$ND$  $23$  $21$  $R060E4h$  $$  $RW$  $0h$  $$
$$rx_train_opt_c_step_lane[4:0]$  $20$  $16$  $R060E4h$  $$  $RW$  $2h$  $Step Of C In (R,C,GC) Grid$
$$ND$  $15$  $13$  $R060E4h$  $$  $RW$  $0h$  $$
$$rx_train_opt_gc_step_lane[4:0]$  $12$  $8$  $R060E4h$  $$  $RW$  $1h$  $Step Of GC In (R,C,GC) Grid$
$$ND$  $7$  $4$  $R060E4h$  $$  $RW$  $0h$  $$
$$rx_train_opt_ctle_walk_timer_lane[3:0]$  $3$  $0$  $R060E4h$  $$  $RW$  $4h$  $Time To Wait For a Stable CTLE (R, C, GC) Value (Default 20 us)$
$$ND$  $31$  $29$  $R060E8h$  $$  $RW$  $0h$  $$
$$rx_train_opt_r_iter_max_lane[4:0]$  $28$  $24$  $R060E8h$  $$  $RW$  $2h$  $Maximum Number Of Trials In R$
$$ND$  $23$  $21$  $R060E8h$  $$  $RW$  $0h$  $$
$$rx_train_opt_c_iter_max_lane[4:0]$  $20$  $16$  $R060E8h$  $$  $RW$  $6h$  $Maximum Number Of Trials In C$
$$ND$  $15$  $13$  $R060E8h$  $$  $RW$  $0h$  $$
$$rx_train_opt_gc_iter_max_lane[4:0]$  $12$  $8$  $R060E8h$  $$  $RW$  $1h$  $Maximum Number Of Trials In GC$
$$rx_train_opt_snr_nave_lane[7:0]$  $7$  $0$  $R060E8h$  $$  $RW$  $10h$  $Number Of SNR Averages To Take During Grid Search$
$$ND$  $31$  $30$  $R060ECh$  $$  $RW$  $0h$  $$
$$rx_train_opt_adc_th1_lane[5:0]$  $29$  $24$  $R060ECh$  $$  $RW$  $3ch$  $Threshold To Be Used For Saturation Check$
$$rx_train_opt_snr_th_lane[7:0]$  $23$  $16$  $R060ECh$  $$  $RW$  $0h$  $Threshold In SNR Check U8.5$
$$rx_train_opt_adc_sat_th_lane[15:0]$  $15$  $0$  $R060ECh$  $Training Status Lane$  $RW$  $7h$  $ADC Saturation Level Threshold U16.16 (default 0.01)$
$$tx_train_done_lane$  $31$  $31$  $R060F0h$  $Training Status Lane$  $RW$  $0h$  $Tx Train Done Indicator$
$$tx_train_pass_lane$  $30$  $30$  $R060F0h$  $Training Status Lane$  $RW$  $0h$  $Tx Train Pass Indicator$
$$tx_train_abort_lane$  $29$  $29$  $R060F0h$  $Training Status Lane$  $RW$  $0h$  $Tx Train Abort Indicator$
$$rx_train_done_lane$  $28$  $28$  $R060F0h$  $Training Status Lane$  $RW$  $0h$  $Rx Train Done Indicator$
$$rx_train_pass_lane$  $27$  $27$  $R060F0h$  $Training Status Lane$  $RW$  $0h$  $Rx Train Pass Indicator$
$$rx_train_abort_lane$  $26$  $26$  $R060F0h$  $Training Status Lane$  $RW$  $0h$  $Rx Train Abort Indicator$
$$ND$  $25$  $0$  $R060F0h$  $EOM Interface Lane$  $RW$  $0h$  $$
$$trx_train_pass_check_trx_snr_lane[7:0]$  $31$  $24$  $R060F4h$  $EOM Interface Lane$  $RW$  $50h$  $Threshold for training pass in TRX training U8.3 (default 10dB)$
$$trx_train_pass_check_rx_snr_lane[7:0]$  $23$  $16$  $R060F4h$  $EOM Interface Lane$  $RW$  $68h$  $Threshold for training pass in RX training U8.3 (default 13dB)$
$$ND$  $15$  $11$  $R060F4h$  $EOM Interface Lane$  $RW$  $0h$  $$
$$EOM_CALL_LANE$  $10$  $10$  $R060F4h$  $EOM Interface Lane$  $RW$  $0h$  $Call Enable For Eye Shape Monitor$
$$EOM_CALL_CONV_LANE$  $9$  $9$  $R060F4h$  $EOM Interface Lane$  $RW$  $0h$  $Call Enable For EOM Convolution$
$$EOM_READY_LANE$  $8$  $8$  $R060F4h$  $EOM Interface Lane$  $RW$  $0h$  $Eye Monitor Drawing Ready $
$$ESM_VOLTAGE_LANE[7:0]$  $7$  $0$  $R060F4h$  $$  $RW$  $0h$  $Eye Shape Monitor Voltage Value$
$$ts_vcoamp_vth_amp_lane[7:0]$  $31$  $24$  $R060F8h$  $$  $RW$  $05h$  $Ts PLL VCO Amplitude Threshold For Initial PLL Amp Power On.$
$$ts_tempc_dac_sel_lane[7:0]$  $23$  $16$  $R060F8h$  $$  $RW$  $0h$  $Ts PLL Temperature Compensation Dac Selection$
$$ts_tempc_mux_sel_2c_lane[7:0]$  $15$  $8$  $R060F8h$  $$  $RW$  $05h$  $Ts PLL Temperature Compensation Mux Selection$
$$ts_tempc_mux_hold_sel_2c_lane[7:0]$  $7$  $0$  $R060F8h$  $$  $RW$  $06h$  $Ts PLL Temperature Compensation Hold Selection$
$$rs_vcoamp_vth_amp_lane[7:0]$  $31$  $24$  $R060FCh$  $$  $RW$  $05h$  $Rs PLL VCO Amplitude Threshold For Initial PLL Amp Power On.$
$$rs_tempc_dac_sel_lane[7:0]$  $23$  $16$  $R060FCh$  $$  $RW$  $0h$  $Rs PLL Temperature Compensation Dac Selection$
$$rs_tempc_mux_sel_2c_lane[7:0]$  $15$  $8$  $R060FCh$  $$  $RW$  $05h$  $Rs PLL Temperature Compensation Mux Selection$
$$rs_tempc_mux_hold_sel_2c_lane[7:0]$  $7$  $0$  $R060FCh$  $$  $RW$  $06h$  $Rs PLL Temperature Compensation Hold Selection$
$$rx_train_adc_in_th1_lane[15:0]$  $31$  $16$  $R06100h$  $$  $RW$  $0h$  $Small Signal Indicator Measured (Firmware Debug)$
$$rx_train_adc_in_th2_lane[15:0]$  $15$  $0$  $R06100h$  $RX Blind Training Control Register 2$  $RW$  $0h$  $Large Signal Indicator Measured (Firmware Debug)$
$$ND$  $31$  $16$  $R06104h$  $RX Blind Training Control Register 2$  $RW$  $0h$  $$
$$rx_train_blind_adc_overflow_sat_th_lane[15:0]$  $15$  $0$  $R06104h$  $RX Blind Training Control Register 3$  $RW$  $2bch$  $Threshold To Be Used For Overly Saturated Cases$
$$ND$  $31$  $22$  $R06108h$  $RX Blind Training Control Register 3$  $RW$  $0h$  $$
$$rx_train_blind_adc_th2_lane[5:0]$  $21$  $16$  $R06108h$  $RX Blind Training Control Register 3$  $RW$  $28h$  $A Lower Threshold To Be Used For Saturation Check$
$$rx_train_blind_adc_sat_th2_lane[15:0]$  $15$  $0$  $R06108h$  $$  $RW$  $7h$  $ADC Saturation Level Threshold U16.16 (Default 0.0001)$
$$ND$  $31$  $9$  $R0610Ch$  $$  $RW$  $0h$  $$
$$cds_fault_triggered_lane$  $8$  $8$  $R0610Ch$  $$  $RW$  $0h$  $When DTL SNR < trx_train_dtl_snr_af_cds_th_lane[7:0], Set It To 1$
$$trx_train_dtl_snr_af_cds_th_lane[7:0]$  $7$  $0$  $R0610Ch$  $Skew Protection Control Registers$  $RW$  $38h$  $DTL SNR After CDS Threshold$
$$ND$  $31$  $10$  $R06110h$  $Skew Protection Control Registers$  $RW$  $0h$  $$
$$skew_prot_triggered_lane[1:0]$  $9$  $8$  $R06110h$  $Skew Protection Control Registers$  $RW$  $0h$  $Skew Protection Triggered$
$$trx_train_dtl_snr_af_cal_th_lane[7:0]$  $7$  $0$  $R06110h$  $Calibration Control$  $RW$  $3ch$  $DTL SNR After Calibration Threshold$
$$ND$  $31$  $16$  $R06114h$  $Calibration Control$  $RW$  $0h$  $$
$$rs_tempc_dbg_step_mode_lane[7:0]$  $15$  $8$  $R06114h$  $Calibration Control$  $RW$  $00h$  $Rs TEMPC Debug Step Mode$
$$ts_tempc_dbg_step_mode_lane[7:0]$  $7$  $0$  $R06114h$  $Calibration Control$  $RW$  $00h$  $Ts TEMPC Debug Step Mode$
$$ND$  $31$  $16$  $R06118h$  $Calibration Control$  $RW$  $0h$  $$
$$rs_tempc_dbg_step_lane[7:0]$  $15$  $8$  $R06118h$  $Calibration Control$  $RW$  $00h$  $Rs TEMPC Debug Step  $
$$ts_tempc_dbg_step_lane[7:0]$  $7$  $0$  $R06118h$  $$  $RW$  $00h$  $Ts TEMPC Debug Step  $
$$tx_train_det_preset_scan_ppm_lane[15:0]$  $31$  $16$  $R0611Ch$  $$  $RW$  $8000h$  $Phase scan rotation during preset determination $
$$ND$  $15$  $13$  $R0611Ch$  $$  $RW$  $0h$  $$
$$tx_train_det_preset_lp_multiplier_lane[4:0]$  $12$  $8$  $R0611Ch$  $$  $RW$  $fh$  $Low-pass power multiplier for preset determination$
$$ND$  $7$  $6$  $R0611Ch$  $$  $RW$  $0h$  $$
$$tx_train_det_preset_phase_scan_en_lane$  $5$  $5$  $R0611Ch$  $$  $RW$  $1h$  $Phase scan rotation enable during preset determination $
$$tx_train_det_preset_hp_multiplier_lane[4:0]$  $4$  $0$  $R0611Ch$  $TRX Test Point SNR DTL Register$  $RW$  $10h$  $High-pass power multiplier for preset determination $
$$trx_tp_snr_dtl_bf_skew_prot_lane[15:0]$  $31$  $16$  $R06120h$  $TRX Test Point SNR DTL Register$  $RW$  $0h$  $TRX Train Test Point SNR DTL Before Skew Protection$
$$trx_tp_snr_dtl_bf_ph_opt_lane[15:0]$  $15$  $0$  $R06120h$  $TRX Test Point SNR DTL Register$  $RW$  $0h$  $TRX Train Test Point SNR DTL Before Phase Optimization$
$$trx_tp_snr_dtl_af_ph_opt_lane[15:0]$  $31$  $16$  $R06124h$  $TRX Test Point SNR DTL Register$  $RW$  $0h$  $TRX Train Test Point SNR DTL After Phase Optimization$
$$trx_tp_snr_dtl_af_gao_bg_lane[15:0]$  $15$  $0$  $R06124h$  $TRX Test Point SNR DTL Register$  $RW$  $0h$  $TRX Train Test Point SNR DTL After ADC GAO Background Calibration$
$$trx_tp_snr_dtl_af_skew_bg_lane[15:0]$  $31$  $16$  $R06128h$  $TRX Test Point SNR DTL Register$  $RW$  $0h$  $TRX Train Test Point SNR DTL After Skew Background Calibration$
$$trx_tp_snr_dtl_af_lms_cont_lane[15:0]$  $15$  $0$  $R06128h$  $TRX Test Point SNR DTL Register$  $RW$  $0h$  $TRX Train Test Point SNR DTL After LMS Continuous$
$$ND$  $31$  $16$  $R0612Ch$  $TRX Test Point SNR DTL Register$  $RW$  $0h$  $$
$$trx_tp_snr_dtl_af_clk_tog_lane[15:0]$  $15$  $0$  $R0612Ch$  $CDS DTL Register 0$  $RW$  $0h$  $TRX Train Test Point SNR DTL After CLK toggle$
$$cds_dtl_blind_lms_ffe_pre_en_lane[2:0]$  $31$  $29$  $R06200h$  $CDS DTL Register 0$  $RW$  $3h$  $CDS DTL Blind LMS Enable$
$$cds_dtl_blind_lms_ffe_pst_en_lane[2:0]$  $28$  $26$  $R06200h$  $CDS DTL Register 0$  $RW$  $3h$  $CDS DTL Blind LMS Enable$
$$cds_dtl_blind_lms_gain_en_lane$  $25$  $25$  $R06200h$  $CDS DTL Register 0$  $RW$  $1h$  $CDS DTL Blind LMS Enable$
$$cds_dtl_blind_lms_blw_en_lane$  $24$  $24$  $R06200h$  $CDS DTL Register 0$  $RW$  $0h$  $CDS DTL Blind LMS Enable$
$$ND$  $23$  $20$  $R06200h$  $CDS DTL Register 0$  $RW$  $0h$  $$
$$cds_dtl_blind_lms_ffe_pre1_mu_lane[3:0]$  $19$  $16$  $R06200h$  $CDS DTL Register 0$  $RW$  $4h$  $CDS DTL Blind LMS Step Size$
$$cds_dtl_blind_lms_ffe_pst1_mu_lane[3:0]$  $15$  $12$  $R06200h$  $CDS DTL Register 0$  $RW$  $4h$  $CDS DTL Blind LMS Step Size$
$$cds_dtl_blind_lms_ffe_all_mu_lane[3:0]$  $11$  $8$  $R06200h$  $CDS DTL Register 0$  $RW$  $4h$  $CDS DTL Blind LMS Step Size$
$$cds_dtl_blind_lms_gain_mu_lane[3:0]$  $7$  $4$  $R06200h$  $CDS DTL Register 0$  $RW$  $2h$  $CDS DTL Blind LMS Step Size$
$$cds_dtl_blind_lms_blw_mu_lane[3:0]$  $3$  $0$  $R06200h$  $CDS DTL Register 1$  $RW$  $5h$  $CDS DTL Blind LMS Step Size$
$$cds_dtl_eql_lms_ffe_pre_en_lane[2:0]$  $31$  $29$  $R06204h$  $CDS DTL Register 1$  $RW$  $7h$  $CDS DTL Equalization LMS Enable$
$$cds_dtl_eql_lms_ffe_pst_en_lane[2:0]$  $28$  $26$  $R06204h$  $CDS DTL Register 1$  $RW$  $7h$  $CDS DTL Equalization LMS Enable$
$$cds_dtl_eql_lms_gain_en_lane$  $25$  $25$  $R06204h$  $CDS DTL Register 1$  $RW$  $1h$  $CDS DTL Equalization LMS Enable$
$$cds_dtl_eql_lms_blw_en_lane$  $24$  $24$  $R06204h$  $CDS DTL Register 1$  $RW$  $1h$  $CDS DTL Equalization LMS Enable$
$$ND$  $23$  $20$  $R06204h$  $CDS DTL Register 1$  $RW$  $0h$  $$
$$cds_dtl_eql_lms_ffe_pre1_mu_lane[3:0]$  $19$  $16$  $R06204h$  $CDS DTL Register 1$  $RW$  $4h$  $CDS DTL Equalization LMS Step Size$
$$cds_dtl_eql_lms_ffe_pst1_mu_lane[3:0]$  $15$  $12$  $R06204h$  $CDS DTL Register 1$  $RW$  $4h$  $CDS DTL Equalization LMS Step Size$
$$cds_dtl_eql_lms_ffe_all_mu_lane[3:0]$  $11$  $8$  $R06204h$  $CDS DTL Register 1$  $RW$  $4h$  $CDS DTL Equalization LMS Step Size$
$$cds_dtl_eql_lms_gain_mu_lane[3:0]$  $7$  $4$  $R06204h$  $CDS DTL Register 1$  $RW$  $2h$  $CDS DTL Equalization LMS Step Size$
$$cds_dtl_eql_lms_blw_mu_lane[3:0]$  $3$  $0$  $R06204h$  $CDS DTL Register 2$  $RW$  $5h$  $CDS DTL Equalization LMS Step Size$
$$cds_dtl_coarse_lms_ffe_pre_en_lane[2:0]$  $31$  $29$  $R06208h$  $CDS DTL Register 2$  $RW$  $0h$  $CDS DTL Coarse LMS Enable$
$$cds_dtl_coarse_lms_ffe_pst_en_lane[2:0]$  $28$  $26$  $R06208h$  $CDS DTL Register 2$  $RW$  $0h$  $CDS DTL Coarse LMS Enable$
$$cds_dtl_coarse_lms_gain_en_lane$  $25$  $25$  $R06208h$  $CDS DTL Register 2$  $RW$  $1h$  $CDS DTL Coarse LMS Enable$
$$cds_dtl_coarse_lms_blw_en_lane$  $24$  $24$  $R06208h$  $CDS DTL Register 2$  $RW$  $1h$  $CDS DTL Coarse LMS Enable$
$$ND$  $23$  $20$  $R06208h$  $CDS DTL Register 2$  $RW$  $0h$  $$
$$cds_dtl_coarse_lms_ffe_pre1_mu_lane[3:0]$  $19$  $16$  $R06208h$  $CDS DTL Register 2$  $RW$  $5h$  $CDS DTL Coarse LMS Step Size$
$$cds_dtl_coarse_lms_ffe_pst1_mu_lane[3:0]$  $15$  $12$  $R06208h$  $CDS DTL Register 2$  $RW$  $5h$  $CDS DTL Coarse LMS Step Size$
$$cds_dtl_coarse_lms_ffe_all_mu_lane[3:0]$  $11$  $8$  $R06208h$  $CDS DTL Register 2$  $RW$  $5h$  $CDS DTL Coarse LMS Step Size$
$$cds_dtl_coarse_lms_gain_mu_lane[3:0]$  $7$  $4$  $R06208h$  $CDS DTL Register 2$  $RW$  $3h$  $CDS DTL Coarse LMS Step Size$
$$cds_dtl_coarse_lms_blw_mu_lane[3:0]$  $3$  $0$  $R06208h$  $CDS DTL Register 3$  $RW$  $5h$  $CDS DTL Coarse LMS Step Size$
$$cds_dtl_fine_lms_ffe_pre_en_lane[2:0]$  $31$  $29$  $R0620Ch$  $CDS DTL Register 3$  $RW$  $6h$  $CDS DTL Fine LMS Enable$
$$cds_dtl_fine_lms_ffe_pst_en_lane[2:0]$  $28$  $26$  $R0620Ch$  $CDS DTL Register 3$  $RW$  $6h$  $CDS DTL Fine LMS Enable$
$$cds_dtl_fine_lms_gain_en_lane$  $25$  $25$  $R0620Ch$  $CDS DTL Register 3$  $RW$  $1h$  $CDS DTL Fine LMS Enable$
$$cds_dtl_fine_lms_blw_en_lane$  $24$  $24$  $R0620Ch$  $CDS DTL Register 3$  $RW$  $1h$  $CDS DTL Fine LMS Enable$
$$ND$  $23$  $20$  $R0620Ch$  $CDS DTL Register 3$  $RW$  $0h$  $$
$$cds_dtl_fine_lms_ffe_pre1_mu_lane[3:0]$  $19$  $16$  $R0620Ch$  $CDS DTL Register 3$  $RW$  $6h$  $CDS DTL Fine LMS Step Size$
$$cds_dtl_fine_lms_ffe_pst1_mu_lane[3:0]$  $15$  $12$  $R0620Ch$  $CDS DTL Register 3$  $RW$  $6h$  $CDS DTL Fine LMS Step Size$
$$cds_dtl_fine_lms_ffe_all_mu_lane[3:0]$  $11$  $8$  $R0620Ch$  $CDS DTL Register 3$  $RW$  $6h$  $CDS DTL Fine LMS Step Size$
$$cds_dtl_fine_lms_gain_mu_lane[3:0]$  $7$  $4$  $R0620Ch$  $CDS DTL Register 3$  $RW$  $4h$  $CDS DTL Fine LMS Step Size$
$$cds_dtl_fine_lms_blw_mu_lane[3:0]$  $3$  $0$  $R0620Ch$  $CDS DTL Register 4$  $RW$  $5h$  $CDS DTL Fine LMS Step Size$
$$cds_dtl_accu_lms_ffe_pre_en_lane[2:0]$  $31$  $29$  $R06210h$  $CDS DTL Register 4$  $RW$  $7h$  $CDS DTL Accurate LMS Enable$
$$cds_dtl_accu_lms_ffe_pst_en_lane[2:0]$  $28$  $26$  $R06210h$  $CDS DTL Register 4$  $RW$  $6h$  $CDS DTL Accurate LMS Enable$
$$cds_dtl_accu_lms_gain_en_lane$  $25$  $25$  $R06210h$  $CDS DTL Register 4$  $RW$  $1h$  $CDS DTL Accurate LMS Enable$
$$cds_dtl_accu_lms_blw_en_lane$  $24$  $24$  $R06210h$  $CDS DTL Register 4$  $RW$  $1h$  $CDS DTL Accurate LMS Enable$
$$ND$  $23$  $20$  $R06210h$  $CDS DTL Register 4$  $RW$  $0h$  $$
$$cds_dtl_accu_lms_ffe_pre1_mu_lane[3:0]$  $19$  $16$  $R06210h$  $CDS DTL Register 4$  $RW$  $6h$  $CDS DTL Accurate LMS Step Size$
$$cds_dtl_accu_lms_ffe_pst1_mu_lane[3:0]$  $15$  $12$  $R06210h$  $CDS DTL Register 4$  $RW$  $6h$  $CDS DTL Accurate LMS Step Size$
$$cds_dtl_accu_lms_ffe_all_mu_lane[3:0]$  $11$  $8$  $R06210h$  $CDS DTL Register 4$  $RW$  $6h$  $CDS DTL Accurate LMS Step Size$
$$cds_dtl_accu_lms_gain_mu_lane[3:0]$  $7$  $4$  $R06210h$  $CDS DTL Register 4$  $RW$  $4h$  $CDS DTL Accurate LMS Step Size$
$$cds_dtl_accu_lms_blw_mu_lane[3:0]$  $3$  $0$  $R06210h$  $CDS DTL Register 5$  $RW$  $5h$  $CDS DTL Accurate LMS Step Size$
$$ND$  $31$  $31$  $R06214h$  $CDS DTL Register 5$  $RW$  $0h$  $$
$$cds_dtl_coarse_lpf_kp_frac_lane[2:0]$  $30$  $28$  $R06214h$  $CDS DTL Register 5$  $RW$  $4h$  $CDS DTL Coarse LPF Proportional Fractional Bits$
$$cds_dtl_coarse_lpf_kp_shift_lane[3:0]$  $27$  $24$  $R06214h$  $CDS DTL Register 5$  $RW$  $9h$  $CDS DTL Coarse LPF Proportional Path Shift$
$$ND$  $23$  $22$  $R06214h$  $CDS DTL Register 5$  $RW$  $0h$  $$
$$cds_dtl_coarse_lpf_ki_frac_lane$  $21$  $21$  $R06214h$  $CDS DTL Register 5$  $RW$  $0h$  $CDS DTL Coarse LPF Integral Fractional Bits$
$$cds_dtl_coarse_lpf_ki_shift_lane[4:0]$  $20$  $16$  $R06214h$  $CDS DTL Register 5$  $RW$  $dh$  $CDS DTL Coarse LPF Integral Path Factor$
$$ND$  $15$  $15$  $R06214h$  $CDS DTL Register 5$  $RW$  $0h$  $$
$$cds_dtl_fine_lpf_kp_frac_lane[2:0]$  $14$  $12$  $R06214h$  $CDS DTL Register 5$  $RW$  $0h$  $CDS DTL Fine LPF Proportional Fractional Bits$
$$cds_dtl_fine_lpf_kp_shift_lane[3:0]$  $11$  $8$  $R06214h$  $CDS DTL Register 5$  $RW$  $8h$  $CDS DTL Fine LPF Proportional Path Shift$
$$ND$  $7$  $6$  $R06214h$  $CDS DTL Register 5$  $RW$  $0h$  $$
$$cds_dtl_fine_lpf_ki_frac_lane$  $5$  $5$  $R06214h$  $CDS DTL Register 5$  $RW$  $0h$  $CDS DTL Fine LPF Integral Fractional Bits$
$$cds_dtl_fine_lpf_ki_shift_lane[4:0]$  $4$  $0$  $R06214h$  $CDS DTL Register 6$  $RW$  $bh$  $CDS DTL Fine LPF Integral Path Factor$
$$ND$  $31$  $15$  $R06218h$  $CDS DTL Register 6$  $RW$  $0h$  $$
$$cds_dtl_accu_lpf_kp_frac_lane[2:0]$  $14$  $12$  $R06218h$  $CDS DTL Register 6$  $RW$  $0h$  $CDS DTL Accurate LPF Proportional Fractional Bits$
$$cds_dtl_accu_lpf_kp_shift_lane[3:0]$  $11$  $8$  $R06218h$  $CDS DTL Register 6$  $RW$  $7h$  $CDS DTL Accurate LPF Proportional Path Shift$
$$ND$  $7$  $6$  $R06218h$  $CDS DTL Register 6$  $RW$  $0h$  $$
$$cds_dtl_accu_lpf_ki_frac_lane$  $5$  $5$  $R06218h$  $CDS DTL Register 6$  $RW$  $0h$  $CDS DTL Accurate LPF Integral Fractional Bits$
$$cds_dtl_accu_lpf_ki_shift_lane[4:0]$  $4$  $0$  $R06218h$  $CDS DTL Register 7$  $RW$  $9h$  $CDS DTL Accurate LPF Integral Path Factor$
$$ND$  $31$  $31$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $0h$  $$
$$cds_dtl_coarse_lpf_kp_frac_ls_lane[2:0]$  $30$  $28$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $4h$  $CDS DTL Coarse LPF Proportional Fractional Bits$
$$cds_dtl_coarse_lpf_kp_shift_ls_lane[3:0]$  $27$  $24$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $9h$  $CDS DTL Coarse LPF Proportional Path Shift$
$$ND$  $23$  $22$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $0h$  $$
$$cds_dtl_coarse_lpf_ki_frac_ls_lane$  $21$  $21$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $0h$  $CDS DTL Coarse LPF Integral Fractional Bits$
$$cds_dtl_coarse_lpf_ki_shift_ls_lane[4:0]$  $20$  $16$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $dh$  $CDS DTL Coarse LPF Integral Path Factor$
$$ND$  $15$  $15$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $0h$  $$
$$cds_dtl_fine_lpf_kp_frac_ls_lane[2:0]$  $14$  $12$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $0h$  $CDS DTL Fine LPF Proportional Fractional Bits$
$$cds_dtl_fine_lpf_kp_shift_ls_lane[3:0]$  $11$  $8$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $8h$  $CDS DTL Fine LPF Proportional Path Shift$
$$ND$  $7$  $6$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $0h$  $$
$$cds_dtl_fine_lpf_ki_frac_ls_lane$  $5$  $5$  $R0621Ch$  $CDS DTL Register 7$  $RW$  $0h$  $CDS DTL Fine LPF Integral Fractional Bits$
$$cds_dtl_fine_lpf_ki_shift_ls_lane[4:0]$  $4$  $0$  $R0621Ch$  $CDS Data Path Register 0$  $RW$  $bh$  $CDS DTL Fine LPF Integral Path Factor$
$$cds_dp_blind_lms_ffe_pre_en_lane[7:0]$  $31$  $24$  $R06220h$  $CDS Data Path Register 0$  $RW$  $ffh$  $CDS DP Blind LMS Enable$
$$ND$  $23$  $20$  $R06220h$  $CDS Data Path Register 0$  $RW$  $0h$  $$
$$cds_dp_blind_lms_ffe_pst_en_lane[19:0]$  $19$  $0$  $R06220h$  $CDS Data Path Register 1$  $RW$  $fffffh$  $CDS DP Blind LMS Enable$
$$ND$  $31$  $19$  $R06224h$  $CDS Data Path Register 1$  $RW$  $0h$  $$
$$cds_dp_lms_preset_lane[2:0]$  $18$  $16$  $R06224h$  $CDS Data Path Register 1$  $RW$  $0h$  $CDS DP LMS Preset Selection$
$$cds_dp_blind_lms_ffe_flt_en_lane[7:0]$  $15$  $8$  $R06224h$  $CDS Data Path Register 1$  $RW$  $0h$  $CDS DP Blind LMS Step Size$
$$ND$  $7$  $3$  $R06224h$  $CDS Data Path Register 1$  $RW$  $0h$  $$
$$cds_dp_blind_lms_gain_en_lane$  $2$  $2$  $R06224h$  $CDS Data Path Register 1$  $RW$  $1h$  $CDS DP Blind LMS Enable$
$$cds_dp_blind_lms_blw_en_lane$  $1$  $1$  $R06224h$  $CDS Data Path Register 1$  $RW$  $0h$  $CDS DP Blind LMS Enable$
$$cds_dp_blind_lms_dfe_en_lane$  $0$  $0$  $R06224h$  $CDS Data Path Register 2$  $RW$  $0h$  $CDS DP Blind LMS Enable$
$$cds_dp_blind_lms_ffe_pre1_mu_lane[3:0]$  $31$  $28$  $R06228h$  $CDS Data Path Register 2$  $RW$  $4h$  $CDS DP Blind LMS Step Size$
$$cds_dp_blind_lms_ffe_pre_all_mu_lane[3:0]$  $27$  $24$  $R06228h$  $CDS Data Path Register 2$  $RW$  $4h$  $CDS DP Blind LMS Step Size$
$$cds_dp_blind_lms_ffe_pst1_mu_lane[3:0]$  $23$  $20$  $R06228h$  $CDS Data Path Register 2$  $RW$  $4h$  $CDS DP Blind LMS Step Size$
$$cds_dp_blind_lms_ffe_pst_all_mu_lane[3:0]$  $19$  $16$  $R06228h$  $CDS Data Path Register 2$  $RW$  $4h$  $CDS DP Blind LMS Step Size$
$$cds_dp_blind_lms_ffe_flt_mu_lane[3:0]$  $15$  $12$  $R06228h$  $CDS Data Path Register 2$  $RW$  $4h$  $CDS DP Blind LMS Step Size$
$$cds_dp_blind_lms_gain_mu_lane[3:0]$  $11$  $8$  $R06228h$  $CDS Data Path Register 2$  $RW$  $4h$  $CDS DP Blind LMS Step Size$
$$cds_dp_blind_lms_blw_mu_lane[3:0]$  $7$  $4$  $R06228h$  $CDS Data Path Register 2$  $RW$  $5h$  $CDS DP Blind LMS Step Size$
$$cds_dp_blind_lms_dfe_mu_lane[3:0]$  $3$  $0$  $R06228h$  $CDS Data Path Register 3$  $RW$  $5h$  $CDS DP Blind LMS Step Size$
$$cds_dp_coarse_lms_ffe_pre_en_lane[7:0]$  $31$  $24$  $R0622Ch$  $CDS Data Path Register 3$  $RW$  $ffh$  $CDS DP Coarse LMS Enable$
$$ND$  $23$  $20$  $R0622Ch$  $CDS Data Path Register 3$  $RW$  $0h$  $$
$$cds_dp_coarse_lms_ffe_pst_en_lane[19:0]$  $19$  $0$  $R0622Ch$  $CDS Data Path Register 4$  $RW$  $fffffh$  $CDS DP Coarse LMS Enable$
$$ND$  $31$  $16$  $R06230h$  $CDS Data Path Register 4$  $RW$  $0h$  $$
$$cds_dp_coarse_lms_ffe_flt_en_lane[7:0]$  $15$  $8$  $R06230h$  $CDS Data Path Register 4$  $RW$  $ffh$  $CDS DP Coarse LMS Step Size$
$$ND$  $7$  $3$  $R06230h$  $CDS Data Path Register 4$  $RW$  $0h$  $$
$$cds_dp_coarse_lms_gain_en_lane$  $2$  $2$  $R06230h$  $CDS Data Path Register 4$  $RW$  $1h$  $CDS DP Coarse LMS Enable$
$$cds_dp_coarse_lms_blw_en_lane$  $1$  $1$  $R06230h$  $CDS Data Path Register 4$  $RW$  $1h$  $CDS DP Coarse LMS Enable$
$$cds_dp_coarse_lms_dfe_en_lane$  $0$  $0$  $R06230h$  $CDS Data Path Register 5$  $RW$  $0h$  $CDS DP Coarse LMS Enable$
$$cds_dp_coarse_lms_ffe_pre1_mu_lane[3:0]$  $31$  $28$  $R06234h$  $CDS Data Path Register 5$  $RW$  $4h$  $CDS DP Coarse LMS Step Size$
$$cds_dp_coarse_lms_ffe_pre_all_mu_lane[3:0]$  $27$  $24$  $R06234h$  $CDS Data Path Register 5$  $RW$  $4h$  $CDS DP Coarse LMS Step Size$
$$cds_dp_coarse_lms_ffe_pst1_mu_lane[3:0]$  $23$  $20$  $R06234h$  $CDS Data Path Register 5$  $RW$  $4h$  $CDS DP Coarse LMS Step Size$
$$cds_dp_coarse_lms_ffe_pst_all_mu_lane[3:0]$  $19$  $16$  $R06234h$  $CDS Data Path Register 5$  $RW$  $4h$  $CDS DP Coarse LMS Step Size$
$$cds_dp_coarse_lms_ffe_flt_mu_lane[3:0]$  $15$  $12$  $R06234h$  $CDS Data Path Register 5$  $RW$  $4h$  $CDS DP Coarse LMS Step Size$
$$cds_dp_coarse_lms_gain_mu_lane[3:0]$  $11$  $8$  $R06234h$  $CDS Data Path Register 5$  $RW$  $6h$  $CDS DP Coarse LMS Step Size$
$$cds_dp_coarse_lms_blw_mu_lane[3:0]$  $7$  $4$  $R06234h$  $CDS Data Path Register 5$  $RW$  $5h$  $CDS DP Coarse LMS Step Size$
$$cds_dp_coarse_lms_dfe_mu_lane[3:0]$  $3$  $0$  $R06234h$  $CDS Data Path Register 6$  $RW$  $5h$  $CDS DP Coarse LMS Step Size$
$$cds_dp_fine_lms_ffe_pre_en_lane[7:0]$  $31$  $24$  $R06238h$  $CDS Data Path Register 6$  $RW$  $ffh$  $CDS DP Fine LMS Enable$
$$ND$  $23$  $20$  $R06238h$  $CDS Data Path Register 6$  $RW$  $0h$  $$
$$cds_dp_fine_lms_ffe_pst_en_lane[19:0]$  $19$  $0$  $R06238h$  $CDS Data Path Register 7$  $RW$  $fffffh$  $CDS DP Fine LMS Enable$
$$ND$  $31$  $16$  $R0623Ch$  $CDS Data Path Register 7$  $RW$  $0h$  $$
$$cds_dp_fine_lms_ffe_flt_en_lane[7:0]$  $15$  $8$  $R0623Ch$  $CDS Data Path Register 7$  $RW$  $ffh$  $CDS DP Fine LMS Step Size$
$$ND$  $7$  $3$  $R0623Ch$  $CDS Data Path Register 7$  $RW$  $0h$  $$
$$cds_dp_fine_lms_gain_en_lane$  $2$  $2$  $R0623Ch$  $CDS Data Path Register 7$  $RW$  $1h$  $CDS DP Fine LMS Enable$
$$cds_dp_fine_lms_blw_en_lane$  $1$  $1$  $R0623Ch$  $CDS Data Path Register 7$  $RW$  $1h$  $CDS DP Fine LMS Enable$
$$cds_dp_fine_lms_dfe_en_lane$  $0$  $0$  $R0623Ch$  $CDS Data Path Register 8$  $RW$  $0h$  $CDS DP Fine LMS Enable$
$$cds_dp_fine_lms_ffe_pre1_mu_lane[3:0]$  $31$  $28$  $R06240h$  $CDS Data Path Register 8$  $RW$  $6h$  $CDS DP Fine LMS Step Size$
$$cds_dp_fine_lms_ffe_pre_all_mu_lane[3:0]$  $27$  $24$  $R06240h$  $CDS Data Path Register 8$  $RW$  $6h$  $CDS DP Fine LMS Step Size$
$$cds_dp_fine_lms_ffe_pst1_mu_lane[3:0]$  $23$  $20$  $R06240h$  $CDS Data Path Register 8$  $RW$  $6h$  $CDS DP Fine LMS Step Size$
$$cds_dp_fine_lms_ffe_pst_all_mu_lane[3:0]$  $19$  $16$  $R06240h$  $CDS Data Path Register 8$  $RW$  $6h$  $CDS DP Fine LMS Step Size$
$$cds_dp_fine_lms_ffe_flt_mu_lane[3:0]$  $15$  $12$  $R06240h$  $CDS Data Path Register 8$  $RW$  $6h$  $CDS DP Fine LMS Step Size$
$$cds_dp_fine_lms_gain_mu_lane[3:0]$  $11$  $8$  $R06240h$  $CDS Data Path Register 8$  $RW$  $5h$  $CDS DP Fine LMS Step Size$
$$cds_dp_fine_lms_blw_mu_lane[3:0]$  $7$  $4$  $R06240h$  $CDS Data Path Register 8$  $RW$  $5h$  $CDS DP Fine LMS Step Size$
$$cds_dp_fine_lms_dfe_mu_lane[3:0]$  $3$  $0$  $R06240h$  $CDS Data Path Register 9$  $RW$  $5h$  $CDS DP Fine LMS Step Size$
$$cds_dp_accu_lms_ffe_pre_en_lane[7:0]$  $31$  $24$  $R06244h$  $CDS Data Path Register 9$  $RW$  $ffh$  $CDS DP Accurate LMS Enable$
$$ND$  $23$  $20$  $R06244h$  $CDS Data Path Register 9$  $RW$  $0h$  $$
$$cds_dp_accu_lms_ffe_pst_en_lane[19:0]$  $19$  $0$  $R06244h$  $CDS Data Path Register 10$  $RW$  $fffffh$  $CDS DP Accurate LMS Enable$
$$ND$  $31$  $16$  $R06248h$  $CDS Data Path Register 10$  $RW$  $0h$  $$
$$cds_dp_accu_lms_ffe_flt_en_lane[7:0]$  $15$  $8$  $R06248h$  $CDS Data Path Register 10$  $RW$  $ffh$  $CDS DP Accurate LMS Step Size$
$$ND$  $7$  $3$  $R06248h$  $CDS Data Path Register 10$  $RW$  $0h$  $$
$$cds_dp_accu_lms_gain_en_lane$  $2$  $2$  $R06248h$  $CDS Data Path Register 10$  $RW$  $1h$  $CDS DP Accurate LMS Enable$
$$cds_dp_accu_lms_blw_en_lane$  $1$  $1$  $R06248h$  $CDS Data Path Register 10$  $RW$  $1h$  $CDS DP Accurate LMS Enable$
$$cds_dp_accu_lms_dfe_en_lane$  $0$  $0$  $R06248h$  $CDS Data Path Register 11$  $RW$  $0h$  $CDS DP Accurate LMS Enable$
$$cds_dp_accu_lms_ffe_pre1_mu_lane[3:0]$  $31$  $28$  $R0624Ch$  $CDS Data Path Register 11$  $RW$  $6h$  $CDS DP Accurate LMS Step Size$
$$cds_dp_accu_lms_ffe_pre_all_mu_lane[3:0]$  $27$  $24$  $R0624Ch$  $CDS Data Path Register 11$  $RW$  $6h$  $CDS DP Accurate LMS Step Size$
$$cds_dp_accu_lms_ffe_pst1_mu_lane[3:0]$  $23$  $20$  $R0624Ch$  $CDS Data Path Register 11$  $RW$  $6h$  $CDS DP Accurate LMS Step Size$
$$cds_dp_accu_lms_ffe_pst_all_mu_lane[3:0]$  $19$  $16$  $R0624Ch$  $CDS Data Path Register 11$  $RW$  $6h$  $CDS DP Accurate LMS Step Size$
$$cds_dp_accu_lms_ffe_flt_mu_lane[3:0]$  $15$  $12$  $R0624Ch$  $CDS Data Path Register 11$  $RW$  $6h$  $CDS DP Accurate LMS Step Size$
$$cds_dp_accu_lms_gain_mu_lane[3:0]$  $11$  $8$  $R0624Ch$  $CDS Data Path Register 11$  $RW$  $6h$  $CDS DP Accurate LMS Step Size$
$$cds_dp_accu_lms_blw_mu_lane[3:0]$  $7$  $4$  $R0624Ch$  $CDS Data Path Register 11$  $RW$  $5h$  $CDS DP Accurate LMS Step Size$
$$cds_dp_accu_lms_dfe_mu_lane[3:0]$  $3$  $0$  $R0624Ch$  $CDS Timer 0$  $RW$  $6h$  $CDS DP Accurate LMS Step Size$
$$cds_dtl_blind_timer_lane[15:0]$  $31$  $16$  $R06250h$  $CDS Timer 0$  $RW$  $4h$  $CDS Timer$
$$cds_dtl_eql_timer_lane[15:0]$  $15$  $0$  $R06250h$  $CDS Timer 1$  $RW$  $4h$  $CDS Timer$
$$cds_dtl_coarse_timer_lane[15:0]$  $31$  $16$  $R06254h$  $CDS Timer 1$  $RW$  $4h$  $CDS Timer$
$$cds_dtl_fine_timer_lane[15:0]$  $15$  $0$  $R06254h$  $CDS Timer 2$  $RW$  $2h$  $CDS Timer$
$$ND$  $31$  $16$  $R06258h$  $CDS Timer 2$  $RW$  $0h$  $$
$$cds_dtl_accu_timer_lane[15:0]$  $15$  $0$  $R06258h$  $CDS Timer 3$  $RW$  $2h$  $CDS Timer$
$$cds_dp_blind_timer_lane[15:0]$  $31$  $16$  $R0625Ch$  $CDS Timer 3$  $RW$  $4h$  $CDS Timer$
$$cds_dp_coarse_timer_lane[15:0]$  $15$  $0$  $R0625Ch$  $CDS Timer 4$  $RW$  $4h$  $CDS Timer$
$$cds_dp_fine_timer_lane[15:0]$  $31$  $16$  $R06260h$  $CDS Timer 4$  $RW$  $4h$  $CDS Timer$
$$cds_dp_accu_timer_lane[15:0]$  $15$  $0$  $R06260h$  $CDS Misc$  $RW$  $2h$  $CDS Timer$
$$ND$  $31$  $28$  $R06264h$  $CDS Misc$  $RW$  $0h$  $$
$$cds_dtl_ph_scn_bi_dir_en_lane$  $27$  $27$  $R06264h$  $CDS Misc$  $RW$  $0h$  $CDS DTL Phase Scan Bi-directional Sweep Enable$
$$cds_dp_blind_lms_gain_lane[10:0]$  $26$  $16$  $R06264h$  $CDS Misc$  $RW$  $180h$  $CDS DP Blind LMS Gain Initial Value$
$$cds_dtl_freq_ofst_lane[15:0]$  $15$  $0$  $R06264h$  $CDS Top$  $RW$  $8000h$  $CDS DTL Frequency Offset Initial Value $
$$ND$  $31$  $8$  $R06268h$  $CDS Top$  $RW$  $0h$  $$
$$cds_state_lane[7:0]$  $7$  $0$  $R06268h$  $CDS DTL LMS Register 0$  $R$  $Vh$  $CDS State Read Out$
$$ND$  $31$  $30$  $R06270h$  $CDS DTL LMS Register 0$  $RW$  $0h$  $$
$$cds_dtl_lms_ffe_pre1_ext_lane[5:0]$  $29$  $24$  $R06270h$  $CDS DTL LMS Register 0$  $RW$  $0h$  $CDS DTL LMS External Force Value$
$$ND$  $23$  $21$  $R06270h$  $CDS DTL LMS Register 0$  $RW$  $0h$  $$
$$cds_dtl_lms_ffe_pre2_ext_lane[4:0]$  $20$  $16$  $R06270h$  $CDS DTL LMS Register 0$  $RW$  $0h$  $CDS DTL LMS External Force Value$
$$ND$  $15$  $14$  $R06270h$  $CDS DTL LMS Register 0$  $RW$  $0h$  $$
$$cds_dtl_lms_ffe_pst1_ext_lane[5:0]$  $13$  $8$  $R06270h$  $CDS DTL LMS Register 0$  $RW$  $0h$  $CDS DTL LMS External Force Value$
$$ND$  $7$  $5$  $R06270h$  $CDS DTL LMS Register 0$  $RW$  $0h$  $$
$$cds_dtl_lms_ffe_pst2_ext_lane[4:0]$  $4$  $0$  $R06270h$  $CDS DTL LMS Register 1$  $RW$  $0h$  $CDS DTL LMS External Force Value$
$$cds_dtl_lms_ffe_pre3_ext_lane[3:0]$  $31$  $28$  $R06274h$  $CDS DTL LMS Register 1$  $RW$  $0h$  $CDS DTL LMS External Force Value$
$$cds_dtl_lms_ffe_pst3_ext_lane[3:0]$  $27$  $24$  $R06274h$  $CDS DTL LMS Register 1$  $RW$  $0h$  $CDS DTL LMS External Force Value$
$$ND$  $23$  $18$  $R06274h$  $CDS DTL LMS Register 1$  $RW$  $0h$  $$
$$cds_dtl_lms_gain_ext_lane[9:0]$  $17$  $8$  $R06274h$  $CDS DTL LMS Register 1$  $RW$  $0h$  $CDS DTL LMS External Force Value$
$$ND$  $7$  $5$  $R06274h$  $CDS DTL LMS Register 1$  $RW$  $0h$  $$
$$cds_dtl_lms_blw_ext_lane[4:0]$  $4$  $0$  $R06274h$  $CDS DTL LMS Register 2$  $RW$  $0h$  $CDS DTL LMS External Force Value$
$$ND$  $31$  $30$  $R06278h$  $CDS DTL LMS Register 2$  $RW$  $0h$  $$
$$cds_dtl_lms_ffe_pre1_sav_lane[5:0]$  $29$  $24$  $R06278h$  $CDS DTL LMS Register 2$  $RW$  $0h$  $CDS DTL LMS Saved Value$
$$ND$  $23$  $21$  $R06278h$  $CDS DTL LMS Register 2$  $RW$  $0h$  $$
$$cds_dtl_lms_ffe_pre2_sav_lane[4:0]$  $20$  $16$  $R06278h$  $CDS DTL LMS Register 2$  $RW$  $0h$  $CDS DTL LMS Saved Value$
$$ND$  $15$  $14$  $R06278h$  $CDS DTL LMS Register 2$  $RW$  $0h$  $$
$$cds_dtl_lms_ffe_pst1_sav_lane[5:0]$  $13$  $8$  $R06278h$  $CDS DTL LMS Register 2$  $RW$  $0h$  $CDS DTL LMS Saved Value$
$$ND$  $7$  $5$  $R06278h$  $CDS DTL LMS Register 2$  $RW$  $0h$  $$
$$cds_dtl_lms_ffe_pst2_sav_lane[4:0]$  $4$  $0$  $R06278h$  $CDS DTL LMS Register 3$  $RW$  $0h$  $CDS DTL LMS Saved Value$
$$cds_dtl_lms_ffe_pre3_sav_lane[3:0]$  $31$  $28$  $R0627Ch$  $CDS DTL LMS Register 3$  $RW$  $0h$  $CDS DTL LMS Saved Value$
$$cds_dtl_lms_ffe_pst3_sav_lane[3:0]$  $27$  $24$  $R0627Ch$  $CDS DTL LMS Register 3$  $RW$  $0h$  $CDS DTL LMS Saved Value$
$$ND$  $23$  $18$  $R0627Ch$  $CDS DTL LMS Register 3$  $RW$  $0h$  $$
$$cds_dtl_lms_gain_sav_lane[9:0]$  $17$  $8$  $R0627Ch$  $CDS DTL LMS Register 3$  $RW$  $0h$  $CDS DTL LMS Saved Value$
$$ND$  $7$  $5$  $R0627Ch$  $CDS DTL LMS Register 3$  $RW$  $0h$  $$
$$cds_dtl_lms_blw_sav_lane[4:0]$  $4$  $0$  $R0627Ch$  $CDS DP LMS Register 0$  $RW$  $0h$  $CDS DTL LMS Saved Value$
$$ND$  $31$  $31$  $R06280h$  $CDS DP LMS Register 0$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre1_ext_lane[6:0]$  $30$  $24$  $R06280h$  $CDS DP LMS Register 0$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $23$  $21$  $R06280h$  $CDS DP LMS Register 0$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre2_ext_lane[4:0]$  $20$  $16$  $R06280h$  $CDS DP LMS Register 0$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$cds_dp_lms_ffe_pre3_ext_lane[3:0]$  $15$  $12$  $R06280h$  $CDS DP LMS Register 0$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $11$  $11$  $R06280h$  $CDS DP LMS Register 0$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre4_ext_lane[2:0]$  $10$  $8$  $R06280h$  $CDS DP LMS Register 0$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $7$  $7$  $R06280h$  $CDS DP LMS Register 0$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre5_ext_lane[2:0]$  $6$  $4$  $R06280h$  $CDS DP LMS Register 0$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $3$  $3$  $R06280h$  $CDS DP LMS Register 0$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre6_ext_lane[2:0]$  $2$  $0$  $R06280h$  $CDS DP LMS Register 1$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $31$  $31$  $R06284h$  $CDS DP LMS Register 1$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre7_ext_lane[2:0]$  $30$  $28$  $R06284h$  $CDS DP LMS Register 1$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $27$  $27$  $R06284h$  $CDS DP LMS Register 1$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre8_ext_lane[2:0]$  $26$  $24$  $R06284h$  $CDS DP LMS Register 1$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $23$  $23$  $R06284h$  $CDS DP LMS Register 1$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst1_ext_lane[6:0]$  $22$  $16$  $R06284h$  $CDS DP LMS Register 1$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $15$  $14$  $R06284h$  $CDS DP LMS Register 1$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst2_ext_lane[5:0]$  $13$  $8$  $R06284h$  $CDS DP LMS Register 1$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $7$  $5$  $R06284h$  $CDS DP LMS Register 1$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst3_ext_lane[4:0]$  $4$  $0$  $R06284h$  $CDS DP LMS Register 2$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$cds_dp_lms_ffe_pst4_ext_lane[3:0]$  $31$  $28$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$cds_dp_lms_ffe_pst5_ext_lane[3:0]$  $27$  $24$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$cds_dp_lms_ffe_pst6_ext_lane[3:0]$  $23$  $20$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $19$  $19$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst7_ext_lane[2:0]$  $18$  $16$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $15$  $15$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst8_ext_lane[2:0]$  $14$  $12$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $11$  $11$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst9_ext_lane[2:0]$  $10$  $8$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $7$  $7$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst10_ext_lane[2:0]$  $6$  $4$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $3$  $3$  $R06288h$  $CDS DP LMS Register 2$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst11_ext_lane[2:0]$  $2$  $0$  $R06288h$  $CDS DP LMS Register 3$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $31$  $31$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst12_ext_lane[2:0]$  $30$  $28$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $27$  $27$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst13_ext_lane[2:0]$  $26$  $24$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $23$  $23$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst14_ext_lane[2:0]$  $22$  $20$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $19$  $19$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst15_ext_lane[2:0]$  $18$  $16$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $15$  $15$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst16_ext_lane[2:0]$  $14$  $12$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $11$  $11$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst17_ext_lane[2:0]$  $10$  $8$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $7$  $7$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst18_ext_lane[2:0]$  $6$  $4$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $3$  $3$  $R0628Ch$  $CDS DP LMS Register 3$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst19_ext_lane[2:0]$  $2$  $0$  $R0628Ch$  $CDS DP LMS Register 4$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $31$  $31$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst20_ext_lane[2:0]$  $30$  $28$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $27$  $27$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt1_ext_lane[2:0]$  $26$  $24$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $23$  $23$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt2_ext_lane[2:0]$  $22$  $20$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $19$  $19$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt3_ext_lane[2:0]$  $18$  $16$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $15$  $15$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt4_ext_lane[2:0]$  $14$  $12$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $11$  $11$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt5_ext_lane[2:0]$  $10$  $8$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $7$  $7$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt6_ext_lane[2:0]$  $6$  $4$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $3$  $3$  $R06290h$  $CDS DP LMS Register 4$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt7_ext_lane[2:0]$  $2$  $0$  $R06290h$  $CDS DP LMS Register 5$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $31$  $31$  $R06294h$  $CDS DP LMS Register 5$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt8_ext_lane[2:0]$  $30$  $28$  $R06294h$  $CDS DP LMS Register 5$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $27$  $14$  $R06294h$  $CDS DP LMS Register 5$  $RW$  $0h$  $$
$$cds_dp_lms_blw_ext_lane[5:0]$  $13$  $8$  $R06294h$  $CDS DP LMS Register 5$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $7$  $6$  $R06294h$  $CDS DP LMS Register 5$  $RW$  $0h$  $$
$$cds_dp_lms_dfe_ext_lane[5:0]$  $5$  $0$  $R06294h$  $CDS DP LMS Register 6$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $31$  $22$  $R06298h$  $CDS DP LMS Register 6$  $RW$  $0h$  $$
$$cds_dp_ffe_flt_sel_ext_lane[5:0]$  $21$  $16$  $R06298h$  $CDS DP LMS Register 6$  $RW$  $0h$  $CDS DP LMS FLT Position Select External Force Value$
$$ND$  $15$  $11$  $R06298h$  $CDS DP LMS Register 6$  $RW$  $0h$  $$
$$cds_dp_lms_gain_ext_lane[10:0]$  $10$  $0$  $R06298h$  $CDS DP LMS Register 8$  $RW$  $0h$  $CDS DP LMS External Force Value$
$$ND$  $31$  $31$  $R062A0h$  $CDS DP LMS Register 8$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre1_sav_lane[6:0]$  $30$  $24$  $R062A0h$  $CDS DP LMS Register 8$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $23$  $21$  $R062A0h$  $CDS DP LMS Register 8$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre2_sav_lane[4:0]$  $20$  $16$  $R062A0h$  $CDS DP LMS Register 8$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$cds_dp_lms_ffe_pre3_sav_lane[3:0]$  $15$  $12$  $R062A0h$  $CDS DP LMS Register 8$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $11$  $11$  $R062A0h$  $CDS DP LMS Register 8$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre4_sav_lane[2:0]$  $10$  $8$  $R062A0h$  $CDS DP LMS Register 8$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $7$  $7$  $R062A0h$  $CDS DP LMS Register 8$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre5_sav_lane[2:0]$  $6$  $4$  $R062A0h$  $CDS DP LMS Register 8$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $3$  $3$  $R062A0h$  $CDS DP LMS Register 8$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre6_sav_lane[2:0]$  $2$  $0$  $R062A0h$  $CDS DP LMS Register 9$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $31$  $31$  $R062A4h$  $CDS DP LMS Register 9$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre7_sav_lane[2:0]$  $30$  $28$  $R062A4h$  $CDS DP LMS Register 9$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $27$  $27$  $R062A4h$  $CDS DP LMS Register 9$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pre8_sav_lane[2:0]$  $26$  $24$  $R062A4h$  $CDS DP LMS Register 9$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $23$  $23$  $R062A4h$  $CDS DP LMS Register 9$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst1_sav_lane[6:0]$  $22$  $16$  $R062A4h$  $CDS DP LMS Register 9$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $15$  $14$  $R062A4h$  $CDS DP LMS Register 9$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst2_sav_lane[5:0]$  $13$  $8$  $R062A4h$  $CDS DP LMS Register 9$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $7$  $5$  $R062A4h$  $CDS DP LMS Register 9$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst3_sav_lane[4:0]$  $4$  $0$  $R062A4h$  $CDS DP LMS Register 10$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$cds_dp_lms_ffe_pst4_sav_lane[3:0]$  $31$  $28$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$cds_dp_lms_ffe_pst5_sav_lane[3:0]$  $27$  $24$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$cds_dp_lms_ffe_pst6_sav_lane[3:0]$  $23$  $20$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $19$  $19$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst7_sav_lane[2:0]$  $18$  $16$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $15$  $15$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst8_sav_lane[2:0]$  $14$  $12$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $11$  $11$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst9_sav_lane[2:0]$  $10$  $8$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $7$  $7$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst10_sav_lane[2:0]$  $6$  $4$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $3$  $3$  $R062A8h$  $CDS DP LMS Register 10$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst11_sav_lane[2:0]$  $2$  $0$  $R062A8h$  $CDS DP LMS Register 11$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $31$  $31$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst12_sav_lane[2:0]$  $30$  $28$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $27$  $27$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst13_sav_lane[2:0]$  $26$  $24$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $23$  $23$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst14_sav_lane[2:0]$  $22$  $20$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $19$  $19$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst15_sav_lane[2:0]$  $18$  $16$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $15$  $15$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst16_sav_lane[2:0]$  $14$  $12$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $11$  $11$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst17_sav_lane[2:0]$  $10$  $8$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $7$  $7$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst18_sav_lane[2:0]$  $6$  $4$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $3$  $3$  $R062ACh$  $CDS DP LMS Register 11$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst19_sav_lane[2:0]$  $2$  $0$  $R062ACh$  $CDS DP LMS Register 12$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $31$  $31$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_pst20_sav_lane[2:0]$  $30$  $28$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $27$  $27$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt1_sav_lane[2:0]$  $26$  $24$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $23$  $23$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt2_sav_lane[2:0]$  $22$  $20$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $19$  $19$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt3_sav_lane[2:0]$  $18$  $16$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $15$  $15$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt4_sav_lane[2:0]$  $14$  $12$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $11$  $11$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt5_sav_lane[2:0]$  $10$  $8$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $7$  $7$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt6_sav_lane[2:0]$  $6$  $4$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $3$  $3$  $R062B0h$  $CDS DP LMS Register 12$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt7_sav_lane[2:0]$  $2$  $0$  $R062B0h$  $CDS DP LMS Register 13$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $31$  $31$  $R062B4h$  $CDS DP LMS Register 13$  $RW$  $0h$  $$
$$cds_dp_lms_ffe_flt8_sav_lane[2:0]$  $30$  $28$  $R062B4h$  $CDS DP LMS Register 13$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $27$  $14$  $R062B4h$  $CDS DP LMS Register 13$  $RW$  $0h$  $$
$$cds_dp_lms_blw_sav_lane[5:0]$  $13$  $8$  $R062B4h$  $CDS DP LMS Register 13$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $7$  $6$  $R062B4h$  $CDS DP LMS Register 13$  $RW$  $0h$  $$
$$cds_dp_lms_dfe_sav_lane[5:0]$  $5$  $0$  $R062B4h$  $CDS DP LMS Register 14$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$ND$  $31$  $22$  $R062B8h$  $CDS DP LMS Register 14$  $RW$  $0h$  $$
$$cds_dp_ffe_flt_sel_sav_lane[5:0]$  $21$  $16$  $R062B8h$  $CDS DP LMS Register 14$  $RW$  $0h$  $CDS DP LMS FLT Position Select Saved Value$
$$ND$  $15$  $11$  $R062B8h$  $CDS DP LMS Register 14$  $RW$  $0h$  $$
$$cds_dp_lms_gain_sav_lane[10:0]$  $10$  $0$  $R062B8h$  $Rx ADC Calibration Offset And Gain Register$  $RW$  $0h$  $CDS DP LMS Saved Value$
$$SU_ADC_IF_OFST_MU_LANE[3:0]$  $31$  $28$  $R062C0h$  $Rx ADC Calibration Offset And Gain Register$  $RW$  $5h$  $Rx ADC Calibration Offset Step Size$
$$SU_ADC_IF_GAIN_MU_LANE[3:0]$  $27$  $24$  $R062C0h$  $Rx ADC Calibration Offset And Gain Register$  $RW$  $5h$  $Rx ADC Calibration Gain Step Size$
$$SU_ADC_IF_TARGET_MU_LANE[3:0]$  $23$  $20$  $R062C0h$  $Rx ADC Calibration Offset And Gain Register$  $RW$  $5h$  $Rx ADC Calibration Target Step Size$
$$ND$  $19$  $19$  $R062C0h$  $Rx ADC Calibration Offset And Gain Register$  $RW$  $0h$  $$
$$SU_ADC_IF_AVE_REJ_MU_LANE[2:0]$  $18$  $16$  $R062C0h$  $Rx ADC Calibration Offset And Gain Register$  $RW$  $7h$  $Rx ADC Calibration Average Rejection Step Size$
$$ND$  $15$  $13$  $R062C0h$  $Rx ADC Calibration Offset And Gain Register$  $RW$  $0h$  $$
$$SU_ADC_IF_DELTA_ZERO_LANE[4:0]$  $12$  $8$  $R062C0h$  $Rx ADC Calibration Offset And Gain Register$  $RW$  $1eh$  $Rx ADC Calibration Initial Offset$
$$ND$  $7$  $3$  $R062C0h$  $Rx ADC Calibration Offset And Gain Register$  $RW$  $0h$  $$
$$SU_CTLE_OUT_DC_SEL_LANE[2:0]$  $2$  $0$  $R062C0h$  $Rx ADC Calibration Skew Register 0$  $RW$  $6h$  $Analog DC Level Selection$
$$ND$  $31$  $27$  $R062C4h$  $Rx ADC Calibration Skew Register 0$  $RW$  $0h$  $$
$$SU_SKEW_CAL_AVE_SIZE_LANE[2:0]$  $26$  $24$  $R062C4h$  $Rx ADC Calibration Skew Register 0$  $RW$  $0h$  $Rx Skew Calibration Average Size$
$$SU_SKEW_CAL_AVE_REJ_MU_LANE[3:0]$  $23$  $20$  $R062C4h$  $Rx ADC Calibration Skew Register 0$  $RW$  $5h$  $Rx Skew Calibration Average Rejection Step Size$
$$SU_SKEW_CAL_AVE_MU_LP_LANE[3:0]$  $19$  $16$  $R062C4h$  $Rx ADC Calibration Skew Register 0$  $RW$  $5h$  $Rx Skew Calibration Average Step Size$
$$SU_SKEW_CAL_BLIND_MU_SHIFT_LANE[3:0]$  $15$  $12$  $R062C4h$  $Rx ADC Calibration Skew Register 0$  $RW$  $5h$  $Rx Skew Calibration Blind Step Size$
$$ND$  $11$  $11$  $R062C4h$  $Rx ADC Calibration Skew Register 0$  $RW$  $0h$  $$
$$SU_SKEW_CAL_MAP_ROT_LANE[2:0]$  $10$  $8$  $R062C4h$  $Rx ADC Calibration Skew Register 0$  $RW$  $0h$  $Rx Skew Calibration Rotation Map$
$$ND$  $7$  $6$  $R062C4h$  $Rx ADC Calibration Skew Register 0$  $RW$  $0h$  $$
$$SU_SKEW_CAL_COARSE_GAIN_LANE[1:0]$  $5$  $4$  $R062C4h$  $Rx ADC Calibration Skew Register 0$  $RW$  $0h$  $Rx Skew Calibration Coarse Step Size$
$$SU_SKEW_CAL_MU_SHIFT_LANE[3:0]$  $3$  $0$  $R062C4h$  $Rx ADC Calibration Skew Register 1$  $RW$  $5h$  $Rx Skew Calibration Fine Step Size$
$$TR_ADC_IF_OFST_MU_LANE[3:0]$  $31$  $28$  $R062C8h$  $Rx ADC Calibration Skew Register 1$  $RW$  $5h$  $Rx ADC Calibration Offset Train Mode Step Size$
$$TR_ADC_IF_GAIN_MU_LANE[3:0]$  $27$  $24$  $R062C8h$  $Rx ADC Calibration Skew Register 1$  $RW$  $5h$  $Rx ADC Calibration Gain Train Mode Step Size$
$$BG_ADC_IF_OFST_MU_LANE[3:0]$  $23$  $20$  $R062C8h$  $Rx ADC Calibration Skew Register 1$  $RW$  $3h$  $Rx ADC Calibration Offset Continuous Mode Step Size$
$$BG_ADC_IF_GAIN_MU_LANE[3:0]$  $19$  $16$  $R062C8h$  $Rx ADC Calibration Skew Register 1$  $RW$  $3h$  $Rx ADC Calibration Gain Continuous Mode Step Size$
$$ND$  $15$  $8$  $R062C8h$  $Rx ADC Calibration Skew Register 1$  $RW$  $0h$  $$
$$TR_SKEW_CAL_BLIND_EN_LANE$  $7$  $7$  $R062C8h$  $Rx ADC Calibration Skew Register 1$  $RW$  $1h$  $Rx Skew Calibration Train Mode Blind Enable$
$$BG_SKEW_CAL_BLIND_EN_LANE$  $6$  $6$  $R062C8h$  $Rx ADC Calibration Skew Register 1$  $RW$  $0h$  $Rx Skew Calibration Continuous Mode Blind Enable$
$$SU_SKEW_CAL_PAT_SEL_LANE[5:0]$  $5$  $0$  $R062C8h$  $Rx ADC Calibration Skew Register 2$  $RW$  $1ah$  $Rx Skew Calibration Pattern Selection$
$$TR_SKEW_CAL_AVE_MU_LP_LANE[3:0]$  $31$  $28$  $R062CCh$  $Rx ADC Calibration Skew Register 2$  $RW$  $7h$  $Rx Skew Calibration Train Mode Step Size$
$$TR_SKEW_CAL_AVE_REJ_MU_LANE[3:0]$  $27$  $24$  $R062CCh$  $Rx ADC Calibration Skew Register 2$  $RW$  $8h$  $Rx Skew Calibration Train Mode Step Size$
$$TR_SKEW_CAL_MU_SHIFT1_LANE[3:0]$  $23$  $20$  $R062CCh$  $Rx ADC Calibration Skew Register 2$  $RW$  $5h$  $Rx Skew Calibration Train Mode Step Size$
$$TR_SKEW_CAL_MU_SHIFT2_LANE[3:0]$  $19$  $16$  $R062CCh$  $Rx ADC Calibration Skew Register 2$  $RW$  $6h$  $Rx Skew Calibration Train Mode Step Size$
$$TR_SKEW_CAL_MU_SHIFT3_LANE[3:0]$  $15$  $12$  $R062CCh$  $Rx ADC Calibration Skew Register 2$  $RW$  $8h$  $Rx Skew Calibration Train Mode Step Size$
$$BG_SKEW_CAL_AVE_MU_LP_LANE[3:0]$  $11$  $8$  $R062CCh$  $Rx ADC Calibration Skew Register 2$  $RW$  $7h$  $Rx Skew Calibration Continuous Mode Step Size$
$$BG_SKEW_CAL_AVE_REJ_MU_LANE[3:0]$  $7$  $4$  $R062CCh$  $Rx ADC Calibration Skew Register 2$  $RW$  $8h$  $Rx Skew Calibration Continuous Mode Step Size$
$$BG_SKEW_CAL_MU_SHIFT_LANE[3:0]$  $3$  $0$  $R062CCh$  $Rx ADC Calibration Timer Register 0$  $RW$  $8h$  $Rx Skew Calibration Continuous Mode Step Size$
$$SU_ADC_IF_GAIN_TIMER_LANE[15:0]$  $31$  $16$  $R062D0h$  $Rx ADC Calibration Timer Register 0$  $RW$  $200h$  $Rx ADC Calibration Timer$
$$SU_ADC_IF_OFST_TIMER_LANE[15:0]$  $15$  $0$  $R062D0h$  $Rx ADC Calibration Timer Register 1$  $RW$  $200h$  $Rx ADC Calibration Timer$
$$BG_AGC_TARGET_TIMER_LANE[15:0]$  $31$  $16$  $R062D4h$  $Rx ADC Calibration Timer Register 1$  $RW$  $80h$  $Rx ADC Calibration Timer$
$$SU_ADC_IF_TARGET_TIMER_LANE[15:0]$  $15$  $0$  $R062D4h$  $Rx ADC Calibration Timer Register 2$  $RW$  $200h$  $Rx ADC Calibration Timer$
$$SU_SKEW_COARSE_TIMER_LANE[15:0]$  $31$  $16$  $R062D8h$  $Rx ADC Calibration Timer Register 2$  $RW$  $200h$  $Rx ADC Calibration Timer$
$$SU_SKEW_FINE_TIMER_LANE[15:0]$  $15$  $0$  $R062D8h$  $Rx ADC Calibration Timer Register 3$  $RW$  $200h$  $Rx ADC Calibration Timer$
$$TR_ADC_IF_GAO_TIMER_LANE[15:0]$  $31$  $16$  $R062DCh$  $Rx ADC Calibration Timer Register 3$  $RW$  $200h$  $Rx ADC Calibration Timer$
$$TR_SKEW_TIMER_LANE[15:0]$  $15$  $0$  $R062DCh$  $Rx ADC Calibration Status$  $RW$  $200h$  $Rx ADC Calibration Timer$
$$SU_ADC_IF_OFST_LOCK_DET_RD_LANE$  $31$  $31$  $R062E0h$  $Rx ADC Calibration Status$  $R$  $Vh$  $Rx ADC Calibration Offset Lock Read Out$
$$SU_ADC_IF_GAIN_LOCK_DET_RD_LANE$  $30$  $30$  $R062E0h$  $Rx ADC Calibration Status$  $R$  $Vh$  $Rx ADC Calibration Gain Lock Read Out$
$$SU_SKEW_CAL_LOCK_DET_RD_LANE$  $29$  $29$  $R062E0h$  $Rx ADC Calibration Status$  $R$  $Vh$  $Rx ADC Calibration Skew Lock Read Out$
$$ND$  $28$  $8$  $R062E0h$  $Rx ADC Calibration Status$  $RW$  $0h$  $$
$$adc_cal_state_lane[7:0]$  $7$  $0$  $R062E0h$  $Rx ADC Calibration Run Stop Register$  $RW$  $0h$  $Rx ADC Calibration State Read Out$
$$BG_ADC_IF_RUN_STOP_EN_LANE$  $31$  $31$  $R062E4h$  $Rx ADC Calibration Run Stop Register$  $RW$  $0h$  $Rx ADC Calibration Continuous Mode Run Stop Enable$
$$PWR_OPT_TEST_FUNC_CLK_OFF_LANE$  $30$  $30$  $R062E4h$  $Rx ADC Calibration Run Stop Register$  $RW$  $0h$  $Power Optimization Test Function Clock Off$
$$ND$  $29$  $14$  $R062E4h$  $Rx ADC Calibration Run Stop Register$  $RW$  $0h$  $$
$$BG_ADC_IF_RUN_TIME_LANE[5:0]$  $13$  $8$  $R062E4h$  $Rx ADC Calibration Run Stop Register$  $RW$  $0h$  $Rx ADC Calibration Continuous Mode Run Time Cycle$
$$ND$  $7$  $6$  $R062E4h$  $Rx ADC Calibration Run Stop Register$  $RW$  $0h$  $$
$$BG_ADC_IF_STOP_TIME_LANE[5:0]$  $5$  $0$  $R062E4h$  $Rx ADC Calibration AGC Register$  $RW$  $10h$  $Rx ADC Calibration Continuous Mode Stop Time Cycle$
$$ND$  $31$  $21$  $R062E8h$  $Rx ADC Calibration AGC Register$  $RW$  $0h$  $$
$$BG_AGC_GAIN_INIT_LANE[4:0]$  $20$  $16$  $R062E8h$  $Rx ADC Calibration AGC Register$  $RW$  $10h$  $Rx AGC Calibration Gain Initial Value$
$$ND$  $15$  $10$  $R062E8h$  $Rx ADC Calibration AGC Register$  $RW$  $0h$  $$
$$BG_AGC_TH_LANE[9:0]$  $9$  $0$  $R062E8h$  $DFE Optimization Register 0 $  $RW$  $1ah$  $RX AGC Calibration Reference Threshold$
$$ND$  $31$  $30$  $R06300h$  $DFE Optimization Register 0 $  $RW$  $0h$  $$
$$DFE_OPT_DFE_MIN_LANE[5:0]$  $29$  $24$  $R06300h$  $DFE Optimization Register 0 $  $RW$  $0h$  $DFE Optimization DFE Minimum Value$
$$ND$  $23$  $22$  $R06300h$  $DFE Optimization Register 0 $  $RW$  $0h$  $$
$$DFE_OPT_DFE_MAX_LANE[5:0]$  $21$  $16$  $R06300h$  $DFE Optimization Register 0 $  $RW$  $1fh$  $DFE Optimization DFE Maximum Value$
$$ND$  $15$  $11$  $R06300h$  $DFE Optimization Register 0 $  $RW$  $0h$  $$
$$DFE_OPT_DFE_STEP_LANE[2:0]$  $10$  $8$  $R06300h$  $DFE Optimization Register 0 $  $RW$  $1h$  $DFE Optimization DFE Movement Step Size$
$$ND$  $7$  $7$  $R06300h$  $DFE Optimization Register 0 $  $RW$  $0h$  $$
$$DFE_OPT_FFE_PST1_MAX_LANE[6:0]$  $6$  $0$  $R06300h$  $DFE Optimization Register 1$  $RW$  $3ch$  $DFE Optimization FFE Value Limitation$
$$ND$  $31$  $16$  $R06304h$  $DFE Optimization Register 1$  $RW$  $0h$  $$
$$DFE_OPT_TIMER_LANE[15:0]$  $15$  $0$  $R06304h$  $DFE Optimization Register 2$  $RW$  $4h$  $DFE Optimization LMS Timer$
$$ND$  $31$  $23$  $R06308h$  $DFE Optimization Register 2$  $RW$  $0h$  $$
$$DFE_OPT_FAIL_LANE$  $22$  $22$  $R06308h$  $DFE Optimization Register 2$  $R$  $Vh$  $DFE Optimization Fail Indicator$
$$DFE_OPT_BEST_DFE_LANE[5:0]$  $21$  $16$  $R06308h$  $DFE Optimization Register 2$  $R$  $Vh$  $DFE Optimization Best DFE Value$
$$DFE_OPT_BEST_SNR_LANE[15:0]$  $15$  $0$  $R06308h$  $DFE Optimization Register 3$  $R$  $Vh$  $DFE Optimization Best SNR Value$
$$ND$  $31$  $16$  $R0630Ch$  $DFE Optimization Register 3$  $RW$  $0h$  $$
$$DFE_OPT_BEST_MSE_LANE[15:0]$  $15$  $0$  $R0630Ch$  $FFE Floating Tap Optimization Register 0$  $R$  $Vh$  $DFE Optimization Best MSE Value$
$$ND$  $31$  $22$  $R06310h$  $FFE Floating Tap Optimization Register 0$  $RW$  $0h$  $$
$$FFE_FLT_OPT_START_LANE[5:0]$  $21$  $16$  $R06310h$  $FFE Floating Tap Optimization Register 0$  $RW$  $0h$  $FFE Floating Tap Optimization Start Position$
$$ND$  $15$  $14$  $R06310h$  $FFE Floating Tap Optimization Register 0$  $RW$  $0h$  $$
$$FFE_FLT_OPT_STOP_LANE[5:0]$  $13$  $8$  $R06310h$  $FFE Floating Tap Optimization Register 0$  $RW$  $28h$  $FFE Floating Tap Optimization Stop Position$
$$ND$  $7$  $6$  $R06310h$  $FFE Floating Tap Optimization Register 0$  $RW$  $0h$  $$
$$FFE_FLT_OPT_AVG_NUM_LANE[2:0]$  $5$  $3$  $R06310h$  $FFE Floating Tap Optimization Register 0$  $RW$  $3h$  $FFE Floating Tap Optimization Average Number$
$$FFE_FLT_OPT_STEP_LANE[2:0]$  $2$  $0$  $R06310h$  $FFE Floating Tap Optimization Register 1$  $RW$  $1h$  $FFE Floating Tap Optimization Position Step Size$
$$FFE_FLT_OPT_MAX_SNR_TH_LANE[15:0]$  $31$  $16$  $R06314h$  $FFE Floating Tap Optimization Register 1$  $RW$  $0h$  $FFE Floating Tap Optimization Maximum SNR Threshold$
$$FFE_FLT_OPT_DLT_SNR_TH_LANE[15:0]$  $15$  $0$  $R06314h$  $FFE Floating Tap Optimization Register 2$  $RW$  $1ah$  $FFE Floating Tap Optimization Delta SNR Threshold$
$$ND$  $31$  $24$  $R06318h$  $FFE Floating Tap Optimization Register 2$  $RW$  $0h$  $$
$$FFE_FLT_OPT_PWR_TH_LANE[7:0]$  $23$  $16$  $R06318h$  $FFE Floating Tap Optimization Register 2$  $RW$  $3h$  $FFE Floating Tap Optimization Power Threshold$
$$FFE_FLT_OPT_TIMER_LANE[15:0]$  $15$  $0$  $R06318h$  $FFE Floating Tap Optimization Register 3$  $RW$  $4h$  $FFE Floating Tap Optimization LMS Timer$
$$FFE_FLT_OPT_MAX_SNR_LANE[15:0]$  $31$  $16$  $R0631Ch$  $FFE Floating Tap Optimization Register 3$  $R$  $Vh$  $FFE Floating Tap Optimization Maximum SNR Value$
$$FFE_FLT_OPT_MIN_SNR_LANE[15:0]$  $15$  $0$  $R0631Ch$  $FFE Floating Tap Optimization Register 4$  $R$  $Vh$  $FFE Floating Tap Optimization Minimum SNR Value$
$$FFE_FLT_OPT_MAX_PWR_LANE[7:0]$  $31$  $24$  $R06320h$  $FFE Floating Tap Optimization Register 4$  $R$  $Vh$  $FFE Floating Tap Optimization Maximum Power$
$$ND$  $23$  $22$  $R06320h$  $FFE Floating Tap Optimization Register 4$  $RW$  $0h$  $$
$$FFE_FLT_OPT_MAX_PWR_POS_LANE[5:0]$  $21$  $16$  $R06320h$  $FFE Floating Tap Optimization Register 4$  $R$  $Vh$  $FFE Floating Tap Optimization Maximum Power Position$
$$ND$  $15$  $14$  $R06320h$  $FFE Floating Tap Optimization Register 4$  $RW$  $0h$  $$
$$FFE_FLT_OPT_MAX_SNR_POS_LANE[5:0]$  $13$  $8$  $R06320h$  $FFE Floating Tap Optimization Register 4$  $R$  $Vh$  $FFE Floating Tap Optimization Maximum SNR Position$
$$ND$  $7$  $6$  $R06320h$  $FFE Floating Tap Optimization Register 4$  $RW$  $0h$  $$
$$FFE_FLT_OPT_BEST_POS_LANE[5:0]$  $5$  $0$  $R06320h$  $DTL Phase Optimization Register 0$  $R$  $Vh$  $FFE Floating Tap Optimization Best Position$
$$ND$  $31$  $22$  $R06330h$  $DTL Phase Optimization Register 0$  $RW$  $0h$  $$
$$DTL_PH_OPT_AVG_NUM_LANE[2:0]$  $21$  $19$  $R06330h$  $DTL Phase Optimization Register 0$  $RW$  $3h$  $DTL Phase Optimization  Average Number$
$$DTL_PH_OPT_STEP_LANE[2:0]$  $18$  $16$  $R06330h$  $DTL Phase Optimization Register 0$  $RW$  $1h$  $DTL Phase Optimization FFE PRE1 Move Step Size$
$$ND$  $15$  $14$  $R06330h$  $DTL Phase Optimization Register 0$  $RW$  $0h$  $$
$$DTL_PH_OPT_TRAIN_STEP_NUM_LANE[5:0]$  $13$  $8$  $R06330h$  $DTL Phase Optimization Register 0$  $RW$  $2h$  $DTL Phase Optimization FFE PRE1 Training Mode Move Number$
$$ND$  $7$  $6$  $R06330h$  $DTL Phase Optimization Register 0$  $RW$  $0h$  $$
$$DTL_PH_OPT_CONT_STEP_NUM_LANE[5:0]$  $5$  $0$  $R06330h$  $DTL Phase Optimization Register 1$  $RW$  $2h$  $DTL Phase Optimization FFE PRE1 Continuous Mode Move Number$
$$DTL_PH_OPT_MOVE_TIMER_LANE[15:0]$  $31$  $16$  $R06334h$  $DTL Phase Optimization Register 1$  $RW$  $14h$  $DTL Phase Optimization LMS PRE1 Move Timer$
$$DTL_PH_OPT_SEARCH_TIMER_LANE[15:0]$  $15$  $0$  $R06334h$  $DTL Phase Optimization Register 2$  $RW$  $64h$  $DTL Phase Optimization LMS PRE1 Search Timer$
$$DTL_PH_OPT_INIT_SNR_LANE[15:0]$  $31$  $16$  $R06338h$  $DTL Phase Optimization Register 2$  $R$  $Vh$  $DTL Phase Optimization Initial SNR Value$
$$DTL_PH_OPT_BEST_SNR_LANE[15:0]$  $15$  $0$  $R06338h$  $DTL Phase Optimization Register 3$  $R$  $Vh$  $DTL Phase Optimization Best SNR Value$
$$DTL_PH_OPT_FAIL_LANE$  $31$  $31$  $R0633Ch$  $DTL Phase Optimization Register 3$  $R$  $Vh$  $DTL Phase Optimization Fail Indicator$
$$ND$  $30$  $30$  $R0633Ch$  $DTL Phase Optimization Register 3$  $RW$  $0h$  $$
$$DTL_PH_OPT_BEST_FFE_PRE1_LANE[5:0]$  $29$  $24$  $R0633Ch$  $DTL Phase Optimization Register 3$  $R$  $Vh$  $DTL Phase Optimization Best DTL Phase Value$
$$ND$  $23$  $22$  $R0633Ch$  $DTL Phase Optimization Register 3$  $RW$  $0h$  $$
$$DTL_PH_OPT_FINAL_FFE_PRE1_LANE[5:0]$  $21$  $16$  $R0633Ch$  $DTL Phase Optimization Register 3$  $R$  $Vh$  $DTL Phase Optimization Final DTL Phase Value$
$$DTL_PH_OPT_FINAL_SNR_LANE[15:0]$  $15$  $0$  $R0633Ch$  $FFE Length Optimization Register 0$  $R$  $Vh$  $DTL Phase Optimization Final SNR Value$
$$FFE_LEN_OPT_PRE_START_TAP_LANE[2:0]$  $31$  $29$  $R06340h$  $FFE Length Optimization Register 0$  $RW$  $5h$  $FFE Length Optimization Pre Start Tap$
$$FFE_LEN_OPT_PST_START_TAP_LANE[4:0]$  $28$  $24$  $R06340h$  $FFE Length Optimization Register 0$  $RW$  $8h$  $FFE Length Optimization Post Start Tap$
$$FFE_LEN_OPT_FLT_START_TAP_LANE[2:0]$  $23$  $21$  $R06340h$  $FFE Length Optimization Register 0$  $RW$  $0h$  $FFE Length Optimization Floating Start Tap$
$$ND$  $20$  $6$  $R06340h$  $FFE Length Optimization Register 0$  $RW$  $0h$  $$
$$FFE_LEN_OPT_CUMSUM_TH_LANE[2:0]$  $5$  $3$  $R06340h$  $FFE Length Optimization Register 0$  $RW$  $2h$  $FFE Length Optimization Accumulation Threshold$
$$FFE_LEN_OPT_FFE_TH_LANE[1:0]$  $2$  $1$  $R06340h$  $FFE Length Optimization Register 0$  $RW$  $1h$  $FFE Length Optimization Tap Threshold$
$$FFE_LEN_OPT_FFE_LD_ZERO_LANE$  $0$  $0$  $R06340h$  $FFE Length Optimization Register 1$  $RW$  $1h$  $FFE Length Optimization Disabled Tap Load Zero Value Enable$
$$ND$  $31$  $16$  $R06344h$  $FFE Length Optimization Register 1$  $RW$  $0h$  $$
$$FFE_LEN_OPT_PRE_STOP_TAP_LANE[2:0]$  $15$  $13$  $R06344h$  $FFE Length Optimization Register 1$  $R$  $Vh$  $FFE Length Optimization Pre Stop Tap$
$$FFE_LEN_OPT_PST_STOP_TAP_LANE[4:0]$  $12$  $8$  $R06344h$  $FFE Length Optimization Register 1$  $R$  $Vh$  $FFE Length Optimization Post Stop Tap$
$$ND$  $7$  $6$  $R06344h$  $FFE Length Optimization Register 1$  $RW$  $0h$  $$
$$FFE_LEN_OPT_FLT_STOP_TAP_MIN_LANE[2:0]$  $5$  $3$  $R06344h$  $FFE Length Optimization Register 1$  $R$  $Vh$  $FFE Length Optimization Floating Stop Min Tap$
$$FFE_LEN_OPT_FLT_STOP_TAP_MAX_LANE[2:0]$  $2$  $0$  $R06344h$  $LMS Continuous Mode Run Stop Register 0$  $R$  $Vh$  $FFE Length Optimization Floating Stop Max Tap$
$$cds_dtl_lms_run_stop_en_lane$  $31$  $31$  $R06350h$  $LMS Continuous Mode Run Stop Register 0$  $RW$  $1h$  $DTL LMS Continuous Mode Run Stop Enable$
$$cds_dp_lms_run_stop_en_lane$  $30$  $30$  $R06350h$  $LMS Continuous Mode Run Stop Register 0$  $RW$  $1h$  $DP LMS Continuous Mode Run Stop Enable$
$$ND$  $29$  $0$  $R06350h$  $LMS Continuous Mode Run Stop Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R06354h$  $LMS Continuous Mode Run Stop Register 1$  $RW$  $0h$  $$
$$cds_dtl_lms_run_time_lane[5:0]$  $29$  $24$  $R06354h$  $LMS Continuous Mode Run Stop Register 1$  $RW$  $0h$  $DTL LMS Continuous Mode Run Time Cycle$
$$ND$  $23$  $22$  $R06354h$  $LMS Continuous Mode Run Stop Register 1$  $RW$  $0h$  $$
$$cds_dtl_lms_stop_time_lane[5:0]$  $21$  $16$  $R06354h$  $LMS Continuous Mode Run Stop Register 1$  $RW$  $10h$  $DTL LMS Continuous Mode Stop Time Cycle$
$$ND$  $15$  $14$  $R06354h$  $LMS Continuous Mode Run Stop Register 1$  $RW$  $0h$  $$
$$cds_dp_lms_run_time_lane[5:0]$  $13$  $8$  $R06354h$  $LMS Continuous Mode Run Stop Register 1$  $RW$  $0h$  $DP LMS Continuous Mode Run Time Cycle$
$$ND$  $7$  $6$  $R06354h$  $LMS Continuous Mode Run Stop Register 1$  $RW$  $0h$  $$
$$cds_dp_lms_stop_time_lane[5:0]$  $5$  $0$  $R06354h$  $$  $RW$  $10h$  $DP LMS Continuous Mode Stop Time Cycle$
$$ND$  $31$  $8$  $R08000h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R08000h$  $$  $RW$  $0h$  $$
$$bg_rst$  $5$  $5$  $R08000h$  $$  $RW$  $0h$  $reset signal for bandgap, active high  -- set bg_rst to '1' when AVDD=0, when AVDD=1, set bg_rst=0$
$$bg_high_psr_en$  $4$  $4$  $R08000h$  $$  $RW$  $1h$  $enable/disable the PSR enhance loop$
$$bg_div_sel[2:0]$  $3$  $1$  $R08000h$  $$  $RW$  $2h$  $Setting For Bandgap Chopper Clock Divider$
$$bg_chopper_en$  $0$  $0$  $R08000h$  $$  $RW$  $1h$  $Enable Bandgap Chopper$
$$ND$  $31$  $8$  $R08004h$  $$  $RW$  $0h$  $$
$$bg_res_trim_sel[2:0]$  $7$  $5$  $R08004h$  $$  $RW$  $3h$  $Bandgap Signle Point Trim Option. $
$$bg_vbg_sel[1:0]$  $4$  $3$  $R08004h$  $$  $RW$  $1h$  $Setting For Banggap Output Reference Voltage VBG0P84V. $
$$vref_processmon_sel[2:0]$  $2$  $0$  $R08004h$  $$  $RW$  $3h$  $Voltage Reference For Process Monitor$
$$ND$  $31$  $8$  $R08008h$  $$  $RW$  $0h$  $$
$$reg_ring_i[1:0]$  $7$  $6$  $R08008h$  $$  $RW$  $0h$  $VDDA CP Ring Current Setting$
$$vref_vdda_cp_sel[2:0]$  $5$  $3$  $R08008h$  $$  $RW$  $3h$  $Charge Pump Input 1.2V Regulaiton Setting:$
$$reg_cp_brch_sel[2:0]$  $2$  $0$  $R08008h$  $$  $RW$  $3h$  $Select Charge Pump Branches and the current it can provide, 100uA/branch$
$$ND$  $31$  $8$  $R0800Ch$  $$  $RW$  $0h$  $$
$$vddr1p2_sel[1:0]$  $7$  $6$  $R0800Ch$  $$  $RW$  $1h$  $Select Voltage Reference For TRX Master Regulator$
$$avddr12_sel$  $5$  $5$  $R0800Ch$  $$  $RW$  $1h$  $used to Select Voltage Reference For TRX Master Regulator, not used now$
$$ND$  $4$  $3$  $R0800Ch$  $$  $RW$  $0h$  $$
$$vref_0p6v_vddvco_rxpll_ch0[2:0]$  $2$  $0$  $R0800Ch$  $$  $RW$  $2h$  $Voltage Reference For  lane0 RX LCVCO$
$$ND$  $31$  $8$  $R08010h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08010h$  $$  $RW$  $0h$  $$
$$vref_0p7v_sq_sel[1:0]$  $4$  $3$  $R08010h$  $$  $RW$  $1h$  $Voltage Reference For SQ$
$$vref_0p6v_vddvco_rxpll_ch1[2:0]$  $2$  $0$  $R08010h$  $$  $RW$  $2h$  $Voltage Reference For  lane1 RX LCVCO$
$$ND$  $31$  $8$  $R08014h$  $$  $RW$  $0h$  $$
$$sellv_cmp_v0p9v[2:0]$  $7$  $5$  $R08014h$  $$  $RW$  $4h$  $select the gate voltage for VDDR0P9V, which is used for the supply of AUTOZERO comparator$
$$sellv_rxintp_ch0[4:0]$  $4$  $0$  $R08014h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 0, nominal 0.85v, for both 112G and 56G$
$$ND$  $31$  $8$  $R08018h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08018h$  $$  $RW$  $0h$  $$
$$sellv_rxintp_ch1[4:0]$  $4$  $0$  $R08018h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 1, for both 112G and 56G$
$$ND$  $31$  $8$  $R0801Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0801Ch$  $$  $RW$  $0h$  $$
$$sellv_rxintp_ch2[4:0]$  $4$  $0$  $R0801Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 2,for both 112G and 56G$
$$ND$  $31$  $8$  $R08020h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08020h$  $$  $RW$  $0h$  $$
$$sellv_rxintp_ch3[4:0]$  $4$  $0$  $R08020h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 3, for both 112G and 56G$
$$ND$  $31$  $8$  $R08024h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08024h$  $$  $RW$  $0h$  $$
$$sellv_rxdll_ch0[4:0]$  $4$  $0$  $R08024h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx DLL Channel 0, for both 112G and 56G$
$$ND$  $31$  $8$  $R08028h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08028h$  $$  $RW$  $0h$  $$
$$sellv_rxdll_ch1[4:0]$  $4$  $0$  $R08028h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx DLL Channel 1, for both 112G and 56G$
$$ND$  $31$  $8$  $R0802Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0802Ch$  $$  $RW$  $0h$  $$
$$sellv_rxdll_ch2[4:0]$  $4$  $0$  $R0802Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx DLL Channel 2, for both 112G and 56G$
$$ND$  $31$  $8$  $R08030h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08030h$  $$  $RW$  $0h$  $$
$$sellv_rxdll_ch3[4:0]$  $4$  $0$  $R08030h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx DLL Channel 3, for both 112G and 56G$
$$ND$  $31$  $8$  $R08034h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08034h$  $$  $RW$  $0h$  $$
$$sellv_rx_a90_dataclk_ch0[4:0]$  $4$  $0$  $R08034h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 0$
$$ND$  $31$  $8$  $R08038h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08038h$  $$  $RW$  $0h$  $$
$$sellv_rx_a90_dataclk_ch1[4:0]$  $4$  $0$  $R08038h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 1$
$$ND$  $31$  $8$  $R0803Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0803Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_a90_dataclk_ch2[4:0]$  $4$  $0$  $R0803Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 2$
$$ND$  $31$  $8$  $R08040h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08040h$  $$  $RW$  $0h$  $$
$$sellv_rx_a90_dataclk_ch3[4:0]$  $4$  $0$  $R08040h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 3$
$$ND$  $31$  $8$  $R08044h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08044h$  $$  $RW$  $0h$  $$
$$sellv_rx_skew_eomclk_ch0[4:0]$  $4$  $0$  $R08044h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 0$
$$ND$  $31$  $8$  $R08048h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08048h$  $$  $RW$  $0h$  $$
$$sellv_rx_skew_eomclk_ch1[4:0]$  $4$  $0$  $R08048h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 1$
$$ND$  $31$  $8$  $R0804Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0804Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_skew_eomclk_ch2[4:0]$  $4$  $0$  $R0804Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 2$
$$ND$  $31$  $8$  $R08050h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08050h$  $$  $RW$  $0h$  $$
$$sellv_rx_skew_eomclk_ch3[4:0]$  $4$  $0$  $R08050h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 3$
$$ND$  $31$  $8$  $R08054h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08054h$  $$  $RW$  $0h$  $$
$$sellv_rx_thclk_sampler_ch0[4:0]$  $4$  $0$  $R08054h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 0$
$$ND$  $31$  $8$  $R08058h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08058h$  $$  $RW$  $0h$  $$
$$sellv_rx_thclk_sampler_ch1[4:0]$  $4$  $0$  $R08058h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 1$
$$ND$  $31$  $8$  $R0805Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0805Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_thclk_sampler_ch2[4:0]$  $4$  $0$  $R0805Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 2$
$$ND$  $31$  $8$  $R08060h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08060h$  $$  $RW$  $0h$  $$
$$sellv_rx_thclk_sampler_ch3[4:0]$  $4$  $0$  $R08060h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 3$
$$ND$  $31$  $8$  $R08064h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08064h$  $$  $RW$  $0h$  $$
$$sellv_rx_thdrv_ch0[4:0]$  $4$  $0$  $R08064h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold driver Channel 0, 112G only$
$$ND$  $31$  $8$  $R08068h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08068h$  $$  $RW$  $0h$  $$
$$sellv_rx_thdrv_ch1[4:0]$  $4$  $0$  $R08068h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold driver Channel 1, 112G only$
$$ND$  $31$  $8$  $R0806Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0806Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_thdrv_ch2[4:0]$  $4$  $0$  $R0806Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold driver Channel 2, 112G only$
$$ND$  $31$  $8$  $R08070h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08070h$  $$  $RW$  $0h$  $$
$$sellv_rx_thdrv_ch3[4:0]$  $4$  $0$  $R08070h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold driver Channel 3, 112G only$
$$ND$  $31$  $8$  $R08074h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08074h$  $$  $RW$  $0h$  $$
$$sellv_txdata_ch0[4:0]$  $4$  $0$  $R08074h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Data Channel 0, nominal 0.85v$
$$ND$  $31$  $8$  $R08078h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08078h$  $$  $RW$  $0h$  $$
$$sellv_txdata_ch1[4:0]$  $4$  $0$  $R08078h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Data Channel 1$
$$ND$  $31$  $8$  $R0807Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0807Ch$  $$  $RW$  $0h$  $$
$$sellv_txdata_ch2[4:0]$  $4$  $0$  $R0807Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Data Channel 2$
$$ND$  $31$  $8$  $R08080h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08080h$  $$  $RW$  $0h$  $$
$$sellv_txdata_ch3[4:0]$  $4$  $0$  $R08080h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Data Channel 3$
$$ND$  $31$  $8$  $R08084h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08084h$  $$  $RW$  $0h$  $$
$$sellv_txlbdata_ch0[4:0]$  $4$  $0$  $R08084h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loopback Data Channel 0$
$$ND$  $31$  $8$  $R08088h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08088h$  $$  $RW$  $0h$  $$
$$sellv_txlbdata_ch1[4:0]$  $4$  $0$  $R08088h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Data Channel 1$
$$ND$  $31$  $8$  $R0808Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0808Ch$  $$  $RW$  $0h$  $$
$$sellv_txlbdata_ch2[4:0]$  $4$  $0$  $R0808Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Data Channel 2$
$$ND$  $31$  $8$  $R08090h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08090h$  $$  $RW$  $0h$  $$
$$sellv_txlbdata_ch3[4:0]$  $4$  $0$  $R08090h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Data Channel 3$
$$ND$  $31$  $8$  $R08094h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08094h$  $$  $RW$  $0h$  $$
$$sellv_txclk_ch0[4:0]$  $4$  $0$  $R08094h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 0$
$$ND$  $31$  $8$  $R08098h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08098h$  $$  $RW$  $0h$  $$
$$sellv_txclk_ch1[4:0]$  $4$  $0$  $R08098h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 1$
$$ND$  $31$  $8$  $R0809Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0809Ch$  $$  $RW$  $0h$  $$
$$sellv_txclk_ch2[4:0]$  $4$  $0$  $R0809Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 2$
$$ND$  $31$  $8$  $R080A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080A0h$  $$  $RW$  $0h$  $$
$$sellv_txclk_ch3[4:0]$  $4$  $0$  $R080A0h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 3$
$$ND$  $31$  $8$  $R080A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R080A4h$  $$  $RW$  $0h$  $$
$$vref_0p6v_vddvco_rxpll_ch2[2:0]$  $5$  $3$  $R080A4h$  $$  $RW$  $2h$  $Voltage Reference For lane2 RX LCVCO$
$$vref_0p6v_vddvco_rxpll_ch3[2:0]$  $2$  $0$  $R080A4h$  $$  $RW$  $2h$  $Voltage Reference For lane3 RX LCVCO$
$$ND$  $31$  $8$  $R080A8h$  $$  $RW$  $0h$  $$
$$vref_0p6v_vddvco_txpll_ch0[2:0]$  $7$  $5$  $R080A8h$  $$  $RW$  $2h$  $Voltage Reference For lane0 TX LCVCO$
$$vref_0p6v_vddvco_txpll_ch1[2:0]$  $4$  $2$  $R080A8h$  $$  $RW$  $2h$  $Voltage Reference For lane1 TX LCVCO$
$$ivref_mastreg_vout_sel[1:0]$  $1$  $0$  $R080A8h$  $$  $RW$  $0h$  $resistor feedback network selection for the output voltage vs AVDD supply$
$$ND$  $31$  $8$  $R080ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080ACh$  $$  $RW$  $0h$  $$
$$ivref_mastreg_cur_sel[2:0]$  $4$  $2$  $R080ACh$  $$  $RW$  $3h$  $Control Master Regulator Loading Current$
$$reg_cp_extra_brch_sel[1:0]$  $1$  $0$  $R080ACh$  $$  $RW$  $0h$  $Charge Pump Power On Extra Branch Setting$
$$ND$  $31$  $8$  $R080B0h$  $$  $RW$  $0h$  $$
$$reg_avddcp_1p8v_sel[1:0]$  $7$  $6$  $R080B0h$  $$  $RW$  $1h$  $charge pump output voltage control$
$$vref_0p6v_vddvco_txpll_ch2[2:0]$  $5$  $3$  $R080B0h$  $$  $RW$  $2h$  $Voltage Reference For lane2 TX LCVCO$
$$vref_0p6v_vddvco_txpll_ch3[2:0]$  $2$  $0$  $R080B0h$  $$  $RW$  $2h$  $Voltage Reference For lane3 TX LCVCO$
$$ND$  $31$  $8$  $R080B4h$  $$  $RW$  $0h$  $$
$$tsen_adc_mode[1:0]$  $7$  $6$  $R080B4h$  $$  $RW$  $0h$  $Temperature Sensor/ADC Mode Selection Control. $
$$dro_en$  $5$  $5$  $R080B4h$  $$  $RW$  $0h$  $DRO Enable Signal$
$$dro_sel[3:0]$  $4$  $1$  $R080B4h$  $$  $RW$  $0h$  $Setting For Different Types Of Ring Osc$
$$ND$  $0$  $0$  $R080B4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080B8h$  $$  $RW$  $0h$  $$
$$tsen_ch_sel[2:0]$  $7$  $5$  $R080B8h$  $$  $RW$  $0h$  $Remote Diode Sensor Channel Select:Temperature Sensor and ADC Input Channel Select.$
$$tsen_adc_clk_div[2:0]$  $4$  $2$  $R080B8h$  $$  $RW$  $7h$  $temp sensor clock divide Select$
$$tsen_adc_osr[1:0]$  $1$  $0$  $R080B8h$  $$  $RW$  $3h$  $Over Sample Ratio Select. $
$$ND$  $31$  $8$  $R080BCh$  $$  $RW$  $0h$  $$
$$tsen_ana_maxsp[1:0]$  $7$  $6$  $R080BCh$  $$  $RW$  $0h$  $temp sensor max speed Select.$
$$ND$  $5$  $4$  $R080BCh$  $$  $RW$  $0h$  $$
$$tsen_adc_single_diff$  $3$  $3$  $R080BCh$  $$  $RW$  $1h$  $Temperature Measurement single_ended/differential input Select.$
$$tsen_adc_cal$  $2$  $2$  $R080BCh$  $$  $RW$  $0h$  $ADC offset self Calibration Select$
$$ND$  $1$  $1$  $R080BCh$  $$  $RW$  $0h$  $$
$$tsen_adc_cont_sel$  $0$  $0$  $R080BCh$  $$  $RW$  $0h$  $Temp Sensor ADC continuous mode Select. $
$$ND$  $31$  $8$  $R080C0h$  $$  $RW$  $0h$  $$
$$tsen_adc_debug_en$  $7$  $7$  $R080C0h$  $$  $RW$  $0h$  $Debug Function Enable Select. $
$$bg_trim[3:0]$  $6$  $3$  $R080C0h$  $$  $RW$  $8h$  $Bandgap Single-point Trim Select for TESN:$
$$tsen_adc_atest_sel[2:0]$  $2$  $0$  $R080C0h$  $$  $RW$  $0h$  $Analog Test Point Select For Debug$
$$ND$  $31$  $8$  $R080C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R080C4h$  $$  $RW$  $0h$  $$
$$pcm_en$  $5$  $5$  $R080C4h$  $$  $RW$  $0h$  $PCM Enable Signal$
$$pcm_ctrl[4:0]$  $4$  $0$  $R080C4h$  $$  $RW$  $00h$  $Setting For Different Test Points Of PCM$
$$ND$  $31$  $8$  $R080C8h$  $$  $RW$  $0h$  $$
$$test[7:0]$  $7$  $0$  $R080C8h$  $$  $RW$  $00h$  $Test Bus$
$$ND$  $31$  $8$  $R080CCh$  $$  $RW$  $0h$  $$
$$tp_en$  $7$  $7$  $R080CCh$  $$  $RW$  $0h$  $Enable PHY Analog Testpoint. $
$$avddr12_sel_mast_reg$  $6$  $6$  $R080CCh$  $$  $RW$  $0h$  $Not Used$
$$pullup_rxtx_sel[1:0]$  $5$  $4$  $R080CCh$  $$  $RW$  $3h$  $Control PULUP Current In Master Regulator$
$$pulup$  $3$  $3$  $R080CCh$  $$  $RW$  $0h$  $Pull Up Master Regulator Output Voltage$
$$ND$  $2$  $0$  $R080CCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080D0h$  $$  $RW$  $0h$  $$
$$shrtr$  $7$  $7$  $R080D0h$  $$  $RW$  $0h$  $Short Internal R For Fast Settling$
$$shrtr_force$  $6$  $6$  $R080D0h$  $$  $RW$  $0h$  $Froce The SHRTR Singal$
$$ND$  $5$  $4$  $R080D0h$  $$  $RW$  $0h$  $$
$$vref_vddadll_half_sel[3:0]$  $3$  $0$  $R080D0h$  $$  $RW$  $9h$  $VDDADLL Vref Select$
$$ND$  $31$  $8$  $R080D4h$  $$  $RW$  $0h$  $$
$$vref_sampler_vcm_sel[2:0]$  $7$  $5$  $R080D4h$  $$  $RW$  $2h$  $Sampler VCM Vref Select 0.84/0.83/0.81/0.75/0.73/0.70/0.68/0.65$
$$ND$  $4$  $2$  $R080D4h$  $$  $RW$  $0h$  $$
$$rximpcal_en$  $1$  $1$  $R080D4h$  $$  $RW$  $0h$  $Rx Impedance Calibration Enable$
$$tximpcal_en$  $0$  $0$  $R080D4h$  $$  $RW$  $0h$  $Tx Impedance Calibration Enable$
$$ND$  $31$  $8$  $R080D8h$  $$  $RW$  $0h$  $$
$$tximpcal_drvamp[3:0]$  $7$  $4$  $R080D8h$  $$  $RW$  $4h$  $Tx Voltage Range Select$
$$vth_tximpcal[2:0]$  $3$  $1$  $R080D8h$  $$  $RW$  $2h$  $Tx Impendance Select$
$$vddacal_comp_en$  $0$  $0$  $R080D8h$  $$  $RW$  $0h$  $VDDA_CAL comparator enable (calibrate the slave regulator voltages)$
$$ND$  $31$  $8$  $R080DCh$  $$  $RW$  $0h$  $$
$$vth_rximpcal[3:0]$  $7$  $4$  $R080DCh$  $$  $RW$  $8h$  $Rx Impedance Select$
$$vref_vddacal_sel[3:0]$  $3$  $0$  $R080DCh$  $Digital Common Calibration Register 0$  $RW$  $8h$  $VDDACAL Vref Select, reference voltage is half of the target regulator level$
$$ND$  $31$  $8$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$cmn_dig_cal_clk_en$  $7$  $7$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $1h$  $Common Calibration Reference Clock Enable$
$$cmn_dig_cal_clk_rst$  $6$  $6$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $Common Calibration Reference Clock Reset$
$$ND$  $5$  $5$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$cmn_dig_testbus_sel[3:0]$  $3$  $0$  $R080E0h$  $Digital Common Calibration Register 1$  $RW$  $0h$  $Common Calibration Testbus Selection$
$$ND$  $31$  $8$  $R080E4h$  $Digital Common Calibration Register 1$  $RW$  $0h$  $$
$$cmn_dig_cal2m_div[7:0]$  $7$  $0$  $R080E4h$  $$  $RW$  $9ch$  $Common Calibration Reference Clock Divide Ratio$
$$ND$  $31$  $8$  $R080E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080E8h$  $$  $RW$  $0h$  $$
$$sellv_txlbclk_ch0[4:0]$  $4$  $0$  $R080E8h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Clock Channel 0$
$$ND$  $31$  $8$  $R080ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080ECh$  $$  $RW$  $0h$  $$
$$sellv_txlbclk_ch1[4:0]$  $4$  $0$  $R080ECh$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Clock Channel 1$
$$ND$  $31$  $8$  $R080F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080F0h$  $$  $RW$  $0h$  $$
$$sellv_txlbclk_ch2[4:0]$  $4$  $0$  $R080F0h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Clock Channel 2$
$$ND$  $31$  $8$  $R080F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080F4h$  $$  $RW$  $0h$  $$
$$sellv_txlbclk_ch3[4:0]$  $4$  $0$  $R080F4h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Clock Channel 3$
$$ND$  $31$  $8$  $R080F8h$  $$  $RW$  $0h$  $$
$$vdd_cal_sel[3:0]$  $7$  $4$  $R080F8h$  $$  $RW$  $0h$  $select the slave regulator inside TRX for vdd_calibration$
$$vdd_cal_en_trx3$  $3$  $3$  $R080F8h$  $$  $RW$  $0h$  $enable the vdd calibration for TRX3$
$$vdd_cal_en_trx2$  $2$  $2$  $R080F8h$  $$  $RW$  $0h$  $enable the vdd calibration for TRX2$
$$vdd_cal_en_trx1$  $1$  $1$  $R080F8h$  $$  $RW$  $0h$  $enable the vdd calibration for TRX1$
$$vdd_cal_en_trx0$  $0$  $0$  $R080F8h$  $$  $RW$  $0h$  $enable the vdd calibration for TRX0$
$$ND$  $31$  $8$  $R080FCh$  $$  $RW$  $0h$  $$
$$vref_vddacal_pll_pfd_sel[3:0]$  $7$  $4$  $R080FCh$  $$  $RW$  $8h$  $select the reference voltage level for PLL PFD regulator, reference is half of the target regulator level $
$$vref_vddacal_pll_clk_sel[3:0]$  $3$  $0$  $R080FCh$  $$  $RW$  $8h$  $select the reference voltage level for PLL CLK regulators, reference is half of the target regulator level $
$$ND$  $31$  $8$  $R08100h$  $$  $RW$  $0h$  $$
$$tsen_adc_rsvd[15:8]$  $7$  $0$  $R08100h$  $$  $RW$  $0h$  $reserved bits for Temperature Sensor$
$$ND$  $31$  $8$  $R08104h$  $$  $RW$  $0h$  $$
$$tsen_adc_rsvd[7:0]$  $7$  $0$  $R08104h$  $$  $RW$  $0h$  $reserved bits for Temperature Sensor$
$$ND$  $31$  $8$  $R08108h$  $$  $RW$  $0h$  $$
$$cmn_ana_rsvda[7:0]$  $7$  $0$  $R08108h$  $$  $RW$  $f0h$  $reserved bits$
$$ND$  $31$  $8$  $R0810Ch$  $$  $RW$  $0h$  $$
$$cmn_ana_rsvdb[7:0]$  $7$  $0$  $R0810Ch$  $$  $RW$  $0h$  $reserved bits$
$$ND$  $31$  $8$  $R08110h$  $$  $RW$  $0h$  $$
$$cmn_ana_rsvdc[7:0]$  $7$  $0$  $R08110h$  $$  $RW$  $f0h$  $reserved bits$
$$ND$  $31$  $8$  $R08114h$  $$  $RW$  $0h$  $$
$$cmn_ana_rsvdd[7:0]$  $7$  $0$  $R08114h$  $$  $RW$  $0h$  $reserved bits$
$$ND$  $31$  $8$  $R08118h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08118h$  $$  $RW$  $0h$  $$
$$sellv_rx_clktopvddl_ch0[4:0]$  $4$  $0$  $R08118h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 0, 112G only$
$$ND$  $31$  $8$  $R0811Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0811Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_clktopvddl_ch1[4:0]$  $4$  $0$  $R0811Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 1, 112G only$
$$ND$  $31$  $8$  $R08120h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08120h$  $$  $RW$  $0h$  $$
$$sellv_rx_clktopvddl_ch2[4:0]$  $4$  $0$  $R08120h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 2, 112G only$
$$ND$  $31$  $8$  $R08124h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08124h$  $$  $RW$  $0h$  $$
$$sellv_rx_clktopvddl_ch3[4:0]$  $4$  $0$  $R08124h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 3,112G only$
$$ND$  $31$  $8$  $R08128h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08128h$  $$  $RW$  $0h$  $$
$$sellv_rx_intpeom_dlleom_ch0[4:0]$  $4$  $0$  $R08128h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 0$
$$ND$  $31$  $8$  $R0812Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0812Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_intpeom_dlleom_ch1[4:0]$  $4$  $0$  $R0812Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 1$
$$ND$  $31$  $8$  $R08130h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08130h$  $$  $RW$  $0h$  $$
$$sellv_rx_intpeom_dlleom_ch2[4:0]$  $4$  $0$  $R08130h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 2$
$$ND$  $31$  $8$  $R08134h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08134h$  $$  $RW$  $0h$  $$
$$sellv_rx_intpeom_dlleom_ch3[4:0]$  $4$  $0$  $R08134h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 3$
$$ND$  $31$  $8$  $R08138h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08138h$  $$  $RW$  $0h$  $$
$$sellv_rx_div2_ch0[4:0]$  $4$  $0$  $R08138h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx div2 Channel 0, 112G only$
$$ND$  $31$  $8$  $R0813Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0813Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_div2_ch1[4:0]$  $4$  $0$  $R0813Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx div2(112G) Channel 1, 112G only$
$$ND$  $31$  $8$  $R08140h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08140h$  $$  $RW$  $0h$  $$
$$sellv_rx_div2_ch2[4:0]$  $4$  $0$  $R08140h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx div2(112G) Channel 2, 112G only$
$$ND$  $31$  $8$  $R08144h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08144h$  $$  $RW$  $0h$  $$
$$sellv_rx_div2_ch3[4:0]$  $4$  $0$  $R08144h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx div2 (112G) Channel 3, 112G only$
$$ND$  $31$  $8$  $R08148h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08148h$  $$  $RW$  $0h$  $$
$$sellv_rx_ctle_ch0[4:0]$  $4$  $0$  $R08148h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 0, 112G only$
$$ND$  $31$  $8$  $R0814Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0814Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_ctle_ch1[4:0]$  $4$  $0$  $R0814Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 1, 112G only$
$$ND$  $31$  $8$  $R08150h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08150h$  $$  $RW$  $0h$  $$
$$sellv_rx_ctle_ch2[4:0]$  $4$  $0$  $R08150h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 2, 112G only$
$$ND$  $31$  $8$  $R08154h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08154h$  $$  $RW$  $0h$  $$
$$sellv_rx_ctle_ch3[4:0]$  $4$  $0$  $R08154h$  $Digital Common Calibration Register 2$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 3, 112G only$
$$ND$  $31$  $8$  $R08158h$  $Digital Common Calibration Register 2$  $RW$  $0h$  $$
$$cmn_dig_scan_ff[7:0]$  $7$  $0$  $R08158h$  $TBD$  $RW$  $0h$  $Common Dig Input Scan Mux Value for Test_mode$
$$ND$  $31$  $8$  $R08400h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_comn_ext_en$  $7$  $7$  $R08400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cmp_ctrl_ext$  $6$  $6$  $R08400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_auto_zero_clk_ext$  $5$  $5$  $R08400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_updn_rd$  $4$  $4$  $R08400h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_imp_top_start$  $3$  $3$  $R08400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_testbus_core_sel[2:0]$  $2$  $0$  $R08400h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08404h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_top_done$  $7$  $7$  $R08404h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $6$  $0$  $R08404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08408h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_single_en$  $7$  $7$  $R08408h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_bypass_en$  $6$  $6$  $R08408h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_dir_inv$  $5$  $5$  $R08408h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_single_mode_stepsize[2:0]$  $4$  $2$  $R08408h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_updn_toggle_dir_sel[1:0]$  $1$  $0$  $R08408h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0840Ch$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_toggle_times[2:0]$  $7$  $5$  $R0840Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_result_avg_en$  $4$  $4$  $R0840Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_auto_zero_clk_h_2m_pulse_cnt[2:0]$  $3$  $1$  $R0840Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_timeout_chk_dis$  $0$  $0$  $R0840Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08410h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_sample_pulse_div[7:0]$  $7$  $0$  $R08410h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R08414h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_timeout_steps[2:0]$  $7$  $5$  $R08414h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_val_max[4:0]$  $4$  $0$  $R08414h$  $TBD$  $RW$  $1fh$  $TBD$
$$ND$  $31$  $8$  $R08418h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_val_min[4:0]$  $7$  $3$  $R08418h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_indv_ext_en$  $2$  $2$  $R08418h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_cal_en_ext$  $1$  $1$  $R08418h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_cal_done_rd$  $0$  $0$  $R08418h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0841Ch$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_result_ext[4:0]$  $7$  $3$  $R0841Ch$  $TBD$  $RW$  $eh$  $TBD$
$$rx_imp_cal_timeout_rd$  $2$  $2$  $R0841Ch$  $TBD$  $R$  $Vh$  $TBD$
$$rx_imp_cal_overflow_rd$  $1$  $1$  $R0841Ch$  $TBD$  $R$  $Vh$  $TBD$
$$rx_imp_cal_underflow_rd$  $0$  $0$  $R0841Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R08420h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_result_rd[4:0]$  $7$  $3$  $R08420h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R08420h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $19$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$mcu_ocds_en_cmn$  $18$  $18$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $CMN MCU OCDS enable$
$$fw_ready_fm_reg$  $17$  $17$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Firmware ready from register$
$$fw_ready$  $16$  $16$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Firmware ready$
$$ND$  $15$  $10$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$INIT_XDATA_FROM_PMEM$  $9$  $9$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Initialize Xdata from Program Memory By MCU$
$$INIT_DONE_CMN$  $8$  $8$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $CMN MCU Initialization Done$
$$MCU_INIT_DONE$  $7$  $7$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $MCU Initialization Done.$
$$ND$  $6$  $5$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$MCU_EN_CMN$  $4$  $4$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable CMN MCU$
$$MCU_EN_LANE3$  $3$  $3$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 3$
$$MCU_EN_LANE2$  $2$  $2$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 2$
$$MCU_EN_LANE1$  $1$  $1$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 1$
$$MCU_EN_LANE0$  $0$  $0$  $R0A200h$  $MCU CMN Control Register 1$  $RW$  $0h$  $Enable MCU Lane 0$
$$cmn_mcu_restart$  $31$  $31$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Restart$
$$ND$  $30$  $17$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_cmn$  $16$  $16$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $CMN MCU  Hold Mode Request$
$$ND$  $15$  $9$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_lane0$  $8$  $8$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Lane0 Hold Mode Request$
$$ND$  $7$  $0$  $R0A204h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$hold_mcu_lane1$  $8$  $8$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $MCU Lane1 Hold Mode Request$
$$ND$  $7$  $0$  $R0A208h$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$hold_mcu_lane2$  $8$  $8$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $MCU Lane2 Hold Mode Request$
$$ND$  $7$  $0$  $R0A20Ch$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$hold_mcu_lane3$  $8$  $8$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $MCU Lane3 Hold Mode Request$
$$ND$  $7$  $0$  $R0A210h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $$
$$mcu_debug_cmn_3[7:0]$  $31$  $24$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_2[7:0]$  $23$  $16$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_1[7:0]$  $15$  $8$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_0[7:0]$  $7$  $0$  $R0A214h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_7[7:0]$  $31$  $24$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_6[7:0]$  $23$  $16$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_5[7:0]$  $15$  $8$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_4[7:0]$  $7$  $0$  $R0A218h$  $Memory Control Register 1$  $RW$  $0h$  $For Firmware Use$
$$sram_ceb_force_enable_cmn$  $31$  $31$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $0h$  $Force all memory CEB to 0 ( enable )$
$$ND$  $30$  $12$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $0h$  $$
$$cache_rtsel_cmn[1:0]$  $11$  $10$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $2h$  $CMN Cache Memory Read Timing Control$
$$cache_wtsel_cmn[1:0]$  $9$  $8$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $1h$  $CMN Cache Memory Write Timing Control$
$$iram_rtsel_cmn[1:0]$  $7$  $6$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $2h$  $CMN IRAM Read Timing Control$
$$iram_wtsel_cmn[1:0]$  $5$  $4$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $1h$  $CMN IRAM Write Timing Control$
$$xram_cmn_wtsel[1:0]$  $3$  $2$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $1h$  $Common Xdata Ram Write Timing Control For Debug Only$
$$xram_cmn_rtsel[1:0]$  $1$  $0$  $R0A21Ch$  $Memory Control Register 4$  $RW$  $2h$  $Common Xdata Ram Read Timing Control For Debug Only$
$$xdata_clear_done_cmn$  $31$  $31$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Xdata memory clear done$
$$xdata_clear_enable_cmn$  $30$  $30$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata memory clear enable$
$$xdata_auto_clear_enable_cmn$  $29$  $29$  $R0A220h$  $Memory Control Register 4$  $RW$  $1h$  $Xdata memory is clear when cmn MCU is enabled$
$$IRAM_ECC_2ERR_SET_CMN$  $28$  $28$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error$
$$CACHE_ECC_2ERR_SET_CMN$  $27$  $27$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error$
$$XDATA_ECC_2ERR_SET_CMN$  $26$  $26$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error$
$$IRAM_ECC_1ERR_SET_CMN$  $25$  $25$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error$
$$CACHE_ECC_1ERR_SET_CMN$  $24$  $24$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error$
$$XDATA_ECC_1ERR_SET_CMN$  $23$  $23$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error$
$$IRAM_ECC_2ERR_CLEAR_CMN$  $22$  $22$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear$
$$CACHE_ECC_2ERR_CLEAR_CMN$  $21$  $21$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear$
$$XDATA_ECC_2ERR_CLEAR_CMN$  $20$  $20$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear$
$$IRAM_ECC_1ERR_CLEAR_CMN$  $19$  $19$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear$
$$CACHE_ECC_1ERR_CLEAR_CMN$  $18$  $18$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear$
$$XDATA_ECC_1ERR_CLEAR_CMN$  $17$  $17$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear$
$$IRAM_ECC_2ERR_ENABLE_CMN$  $16$  $16$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error$
$$CACHE_ECC_2ERR_ENABLE_CMN$  $15$  $15$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error$
$$XDATA_ECC_2ERR_ENABLE_CMN$  $14$  $14$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error$
$$IRAM_ECC_1ERR_ENABLE_CMN$  $13$  $13$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error$
$$CACHE_ECC_1ERR_ENABLE_CMN$  $12$  $12$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error$
$$XDATA_ECC_1ERR_ENABLE_CMN$  $11$  $11$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error$
$$IRAM_ECC_2ERR_CMN$  $10$  $10$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_CMN$  $9$  $9$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_CMN$  $8$  $8$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_CMN$  $7$  $7$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_CMN$  $6$  $6$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_CMN$  $5$  $5$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Xdata Mem ECC 1 Bit Error Detected$
$$ND$  $4$  $3$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $$
$$ecc_enable$  $2$  $2$  $R0A220h$  $Memory Control Register 4$  $RW$  $1h$  $Enable Memory ECC Function$
$$ND$  $1$  $0$  $R0A220h$  $MCU Information Register 0$  $RW$  $0h$  $$
$$set_mcu_command_lane0[31:0]$  $31$  $0$  $R0A224h$  $MCU Information Register 1$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_lane1[31:0]$  $31$  $0$  $R0A228h$  $MCU Information Register 2$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_lane2[31:0]$  $31$  $0$  $R0A22Ch$  $MCU Information Register 3$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_lane3[31:0]$  $31$  $0$  $R0A230h$  $MEMORY CMN ECC ERROR ADDR$  $RW$  $0h$  $For Firmware Use$
$$CACHE_ECC_ERR_ADDR_CMN[7:0]$  $31$  $24$  $R0A234h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $Vh$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_CMN[7:0]$  $23$  $16$  $R0A234h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $Vh$  $Iram LANE ECC Error Address$
$$ND$  $15$  $9$  $R0A234h$  $MEMORY CMN ECC ERROR ADDR$  $RW$  $0h$  $$
$$XDATA_ECC_ERR_ADDR_CMN[8:0]$  $8$  $0$  $R0A234h$  $Analog Interface Register 0$  $R$  $Vh$  $Xdata LANE ECC Error Address$
$$ND$  $31$  $24$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_cmn_wd[7:0]$  $23$  $16$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WD Input$
$$ana_reg_cmn_rd_out[7:0]$  $15$  $8$  $R0A238h$  $Analog Interface Register 0$  $R$  $Vh$  $Common Analog Register RD_OUT Output$
$$ND$  $7$  $4$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_cmn_rst$  $3$  $3$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RST Input$
$$ana_reg_cmn_we$  $2$  $2$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WE Input$
$$ana_reg_cmn_re$  $1$  $1$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RE Input$
$$ana_reg_cmn_force$  $0$  $0$  $R0A238h$  $Analog Interface Register 1$  $RW$  $0h$  $Common Analog Register Force$
$$ND$  $31$  $17$  $R0A23Ch$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ana_reg_cmn_addr[8:0]$  $16$  $8$  $R0A23Ch$  $Analog Interface Register 1$  $RW$  $0h$  $Common Analog Register ADDR Input$
$$ND$  $7$  $6$  $R0A23Ch$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ana_reg_hd_dly_sel[2:0]$  $5$  $3$  $R0A23Ch$  $Analog Interface Register 1$  $RW$  $3h$  $Analog Register Hold Time Select$
$$ana_reg_su_dly_sel[2:0]$  $2$  $0$  $R0A23Ch$  $Analog Interface Register 2$  $RW$  $3h$  $Analog Register Setup Time Select$
$$ana_reg_pll_wd_cmn0[7:0]$  $31$  $24$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $Force PLL Analog Register WD PIN$
$$ana_reg_pll_rd_out_cmn0[7:0]$  $23$  $16$  $R0A240h$  $Analog Interface Register 2$  $R$  $Vh$  $PLL Analog Register RD_OUT Output$
$$ND$  $15$  $14$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $$
$$ana_reg_pll_rst_cmn0$  $13$  $13$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $Force PLL Analog Register RST PIN$
$$ana_reg_pll_we_cmn0$  $12$  $12$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $Force PLL Analog Register WE PIN$
$$ana_reg_pll_re_cmn0$  $11$  $11$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $Force PLL Analog Register RE PIN$
$$ana_reg_pll_force_cmn0$  $10$  $10$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $PLL Analog Register Force$
$$ana_reg_pll_addr_cmn0[9:0]$  $9$  $0$  $R0A240h$  $Analog Interface Register 3$  $RW$  $0h$  $Force PLL Analog Register ADDR PIN$
$$ana_reg_pll_wd_cmn1[7:0]$  $31$  $24$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $Force PLL Analog Register WD PIN$
$$ana_reg_pll_rd_out_cmn1[7:0]$  $23$  $16$  $R0A244h$  $Analog Interface Register 3$  $R$  $Vh$  $PLL Analog Register RD_OUT Output$
$$ND$  $15$  $14$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $$
$$ana_reg_pll_rst_cmn1$  $13$  $13$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $Force PLL Analog Register RST PIN$
$$ana_reg_pll_we_cmn1$  $12$  $12$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $Force PLL Analog Register WE PIN$
$$ana_reg_pll_re_cmn1$  $11$  $11$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $Force PLL Analog Register RE PIN$
$$ana_reg_pll_force_cmn1$  $10$  $10$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $PLL Analog Register Force$
$$ana_reg_pll_addr_cmn1[9:0]$  $9$  $0$  $R0A244h$  $MCU Sync 1$  $RW$  $0h$  $Force PLL Analog Register ADDR PIN$
$$ND$  $31$  $25$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $$
$$mcu_local_ack$  $24$  $24$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Acknowledge$
$$mcu_local_status[7:0]$  $23$  $16$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Status$
$$ND$  $15$  $9$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $$
$$mcu_local_req$  $8$  $8$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Request$
$$mcu_local_command[7:0]$  $7$  $0$  $R0A248h$  $MCU Sync 2$  $RW$  $0h$  $External MCU Local Command$
$$ND$  $31$  $25$  $R0A24Ch$  $MCU Sync 2$  $RW$  $0h$  $$
$$mcu_remote_ack_rd$  $24$  $24$  $R0A24Ch$  $MCU Sync 2$  $R$  $Vh$  $External MCU Remote Acknowledge$
$$mcu_remote_status_rd[7:0]$  $23$  $16$  $R0A24Ch$  $MCU Sync 2$  $R$  $Vh$  $External MCU Remote Status$
$$ND$  $15$  $9$  $R0A24Ch$  $MCU Sync 2$  $RW$  $0h$  $$
$$mcu_remote_req_rd$  $8$  $8$  $R0A24Ch$  $MCU Sync 2$  $R$  $Vh$  $External MCU Remote Request$
$$mcu_remote_command_rd[7:0]$  $7$  $0$  $R0A24Ch$  $MCU Sync 3$  $R$  $Vh$  $External MCU Remote Command$
$$ND$  $31$  $29$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $$
$$mcu_remote_status_fm_reg$  $28$  $28$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $Force mcu_remote_status from registers$
$$mcu_remote_req_fm_reg$  $27$  $27$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $Force mcu_remote_req from register$
$$mcu_remote_command_fm_reg$  $26$  $26$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $Force mcu_remote_command[7:0] from register$
$$mcu_remote_ack_fm_reg$  $25$  $25$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $Force mcu_remote_ack from register$
$$mcu_remote_ack$  $24$  $24$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $MCU Remote Acknowledge$
$$mcu_remote_status[7:0]$  $23$  $16$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $MCU Remote Status$
$$ND$  $15$  $9$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $$
$$mcu_remote_req$  $8$  $8$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $MCU Remote Request$
$$mcu_remote_command[7:0]$  $7$  $0$  $R0A250h$  $cmn irq$  $RW$  $0h$  $MCU Remote Command$
$$ND$  $31$  $6$  $R0A254h$  $cmn irq$  $RW$  $0h$  $$
$$int_timer3_cmn_isr$  $5$  $5$  $R0A254h$  $cmn irq$  $RW$  $0h$  $CMN MCU Timer3 IRQ ISR$
$$int_timer2_cmn_isr$  $4$  $4$  $R0A254h$  $cmn irq$  $RW$  $0h$  $CMN MCU Timer2 IRQ ISR$
$$int_timer1_cmn_isr$  $3$  $3$  $R0A254h$  $cmn irq$  $RW$  $0h$  $CMN MCU Timer1 IRQ ISR$
$$int_timer0_cmn_isr$  $2$  $2$  $R0A254h$  $cmn irq$  $RW$  $0h$  $CMN MCU Timer0 IRQ ISR$
$$mcu_remote_ack_isr$  $1$  $1$  $R0A254h$  $cmn irq$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt$
$$mcu_remote_req_isr$  $0$  $0$  $R0A254h$  $cmn irq mask$  $RW$  $0h$  $External MCU Remote Request Interrupt$
$$ND$  $31$  $6$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $$
$$int_timer3_cmn_mask$  $5$  $5$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $CMN MCU Timer3 IRQ Mask$
$$int_timer2_cmn_mask$  $4$  $4$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $CMN MCU Timer2 IRQ Mask$
$$int_timer1_cmn_mask$  $3$  $3$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $CMN MCU Timer1 IRQ Mask$
$$int_timer0_cmn_mask$  $2$  $2$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $CMN MCU Timer0 IRQ Mask$
$$mcu_remote_ack_mask$  $1$  $1$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt Mask$
$$mcu_remote_req_mask$  $0$  $0$  $R0A258h$  $cmn irq clear$  $RW$  $0h$  $External MCU Remote Request Interrupt Mask$
$$ND$  $31$  $6$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $$
$$int_timer3_cmn_isr_clear$  $5$  $5$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $CMN Timer3 IRQ ISR Clear$
$$int_timer2_cmn_isr_clear$  $4$  $4$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $CMN Timer2 IRQ ISR Clear$
$$int_timer1_cmn_isr_clear$  $3$  $3$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $CMN Timer1 IRQ ISR Clear$
$$int_timer0_cmn_isr_clear$  $2$  $2$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $CMN Timer0 IRQ ISR Clear$
$$mcu_remote_ack_isr_clear$  $1$  $1$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt Clear$
$$mcu_remote_req_isr_clear$  $0$  $0$  $R0A25Ch$  $CMN MCU Address $  $RW$  $0h$  $External MCU Remote Request Interrupt Clear$
$$ND$  $31$  $18$  $R0A260h$  $CMN MCU Address $  $RW$  $0h$  $$
$$memaddr_cmn[17:0]$  $17$  $0$  $R0A260h$  $CMN MCU INT0 Register$  $R$  $Vh$  $CMN MCU instruction address read out$
$$ND$  $31$  $15$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $$
$$int0_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT0$
$$int0_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT0$
$$int0_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT0$
$$int0_int_timer3_cmn_int_en$  $11$  $11$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT0$
$$int0_int_timer2_cmn_int_en$  $10$  $10$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT0$
$$int0_int_timer1_cmn_int_en$  $9$  $9$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT0$
$$int0_int_timer0_cmn_int_en$  $8$  $8$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT0$
$$int0_mcu_remote_req_int_en$  $7$  $7$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT0$
$$int0_mcu_remote_ack_int_en$  $6$  $6$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT0$
$$int0_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT0$
$$int0_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT0$
$$int0_lane3_int_int_en$  $3$  $3$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $lane3_int_int enable for INT0$
$$int0_lane2_int_int_en$  $2$  $2$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $lane2_int_int enable for INT0$
$$int0_lane1_int_int_en$  $1$  $1$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $lane1_int_int enable for INT0$
$$int0_lane0_int_int_en$  $0$  $0$  $R0A264h$  $CMN MCU INT1 Register$  $RW$  $0h$  $lane0_int_int enable for INT0$
$$ND$  $31$  $15$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $$
$$int1_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT1$
$$int1_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT1$
$$int1_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT1$
$$int1_int_timer3_cmn_int_en$  $11$  $11$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT1$
$$int1_int_timer2_cmn_int_en$  $10$  $10$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT1$
$$int1_int_timer1_cmn_int_en$  $9$  $9$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT1$
$$int1_int_timer0_cmn_int_en$  $8$  $8$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT1$
$$int1_mcu_remote_req_int_en$  $7$  $7$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT1$
$$int1_mcu_remote_ack_int_en$  $6$  $6$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT1$
$$int1_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT1$
$$int1_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT1$
$$int1_lane3_int_int_en$  $3$  $3$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $lane3_int_int enable for INT1$
$$int1_lane2_int_int_en$  $2$  $2$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $lane2_int_int enable for INT1$
$$int1_lane1_int_int_en$  $1$  $1$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $lane1_int_int enable for INT1$
$$int1_lane0_int_int_en$  $0$  $0$  $R0A268h$  $CMN MCU INT2 Register$  $RW$  $0h$  $lane0_int_int enable for INT1$
$$ND$  $31$  $15$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $$
$$int2_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT2$
$$int2_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT2$
$$int2_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT2$
$$int2_int_timer3_cmn_int_en$  $11$  $11$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT2$
$$int2_int_timer2_cmn_int_en$  $10$  $10$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT2$
$$int2_int_timer1_cmn_int_en$  $9$  $9$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT2$
$$int2_int_timer0_cmn_int_en$  $8$  $8$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT2$
$$int2_mcu_remote_req_int_en$  $7$  $7$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT2$
$$int2_mcu_remote_ack_int_en$  $6$  $6$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT2$
$$int2_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT2$
$$int2_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT2$
$$int2_lane3_int_int_en$  $3$  $3$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $lane3_int_int enable for INT2$
$$int2_lane2_int_int_en$  $2$  $2$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $lane2_int_int enable for INT2$
$$int2_lane1_int_int_en$  $1$  $1$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $lane1_int_int enable for INT2$
$$int2_lane0_int_int_en$  $0$  $0$  $R0A26Ch$  $CMN MCU INT3 Register$  $RW$  $0h$  $lane0_int_int enable for INT2$
$$ND$  $31$  $15$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $$
$$int3_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT3$
$$int3_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT3$
$$int3_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT3$
$$int3_int_timer3_cmn_int_en$  $11$  $11$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT3$
$$int3_int_timer2_cmn_int_en$  $10$  $10$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT3$
$$int3_int_timer1_cmn_int_en$  $9$  $9$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT3$
$$int3_int_timer0_cmn_int_en$  $8$  $8$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT3$
$$int3_mcu_remote_req_int_en$  $7$  $7$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT3$
$$int3_mcu_remote_ack_int_en$  $6$  $6$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT3$
$$int3_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT3$
$$int3_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT3$
$$int3_lane3_int_int_en$  $3$  $3$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $lane3_int_int enable for INT3$
$$int3_lane2_int_int_en$  $2$  $2$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $lane2_int_int enable for INT3$
$$int3_lane1_int_int_en$  $1$  $1$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $lane1_int_int enable for INT3$
$$int3_lane0_int_int_en$  $0$  $0$  $R0A270h$  $CMN MCU INT4 Register$  $RW$  $0h$  $lane0_int_int enable for INT3$
$$ND$  $31$  $15$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $$
$$int4_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT4$
$$int4_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT4$
$$int4_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT4$
$$int4_int_timer3_cmn_int_en$  $11$  $11$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT4$
$$int4_int_timer2_cmn_int_en$  $10$  $10$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT4$
$$int4_int_timer1_cmn_int_en$  $9$  $9$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT4$
$$int4_int_timer0_cmn_int_en$  $8$  $8$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT4$
$$int4_mcu_remote_req_int_en$  $7$  $7$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT4$
$$int4_mcu_remote_ack_int_en$  $6$  $6$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT4$
$$int4_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT4$
$$int4_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT4$
$$int4_lane3_int_int_en$  $3$  $3$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $lane3_int_int enable for INT4$
$$int4_lane2_int_int_en$  $2$  $2$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $lane2_int_int enable for INT4$
$$int4_lane1_int_int_en$  $1$  $1$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $lane1_int_int enable for INT4$
$$int4_lane0_int_int_en$  $0$  $0$  $R0A274h$  $CMN MCU INT5 Register$  $RW$  $0h$  $lane0_int_int enable for INT4$
$$ND$  $31$  $15$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $$
$$int5_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT5$
$$int5_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT5$
$$int5_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT5$
$$int5_int_timer3_cmn_int_en$  $11$  $11$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT5$
$$int5_int_timer2_cmn_int_en$  $10$  $10$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT5$
$$int5_int_timer1_cmn_int_en$  $9$  $9$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT5$
$$int5_int_timer0_cmn_int_en$  $8$  $8$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT5$
$$int5_mcu_remote_req_int_en$  $7$  $7$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT5$
$$int5_mcu_remote_ack_int_en$  $6$  $6$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT5$
$$int5_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT5$
$$int5_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT5$
$$int5_lane3_int_int_en$  $3$  $3$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $lane3_int_int enable for INT5$
$$int5_lane2_int_int_en$  $2$  $2$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $lane2_int_int enable for INT5$
$$int5_lane1_int_int_en$  $1$  $1$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $lane1_int_int enable for INT5$
$$int5_lane0_int_int_en$  $0$  $0$  $R0A278h$  $CMN MCU INT6 Register$  $RW$  $0h$  $lane0_int_int enable for INT5$
$$ND$  $31$  $15$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $$
$$int6_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT6$
$$int6_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT6$
$$int6_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT6$
$$int6_int_timer3_cmn_int_en$  $11$  $11$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT6$
$$int6_int_timer2_cmn_int_en$  $10$  $10$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT6$
$$int6_int_timer1_cmn_int_en$  $9$  $9$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT6$
$$int6_int_timer0_cmn_int_en$  $8$  $8$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT6$
$$int6_mcu_remote_req_int_en$  $7$  $7$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT6$
$$int6_mcu_remote_ack_int_en$  $6$  $6$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT6$
$$int6_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT6$
$$int6_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT6$
$$int6_lane3_int_int_en$  $3$  $3$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $lane3_int_int enable for INT6$
$$int6_lane2_int_int_en$  $2$  $2$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $lane2_int_int enable for INT6$
$$int6_lane1_int_int_en$  $1$  $1$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $lane1_int_int enable for INT6$
$$int6_lane0_int_int_en$  $0$  $0$  $R0A27Ch$  $CMN MCU INT7 Register$  $RW$  $0h$  $lane0_int_int enable for INT6$
$$ND$  $31$  $15$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $$
$$int7_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT7$
$$int7_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT7$
$$int7_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT7$
$$int7_int_timer3_cmn_int_en$  $11$  $11$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT7$
$$int7_int_timer2_cmn_int_en$  $10$  $10$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT7$
$$int7_int_timer1_cmn_int_en$  $9$  $9$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT7$
$$int7_int_timer0_cmn_int_en$  $8$  $8$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT7$
$$int7_mcu_remote_req_int_en$  $7$  $7$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT7$
$$int7_mcu_remote_ack_int_en$  $6$  $6$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT7$
$$int7_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT7$
$$int7_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT7$
$$int7_lane3_int_int_en$  $3$  $3$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $lane3_int_int enable for INT7$
$$int7_lane2_int_int_en$  $2$  $2$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $lane2_int_int enable for INT7$
$$int7_lane1_int_int_en$  $1$  $1$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $lane1_int_int enable for INT7$
$$int7_lane0_int_int_en$  $0$  $0$  $R0A280h$  $CMN MCU INT8 Register$  $RW$  $0h$  $lane0_int_int enable for INT7$
$$ND$  $31$  $15$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $$
$$int8_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT8$
$$int8_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT8$
$$int8_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT8$
$$int8_int_timer3_cmn_int_en$  $11$  $11$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT8$
$$int8_int_timer2_cmn_int_en$  $10$  $10$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT8$
$$int8_int_timer1_cmn_int_en$  $9$  $9$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT8$
$$int8_int_timer0_cmn_int_en$  $8$  $8$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT8$
$$int8_mcu_remote_req_int_en$  $7$  $7$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT8$
$$int8_mcu_remote_ack_int_en$  $6$  $6$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT8$
$$int8_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT8$
$$int8_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT8$
$$int8_lane3_int_int_en$  $3$  $3$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $lane3_int_int enable for INT8$
$$int8_lane2_int_int_en$  $2$  $2$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $lane2_int_int enable for INT8$
$$int8_lane1_int_int_en$  $1$  $1$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $lane1_int_int enable for INT8$
$$int8_lane0_int_int_en$  $0$  $0$  $R0A284h$  $CMN MCU INT9 Register$  $RW$  $0h$  $lane0_int_int enable for INT8$
$$ND$  $31$  $15$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $$
$$int9_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT9$
$$int9_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT9$
$$int9_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT9$
$$int9_int_timer3_cmn_int_en$  $11$  $11$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT9$
$$int9_int_timer2_cmn_int_en$  $10$  $10$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT9$
$$int9_int_timer1_cmn_int_en$  $9$  $9$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT9$
$$int9_int_timer0_cmn_int_en$  $8$  $8$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT9$
$$int9_mcu_remote_req_int_en$  $7$  $7$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT9$
$$int9_mcu_remote_ack_int_en$  $6$  $6$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT9$
$$int9_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT9$
$$int9_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT9$
$$int9_lane3_int_int_en$  $3$  $3$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $lane3_int_int enable for INT9$
$$int9_lane2_int_int_en$  $2$  $2$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $lane2_int_int enable for INT9$
$$int9_lane1_int_int_en$  $1$  $1$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $lane1_int_int enable for INT9$
$$int9_lane0_int_int_en$  $0$  $0$  $R0A288h$  $CMN MCU INT10 Register$  $RW$  $0h$  $lane0_int_int enable for INT9$
$$ND$  $31$  $15$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $$
$$int10_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT10$
$$int10_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT10$
$$int10_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT10$
$$int10_int_timer3_cmn_int_en$  $11$  $11$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT10$
$$int10_int_timer2_cmn_int_en$  $10$  $10$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT10$
$$int10_int_timer1_cmn_int_en$  $9$  $9$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT10$
$$int10_int_timer0_cmn_int_en$  $8$  $8$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT10$
$$int10_mcu_remote_req_int_en$  $7$  $7$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT10$
$$int10_mcu_remote_ack_int_en$  $6$  $6$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT10$
$$int10_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT10$
$$int10_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT10$
$$int10_lane3_int_int_en$  $3$  $3$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $lane3_int_int enable for INT10$
$$int10_lane2_int_int_en$  $2$  $2$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $lane2_int_int enable for INT10$
$$int10_lane1_int_int_en$  $1$  $1$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $lane1_int_int enable for INT10$
$$int10_lane0_int_int_en$  $0$  $0$  $R0A28Ch$  $CMN MCU INT11 Register$  $RW$  $0h$  $lane0_int_int enable for INT10$
$$ND$  $31$  $15$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $$
$$int11_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT11$
$$int11_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT11$
$$int11_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT11$
$$int11_int_timer3_cmn_int_en$  $11$  $11$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT11$
$$int11_int_timer2_cmn_int_en$  $10$  $10$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT11$
$$int11_int_timer1_cmn_int_en$  $9$  $9$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT11$
$$int11_int_timer0_cmn_int_en$  $8$  $8$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT11$
$$int11_mcu_remote_req_int_en$  $7$  $7$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT11$
$$int11_mcu_remote_ack_int_en$  $6$  $6$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT11$
$$int11_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT11$
$$int11_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT11$
$$int11_lane3_int_int_en$  $3$  $3$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $lane3_int_int enable for INT11$
$$int11_lane2_int_int_en$  $2$  $2$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $lane2_int_int enable for INT11$
$$int11_lane1_int_int_en$  $1$  $1$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $lane1_int_int enable for INT11$
$$int11_lane0_int_int_en$  $0$  $0$  $R0A290h$  $CMN MCU INT12 Register$  $RW$  $0h$  $lane0_int_int enable for INT11$
$$ND$  $31$  $15$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $$
$$int12_refclk_dis_en_int_en_cmn$  $14$  $14$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $CMN refclk_dis_en_int_en for INT12$
$$int12_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT12$
$$int12_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT12$
$$int12_int_timer3_cmn_int_en$  $11$  $11$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT12$
$$int12_int_timer2_cmn_int_en$  $10$  $10$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT12$
$$int12_int_timer1_cmn_int_en$  $9$  $9$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT12$
$$int12_int_timer0_cmn_int_en$  $8$  $8$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT12$
$$int12_mcu_remote_req_int_en$  $7$  $7$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT12$
$$int12_mcu_remote_ack_int_en$  $6$  $6$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT12$
$$int12_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT12$
$$int12_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT12$
$$int12_lane3_int_int_en$  $3$  $3$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $lane3_int_int enable for INT12$
$$int12_lane2_int_int_en$  $2$  $2$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $lane2_int_int enable for INT12$
$$int12_lane1_int_int_en$  $1$  $1$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $lane1_int_int enable for INT12$
$$int12_lane0_int_int_en$  $0$  $0$  $R0A294h$  $CMN MCU status register 0$  $RW$  $0h$  $lane0_int_int enable for INT12$
$$mcu_status0_cmn[31:0]$  $31$  $0$  $R0A298h$  $CMN MCU status register 1$  $RW$  $0h$  $CMN MCU status register 0$
$$mcu_status1_cmn[31:0]$  $31$  $0$  $R0A29Ch$  $CMN MCU status register 2$  $RW$  $0h$  $CMN MCU status register 1$
$$mcu_status2_cmn[31:0]$  $31$  $0$  $R0A2A0h$  $CMN MCU status register 3$  $RW$  $0h$  $CMN MCU status register 2$
$$mcu_status3_cmn[31:0]$  $31$  $0$  $R0A2A4h$  $Common Test Registers 0$  $RW$  $0h$  $CMN MCU status register 3$
$$dig_rsvd0[15:0]$  $31$  $16$  $R0A300h$  $Common Test Registers 0$  $RW$  $0h$  $Digital Reserved Registers 0$
$$dig_int_rsvd0[15:0]$  $15$  $0$  $R0A300h$  $Common Test Registers 1$  $RW$  $0h$  $Digital Internal Reserved Registers 0$
$$ana_cmn_rsvd0[15:0]$  $31$  $16$  $R0A304h$  $Common Test Registers 1$  $RW$  $0h$  $Analog Common Reserved Registers 0$
$$ana_cmn_rsvd1[15:0]$  $15$  $0$  $R0A304h$  $Common Test Registers 2$  $RW$  $0h$  $Analog Common Reserved Registers 1$
$$stresstest_en$  $31$  $31$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Stress Test Enable$
$$ND$  $30$  $30$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_CMN[5:0]$  $29$  $24$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$testbus_sel_lo1_cmn[5:0]$  $21$  $16$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$ana_cmn_ana_rsvd_in[15:0]$  $15$  $0$  $R0A308h$  $Common Test Registers 3$  $RW$  $ff00h$  $Analog CMN_ANA_RSVD_IN Input$
$$TESTBUS_LANE_SEL0[2:0]$  $31$  $29$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Testbus Result$
$$ND$  $28$  $23$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$testbus_lane_sel1[2:0]$  $22$  $20$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Optional Testbus Result$
$$ND$  $19$  $14$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$TESTBUS_HI8BSEL_8BMODE$  $13$  $13$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.$
$$ND$  $12$  $8$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$testbus_sel_order0[3:0]$  $7$  $4$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Rotate Testbus Order To The Left$
$$testbus_sel_order1[3:0]$  $3$  $0$  $R0A30Ch$  $Common Test Registers 4$  $RW$  $0h$  $Rotate Optional Testbus Order To The Left$
$$testbus_sel_swap[15:0]$  $31$  $16$  $R0A310h$  $Common Test Registers 4$  $RW$  $0h$  $Select Which Testbus Result And Optional Testbus Result To Be Swapped$
$$DIG_TEST_BUS[15:0]$  $15$  $0$  $R0A310h$  $Common Test Registers 5$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$ND$  $31$  $14$  $R0A314h$  $Common Test Registers 5$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_CMN[5:0]$  $13$  $8$  $R0A314h$  $Common Test Registers 5$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$ND$  $7$  $6$  $R0A314h$  $Common Test Registers 5$  $RW$  $0h$  $$
$$testbus_sel_hi1_cmn[5:0]$  $5$  $0$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $First Level Test Bus Selection For Opitional Testbus Result. $
$$LANE_SEL[2:0]$  $31$  $29$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $Register Lane Selection.$
$$ND$  $28$  $28$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$BROADCAST$  $27$  $27$  $R0A318h$  $Common System Registers$  $RW$  $1h$  $Register Broadcast Mode.$
$$PHY_MODE[2:0]$  $26$  $24$  $R0A318h$  $Common System Registers$  $RW$  $4h$  $PHY Mode$
$$PHY_ISOLATE_MODE$  $23$  $23$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Isolate Mode$
$$ND$  $22$  $22$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$SFT_RST_NO_REG_CMN$  $21$  $21$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $Software Reset For Internal Logic.$
$$SFT_RST_ONLY_REG$  $20$  $20$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Register Soft Reset With Auto Clear.$
$$PHY_MODE_FM_REG$  $19$  $19$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Mode Select From Registers$
$$pin_phy_mode_rd[2:0]$  $18$  $16$  $R0A318h$  $Common System Registers$  $R$  $Vh$  $PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0]$
$$ND$  $15$  $13$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$spd_cfg_fm_reg$  $12$  $12$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Speed Config From Register Enable$
$$spd_cfg[3:0]$  $11$  $8$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Speed Config From Register Value$
$$ND$  $7$  $5$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$pin_spd_cfg_rd[3:0]$  $4$  $1$  $R0A318h$  $Common System Registers$  $R$  $Vh$  $PHY Speed Config Read Value From PIN_SPD_CFG$
$$rst_reg_clk_cmn$  $0$  $0$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reset Common Control Registers$
$$ND$  $31$  $31$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_bg_force$  $30$  $30$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_BG Control Force Selection$
$$pin_pu_ivref_rd$  $29$  $29$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $Internal Pu_ivref Read Value$
$$ana_pu_bg$  $28$  $28$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog BG$
$$ND$  $27$  $27$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_ivref_force$  $23$  $23$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF Control Force Selection$
$$ND$  $22$  $22$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_ivref_dly1_force$  $21$  $21$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF_DLY1 Control Force Selection$
$$pu_pll_or$  $20$  $20$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $Logic OR Of All PU PLL Value$
$$ana_pu_ivref_dly2_force$  $19$  $19$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY2 Control Force Selection$
$$ND$  $18$  $18$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_ivref_dly3_force$  $17$  $17$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY3 Control Force Selection$
$$pin_refclk_dis_rd$  $16$  $16$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $PIN Referece Clock Disable Value$
$$ND$  $15$  $15$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$REFCLK_SEL$  $13$  $13$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$ND$  $12$  $12$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$pu_bg_rdy_rd$  $11$  $11$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $PIN BG READY Value Read$
$$ND$  $10$  $10$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$pin_refclk_sel_rd$  $7$  $7$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $Reference Clock Selection Read Value$
$$ana_refclk_sel$  $6$  $6$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$cmn_pwron_seq$  $5$  $5$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $1h$  $Power Up Sequence Status$
$$ND$  $4$  $4$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$pu_bg_fell$  $3$  $3$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $PU_BG Fell$
$$ND$  $2$  $2$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$pu_ivref_fell$  $1$  $1$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $PU_ivref Fell$
$$ND$  $0$  $0$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $29$  $23$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$reserved_input[15:0]$  $22$  $7$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input$
$$reserved_input_fm_reg$  $6$  $6$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input From Registers Selection$
$$bg_rdy$  $5$  $5$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $BG Is Ready$
$$bg_rdy_fm_reg$  $4$  $4$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $Bg_rdy Control From Registers Selection$
$$ND$  $3$  $3$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$refclk_sel_fm_reg$  $2$  $2$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $Value Of Refclk_sel From Register Selection$
$$pu_ivref$  $1$  $1$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $Power Up IVREF$
$$pu_ivref_fm_reg$  $0$  $0$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Pu_ivref Control From Register Selection$
$$ana_cmn_ana_rsvd_out[15:0]$  $31$  $16$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Analog Common Reserved Output$
$$ana_cmn_ana_rsvd_out_fm_reg$  $15$  $15$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Ana_cmn_ana_rsvd_out From Register Selection$
$$refclk_dis$  $14$  $14$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Reference Clock Disable$
$$refclk_dis_fm_reg$  $13$  $13$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Refclk_dis Control From Register Selection.$
$$ana_cmn_processmon_fclk_rdy$  $12$  $12$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready$
$$ana_cmn_processmon_fclk_rdy_fm_reg$  $11$  $11$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready Control From Register Slection$
$$ND$  $10$  $10$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $$
$$processmon_cnt_ready$  $9$  $9$  $R0A324h$  $Input Interface Register1$  $R$  $Vh$  $Process Monitor Count Ready Indicator$
$$ND$  $8$  $8$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $$
$$clear_phy_fm_rst$  $7$  $7$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Clear Phy_fm_rst Status$
$$phy_fm_rst$  $6$  $6$  $R0A324h$  $Input Interface Register1$  $R$  $Vh$  $PHY CMN Reset Status$
$$ref_fref_sel_fm_reg$  $5$  $5$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Ref_fref_sel Control From Register Selection$
$$REF_FREF_SEL[4:0]$  $4$  $0$  $R0A324h$  $Input Interface Register2$  $RW$  $2h$  $Reference Clock Frequency Select.$
$$ND$  $31$  $10$  $R0A328h$  $Input Interface Register2$  $RW$  $0h$  $$
$$iddq$  $9$  $9$  $R0A328h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Enable$
$$iddq_fm_reg$  $8$  $8$  $R0A328h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Control From Register Selection$
$$ND$  $7$  $4$  $R0A328h$  $Input Interface Register2$  $RW$  $0h$  $$
$$phy_fm_rst_lane3$  $3$  $3$  $R0A328h$  $Input Interface Register2$  $R$  $Vh$  $PHY LANE3 Reset Status$
$$phy_fm_rst_lane2$  $2$  $2$  $R0A328h$  $Input Interface Register2$  $R$  $Vh$  $PHY LANE2 Reset Status$
$$phy_fm_rst_lane1$  $1$  $1$  $R0A328h$  $Input Interface Register2$  $R$  $Vh$  $PHY LANE1 Reset Status$
$$phy_fm_rst_lane0$  $0$  $0$  $R0A328h$  $Input Interface Register3$  $R$  $Vh$  $PHY LANE1 Reset Status$
$$pin_ref_fref_sel_rd[4:0]$  $31$  $27$  $R0A32Ch$  $Input Interface Register3$  $R$  $Vh$  $Reference Frequency Selection Read$
$$ana_cmn_tsen_adc_rdy$  $26$  $26$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy $
$$ana_cmn_tsen_adc_rdy_fm_reg$  $25$  $25$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy Control From Register Selection$
$$ND$  $24$  $24$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$burn_in_test$  $19$  $19$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $BURN_IN Test Mode$
$$burn_in_test_fm_reg$  $18$  $18$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $Value Of Burn_in_test Control From Register Selection$
$$tsen_adc_rd_req$  $17$  $17$  $R0A32Ch$  $Input Interface Register3$  $RW$  $1h$  $TSEN Data Read Request$
$$tsen_adc_rdy$  $16$  $16$  $R0A32Ch$  $Input Interface Register3$  $R$  $Vh$  $TSEN Ready Signal For MCU$
$$tsen_adc_data[15:0]$  $15$  $0$  $R0A32Ch$  $Process Calibration Related Register 0$  $R$  $Vh$  $TSEN_ADC_DATA Output For MCU$
$$processmon_cnt[15:0]$  $31$  $16$  $R0A330h$  $Process Calibration Related Register 0$  $R$  $Vh$  $Analog Feedback Clock Count Result$
$$processmon_cnt_timer[15:0]$  $15$  $0$  $R0A330h$  $Process Calibration Related Register 1$  $RW$  $4fh$  $Analog Feedback Clock Count Timer$
$$ND$  $31$  $9$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ana_processmon_fclk_rdy_rd$  $8$  $8$  $R0A334h$  $Process Calibration Related Register 1$  $R$  $Vh$  $Analog Process Monitor FCLK Ready Readback$
$$ANA_PROCESS_VALUE[3:0]$  $7$  $4$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $8h$  $Process Calibration Value To Analog$
$$ND$  $3$  $3$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$processmon_cnt_start$  $0$  $0$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Feedback Clock Count Start$
$$ND$  $31$  $31$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$refclk_dis_ack_force$  $29$  $29$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Control From Register Selection$
$$refclk_dis_ack$  $28$  $28$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Value$
$$ref_clk_en$  $27$  $27$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force Referece Clock Enable. $
$$rst_processmon_fclk$  $26$  $26$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Process Monitor Calibration Clock$
$$rst_pm_150m_clk$  $25$  $25$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Power Control  Clock$
$$rst_ref_clk$  $24$  $24$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Reference Clock$
$$pm_150m_clk_en$  $23$  $23$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $1h$  $150M Clock Enable$
$$ND$  $22$  $16$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$pu_fm_reg_lane3$  $15$  $15$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force PU3 from register$
$$pu_fm_reg_lane2$  $14$  $14$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force PU2 from register$
$$pu_fm_reg_lane1$  $13$  $13$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force PU1 from register$
$$pu_fm_reg_lane0$  $12$  $12$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force PU0 from register$
$$pu_lane3$  $11$  $11$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $1h$  $Power up lane3$
$$pu_lane2$  $10$  $10$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $1h$  $Power up lane2$
$$pu_lane1$  $9$  $9$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $1h$  $Power up lane1$
$$pu_lane0$  $8$  $8$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $1h$  $Power up lane0$
$$ND$  $7$  $1$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$EN_CMN$  $0$  $0$  $R0A338h$  $common register 1$  $RW$  $1h$  $Enable Common Module$
$$ND$  $31$  $2$  $R0A33Ch$  $common register 1$  $RW$  $0h$  $$
$$PHY_MCU_REMOTE_ACK$  $1$  $1$  $R0A33Ch$  $common register 1$  $RW$  $0h$  $PHY MCU Remote Acknowledge$
$$PHY_MCU_REMOTE_REQ$  $0$  $0$  $R0A33Ch$  $_field description_$  $RW$  $0h$  $PHY MCU Remote Reqest$
$$ana_tsen_adc_clk_cnt[15:0]$  $31$  $16$  $R0A340h$  $_field description_$  $RW$  $31h$  $Analog Temp Sensor Clock Frequency Count$
$$ND$  $15$  $12$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ana_tsen_adc_clk_en$  $11$  $11$  $R0A340h$  $_field description_$  $RW$  $1h$  $Analog Temp Sensor Clock Frequency Count Enable$
$$ana_tsen_adc_start$  $10$  $10$  $R0A340h$  $_field description_$  $RW$  $0h$  $Analog Input TSEN_ADC_START Control$
$$ana_tsen_adc_reset$  $9$  $9$  $R0A340h$  $_field description_$  $RW$  $1h$  $Analog Input ANA_TSEN_ADC_RESET Control$
$$ana_tsen_adc_en$  $8$  $8$  $R0A340h$  $_field description_$  $RW$  $0h$  $Analog Input ANA_TSEN_ADC_EN Control$
$$ND$  $7$  $5$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R0A340h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ND$  $31$  $17$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ana_cmn_tsen_adc_data_fm_reg$  $16$  $16$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $Force Value Of Ana_tsen_adc_data From Register.$
$$ana_cmn_tsen_adc_data[15:0]$  $15$  $0$  $R0A348h$  $Power control common register 2$  $RW$  $0h$  $Ana_tsen_adc_data$
$$ND$  $31$  $29$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_tx_or_force$  $28$  $28$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Force Value Of PU_TX_OR$
$$ana_pu_tx_or$  $27$  $27$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Logic OR'ed Value Of All PU_TX Signals$
$$ana_pu_pll_or_force$  $26$  $26$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Force Value Of PU_PLL_OR$
$$ana_pu_pll_or$  $25$  $25$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Logic OR'ed Value Of All PU_PLL Signals$
$$ND$  $24$  $24$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_ivref$  $19$  $19$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF Control$
$$ana_pu_ivref_dly1$  $18$  $18$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY1 Control$
$$ana_pu_ivref_dly2$  $17$  $17$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY2 Control$
$$ana_pu_ivref_dly3$  $16$  $16$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY3 Control$
$$ND$  $15$  $11$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $9$  $0$  $R0A34Ch$  $CMN Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0A350h$  $CMN Register 0$  $RW$  $0h$  $$
$$sft_rst_no_reg_tx_rd_lane3$  $23$  $23$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN3 TX soft reset status$
$$sft_rst_no_reg_tx_rd_lane2$  $22$  $22$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN2 TX soft reset status$
$$sft_rst_no_reg_tx_rd_lane1$  $21$  $21$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN1 TX soft reset status$
$$sft_rst_no_reg_tx_rd_lane0$  $20$  $20$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN0 TX soft reset status$
$$sft_rst_no_reg_rx_rd_lane3$  $19$  $19$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN3 RX soft reset status$
$$sft_rst_no_reg_rx_rd_lane2$  $18$  $18$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN2 RX soft reset status$
$$sft_rst_no_reg_rx_rd_lane1$  $17$  $17$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN1 RX soft reset status$
$$sft_rst_no_reg_rx_rd_lane0$  $16$  $16$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN0 RX soft reset status$
$$pin_pu_rd_lane3$  $15$  $15$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 3 PU status$
$$pin_pu_rd_lane2$  $14$  $14$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 2 PU status$
$$pin_pu_rd_lane1$  $13$  $13$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 1 PU status$
$$pin_pu_rd_lane0$  $12$  $12$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 0 PU status$
$$pin_pu_pll_rd_lane3$  $11$  $11$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 3 PIN_PU_PLL status$
$$pin_pu_pll_rd_lane2$  $10$  $10$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 2 PIN_PU_PLL status$
$$pin_pu_pll_rd_lane1$  $9$  $9$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 1 PIN_PU_PLL status$
$$pin_pu_pll_rd_lane0$  $8$  $8$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 0 PIN_PU_PLL status$
$$pin_pu_rx_rd_lane3$  $7$  $7$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 3 PIN_PU_RX status$
$$pin_pu_rx_rd_lane2$  $6$  $6$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 2 PIN_PU_RX status$
$$pin_pu_rx_rd_lane1$  $5$  $5$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 1 PIN_PU_RX status$
$$pin_pu_rx_rd_lane0$  $4$  $4$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 0 PIN_PU_RX status$
$$pin_pu_tx_rd_lane3$  $3$  $3$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 3 PIN_PU_TX status$
$$pin_pu_tx_rd_lane2$  $2$  $2$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 2 PIN_PU_TX status$
$$pin_pu_tx_rd_lane1$  $1$  $1$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 1 PIN_PU_TX status$
$$pin_pu_tx_rd_lane0$  $0$  $0$  $R0A350h$  $_field description_$  $R$  $Vh$  $LANE 0 PIN_PU_TX status$
$$testbus_dbg[15:0]$  $31$  $16$  $R0A354h$  $_field description_$  $RW$  $0h$  $Debug Dummy Register. $
$$ND$  $15$  $0$  $R0A354h$  $Common Reserved Register 1$  $RW$  $0h$  $$
$$cmn_ana_rsvd_out_rd[15:0]$  $31$  $16$  $R0A358h$  $Common Reserved Register 1$  $R$  $Vh$  $CMN_ANA_RSVD_OUT Value$
$$pin_reserved_input_rd[15:0]$  $15$  $0$  $R0A358h$  $Common Reserved Register 2$  $R$  $Vh$  $PIN_RESERVED_INPUT Value$
$$int12_enable_cmn$  $31$  $31$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT12 Enable$
$$int11_enable_cmn$  $30$  $30$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT11 Enable$
$$int10_enable_cmn$  $29$  $29$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT10 Enable$
$$int9_enable_cmn$  $28$  $28$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT9 Enable$
$$int8_enable_cmn$  $27$  $27$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT8 Enable$
$$int7_enable_cmn$  $26$  $26$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT7 Enable$
$$int6_enable_cmn$  $25$  $25$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT6 Enable$
$$int5_enable_cmn$  $24$  $24$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT5 Enable$
$$int4_enable_cmn$  $23$  $23$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT4 Enable$
$$int3_enable_cmn$  $22$  $22$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT3 Enable$
$$int2_enable_cmn$  $21$  $21$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT2 Enable$
$$int1_enable_cmn$  $20$  $20$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT1 Enable$
$$int0_enable_cmn$  $19$  $19$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT0 Enable$
$$ND$  $18$  $16$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output[15:0]$  $15$  $0$  $R0A35Ch$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $PIN_RESERVED_OUTPUT Value$
$$timer3_clk_sel_cmn[1:0]$  $31$  $30$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$timer2_clk_sel_cmn[1:0]$  $29$  $28$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$timer1_clk_sel_cmn[1:0]$  $27$  $26$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$timer0_clk_sel_cmn[1:0]$  $25$  $24$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$pwm3_clk_sel_cmn[1:0]$  $23$  $22$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$pwm2_clk_sel_cmn[1:0]$  $21$  $20$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$pwm1_clk_sel_cmn[1:0]$  $19$  $18$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$pwm0_clk_sel_cmn[1:0]$  $17$  $16$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$timer_2ex_sel_cmn[1:0]$  $15$  $14$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2EX Input Selection$
$$timer_2_sel_cmn[1:0]$  $13$  $12$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2 Input Selection$
$$timer_1_sel_cmn[1:0]$  $11$  $10$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T1 Input Selection$
$$timer_0_sel_cmn[1:0]$  $9$  $8$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T0 Input Selection$
$$ND$  $7$  $5$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_cmn$  $4$  $4$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer$
$$timer_3_en_cmn$  $3$  $3$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3$
$$timer_2_en_cmn$  $2$  $2$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2$
$$timer_1_en_cmn$  $1$  $1$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1$
$$timer_0_en_cmn$  $0$  $0$  $R0A360h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $0h$  $Enable Hardware Timer0$
$$timer0_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A364h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer0_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A364h$  $CMN MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer1_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A368h$  $CMN MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer1_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A368h$  $CMN MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer2_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A36Ch$  $CMN MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer2_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A36Ch$  $CMN MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer3_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A370h$  $CMN MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 3 Counter Number$
$$timer3_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A370h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $01h$  $Timer 3 Counter Number$
$$pwm0_en_cmn$  $31$  $31$  $R0A374h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $1h$  $Enable Timer Clock Generation Function0 For CPU Timer$
$$pwm0_counter_cmn[30:0]$  $30$  $0$  $R0A374h$  $CMN MCU Ext Timer Control Register 9$  $RW$  $14h$  $Timer Clock Block 0 Control$
$$pwm1_en_cmn$  $31$  $31$  $R0A378h$  $CMN MCU Ext Timer Control Register 9$  $RW$  $1h$  $Enable Timer Clock Generation Function1 For CPU Timer$
$$pwm1_counter_cmn[30:0]$  $30$  $0$  $R0A378h$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $14h$  $Timer Clock Block 1 Control$
$$pwm2_en_cmn$  $31$  $31$  $R0A37Ch$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $1h$  $Enable Timer Clock Generation Function2 For CPU Timer$
$$pwm2_counter_cmn[30:0]$  $30$  $0$  $R0A37Ch$  $CMN MCU Ext Timer Control Register 11$  $RW$  $14h$  $Timer Clock Block 2 Control$
$$pwm3_en_cmn$  $31$  $31$  $R0A380h$  $CMN MCU Ext Timer Control Register 11$  $RW$  $1h$  $Enable Timer Clock Generation Function3 For CPU Timer$
$$pwm3_counter_cmn[30:0]$  $30$  $0$  $R0A380h$  $MCU ISR Register 1$  $RW$  $14h$  $Timer Clock Block 3 Control$
$$ND$  $31$  $25$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane3_int_isr$  $24$  $24$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 3 INT ISR$
$$ND$  $23$  $17$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane2_int_isr$  $16$  $16$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 2 INT ISR$
$$ND$  $15$  $9$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane1_int_isr$  $8$  $8$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 1 INT ISR$
$$ND$  $7$  $1$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane0_int_isr$  $0$  $0$  $R0A384h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 0 INT ISR$
$$ND$  $31$  $25$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane3_int_mask$  $24$  $24$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 3 INT ISR Mask$
$$ND$  $23$  $17$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane2_int_mask$  $16$  $16$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 2 INT ISR Mask$
$$ND$  $15$  $9$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane1_int_mask$  $8$  $8$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 1 INT ISR Mask$
$$ND$  $7$  $1$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane0_int_mask$  $0$  $0$  $R0A388h$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 0 INT ISR Mask$
$$ND$  $31$  $25$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane3_int_isr_clear$  $24$  $24$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 3 INT ISR Clear$
$$ND$  $23$  $17$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane2_int_isr_clear$  $16$  $16$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 2 INT ISR Clear$
$$ND$  $15$  $9$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane1_int_isr_clear$  $8$  $8$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 1 INT ISR Clear$
$$ND$  $7$  $1$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane0_int_isr_clear$  $0$  $0$  $R0A38Ch$  $MCU  INT Register 1$  $RW$  $0h$  $Lane 0 INT ISR Clear$
$$ND$  $31$  $25$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane3$  $24$  $24$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $Set Lane 3 INT ISR$
$$ND$  $23$  $17$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane2$  $16$  $16$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $Set Lane 2 INT ISR$
$$ND$  $15$  $9$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane1$  $8$  $8$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $Set Lane 1 INT ISR$
$$ND$  $7$  $1$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane0$  $0$  $0$  $R0A390h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $Set Lane 0 INT ISR$
$$ND$  $31$  $26$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpi_cmn_fm_reg$  $25$  $25$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $Force Value Of GPI_CMN From Register$
$$gpo_sel_cmn$  $24$  $24$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select$
$$pin_gpo_cmn[7:0]$  $23$  $16$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_CMN Control Register$
$$pin_gpo_rd_cmn[7:0]$  $15$  $8$  $R0A394h$  $CMN MCU GPIO Control Register$  $R$  $Vh$  $PIN_GPO_CMN Read Back Value$
$$pin_gpi_rd_cmn[7:0]$  $7$  $0$  $R0A394h$  $CMN Cache Control Debug Register 0$  $R$  $Vh$  $PIN_GPI_CMN Read Back Value$
$$ND$  $31$  $21$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel1_cmn[4:0]$  $20$  $16$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $15$  $14$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$line_tag_sel_cmn[4:0]$  $13$  $9$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$line_tag_cmn[8:0]$  $8$  $0$  $R0A398h$  $CMN Cache Control Debug Register 1$  $R$  $Vh$  $Cache Control Debug Register$
$$ND$  $31$  $29$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$mem_line_sel0_cmn[4:0]$  $28$  $24$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$gpi_cmn[7:0]$  $23$  $16$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $GPI CMN$
$$ND$  $15$  $13$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel1_cmn[4:0]$  $12$  $8$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $7$  $5$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel0_cmn[4:0]$  $4$  $0$  $R0A39Ch$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$mcu_wdt_reset_cmn$  $31$  $31$  $R0A3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer RESET.$
$$ND$  $30$  $16$  $R0A3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $$
$$mcu_wdt_en_cmn$  $15$  $15$  $R0A3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $CMN MCU Watch Dog Timer Enable$
$$mcu_wdt_cnt_hi_cmn[14:0]$  $14$  $0$  $R0A3A0h$  $XDATA MEMORY CMN CHECKSUM Registers 0$  $RW$  $400h$  $CMN MCU Watch Dog Timer counter$
$$XDATA_MEM_CHECKSUM_EXP_CMN[31:0]$  $31$  $0$  $R0A3A4h$  $XDATA MEMORY CMN CHECKSUM Registers 1$  $RW$  $ffffffffh$  $Xdata Memory CMN Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_CMN[31:0]$  $31$  $0$  $R0A3A8h$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $Vh$  $Xdata Memory CMN Checksum Readback$
$$ND$  $31$  $2$  $R0A3ACh$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_CMN$  $1$  $1$  $R0A3ACh$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $Vh$  $PHY Xdata CMN Memory Checksum PASS$
$$XDATA_MEM_CHECKSUM_RESET_CMN$  $0$  $0$  $R0A3ACh$  $MCU ISR Register 2$  $RW$  $0h$  $Reset PHY Xdata CMN Memory Checksum Calculation Value$
$$ND$  $31$  $25$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_falling_isr$  $24$  $24$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Falling Edge Interrupt$
$$ND$  $23$  $17$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_rising_isr$  $16$  $16$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Rising Edge Interrupt$
$$ND$  $15$  $9$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_isr$  $8$  $8$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt$
$$ND$  $7$  $1$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_isr$  $0$  $0$  $R0A3B0h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt$
$$ND$  $31$  $25$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_falling_mask$  $24$  $24$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Falling Edge Interrupt Mask$
$$ND$  $23$  $17$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_rising_mask$  $16$  $16$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Rising Edge Interrupt Mask$
$$ND$  $15$  $9$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_mask$  $8$  $8$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Mask$
$$ND$  $7$  $1$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_mask$  $0$  $0$  $R0A3B4h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Mask$
$$ND$  $31$  $25$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_falling_isr_clear$  $24$  $24$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Falling Edge Interrupt Clear$
$$ND$  $23$  $17$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_rising_isr_clear$  $16$  $16$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Rising Edge Interrupt Clear$
$$ND$  $15$  $9$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_isr_clear$  $8$  $8$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Clear$
$$ND$  $7$  $1$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_isr_clear$  $0$  $0$  $R0A3B8h$  $Pll Control Register 0$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Clear$
$$ND$  $31$  $25$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$pll_rs_mcu_ctrl_sel3$  $24$  $24$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $PLL3 RS Register Control Select $
$$ND$  $23$  $17$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$pll_rs_mcu_ctrl_sel2$  $16$  $16$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $PLL2 RS Register Control Select $
$$ND$  $15$  $9$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$pll_rs_mcu_ctrl_sel1$  $8$  $8$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $PLL1 RS Register Control Select $
$$ND$  $7$  $1$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$pll_rs_mcu_ctrl_sel0$  $0$  $0$  $R0A3BCh$  $Pll Control Register 1$  $RW$  $0h$  $PLL0 RS Register Control Select $
$$ND$  $31$  $25$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$pll_ts_mcu_ctrl_sel3$  $24$  $24$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $PLL3 TS Register Control Select $
$$ND$  $23$  $17$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$pll_ts_mcu_ctrl_sel2$  $16$  $16$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $PLL2 TS Register Control Select $
$$ND$  $15$  $9$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$pll_ts_mcu_ctrl_sel1$  $8$  $8$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $PLL1 TS Register Control Select $
$$ND$  $7$  $1$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$pll_ts_mcu_ctrl_sel0$  $0$  $0$  $R0A3C0h$  $Pll Control Register 2$  $RW$  $0h$  $PLL0 TS Register Control Select $
$$ND$  $31$  $25$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$pll_tsrs_switch_lane3$  $24$  $24$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $Switch TS PLL and RS PLL For Lane 3$
$$ND$  $23$  $17$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$pll_tsrs_switch_lane2$  $16$  $16$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $Switch TS PLL and RS PLL For Lane 2$
$$ND$  $15$  $9$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$pll_tsrs_switch_lane1$  $8$  $8$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $Switch TS PLL and RS PLL For Lane 1$
$$ND$  $7$  $1$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$pll_tsrs_switch_lane0$  $0$  $0$  $R0A3C4h$  $Chip ID$  $RW$  $0h$  $Switch TS PLL and RS PLL For Lane 0$
$$CID0[7:4]$  $31$  $28$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Technology. $
$$CID0[3:0]$  $27$  $24$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Type. $
$$CID1[7:4]$  $23$  $20$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Major Revision.$
$$CID1[3:0]$  $19$  $16$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Minor Revision.$
$$cid3[7:6]$  $15$  $14$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Process Node$
$$cid3[5:4]$  $13$  $12$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Foundry$
$$cid3[3:2]$  $11$  $10$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Chip Threshold$
$$cid3[1:0]$  $9$  $8$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Digital Threshold$
$$cid2[7:0]$  $7$  $0$  $R0A3F8h$  $_field description_$  $R$  $Vh$  $Main Revision$
$$PHY_LANE_NUM[2:0]$  $31$  $29$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Physical Number Of Lanes$
$$ND$  $28$  $24$  $R0A3FCh$  $_field description_$  $RW$  $0h$  $$
$$dig_id[7:0]$  $23$  $16$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Digital Revision$
$$ana_id[15:0]$  $15$  $0$  $R0A3FCh$  $Firmware Revision$  $R$  $Vh$  $Analog ID$
$$FW_MAJOR_VER[7:0]$  $31$  $24$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Major Version.$
$$FW_MINOR_VER[7:0]$  $23$  $16$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Minor Version.$
$$FW_PATCH_VER[7:0]$  $15$  $8$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Patch Version.$
$$FW_BUILD_VER[7:0]$  $7$  $0$  $R0E600h$  $Calibration enable control$  $RW$  $0h$  $Firmware Build Version.$
$$ND$  $31$  $28$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$BYPASS_SPEED_TABLE_LOAD_DIS$  $27$  $27$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Disable Effect Of BYPASS_SPEED_TABLE_LOAD For Palladium$
$$BYPASS_RX_INIT$  $26$  $26$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass RX Initialization For Simulation Only$
$$skip_cdr_dfe_scheme$  $25$  $25$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Skip CDR DFE SCHEME For Simulation Faster$
$$FORCE_CONT_CAL_SKIP$  $24$  $24$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Force Continuous Calibration To Skip.$
$$BYPASS_SPEED_TABLE_LOAD$  $23$  $23$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Speed Table Load To Analog Registers By Firmware For Simulation Only$
$$BYPASS_XDAT_INIT$  $22$  $22$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass XDATA Initialization By Firmware For Simulation Only$
$$BYPASS_POWER_ON_DELAY$  $21$  $21$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay During Power Up For Simulation Only$
$$BYPASS_DELAY[2:0]$  $20$  $18$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay For Simulation Only$
$$POWER_UP_SIMPLE_EN$  $17$  $17$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Power Up Simple. For COSIM Use.$
$$common_config_update_needed_lane0$  $16$  $16$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $power up sync register$
$$common_config_update_done$  $15$  $15$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $power up sync register$
$$HW_DRV_SPD_UP$  $14$  $14$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Speed up all the HW driver functions$
$$TRAIN_SIM_EN$  $13$  $13$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Train For Simulation Enable. For Simulation Only.$
$$FAST_DFE_TIMER_EN$  $12$  $12$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Fast DFE Timer Enable.$
$$EXT_FORCE_CAL_DONE$  $11$  $11$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Externally Force Calibration Done, Use Pre-loaded Values$
$$FAST_POWER_ON_EN$  $10$  $10$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Fast Power On Enable. For Simulation Only.$
$$ND$  $9$  $9$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$CAL_DONE$  $8$  $8$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $Calibration Done.$
$$RX_CAL_DONE$  $7$  $7$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $RX Calibration Done.$
$$TX_CAL_DONE$  $6$  $6$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $TX Calibration Done.$
$$ND$  $5$  $5$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ANA_CLK100M_125M_SEL$  $4$  $4$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $PIN_CLK100M_125M Clock Frequency Selection$
$$ANA_CLK100M_125M_EN$  $3$  $3$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $PIN_CLK100M_125M Enable$
$$avdd_vol_sel$  $2$  $2$  $R0E604h$  $Calibration enable control$  $RW$  $1h$  $Analog Voltage Selection Control$
$$spd_cfg_sel[1:0]$  $1$  $0$  $R0E604h$  $Calibration Configuration 1$  $RW$  $0h$  $Speed Config Selection For Debug$
$$rx_clk_cal_ext_en$  $31$  $31$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Clock Calibration External Enable$
$$txalign90_cal_ext_en$  $30$  $30$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Align90 Calibration External Enable$
$$tx_pll_cal_ext_en$  $29$  $29$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx PLL Calibration External Enable$
$$rx_pll_cal_ext_en$  $28$  $28$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx PLL Calibration External Enable$
$$sq_cal_ext_en$  $27$  $27$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Squelch Calibration External Enable$
$$process_cal_ext_en$  $26$  $26$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Process Calibration External Enable$
$$txdcc_cal_ext_en$  $25$  $25$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Calibration External Enable$
$$txdcc_pdiv_cal_ext_en$  $24$  $24$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Post Divider Calibration External Enable$
$$vdd_cal_ext_en$  $23$  $23$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $VDD Calibration External Enable$
$$rximp_cal_ext_en$  $22$  $22$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Impedance Calibration External Enable$
$$tximp_cal_ext_en$  $21$  $21$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Impedance Calibration External Enable$
$$sampler_cal_ext_en$  $20$  $20$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Sampler Calibration External Enable$
$$eom_align_cal_ext_en$  $19$  $19$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM Alignment Calibration External Enable$
$$rxalign90_cal_ext_en$  $18$  $18$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Align90 Calibration External Enable$
$$rxdcc_eom_cal_ext_en$  $17$  $17$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC EOM Calibration External Enable$
$$rxdcc_data_cal_ext_en$  $16$  $16$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC Data Calibration External Enable$
$$rxdcc_dll_cal_ext_en$  $15$  $15$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC DLL Calibration External Enable$
$$txdetect_cal_ext_en$  $14$  $14$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Detect Calibration External Enable$
$$eom_dll_cal_ext_en$  $13$  $13$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM DLL Calibration External Enable$
$$rxdll_cal_ext_en$  $12$  $12$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DLL Calibration External Enable$
$$pll_temp_cal_ext_en$  $11$  $11$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Temperature Calibration External Enable$
$$pll_cal_ext_en$  $10$  $10$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Calibration External Enable$
$$tx_plldcc_cal_ext_en$  $9$  $9$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx PLL DCC Calibration External Enable$
$$rx_plldcc_cal_ext_en$  $8$  $8$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx PLL DCC Calibration External Enable$
$$ring_pll_cal_ext_en$  $7$  $7$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $RING PLL Calibration External Enable$
$$txclk_vdd_cal_ext_en$  $6$  $6$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxClk VDD Calibration External Enable$
$$txdata_vdd_cal_ext_en$  $5$  $5$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxDATA VDD Calibration External Enable$
$$txpre_vdd_cal_ext_en$  $4$  $4$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TX Pre-Driver VDD Calibration External Enable$
$$rxdclk_vdd_cal_ext_en$  $3$  $3$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Data Clock VDD Calibration External Enable$
$$rxeomclk_vdd_cal_ext_en$  $2$  $2$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx EOM Clock VDD Calibration External Enable$
$$rxsmplr_vdd_cal_ext_en$  $1$  $1$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Sampler VDD Calibration External Enable$
$$cal_start$  $0$  $0$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Calbration Manual Start.$
$$txclk_vdd_cal_cont_en$  $31$  $31$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxClk VDD Calibration Continuous Enable$
$$txdata_vdd_cal_cont_en$  $30$  $30$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Enable$
$$txpre_vdd_cal_cont_en$  $29$  $29$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Enable$
$$rxdclk_vdd_cal_cont_en$  $28$  $28$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Enable$
$$rxeomclk_vdd_cal_cont_en$  $27$  $27$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Enable$
$$rxsmplr_vdd_cal_cont_en$  $26$  $26$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Enable$
$$rxdcc_data_cal_cont_en$  $25$  $25$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable$
$$rxdcc_eom_cal_cont_en$  $24$  $24$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC EOM Calibration Continuous Enable$
$$txdcc_cal_cont_en$  $23$  $23$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Calibration Continuous Enable$
$$txdcc_pdiv_cal_cont_en$  $22$  $22$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Post Divider Calibration Continuous Enable$
$$tx_plldcc_cal_cont_en$  $21$  $21$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx PLL DCC Calibration Continuous Mode Enable.$
$$rx_plldcc_cal_cont_en$  $20$  $20$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx PLL DCC Calibration Continuous Mode Enable.$
$$align90_cal_cont_en$  $19$  $19$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Align90 Calibration  Continuous Enable$
$$eom_dll_cal_cont_en$  $18$  $18$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $EOM DLL Continuous Calibration Enable$
$$rxdll_cal_cont_en$  $17$  $17$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DLL Continuous Calibration Enable$
$$txdetect_cal_cont_en$  $16$  $16$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Detect Continuous Calibration Enable$
$$rxdcc_dll_cal_cont_en$  $15$  $15$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable$
$$pll_temp_cal_cont_en$  $14$  $14$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL Temperature Calibration Continuous Enable$
$$tx_pllamp_cal_cont_en$  $13$  $13$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Tx PLL AMP Calibration Continuous Mode Enable.$
$$rx_pllamp_cal_cont_en$  $12$  $12$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx PLL AMP Calibration Continuous Mode Enable.$
$$adc_cal_cont_en$  $11$  $11$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $ADC Calibration Continuous Mode Enable.$
$$pll_temp_cal_cont_fw_en$  $10$  $10$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Temperature Calibration Continuous Firmware Enable$
$$ND$  $9$  $9$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$adc_vddr_cal_ext_en$  $4$  $4$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $ADC VDDR Calibration External Enable$
$$adc_cmn_mode_cal_ext_en$  $3$  $3$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $ADC Common Mode Calibration External Enable$
$$adc_cal_ext_en$  $2$  $2$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $ADC Calibration External Enable$
$$tx_pllvdda_cal_ext_en$  $1$  $1$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Tx PLL VDDA Calibration External Enable$
$$rx_pllvdda_cal_ext_en$  $0$  $0$  $R0E60Ch$  $Calibration Configuration 2$  $RW$  $0h$  $Rx PLL VDDA Calibration External Enable$
$$ND$  $31$  $31$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$common_config_update_needed_lane3$  $28$  $28$  $R0E610h$  $Calibration Configuration 2$  $R$  $Vh$  $power up sync register$
$$cal_process_result_sel$  $27$  $27$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Process Calibration Result Selection$
$$pllamp_cal_speedup_disable$  $26$  $26$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLLamp_Cal Speed Up For Debug.$
$$ND$  $25$  $24$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$fast_pll_mode$  $23$  $23$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Fast PLL Cal Mode For Debug.$
$$spdchg_fast_pll_mode[1:0]$  $22$  $21$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Speed Change Fast PLL Cal Mode 0/1/2 For Debug.$
$$tempc_step_ctrl[2:0]$  $20$  $18$  $R0E610h$  $Calibration Configuration 2$  $RW$  $2h$  $Tempc_DAC Step Size 0/1/2/3/4/5/6/7 For Debug.$
$$tempc_dac_mode[1:0]$  $17$  $16$  $R0E610h$  $Calibration Configuration 2$  $RW$  $2h$  $PLL Temperature Calibration Mode 0/1/2 For Debug.$
$$thold_sel2[7:0]$  $15$  $8$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time For Debug.$
$$tshrtr[7:0]$  $7$  $0$  $R0E610h$  $Calibration Configuration 3$  $RW$  $0h$  $PLL Fast Cal SHRTR Time 0/1/2/3 For Debug.$
$$vcoamp_vth_freq[7:0]$  $31$  $24$  $R0E614h$  $Calibration Configuration 3$  $RW$  $0eh$  $PLL VCO Amplitude Threshold For PLL Clock Freq Calibration.$
$$vcoamp_vth_amp[7:0]$  $23$  $16$  $R0E614h$  $Calibration Configuration 3$  $RW$  $05h$  $PLL VCO Amplitude Threshold For Initial PLL Amp Power On.$
$$vcoamp_vth_normal[7:0]$  $15$  $8$  $R0E614h$  $Calibration Configuration 3$  $RW$  $05h$  $PLL VCO Amplitude Threshold For Normal Mode.$
$$fbc_ratio[7:0]$  $7$  $0$  $R0E614h$  $Calibration Configuration 4$  $RW$  $2h$  $FBC Measure Time.$
$$pll_txvco_sf_icptat_sel[2:0]$  $31$  $29$  $R0E618h$  $Calibration Configuration 4$  $RW$  $4h$  $PLL Tx VCO ICP Selection For Debug$
$$tpllfreq4$  $28$  $28$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time4 For Debug.$
$$tpllfreq3[1:0]$  $27$  $26$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time3 For Debug$
$$tpllfreq2[1:0]$  $25$  $24$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time2  For Debug$
$$tpllfreq1[1:0]$  $23$  $22$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time1  For Debug$
$$tpllfreq0[1:0]$  $21$  $20$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time0  For Debug$
$$tpllamp0[1:0]$  $19$  $18$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLampcal_En Wait Time  For Debug$
$$tpllamp1[1:0]$  $17$  $16$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLL Amp Cal Settle Time 0/1/2/3 For Debug$
$$ND$  $15$  $0$  $R0E618h$  $Calibration Configuration 5$  $RW$  $0h$  $$
$$vdd_cal_done_lane3_rd$  $31$  $31$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $VDD Calibration Done Lane3$
$$mcu_sync_lane3_rd$  $30$  $30$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Synchronization Lane3$
$$tximp_cal_done_lane3_rd$  $29$  $29$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $TXIMP Calibration Done Lane3$
$$power_on_seq_lane3_rd$  $28$  $28$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Power On Sequence Lane3$
$$mcu_en_lane3_rd$  $27$  $27$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Enabled Lane3$
$$rximp_cal_done_lane3_rd$  $26$  $26$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $RXIMP Calibration Done Lane3$
$$cal_done_lane3_rd$  $25$  $25$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Calibration Done Lane3$
$$mcu_init_done_lane3_rd$  $24$  $24$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Initialization Done Lane3$
$$vdd_cal_done_lane2_rd$  $23$  $23$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $VDD Calibration Done Lane2$
$$mcu_sync_lane2_rd$  $22$  $22$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Synchronization Lane2$
$$tximp_cal_done_lane2_rd$  $21$  $21$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $TXIMP Calibration Done Lane2$
$$power_on_seq_lane2_rd$  $20$  $20$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Power On Sequence Lane2$
$$mcu_en_lane2_rd$  $19$  $19$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Enabled Lane2$
$$rximp_cal_done_lane2_rd$  $18$  $18$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $RXIMP Calibration Done Lane2$
$$cal_done_lane2_rd$  $17$  $17$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Calibration Done Lane2$
$$mcu_init_done_lane2_rd$  $16$  $16$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Inititalization Done Lane2$
$$vdd_cal_done_lane1_rd$  $15$  $15$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $VDD Calibration Done Lane1$
$$mcu_sync_lane1_rd$  $14$  $14$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Synchronization Lane1$
$$tximp_cal_done_lane1_rd$  $13$  $13$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $TXIMP Calibration Done Lane1$
$$power_on_seq_lane1_rd$  $12$  $12$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Power On Sequence Lane1$
$$mcu_en_lane1_rd$  $11$  $11$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Enabled Lane1$
$$rximp_cal_done_lane1_rd$  $10$  $10$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $RXIMP Calibration Done Lane1$
$$cal_done_lane1_rd$  $9$  $9$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Calibration Done Lane1$
$$mcu_init_done_lane1_rd$  $8$  $8$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Initialization Done Lane1$
$$vdd_cal_done_lane0_rd$  $7$  $7$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $VDD Calibration Done Lane0$
$$mcu_sync_lane0_rd$  $6$  $6$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Synchronization Lane0$
$$tximp_cal_done_lane0_rd$  $5$  $5$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $TXIMP Calibration Done Lane0$
$$power_on_seq_lane0_rd$  $4$  $4$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Power On Sequence Lane0$
$$mcu_en_lane0_rd$  $3$  $3$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Enabled Lane0$
$$rximp_cal_done_lane0_rd$  $2$  $2$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $RXIMP Calibration Done Lane0$
$$cal_done_lane0_rd$  $1$  $1$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Calibration Done Lane0$
$$mcu_init_done_lane0_rd$  $0$  $0$  $R0E61Ch$  $Calibration Threshold 1$  $R$  $Vh$  $MCU Initialization Done Lane0$
$$CAL_SQ_THRESH_IN[7:0]$  $31$  $24$  $R0E620h$  $Calibration Threshold 1$  $RW$  $6h$  $SQ Threshold.$
$$ND$  $23$  $16$  $R0E620h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E620h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E620h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R0E620h$  $Calibration Result 0$  $RW$  $0h$  $$
$$CAL_TEMPC_MUX_HOLD_SEL_R0[7:0]$  $31$  $24$  $R0E624h$  $Calibration Result 0$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result For R0.$
$$CAL_TEMPC_MUX_SEL_R0[7:0]$  $23$  $16$  $R0E624h$  $Calibration Result 0$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result For R0.$
$$CAL_TEMPC_DAC_SEL[7:0]$  $15$  $8$  $R0E624h$  $Calibration Result 0$  $RW$  $0h$  $PLL Temp Calibration DAC Sel Result.$
$$ND$  $7$  $0$  $R0E624h$  $Train Interface Config$  $RW$  $0h$  $$
$$ND$  $31$  $1$  $R0E628h$  $Train Interface Config$  $RW$  $0h$  $$
$$PIPE4_EN$  $0$  $0$  $R0E628h$  $Config control$  $RW$  $1h$  $PCIE3 PIPE4 Interface Enable. $
$$ND$  $31$  $24$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$common_config_update_needed_lane2$  $17$  $17$  $R0E62Ch$  $Config control$  $R$  $Vh$  $power up sync register$
$$AUTO_RX_INIT_EN$  $16$  $16$  $R0E62Ch$  $Config control$  $RW$  $0h$  $Automatic Rx_Init Enable.$
$$ND$  $15$  $15$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$common_config_update_needed_lane1$  $12$  $12$  $R0E62Ch$  $Config control$  $R$  $Vh$  $power up sync register$
$$ND$  $11$  $8$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ref_freq_sel_fw[7:0]$  $7$  $0$  $R0E62Ch$  $Config control$  $RW$  $7h$  $Reference Clock Frequency Selection For Debug $
$$txclk_vdd_cal_cont_cur_load_en$  $31$  $31$  $R0E630h$  $Config control$  $RW$  $0h$  $TxClk VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdata_vdd_cal_cont_cur_load_en$  $30$  $30$  $R0E630h$  $Config control$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txpre_vdd_cal_cont_cur_load_en$  $29$  $29$  $R0E630h$  $Config control$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdclk_vdd_cal_cont_cur_load_en$  $28$  $28$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxeomclk_vdd_cal_cont_cur_load_en$  $27$  $27$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxsmplr_vdd_cal_cont_cur_load_en$  $26$  $26$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_data_cal_cont_cur_load_en$  $25$  $25$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_eom_cal_cont_cur_load_en$  $24$  $24$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC EOM Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdcc_cal_cont_cur_load_en$  $23$  $23$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx DCC Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdcc_pdiv_cal_cont_cur_load_en$  $22$  $22$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx DCC Post Divider Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$pllamp_cal_cont_cur_load_en$  $21$  $21$  $R0E630h$  $Config control$  $RW$  $0h$  $PLL AMP Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).$
$$plldcc_cal_cont_cur_load_en$  $20$  $20$  $R0E630h$  $Config control$  $RW$  $0h$  $PLL DCC Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).$
$$align90_cal_cont_cur_load_en$  $19$  $19$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Align90 Calibration  Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$eom_dll_cal_cont_cur_load_en$  $18$  $18$  $R0E630h$  $Config control$  $RW$  $0h$  $EOM DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdll_cal_cont_cur_load_en$  $17$  $17$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdetect_cal_cont_cur_load_en$  $16$  $16$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx Detect Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_dll_cal_cont_cur_load_en$  $15$  $15$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$ND$  $14$  $14$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E630h$  $Calibration Configuration $  $RW$  $0h$  $$
$$txclk_vdd_cal_step_size[7:0]$  $31$  $24$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXCLK VDD Cal Continuous Step Size $
$$txdata_vdd_cal_step_size[7:0]$  $23$  $16$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXDATA VDD Cal Continuous Step Size $
$$txpre_vdd_cal_step_size[7:0]$  $15$  $8$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXPRE VDD Cal Continuous Step Size $
$$rxdclk_vdd_cal_step_size[7:0]$  $7$  $0$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $RXDCLK VDD Cal Continuous Step Size $
$$rxeomclk_vdd_cal_step_size[7:0]$  $31$  $24$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXEOMCLK VDD Cal Continuous Step Size $
$$rxsmplr_vdd_cal_step_size[7:0]$  $23$  $16$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXSMPLR VDD Cal Continuous Step Size $
$$rxdcc_data_cal_step_size[7:0]$  $15$  $8$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXDCC Data Cal Continuous Step Size $
$$rxdcc_eom_cal_step_size[7:0]$  $7$  $0$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXDCC EOM Cal Continuous Step Size $
$$txdcc_cal_step_size[7:0]$  $31$  $24$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $TXDCC CAl Continuous Step Size $
$$txdcc_pdiv_cal_step_size[7:0]$  $23$  $16$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $TXDCC PDIV Cal Continuous Step Size $
$$pllamp_cal_step_size[7:0]$  $15$  $8$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $PLLAMP Cal Continuous Step Size $
$$plldcc_cal_step_size[7:0]$  $7$  $0$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $PLLDCC Cal Continuous Step Size $
$$align90_cal_step_size[7:0]$  $31$  $24$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $ALIGN90 Cal Continuous Step Size $
$$eom_dll_cal_step_size[7:0]$  $23$  $16$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $EOM DLL Cal Continuous Step Size $
$$rxdll_cal_step_size[7:0]$  $15$  $8$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $RXDLL CAl Continuous Step Size $
$$txdetect_cal_step_size[7:0]$  $7$  $0$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $TXDETECT Cal Continuous Step Size $
$$ND$  $31$  $24$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$eom_align_cal_timeout_dis$  $12$  $12$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $EOM Align Calibration Timeout Disable.$
$$plldcc_cal_timeout$  $11$  $11$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $PLLDCC Calibration Timeout$
$$rx_pll_cal_timeout_dis$  $10$  $10$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $TX PLL Calibration Timeout Disable.$
$$tx_pll_cal_timeout_dis$  $9$  $9$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RX PLL Calibration Timeout Disable.$
$$align90_cal_timeout_dis$  $8$  $8$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Align90 Calibration Timeout Disable.$
$$rximp_cal_timeout_dis$  $7$  $7$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Rx Impedance Calibration Timeout Disable.$
$$tximp_cal_timeout_dis$  $6$  $6$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Tx Impedance Calibration Timeout Disable.$
$$plldcc_cal_timeout_dis$  $5$  $5$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $PLL DCC Calibration Timeout Disable$
$$txdcc_cal_timeout_dis$  $4$  $4$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $TXDCC Calibration Timeout Disable$
$$txdcc_pdiv_cal_timeout_dis$  $3$  $3$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $TXDCC Post-Divider Calibration Timeout Disable$
$$rxdcc_dll_cal_timeout_dis$  $2$  $2$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RXDCC DLL Clock Calibration Timeout Disable$
$$rxdcc_data_cal_timeout_dis$  $1$  $1$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RXDCC DATA Clock Calibration Timeout Disable$
$$rxdcc_eom_cal_timeout_dis$  $0$  $0$  $R0E648h$  $MCU Configuration $  $RW$  $0h$  $RXDCC EOM Clock Calibration Timeout Disable$
$$ND$  $31$  $24$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$master_mcu_sel[7:0]$  $7$  $0$  $R0E64Ch$  $Calibration Result 1$  $RW$  $0h$  $Master MCU Selection$
$$CAL_TEMPC_MUX_HOLD_SEL_R1[7:0]$  $31$  $24$  $R0E650h$  $Calibration Result 1$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result For Rate 1.$
$$CAL_TEMPC_MUX_SEL_R1[7:0]$  $23$  $16$  $R0E650h$  $Calibration Result 1$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result For Rate 1.$
$$CAL_PROCESS_VALUE_LVT[7:0]$  $15$  $8$  $R0E650h$  $Calibration Result 1$  $RW$  $0h$  $Process Calibration Result LVT.$
$$CAL_PROCESS_VALUE_ULVT[7:0]$  $7$  $0$  $R0E650h$  $Calibration Status$  $RW$  $0h$  $Process Calibration Result ULVT.$
$$ND$  $31$  $3$  $R0E654h$  $Calibration Status$  $RW$  $0h$  $$
$$vdd_cal_done$  $2$  $2$  $R0E654h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Done.$
$$process_cal_pass$  $1$  $1$  $R0E654h$  $Calibration Status$  $R$  $Vh$  $Process Calibration Pass Indicator.$
$$process_cal_done$  $0$  $0$  $R0E654h$  $Calibration Status$  $R$  $Vh$  $Process Calibration Done.$
$$ND$  $31$  $24$  $R0E658h$  $Calibration Status$  $RW$  $0h$  $$
$$SELLV_RX_CTLE_CH1_PASS$  $23$  $23$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_DIV2_CH1_PASS$  $22$  $22$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_INTPEOM_DLLEOM_CH1_PASS$  $21$  $21$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_CLKTOPVDDL_CH1_PASS$  $20$  $20$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_THDRV_CH1_PASS$  $19$  $19$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_THCLK_SAMPLER_CH1_PASS$  $18$  $18$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_SKEW_EOMCLK_CH1_PASS$  $17$  $17$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_A90_DATACLK_CH1_PASS$  $16$  $16$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RXDLL_CH1_PASS$  $15$  $15$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RXINTP_CH1_PASS$  $14$  $14$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_TXDATA_CH1_PASS$  $13$  $13$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_TXCLK_CH1_PASS$  $12$  $12$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_CTLE_CH0_PASS$  $11$  $11$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_DIV2_CH0_PASS$  $10$  $10$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_INTPEOM_DLLEOM_CH0_PASS$  $9$  $9$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_CLKTOPVDDL_CH0_PASS$  $8$  $8$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_THDRV_CH0_PASS$  $7$  $7$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_THCLK_SAMPLER_CH0_PASS$  $6$  $6$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_SKEW_EOMCLK_CH0_PASS$  $5$  $5$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_A90_DATACLK_CH0_PASS$  $4$  $4$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RXDLL_CH0_PASS$  $3$  $3$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RXINTP_CH0_PASS$  $2$  $2$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_TXDATA_CH0_PASS$  $1$  $1$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_TXCLK_CH0_PASS$  $0$  $0$  $R0E658h$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$ND$  $31$  $24$  $R0E65Ch$  $Calibration Status$  $RW$  $0h$  $$
$$SELLV_RX_CTLE_CH3_PASS$  $23$  $23$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_DIV2_CH3_PASS$  $22$  $22$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_INTPEOM_DLLEOM_CH3_PASS$  $21$  $21$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_CLKTOPVDDL_CH3_PASS$  $20$  $20$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_THDRV_CH3_PASS$  $19$  $19$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_THCLK_SAMPLER_CH3_PASS$  $18$  $18$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_SKEW_EOMCLK_CH3_PASS$  $17$  $17$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_A90_DATACLK_CH3_PASS$  $16$  $16$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RXDLL_CH3_PASS$  $15$  $15$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RXINTP_CH3_PASS$  $14$  $14$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_TXDATA_CH3_PASS$  $13$  $13$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_TXCLK_CH3_PASS$  $12$  $12$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_CTLE_CH2_PASS$  $11$  $11$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_DIV2_CH2_PASS$  $10$  $10$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_INTPEOM_DLLEOM_CH2_PASS$  $9$  $9$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_CLKTOPVDDL_CH2_PASS$  $8$  $8$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_THDRV_CH2_PASS$  $7$  $7$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_THCLK_SAMPLER_CH2_PASS$  $6$  $6$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_SKEW_EOMCLK_CH2_PASS$  $5$  $5$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RX_A90_DATACLK_CH2_PASS$  $4$  $4$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RXDLL_CH2_PASS$  $3$  $3$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_RXINTP_CH2_PASS$  $2$  $2$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_TXDATA_CH2_PASS$  $1$  $1$  $R0E65Ch$  $Calibration Status$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$SELLV_TXCLK_CH2_PASS$  $0$  $0$  $R0E65Ch$  $Loop Count Control$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$ND$  $31$  $8$  $R0E660h$  $Loop Count Control$  $RW$  $0h$  $$
$$phase_tracking_loop_cnts[7:0]$  $7$  $0$  $R0E660h$  $MCU Configuration$  $RW$  $10h$  $Loop Number For Phase Tracking.$
$$ND$  $31$  $24$  $R0E664h$  $MCU Configuration$  $RW$  $0h$  $$
$$mcuclk_mc[7:0]$  $23$  $16$  $R0E664h$  $MCU Configuration$  $R$  $Vh$  $Common MCU CLK Calculation $
$$MCU_FREQ[15:0]$  $15$  $0$  $R0E664h$  $Calibration Threshold 1$  $RW$  $190h$  $MCUCLK Frequency For Firmware Delay Timer $
$$CAL_PROC_TT2FF_RING2[7:0]$  $31$  $24$  $R0E668h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring2.$
$$CAL_PROC_SUBSS_RING1[7:0]$  $23$  $16$  $R0E668h$  $Calibration Threshold 1$  $RW$  $dh$  $Process Threshold  SUBSS[4:0] For Ring1.$
$$CAL_PROC_SS2TT_RING1[7:0]$  $15$  $8$  $R0E668h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring1.$
$$CAL_PROC_TT2FF_RING1[7:0]$  $7$  $0$  $R0E668h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring1.$
$$CAL_PROC_SS2TT_RING3[7:0]$  $31$  $24$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $3h$  $Process Threshold  SS2TT[4:0] For Ring3.$
$$CAL_PROC_TT2FF_RING3[7:0]$  $23$  $16$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $3h$  $Process Threshold  TT2FF[4:0] For Ring3.$
$$CAL_PROC_SUBSS_RING2[7:0]$  $15$  $8$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring2.$
$$CAL_PROC_SS2TT_RING2[7:0]$  $7$  $0$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring2.$
$$CAL_PROC_SUBSS_RING4[7:0]$  $31$  $24$  $R0E670h$  $Calibration Threshold 1$  $RW$  $9h$  $Process Threshold  SUBSS[4:0] For Ring4.$
$$CAL_PROC_SS2TT_RING4[7:0]$  $23$  $16$  $R0E670h$  $Calibration Threshold 1$  $RW$  $2h$  $Process Threshold  SS2TT[4:0] For Ring4.$
$$CAL_PROC_TT2FF_RING4[7:0]$  $15$  $8$  $R0E670h$  $Calibration Threshold 1$  $RW$  $2h$  $Process Threshold  TT2FF[4:0] For Ring4.$
$$CAL_PROC_SUBSS_RING3[7:0]$  $7$  $0$  $R0E670h$  $Calibration Threshold 1$  $RW$  $bh$  $Process Threshold  SUBSS[4:0] For Ring3.$
$$CAL_PROC_TT2FF_RING6[7:0]$  $31$  $24$  $R0E674h$  $Calibration Threshold 1$  $RW$  $6h$  $Process Threshold  TT2FF[4:0] For Ring6.$
$$CAL_PROC_SUBSS_RING5[7:0]$  $23$  $16$  $R0E674h$  $Calibration Threshold 1$  $RW$  $bh$  $Process Threshold  SUBSS[4:0] For Ring5.$
$$CAL_PROC_SS2TT_RING5[7:0]$  $15$  $8$  $R0E674h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring5.$
$$CAL_PROC_TT2FF_RING5[7:0]$  $7$  $0$  $R0E674h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring5.$
$$CAL_PROC_SS2TT_RING7[7:0]$  $31$  $24$  $R0E678h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  SS2TT[4:0] For Ring7.$
$$CAL_PROC_TT2FF_RING7[7:0]$  $23$  $16$  $R0E678h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  TT2FF[4:0] For Ring7.$
$$CAL_PROC_SUBSS_RING6[7:0]$  $15$  $8$  $R0E678h$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring6.$
$$CAL_PROC_SS2TT_RING6[7:0]$  $7$  $0$  $R0E678h$  $Calibration Threshold 1$  $RW$  $6h$  $Process Threshold  SS2TT[4:0] For Ring6.$
$$CAL_PROC_SUBSS_RING8[7:0]$  $31$  $24$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $ah$  $Process Threshold  SUBSS[4:0] For Ring8.$
$$CAL_PROC_SS2TT_RING8[7:0]$  $23$  $16$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring8.$
$$CAL_PROC_TT2FF_RING8[7:0]$  $15$  $8$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring8.$
$$CAL_PROC_SUBSS_RING7[7:0]$  $7$  $0$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring7.$
$$CAL_PROC_TT2FF_RING10[7:0]$  $31$  $24$  $R0E680h$  $Calibration Threshold 1$  $RW$  $6h$  $Process Threshold  TT2FF[4:0] For Ring10.$
$$CAL_PROC_SUBSS_RING9[7:0]$  $23$  $16$  $R0E680h$  $Calibration Threshold 1$  $RW$  $eh$  $Process Threshold  SUBSS[4:0] For Ring9.$
$$CAL_PROC_SS2TT_RING9[7:0]$  $15$  $8$  $R0E680h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  SS2TT[4:0] For Ring9.$
$$CAL_PROC_TT2FF_RING9[7:0]$  $7$  $0$  $R0E680h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  TT2FF[4:0] For Ring9.$
$$ND$  $31$  $24$  $R0E684h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E684h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$CAL_PROC_SUBSS_RING10[7:0]$  $15$  $8$  $R0E684h$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring10.$
$$CAL_PROC_SS2TT_RING10[7:0]$  $7$  $0$  $R0E684h$  $$  $RW$  $6h$  $Process Threshold  SS2TT[4:0] For Ring10.$
$$ND$  $31$  $17$  $R0E688h$  $$  $RW$  $0h$  $$
$$tsen_sel$  $16$  $16$  $R0E688h$  $$  $RW$  $0h$  $Tsen select$
$$tsen_data[15:0]$  $15$  $0$  $R0E688h$  $$  $RW$  $0h$  $Tsen data read for debug$
$$ND$  $31$  $8$  $R0E68Ch$  $$  $RW$  $0h$  $$
$$end_xdat_cmn[7:0]$  $7$  $0$  $R0E68Ch$  $$  $RW$  $aah$  $End Of Xdata Common For Firmware Only$
