module ahb_arbiter (
    input wire clk,
    input wire reset_n,
    input wire [1:0] busreq,
    output reg [1:0] grant
);

    always @(posedge clk or negedge reset_n) begin
        if (!reset_n) begin
            grant <= 2'b00;
        end else begin
            case (busreq)
                2'b01: grant <= 2'b01;
                2'b10: grant <= 2'b10;
                default: grant <= 2'b00;
            endcase
        end
  Â Â end

endmodule
