#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000883fb0 .scope module, "CPUtb" "CPUtb" 2 3;
 .timescale -9 -12;
v000000000091d6d0_0 .net "LED1", 6 0, v000000000091aab0_0;  1 drivers
v000000000091eb70_0 .net "LED2", 6 0, v000000000091abf0_0;  1 drivers
v000000000091ea30_0 .var "clk", 0 0;
v000000000091d8b0_0 .net "outPut", 7 0, v00000000008a2fc0_0;  1 drivers
S_0000000000884140 .scope module, "cpu" "CPU" 2 17, 3 13 0, S_0000000000883fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkin";
    .port_info 1 /OUTPUT 8 "OutPut";
    .port_info 2 /OUTPUT 7 "LED1";
    .port_info 3 /OUTPUT 7 "LED2";
L_00000000008a9750 .functor NOT 1, L_0000000000920290, C4<0>, C4<0>, C4<0>;
L_00000000008a97c0 .functor AND 1, v000000000091ea30_0, L_00000000008a9750, C4<1>, C4<1>;
L_00000000008a99f0 .functor NOT 1, L_00000000008a97c0, C4<0>, C4<0>, C4<0>;
v000000000091df90_0 .net "AI", 0 0, L_00000000009217d0;  1 drivers
v000000000091edf0_0 .net "AO", 0 0, L_0000000000920470;  1 drivers
v000000000091d130_0 .net "Addr_in", 3 0, v00000000008b1ea0_0;  1 drivers
v000000000091e030_0 .net "Aout", 7 0, v00000000008b24e0_0;  1 drivers
v000000000091d270_0 .net "BI", 0 0, L_0000000000921190;  1 drivers
v000000000091e0d0_0 .net "Bout", 7 0, v00000000008b3520_0;  1 drivers
v000000000091d310_0 .net "CE", 0 0, L_0000000000921690;  1 drivers
v000000000091d1d0_0 .net "CO", 0 0, L_00000000009212d0;  1 drivers
v000000000091e170_0 .net "HLT", 0 0, L_0000000000920290;  1 drivers
v000000000091e2b0_0 .net "II", 0 0, L_0000000000921230;  1 drivers
v000000000091d4f0_0 .net "IO", 0 0, L_0000000000920c90;  1 drivers
v000000000091d3b0_0 .net "Instout", 7 0, v00000000008b1ae0_0;  1 drivers
v000000000091d770_0 .net "J", 0 0, L_0000000000921870;  1 drivers
v000000000091e350_0 .net "LED1", 6 0, v000000000091aab0_0;  alias, 1 drivers
v000000000091d450_0 .net "LED2", 6 0, v000000000091abf0_0;  alias, 1 drivers
v000000000091e3f0_0 .net "MI", 0 0, L_0000000000920f10;  1 drivers
v000000000091e710_0 .net "OI", 0 0, L_0000000000920d30;  1 drivers
v000000000091d590_0 .net "OutPut", 7 0, v00000000008a2fc0_0;  alias, 1 drivers
v000000000091ecb0_0 .net "Pcount", 3 0, v0000000000919610_0;  1 drivers
v000000000091e490_0 .net "RI", 0 0, L_0000000000920dd0;  1 drivers
v000000000091d630_0 .net "RO", 0 0, L_0000000000920650;  1 drivers
v000000000091e530_0 .net "SO", 0 0, L_0000000000921050;  1 drivers
v000000000091ee90_0 .net "SU", 0 0, L_0000000000921730;  1 drivers
v000000000091ead0_0 .net *"_s0", 0 0, L_00000000008a9750;  1 drivers
v000000000091e670_0 .net "aluOut", 7 0, L_00000000009219b0;  1 drivers
RS_00000000008c0228 .resolv tri, L_000000000091d950, L_000000000091d9f0, L_0000000000921c30, L_0000000000921b90, L_0000000000921e10;
v000000000091d810_0 .net8 "bus", 7 0, RS_00000000008c0228;  5 drivers
v000000000091e7b0_0 .net "clk", 0 0, L_00000000008a97c0;  1 drivers
v000000000091ef30_0 .net "clkin", 0 0, v000000000091ea30_0;  1 drivers
v000000000091e850_0 .net "flag", 0 0, L_0000000000920510;  1 drivers
v000000000091d090_0 .net "ramOut", 7 0, v000000000091a830_0;  1 drivers
L_0000000000920510 .part L_00000000009201f0, 8, 1;
L_00000000009219b0 .part L_00000000009201f0, 0, 8;
L_00000000009210f0 .part RS_00000000008c0228, 0, 4;
L_0000000000921b90 .part/pv L_0000000000921a50, 0, 4, 8;
L_0000000000921d70 .part RS_00000000008c0228, 0, 4;
L_0000000000920bf0 .part RS_00000000008c0228, 4, 4;
L_0000000000920290 .part v000000000091a330_0, 14, 1;
L_0000000000920f10 .part v000000000091a330_0, 13, 1;
L_0000000000920dd0 .part v000000000091a330_0, 12, 1;
L_0000000000920650 .part v000000000091a330_0, 11, 1;
L_0000000000920c90 .part v000000000091a330_0, 10, 1;
L_0000000000921230 .part v000000000091a330_0, 9, 1;
L_00000000009217d0 .part v000000000091a330_0, 8, 1;
L_0000000000920470 .part v000000000091a330_0, 7, 1;
L_0000000000921050 .part v000000000091a330_0, 6, 1;
L_0000000000921730 .part v000000000091a330_0, 5, 1;
L_0000000000921190 .part v000000000091a330_0, 4, 1;
L_0000000000920d30 .part v000000000091a330_0, 3, 1;
L_0000000000921690 .part v000000000091a330_0, 2, 1;
L_00000000009212d0 .part v000000000091a330_0, 1, 1;
L_0000000000921870 .part v000000000091a330_0, 0, 1;
L_0000000000921370 .part v00000000008a2fc0_0, 0, 4;
L_0000000000921f50 .part v00000000008a2fc0_0, 4, 4;
S_0000000000885490 .scope module, "A" "register8" 3 31, 4 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000008a9210 .functor AND 1, L_00000000008a97c0, L_00000000009217d0, C4<1>, C4<1>;
v00000000008b3020_0 .net "CLK", 0 0, L_00000000008a9210;  1 drivers
v00000000008b30c0_0 .net8 "D", 7 0, RS_00000000008c0228;  alias, 5 drivers
v00000000008b21c0_0 .net "EI", 0 0, L_00000000009217d0;  alias, 1 drivers
v00000000008b24e0_0 .var "Q", 7 0;
v00000000008b2620_0 .net "clk", 0 0, L_00000000008a97c0;  alias, 1 drivers
E_00000000008b9400 .event posedge, v00000000008b3020_0;
S_0000000000885620 .scope module, "B" "register8" 3 34, 4 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000008a9830 .functor AND 1, L_00000000008a97c0, L_0000000000921190, C4<1>, C4<1>;
v00000000008b32a0_0 .net "CLK", 0 0, L_00000000008a9830;  1 drivers
v00000000008b1fe0_0 .net8 "D", 7 0, RS_00000000008c0228;  alias, 5 drivers
v00000000008b2080_0 .net "EI", 0 0, L_0000000000921190;  alias, 1 drivers
v00000000008b3520_0 .var "Q", 7 0;
v00000000008b2580_0 .net "clk", 0 0, L_00000000008a97c0;  alias, 1 drivers
E_00000000008b9900 .event posedge, v00000000008b32a0_0;
S_00000000008817f0 .scope module, "InstReg" "register8" 3 36, 4 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000008a9280 .functor AND 1, L_00000000008a97c0, L_0000000000921230, C4<1>, C4<1>;
v00000000008b3840_0 .net "CLK", 0 0, L_00000000008a9280;  1 drivers
v00000000008b19a0_0 .net8 "D", 7 0, RS_00000000008c0228;  alias, 5 drivers
v00000000008b1a40_0 .net "EI", 0 0, L_0000000000921230;  alias, 1 drivers
v00000000008b1ae0_0 .var "Q", 7 0;
v00000000008b2260_0 .net "clk", 0 0, L_00000000008a97c0;  alias, 1 drivers
E_00000000008b9f40 .event posedge, v00000000008b3840_0;
S_0000000000881980 .scope module, "MemAdd" "register4" 3 47, 5 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 4 "Q";
L_00000000008a9910 .functor AND 1, L_00000000008a97c0, L_0000000000920f10, C4<1>, C4<1>;
v00000000008b1b80_0 .net "CLK", 0 0, L_00000000008a9910;  1 drivers
v00000000008b1d60_0 .net "D", 3 0, L_0000000000921d70;  1 drivers
v00000000008b1e00_0 .net "EI", 0 0, L_0000000000920f10;  alias, 1 drivers
v00000000008b1ea0_0 .var "Q", 3 0;
v00000000008b2300_0 .net "clk", 0 0, L_00000000008a97c0;  alias, 1 drivers
E_00000000008b9440 .event posedge, v00000000008b1b80_0;
S_0000000000891ba0 .scope module, "O" "register8" 3 56, 4 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000008a9bb0 .functor AND 1, L_00000000008a97c0, L_0000000000920d30, C4<1>, C4<1>;
v00000000008b23a0_0 .net "CLK", 0 0, L_00000000008a9bb0;  1 drivers
v00000000008a3ce0_0 .net8 "D", 7 0, RS_00000000008c0228;  alias, 5 drivers
v00000000008a32e0_0 .net "EI", 0 0, L_0000000000920d30;  alias, 1 drivers
v00000000008a2fc0_0 .var "Q", 7 0;
v000000000091a010_0 .net "clk", 0 0, L_00000000008a97c0;  alias, 1 drivers
E_00000000008b9f00 .event posedge, v00000000008b23a0_0;
S_0000000000891d30 .scope module, "alu" "ALU" 3 39, 6 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 9 "res";
v0000000000919e30_0 .net "A", 7 0, v00000000008b24e0_0;  alias, 1 drivers
v00000000009196b0_0 .net "B", 7 0, v00000000008b3520_0;  alias, 1 drivers
v000000000091a0b0_0 .net *"_s0", 8 0, L_000000000091da90;  1 drivers
v000000000091a510_0 .net *"_s10", 8 0, L_0000000000920fb0;  1 drivers
L_00000000010a0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000091a470_0 .net *"_s13", 0 0, L_00000000010a0118;  1 drivers
v00000000009199d0_0 .net *"_s14", 8 0, L_0000000000920e70;  1 drivers
L_00000000010a0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000091a150_0 .net *"_s17", 0 0, L_00000000010a0160;  1 drivers
v0000000000919d90_0 .net *"_s18", 8 0, L_0000000000921cd0;  1 drivers
L_00000000010a0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000919430_0 .net *"_s3", 0 0, L_00000000010a0088;  1 drivers
v000000000091a1f0_0 .net *"_s4", 8 0, L_0000000000921910;  1 drivers
L_00000000010a00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000091a790_0 .net *"_s7", 0 0, L_00000000010a00d0;  1 drivers
v000000000091ac90_0 .net *"_s8", 8 0, L_0000000000921eb0;  1 drivers
v000000000091ad30_0 .net "op", 0 0, L_0000000000921730;  alias, 1 drivers
v000000000091a290_0 .net "res", 8 0, L_00000000009201f0;  1 drivers
L_000000000091da90 .concat [ 8 1 0 0], v00000000008b24e0_0, L_00000000010a0088;
L_0000000000921910 .concat [ 8 1 0 0], v00000000008b3520_0, L_00000000010a00d0;
L_0000000000921eb0 .arith/sub 9, L_000000000091da90, L_0000000000921910;
L_0000000000920fb0 .concat [ 8 1 0 0], v00000000008b24e0_0, L_00000000010a0118;
L_0000000000920e70 .concat [ 8 1 0 0], v00000000008b3520_0, L_00000000010a0160;
L_0000000000921cd0 .arith/sum 9, L_0000000000920fb0, L_0000000000920e70;
L_00000000009201f0 .functor MUXZ 9, L_0000000000921cd0, L_0000000000921eb0, L_0000000000921730, C4<>;
S_0000000000886960 .scope module, "ic" "IC" 3 53, 7 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 4 "Instruction";
    .port_info 3 /OUTPUT 15 "ctrl_wrd";
L_00000000008a9a60 .functor NOT 1, L_00000000008a97c0, C4<0>, C4<0>, C4<0>;
L_00000000010a0238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000008a9360 .functor AND 1, L_00000000008a9a60, L_00000000010a0238, C4<1>, C4<1>;
v0000000000919ed0_0 .net "CLK", 0 0, L_00000000008a9360;  1 drivers
v00000000009194d0_0 .var "Inst_count", 2 0;
v000000000091add0_0 .net "Instruction", 3 0, L_0000000000920bf0;  1 drivers
v0000000000919930_0 .net *"_s0", 0 0, L_00000000008a9a60;  1 drivers
v0000000000919cf0_0 .net "clk", 0 0, L_00000000008a97c0;  alias, 1 drivers
v000000000091a330_0 .var "ctrl_wrd", 14 0;
v0000000000919a70_0 .net "enable", 0 0, L_00000000010a0238;  1 drivers
v000000000091aa10_0 .var "instr", 3 0;
v000000000091a8d0_0 .var "reset_in", 0 0;
E_00000000008b9700 .event edge, v000000000091add0_0;
E_00000000008b9bc0 .event posedge, v0000000000919ed0_0;
S_0000000000886af0 .scope module, "pc" "PC" 3 43, 8 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "jmploc";
    .port_info 4 /INPUT 1 "jmp";
    .port_info 5 /OUTPUT 4 "count";
L_00000000008a92f0 .functor AND 1, L_00000000008a97c0, L_0000000000921690, C4<1>, C4<1>;
v000000000091a3d0_0 .net "CLK", 0 0, L_00000000008a92f0;  1 drivers
v0000000000919c50_0 .net "clk", 0 0, L_00000000008a97c0;  alias, 1 drivers
v0000000000919610_0 .var "count", 3 0;
v0000000000919110_0 .net "enable", 0 0, L_0000000000921690;  alias, 1 drivers
v000000000091a5b0_0 .net "jmp", 0 0, L_0000000000921870;  alias, 1 drivers
v0000000000919f70_0 .net "jmploc", 3 0, L_00000000009210f0;  1 drivers
L_00000000010a01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000919070_0 .net "rst", 0 0, L_00000000010a01a8;  1 drivers
E_00000000008b94c0 .event posedge, v00000000008b2620_0;
E_00000000008b9340 .event posedge, v000000000091a3d0_0;
S_00000000001ed7c0 .scope module, "ram" "RAM" 3 49, 9 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 8 "data_out";
v000000000091a650 .array "Memory", 0 15, 7 0;
v0000000000919390_0 .net "address", 3 0, v00000000008b1ea0_0;  alias, 1 drivers
v000000000091ab50_0 .net "clk", 0 0, L_00000000008a99f0;  1 drivers
v000000000091a6f0_0 .net8 "data_in", 7 0, RS_00000000008c0228;  alias, 5 drivers
v000000000091a830_0 .var "data_out", 7 0;
v0000000000919b10_0 .var/i "i", 31 0;
L_00000000010a01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000919570_0 .net "reset", 0 0, L_00000000010a01f0;  1 drivers
v000000000091a970_0 .net "write_enable", 0 0, L_0000000000920dd0;  alias, 1 drivers
E_00000000008b9240 .event posedge, v000000000091ab50_0;
S_00000000001ed950 .scope module, "seg0" "bcd2sevenseg" 3 59, 10 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 7 "seg";
v0000000000919750_0 .net "bcd", 3 0, L_0000000000921370;  1 drivers
v000000000091aab0_0 .var "seg", 6 0;
E_00000000008b92c0 .event edge, v0000000000919750_0;
S_0000000000877690 .scope module, "seg1" "bcd2sevenseg" 3 60, 10 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 7 "seg";
v00000000009192f0_0 .net "bcd", 3 0, L_0000000000921f50;  1 drivers
v000000000091abf0_0 .var "seg", 6 0;
E_00000000008b9c00 .event edge, v00000000009192f0_0;
S_0000000000877820 .scope module, "triA" "tristateBuff" 3 32, 11 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "dataOut";
o00000000008c1428 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000919bb0_0 name=_s0
v00000000009197f0_0 .net "data", 7 0, v00000000008b24e0_0;  alias, 1 drivers
v000000000091ae70_0 .net8 "dataOut", 7 0, RS_00000000008c0228;  alias, 5 drivers
v000000000091af10_0 .net "enable", 0 0, L_0000000000920470;  alias, 1 drivers
L_000000000091d950 .functor MUXZ 8, o00000000008c1428, v00000000008b24e0_0, L_0000000000920470, C4<>;
S_00000000008a11e0 .scope module, "triInstReg" "tristateBuff" 3 37, 11 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "dataOut";
o00000000008c1518 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000009191b0_0 name=_s0
v0000000000919250_0 .net "data", 7 0, v00000000008b1ae0_0;  alias, 1 drivers
v0000000000919890_0 .net8 "dataOut", 7 0, RS_00000000008c0228;  alias, 5 drivers
v000000000091ec10_0 .net "enable", 0 0, L_0000000000920c90;  alias, 1 drivers
L_000000000091d9f0 .functor MUXZ 8, o00000000008c1518, v00000000008b1ae0_0, L_0000000000920c90, C4<>;
S_00000000008a1370 .scope module, "triRam" "tristateBuff" 3 50, 11 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "dataOut";
o00000000008c1608 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000000000091dbd0_0 name=_s0
v000000000091db30_0 .net "data", 7 0, v000000000091a830_0;  alias, 1 drivers
v000000000091dc70_0 .net8 "dataOut", 7 0, RS_00000000008c0228;  alias, 5 drivers
v000000000091e5d0_0 .net "enable", 0 0, L_0000000000920650;  alias, 1 drivers
L_0000000000921e10 .functor MUXZ 8, o00000000008c1608, v000000000091a830_0, L_0000000000920650, C4<>;
S_00000000008959a0 .scope module, "tri_alu" "tristateBuff" 3 40, 11 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "dataOut";
o00000000008c16f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000000000091e8f0_0 name=_s0
v000000000091ddb0_0 .net "data", 7 0, L_00000000009219b0;  alias, 1 drivers
v000000000091ed50_0 .net8 "dataOut", 7 0, RS_00000000008c0228;  alias, 5 drivers
v000000000091e210_0 .net "enable", 0 0, L_0000000000921050;  alias, 1 drivers
L_0000000000921c30 .functor MUXZ 8, o00000000008c16f8, L_00000000009219b0, L_0000000000921050, C4<>;
S_000000000091f3c0 .scope module, "tripc" "triBuff4" 3 44, 12 2 0, S_0000000000884140;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "dataOut";
o00000000008c1818 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000091e990_0 name=_s0
v000000000091dd10_0 .net "data", 3 0, v0000000000919610_0;  alias, 1 drivers
v000000000091de50_0 .net "dataOut", 3 0, L_0000000000921a50;  1 drivers
v000000000091def0_0 .net "enable", 0 0, L_00000000009212d0;  alias, 1 drivers
L_0000000000921a50 .functor MUXZ 4, o00000000008c1818, v0000000000919610_0, L_00000000009212d0, C4<>;
    .scope S_0000000000885490;
T_0 ;
    %wait E_00000000008b9400;
    %load/vec4 v00000000008b30c0_0;
    %assign/vec4 v00000000008b24e0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000885620;
T_1 ;
    %wait E_00000000008b9900;
    %load/vec4 v00000000008b1fe0_0;
    %assign/vec4 v00000000008b3520_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008817f0;
T_2 ;
    %wait E_00000000008b9f40;
    %load/vec4 v00000000008b19a0_0;
    %assign/vec4 v00000000008b1ae0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000886af0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000919610_0, 0;
    %end;
    .thread T_3;
    .scope S_0000000000886af0;
T_4 ;
    %wait E_00000000008b9340;
    %load/vec4 v0000000000919070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000919610_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000919610_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000000919610_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000886af0;
T_5 ;
    %wait E_00000000008b94c0;
    %load/vec4 v000000000091a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000919f70_0;
    %assign/vec4 v0000000000919610_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000881980;
T_6 ;
    %wait E_00000000008b9440;
    %load/vec4 v00000000008b1d60_0;
    %assign/vec4 v00000000008b1ea0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000001ed7c0;
T_7 ;
    %pushi/vec4 26, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 43, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 45, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 224, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 47, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 224, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091a650, 4, 0;
    %end;
    .thread T_7;
    .scope S_00000000001ed7c0;
T_8 ;
    %wait E_00000000008b9240;
    %load/vec4 v0000000000919570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000000000091a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000000000091a6f0_0;
    %load/vec4 v0000000000919390_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000091a650, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000000000919390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000000000091a650, 4;
    %assign/vec4 v000000000091a830_0, 0;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000919b10_0, 0, 32;
T_8.4 ;
    %load/vec4 v0000000000919b10_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000000000919b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000091a650, 0, 4;
    %load/vec4 v0000000000919b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000919b10_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000886960;
T_9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000000009194d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091a8d0_0, 0;
    %end;
    .thread T_9;
    .scope S_0000000000886960;
T_10 ;
    %wait E_00000000008b9bc0;
    %load/vec4 v000000000091a8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v00000000009194d0_0;
    %addi 1, 0, 3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v00000000009194d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091a8d0_0, 0, 1;
    %load/vec4 v00000000009194d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 8194, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 2564, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v000000000091aa10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.16;
T_10.9 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.16;
T_10.10 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.16;
T_10.11 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.16;
T_10.12 ;
    %pushi/vec4 136, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.16;
T_10.13 ;
    %pushi/vec4 1025, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.16;
T_10.14 ;
    %pushi/vec4 16384, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v000000000091aa10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.24;
T_10.17 ;
    %pushi/vec4 2304, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.24;
T_10.18 ;
    %pushi/vec4 2064, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.24;
T_10.19 ;
    %pushi/vec4 2064, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.24;
T_10.20 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.24;
T_10.21 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.24;
T_10.22 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v000000000091aa10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.32;
T_10.25 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.32;
T_10.26 ;
    %pushi/vec4 320, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.32;
T_10.27 ;
    %pushi/vec4 352, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.32;
T_10.28 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.32;
T_10.29 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.32;
T_10.30 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v000000000091a330_0, 0, 15;
    %jmp T_10.32;
T_10.32 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000091a8d0_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000886960;
T_11 ;
    %wait E_00000000008b9700;
    %load/vec4 v000000000091add0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000000000091add0_0;
    %assign/vec4 v000000000091aa10_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000891ba0;
T_12 ;
    %wait E_00000000008b9f00;
    %load/vec4 v00000000008a3ce0_0;
    %assign/vec4 v00000000008a2fc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000001ed950;
T_13 ;
    %wait E_00000000008b92c0;
    %load/vec4 v0000000000919750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.11 ;
    %pushi/vec4 31, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.12 ;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.13 ;
    %pushi/vec4 61, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.14 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.15 ;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v000000000091aab0_0, 0, 7;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000877690;
T_14 ;
    %wait E_00000000008b9c00;
    %load/vec4 v00000000009192f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.11 ;
    %pushi/vec4 31, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.12 ;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.13 ;
    %pushi/vec4 61, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.14 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.15 ;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v000000000091abf0_0, 0, 7;
    %jmp T_14.17;
T_14.17 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000883fb0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091ea30_0, 0;
T_15.0 ;
    %delay 10000, 0;
    %load/vec4 v000000000091ea30_0;
    %inv;
    %assign/vec4 v000000000091ea30_0, 0;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0000000000883fb0;
T_16 ;
    %vpi_call 2 20 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000883fb0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./register8.v";
    "./register4.v";
    "./ALU.v";
    "./IC.v";
    "./PC.v";
    "./RAM.v";
    "./bcd2disp.v";
    "./tristateBuff.v";
    "./triBuff4.v";
