{"version":"1.1.0","info":[["/home/yonggi/Project_verilog/risc-v-ver.2/src/0.Pipeline_Register/EX_to_MEM.sv",[[[[[["EX_to_MEM",[[4,0],[30,4]],[[4,7],[4,16]],[],["module"]],[59,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["EX_to_MEM"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["EX_to_MEM"],["port","logic"]],["EX_alu_zeroFlag_i",[[9,2],[9,31]],[[9,14],[9,31]],["EX_to_MEM"],["port","logic"]],["EX_WBSel_i",[[10,2],[10,27]],[[10,17],[10,27]],["EX_to_MEM"],["port","wb_sel_e"]],["EX_MemRead_i",[[11,2],[11,26]],[[11,14],[11,26]],["EX_to_MEM"],["port","logic"]],["EX_MemWrite_i",[[12,2],[12,27]],[[12,14],[12,27]],["EX_to_MEM"],["port","logic"]],["EX_RegWrite_i",[[13,2],[13,27]],[[13,14],[13,27]],["EX_to_MEM"],["port","logic"]],["EX_alu_result_i",[[15,2],[15,46]],[[15,31],[15,46]],["EX_to_MEM"],["port","logic"]],["EX_instruction_i",[[16,2],[16,47]],[[16,31],[16,47]],["EX_to_MEM"],["port","logic"]],["EX_wr_data_i",[[17,2],[17,43]],[[17,31],[17,43]],["EX_to_MEM"],["port","logic"]],["EX_pc_plus4_i",[[18,2],[18,44]],[[18,31],[18,44]],["EX_to_MEM"],["port","logic"]],["MEM_alu_zeroFlag_o",[[20,2],[20,33]],[[20,15],[20,33]],["EX_to_MEM"],["port","logic"]],["MEM_WBSel_o",[[21,2],[21,29]],[[21,18],[21,29]],["EX_to_MEM"],["port","wb_sel_e"]],["MEM_MemRead_o",[[22,2],[22,28]],[[22,15],[22,28]],["EX_to_MEM"],["port","logic"]],["MEM_MemWrite_o",[[23,2],[23,29]],[[23,15],[23,29]],["EX_to_MEM"],["port","logic"]],["MEM_RegWrite_o",[[24,2],[24,29]],[[24,15],[24,29]],["EX_to_MEM"],["port","logic"]],["MEM_alu_result_o",[[26,2],[26,48]],[[26,32],[26,48]],["EX_to_MEM"],["port","logic"]],["MEM_instruction_o",[[27,2],[27,49]],[[27,32],[27,49]],["EX_to_MEM"],["port","logic"]],["MEM_wr_data_o",[[28,2],[28,45]],[[28,32],[28,45]],["EX_to_MEM"],["port","logic"]],["MEM_pc_plus4_o",[[29,2],[29,46]],[[29,32],[29,46]],["EX_to_MEM"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/0.Pipeline_Register/ID_to_EX.sv",[[[[[["ID_to_EX",[[4,0],[42,4]],[[4,7],[4,15]],[],["module"]],[78,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["ID_to_EX"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["ID_to_EX"],["port","logic"]],["flush_i",[[7,2],[7,21]],[[7,14],[7,21]],["ID_to_EX"],["port","logic"]],["ID_WBSel_i",[[9,2],[9,27]],[[9,17],[9,27]],["ID_to_EX"],["port","wb_sel_e"]],["ID_forwardA_i",[[10,2],[10,30]],[[10,17],[10,30]],["ID_to_EX"],["port","fw_sel_e"]],["ID_forwardB_i",[[11,2],[11,30]],[[11,17],[11,30]],["ID_to_EX"],["port","fw_sel_e"]],["ID_MemRead_i",[[12,2],[12,26]],[[12,14],[12,26]],["ID_to_EX"],["port","logic"]],["ID_MemWrite_i",[[13,2],[13,27]],[[13,14],[13,27]],["ID_to_EX"],["port","logic"]],["ID_RegWrite_i",[[14,2],[14,27]],[[14,14],[14,27]],["ID_to_EX"],["port","logic"]],["ID_ALUOp_i",[[15,2],[15,27]],[[15,17],[15,27]],["ID_to_EX"],["port","alu_op_e"]],["ID_ALUOpSrc1_i",[[16,2],[16,28]],[[16,14],[16,28]],["ID_to_EX"],["port","logic"]],["ID_ALUOpSrc2_i",[[17,2],[17,28]],[[17,14],[17,28]],["ID_to_EX"],["port","logic"]],["ID_instruction_i",[[19,2],[19,47]],[[19,31],[19,47]],["ID_to_EX"],["port","logic"]],["ID_rd_data1_i",[[20,2],[20,44]],[[20,31],[20,44]],["ID_to_EX"],["port","logic"]],["ID_rd_data2_i",[[21,2],[21,44]],[[21,31],[21,44]],["ID_to_EX"],["port","logic"]],["ID_imm_i",[[22,2],[22,39]],[[22,31],[22,39]],["ID_to_EX"],["port","logic"]],["ID_pc_i",[[23,2],[23,38]],[[23,31],[23,38]],["ID_to_EX"],["port","logic"]],["ID_pc_plus4_i",[[24,2],[24,44]],[[24,31],[24,44]],["ID_to_EX"],["port","logic"]],["EX_WBSel_o",[[26,2],[26,28]],[[26,18],[26,28]],["ID_to_EX"],["port","wb_sel_e"]],["EX_forwardA_o",[[27,2],[27,31]],[[27,18],[27,31]],["ID_to_EX"],["port","fw_sel_e"]],["EX_forwardB_o",[[28,2],[28,31]],[[28,18],[28,31]],["ID_to_EX"],["port","fw_sel_e"]],["EX_MemRead_o",[[29,2],[29,27]],[[29,15],[29,27]],["ID_to_EX"],["port","logic"]],["EX_MemWrite_o",[[30,2],[30,28]],[[30,15],[30,28]],["ID_to_EX"],["port","logic"]],["EX_RegWrite_o",[[31,2],[31,28]],[[31,15],[31,28]],["ID_to_EX"],["port","logic"]],["EX_ALUOp_o",[[32,2],[32,28]],[[32,18],[32,28]],["ID_to_EX"],["port","alu_op_e"]],["EX_ALUOpSrc1_o",[[33,2],[33,29]],[[33,15],[33,29]],["ID_to_EX"],["port","logic"]],["EX_ALUOpSrc2_o",[[34,2],[34,29]],[[34,15],[34,29]],["ID_to_EX"],["port","logic"]],["EX_instruction_o",[[36,2],[36,48]],[[36,32],[36,48]],["ID_to_EX"],["port","logic"]],["EX_rd_data1_o",[[37,2],[37,45]],[[37,32],[37,45]],["ID_to_EX"],["port","logic"]],["EX_rd_data2_o",[[38,2],[38,45]],[[38,32],[38,45]],["ID_to_EX"],["port","logic"]],["EX_imm_o",[[39,2],[39,40]],[[39,32],[39,40]],["ID_to_EX"],["port","logic"]],["EX_pc_o",[[40,2],[40,39]],[[40,32],[40,39]],["ID_to_EX"],["port","logic"]],["EX_pc_plus4_o",[[41,2],[41,45]],[[41,32],[41,45]],["ID_to_EX"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/0.Pipeline_Register/IF_to_ID.sv",[[[[[["IF_to_ID",[[4,0],[17,4]],[[4,7],[4,15]],[],["module"]],[31,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["IF_to_ID"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["IF_to_ID"],["port","logic"]],["flush_i",[[7,2],[7,21]],[[7,14],[7,21]],["IF_to_ID"],["port","logic"]],["IF_ID_write_en_i",[[8,2],[8,30]],[[8,14],[8,30]],["IF_to_ID"],["port","logic"]],["IF_instruction_i",[[10,2],[10,47]],[[10,31],[10,47]],["IF_to_ID"],["port","logic"]],["IF_pc_i",[[11,2],[11,38]],[[11,31],[11,38]],["IF_to_ID"],["port","logic"]],["IF_pc_plus4_i",[[12,2],[12,44]],[[12,31],[12,44]],["IF_to_ID"],["port","logic"]],["ID_instruction_o",[[14,2],[14,48]],[[14,32],[14,48]],["IF_to_ID"],["port","logic"]],["ID_pc_o",[[15,2],[15,39]],[[15,32],[15,39]],["IF_to_ID"],["port","logic"]],["ID_pc_plus4_o",[[16,2],[16,45]],[[16,32],[16,45]],["IF_to_ID"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/0.Pipeline_Register/MEM_to_WB.sv",[[[[[["MEM_to_WB",[[4,0],[29,4]],[[4,7],[4,16]],[],["module"]],[54,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["MEM_to_WB"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["MEM_to_WB"],["port","logic"]],["MEM_WBSel_i",[[8,2],[8,28]],[[8,17],[8,28]],["MEM_to_WB"],["port","wb_sel_e"]],["MEM_RegWrite_i",[[9,2],[9,28]],[[9,14],[9,28]],["MEM_to_WB"],["port","logic"]],["MEM_MemWrite_i",[[10,2],[10,28]],[[10,14],[10,28]],["MEM_to_WB"],["port","logic"]],["MEM_alu_result_i",[[12,2],[12,47]],[[12,31],[12,47]],["MEM_to_WB"],["port","logic"]],["MEM_instruction_i",[[13,2],[13,48]],[[13,31],[13,48]],["MEM_to_WB"],["port","logic"]],["MEM_rd_data_i",[[14,2],[14,44]],[[14,31],[14,44]],["MEM_to_WB"],["port","logic"]],["MEM_pc_plus4_i",[[15,2],[15,45]],[[15,31],[15,45]],["MEM_to_WB"],["port","logic"]],["MEM_addr_i",[[16,2],[16,41]],[[16,31],[16,41]],["MEM_to_WB"],["port","logic"]],["MEM_wr_data_i",[[17,2],[17,44]],[[17,31],[17,44]],["MEM_to_WB"],["port","logic"]],["WB_WBSel_o",[[19,2],[19,28]],[[19,18],[19,28]],["MEM_to_WB"],["port","wb_sel_e"]],["WB_RegWrite_o",[[20,2],[20,28]],[[20,15],[20,28]],["MEM_to_WB"],["port","logic"]],["WB_MemWrite_o",[[21,2],[21,28]],[[21,15],[21,28]],["MEM_to_WB"],["port","logic"]],["WB_alu_result_o",[[23,2],[23,47]],[[23,32],[23,47]],["MEM_to_WB"],["port","logic"]],["WB_instruction_o",[[24,2],[24,48]],[[24,32],[24,48]],["MEM_to_WB"],["port","logic"]],["WB_rd_data_o",[[25,2],[25,44]],[[25,32],[25,44]],["MEM_to_WB"],["port","logic"]],["WB_pc_plus4_o",[[26,2],[26,45]],[[26,32],[26,45]],["MEM_to_WB"],["port","logic"]],["WB_addr_o",[[27,2],[27,41]],[[27,32],[27,41]],["MEM_to_WB"],["port","logic"]],["WB_wr_data_o",[[28,2],[28,44]],[[28,32],[28,44]],["MEM_to_WB"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/1.Fetch_Stage/fetch_stage.sv",[[[[[["fetch_stage",[[4,0],[15,4]],[[4,7],[4,18]],[],["module"]],[54,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["fetch_stage"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["fetch_stage"],["port","logic"]],["IF_pc_write_en_i",[[7,2],[7,30]],[[7,14],[7,30]],["fetch_stage"],["port","logic"]],["IF_branch_target_addr_i",[[8,2],[8,54]],[[8,31],[8,54]],["fetch_stage"],["port","logic"]],["IF_PCSrc_i",[[10,2],[10,24]],[[10,14],[10,24]],["fetch_stage"],["port","logic"]],["IF_instruction_o",[[12,2],[12,48]],[[12,32],[12,48]],["fetch_stage"],["port","logic"]],["IF_pc_o",[[13,2],[13,39]],[[13,32],[13,39]],["fetch_stage"],["port","logic"]],["IF_pc_plus4_o",[[14,2],[14,45]],[[14,32],[14,45]],["fetch_stage"],["port","logic"]],["IF_pc_w",[[17,2],[17,32]],[[17,25],[17,32]],["fetch_stage"],["variable","logic"]],["IF_pc_sel_w",[[18,2],[18,36]],[[18,25],[18,36]],["fetch_stage"],["variable","logic"]],["IF_pc_plus4_w",[[19,2],[19,38]],[[19,25],[19,38]],["fetch_stage"],["variable","logic"]],["IF_instruction_w",[[21,2],[21,41]],[[21,25],[21,41]],["fetch_stage"],["variable","logic"]],["IF_rd_addr_w",[[22,2],[22,46]],[[22,34],[22,46]],["fetch_stage"],["variable","logic"]],["pc_sel_inst",[[26,2],[31,5]],[[26,9],[26,20]],["fetch_stage"],["instance","pc_sel"]],["program_counter_inst",[[33,2],[39,5]],[[33,18],[33,38]],["fetch_stage"],["instance","program_counter"]],["pc_add_inst",[[41,2],[44,3]],[[41,9],[41,20]],["fetch_stage"],["instance","pc_add"]],["instruction_memory_inst",[[46,2],[49,3]],[[46,21],[46,44]],["fetch_stage"],["instance","instruction_memory"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/1.Fetch_Stage/module/instruction_memory.sv",[[[[[["instruction_memory",[[4,0],[7,2]],[[4,7],[4,25]],[],["module"]],[18,9]],[[["rd_addr_i",[[5,4],[5,52]],[[5,43],[5,52]],["instruction_memory"],["port","logic"]],["rd_data_o",[[6,4],[6,43]],[[6,34],[6,43]],["instruction_memory"],["port","logic"]],["inst_mem",[[9,30],[9,82]],[[9,53],[9,61]],["instruction_memory"],["variable","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/1.Fetch_Stage/module/pc_add.sv",[[[[[["pc_add",[[4,0],[7,4]],[[4,7],[4,13]],[],["module"]],[11,9]],[[["pc_i",[[5,2],[5,35]],[[5,31],[5,35]],["pc_add"],["port","logic"]],["pc_plus4_o",[[6,2],[6,42]],[[6,32],[6,42]],["pc_add"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/1.Fetch_Stage/module/pc_sel.sv",[[[[[["pc_sel",[[4,0],[9,4]],[[4,7],[4,13]],[],["module"]],[12,9]],[[["pc_plus4_i",[[5,2],[5,41]],[[5,31],[5,41]],["pc_sel"],["port","logic"]],["branch_target_addr_i",[[6,2],[6,51]],[[6,31],[6,51]],["pc_sel"],["port","logic"]],["PCSrc_i",[[7,2],[7,21]],[[7,14],[7,21]],["pc_sel"],["port","logic"]],["pc_sel_o",[[8,2],[8,40]],[[8,32],[8,40]],["pc_sel"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/1.Fetch_Stage/module/program_counter.sv",[[[[[["program_counter",[[4,0],[10,4]],[[4,7],[4,22]],[],["module"]],[22,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["program_counter"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["program_counter"],["port","logic"]],["pc_en_i",[[7,2],[7,21]],[[7,14],[7,21]],["program_counter"],["port","logic"]],["pc_i",[[8,2],[8,35]],[[8,31],[8,35]],["program_counter"],["port","logic"]],["pc_o",[[9,2],[9,36]],[[9,32],[9,36]],["program_counter"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/decode_stage.sv",[[[[[["decode_stage",[[4,0],[27,4]],[[4,7],[4,19]],[],["module"]],[134,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["decode_stage"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["decode_stage"],["port","logic"]],["ID_instruction_i",[[7,2],[7,47]],[[7,31],[7,47]],["decode_stage"],["port","logic"]],["ID_pc_i",[[8,2],[8,38]],[[8,31],[8,38]],["decode_stage"],["port","logic"]],["WB_we_i",[[10,2],[10,21]],[[10,14],[10,21]],["decode_stage"],["port","logic"]],["WB_wr_addr_i",[[11,2],[11,43]],[[11,31],[11,43]],["decode_stage"],["port","logic"]],["WB_wr_data_i",[[12,2],[12,43]],[[12,31],[12,43]],["decode_stage"],["port","logic"]],["ID_WBSel_o",[[14,2],[14,28]],[[14,18],[14,28]],["decode_stage"],["port","wb_sel_e"]],["ID_PCSrc_o",[[15,2],[15,25]],[[15,15],[15,25]],["decode_stage"],["port","logic"]],["ID_MemRead_o",[[16,2],[16,27]],[[16,15],[16,27]],["decode_stage"],["port","logic"]],["ID_MemWrite_o",[[17,2],[17,28]],[[17,15],[17,28]],["decode_stage"],["port","logic"]],["ID_RegWrite_o",[[18,2],[18,28]],[[18,15],[18,28]],["decode_stage"],["port","logic"]],["ID_ALUOp_o",[[19,2],[19,28]],[[19,18],[19,28]],["decode_stage"],["port","alu_op_e"]],["ID_ALUOpSrc1_o",[[20,2],[20,29]],[[20,15],[20,29]],["decode_stage"],["port","logic"]],["ID_ALUOpSrc2_o",[[21,2],[21,29]],[[21,15],[21,29]],["decode_stage"],["port","logic"]],["ID_branch_target_addr_o",[[23,2],[23,55]],[[23,32],[23,55]],["decode_stage"],["port","logic"]],["ID_rd_data1_o",[[24,2],[24,45]],[[24,32],[24,45]],["decode_stage"],["port","logic"]],["ID_rd_data2_o",[[25,2],[25,45]],[[25,32],[25,45]],["decode_stage"],["port","logic"]],["ID_imm_o",[[26,2],[26,40]],[[26,32],[26,40]],["decode_stage"],["port","logic"]],["ID_ImmSel_w",[[29,2],[29,23]],[[29,12],[29,23]],["decode_stage"],["variable","imm_sel_e"]],["ID_imm_i_w",[[31,2],[31,35]],[[31,25],[31,35]],["decode_stage"],["variable","logic"]],["ID_imm_s_w",[[32,2],[32,35]],[[32,25],[32,35]],["decode_stage"],["variable","logic"]],["ID_imm_b_w",[[33,2],[33,35]],[[33,25],[33,35]],["decode_stage"],["variable","logic"]],["ID_imm_u_w",[[34,2],[34,35]],[[34,25],[34,35]],["decode_stage"],["variable","logic"]],["ID_imm_j_w",[[35,2],[35,35]],[[35,25],[35,35]],["decode_stage"],["variable","logic"]],["ID_imm_w",[[36,2],[36,33]],[[36,25],[36,33]],["decode_stage"],["variable","logic"]],["ID_rd_data1_w",[[38,2],[38,38]],[[38,25],[38,38]],["decode_stage"],["variable","logic"]],["ID_rd_data2_w",[[39,2],[39,38]],[[39,25],[39,38]],["decode_stage"],["variable","logic"]],["ID_branch_target_addr_w",[[41,2],[41,48]],[[41,25],[41,48]],["decode_stage"],["variable","logic"]],["ID_opcode_w",[[43,2],[43,25]],[[43,14],[43,25]],["decode_stage"],["variable","logic"]],["ID_rd_addr1_w",[[44,2],[44,27]],[[44,14],[44,27]],["decode_stage"],["variable","logic"]],["ID_funct3_w",[[45,2],[45,25]],[[45,14],[45,25]],["decode_stage"],["variable","logic"]],["ID_rd_addr2_w",[[46,2],[46,27]],[[46,14],[46,27]],["decode_stage"],["variable","logic"]],["ID_BranchTaken_w",[[48,2],[48,24]],[[48,8],[48,24]],["decode_stage"],["variable","logic"]],["ID_BrEq_w",[[49,2],[49,17]],[[49,8],[49,17]],["decode_stage"],["variable","logic"]],["ID_BrLT_w",[[49,2],[49,28]],[[49,19],[49,28]],["decode_stage"],["variable","ID_BrEq_w"]],["ID_BrLTU_w",[[49,2],[49,40]],[[49,30],[49,40]],["decode_stage"],["variable","ID_BrLT_w"]],["ID_Branch_w",[[50,2],[50,19]],[[50,8],[50,19]],["decode_stage"],["variable","logic"]],["ID_Jump_w",[[50,2],[50,30]],[[50,21],[50,30]],["decode_stage"],["variable","ID_Branch_w"]],["main_ctrl_inst",[[61,2],[73,5]],[[61,20],[61,34]],["decode_stage"],["instance","main_control_unit"]],["register_file_inst",[[75,2],[85,5]],[[75,16],[75,34]],["decode_stage"],["instance","register_file"]],["branch_comp_inst",[[87,2],[93,5]],[[87,20],[87,36]],["decode_stage"],["instance","branch_comparator"]],["branch_det_inst",[[95,2],[102,5]],[[95,23],[95,38]],["decode_stage"],["instance","branch_determination"]],["imm_gen_inst",[[104,2],[111,5]],[[104,22],[104,34]],["decode_stage"],["instance","immediate_generator"]],["imm_sel_inst",[[113,2],[121,5]],[[113,16],[113,28]],["decode_stage"],["instance","immediate_sel"]],["target_addr_add",[[123,4],[127,7]],[[123,25],[123,40]],["decode_stage"],["instance","target_address_adder"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/branch_comparator.sv",[[[[[["branch_comparator",[[4,0],[10,4]],[[4,7],[4,24]],[],["module"]],[20,9]],[[["rd_data1_i",[[5,2],[5,41]],[[5,31],[5,41]],["branch_comparator"],["port","logic"]],["rd_data2_i",[[6,2],[6,41]],[[6,31],[6,41]],["branch_comparator"],["port","logic"]],["BrEq",[[7,2],[7,19]],[[7,15],[7,19]],["branch_comparator"],["port","logic"]],["BrLT",[[8,2],[8,19]],[[8,15],[8,19]],["branch_comparator"],["port","logic"]],["BrLTU",[[9,2],[9,20]],[[9,15],[9,20]],["branch_comparator"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/branch_determination.sv",[[[[[["branch_determination",[[4,0],[12,4]],[[4,7],[4,27]],[],["module"]],[32,9]],[[["BrEq_i",[[5,2],[5,20]],[[5,14],[5,20]],["branch_determination"],["port","logic"]],["BrLT_i",[[6,2],[6,20]],[[6,14],[6,20]],["branch_determination"],["port","logic"]],["BrLTU_i",[[7,2],[7,21]],[[7,14],[7,21]],["branch_determination"],["port","logic"]],["Branch_i",[[8,2],[8,22]],[[8,14],[8,22]],["branch_determination"],["port","logic"]],["funct3_i",[[9,2],[9,28]],[[9,20],[9,28]],["branch_determination"],["port","logic"]],["BranchTaken_o",[[11,2],[11,28]],[[11,15],[11,28]],["branch_determination"],["port","logic"]],["BrSel_w",[[14,2],[14,15]],[[14,8],[14,15]],["branch_determination"],["variable","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/immediate_generator.sv",[[[[[["immediate_generator",[[4,0],[12,2]],[[4,7],[4,26]],[],["module"]],[20,9]],[[["instruction_i",[[5,4],[5,47]],[[5,34],[5,47]],["immediate_generator"],["port","logic"]],["imm_i_o",[[7,4],[7,41]],[[7,34],[7,41]],["immediate_generator"],["port","logic"]],["imm_s_o",[[8,4],[8,41]],[[8,34],[8,41]],["immediate_generator"],["port","logic"]],["imm_b_o",[[9,4],[9,41]],[[9,34],[9,41]],["immediate_generator"],["port","logic"]],["imm_u_o",[[10,4],[10,41]],[[10,34],[10,41]],["immediate_generator"],["port","logic"]],["imm_j_o",[[11,4],[11,41]],[[11,34],[11,41]],["immediate_generator"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/immediate_sel.sv",[[[[[["immediate_sel",[[4,0],[12,2]],[[4,7],[4,20]],[],["module"]],[24,9]],[[["ImmSel_i",[[5,4],[5,28]],[[5,20],[5,28]],["immediate_sel"],["port","imm_sel_e"]],["imm_i_i",[[6,4],[6,40]],[[6,33],[6,40]],["immediate_sel"],["port","logic"]],["imm_s_i",[[7,4],[7,40]],[[7,33],[7,40]],["immediate_sel"],["port","logic"]],["imm_b_i",[[8,4],[8,40]],[[8,33],[8,40]],["immediate_sel"],["port","logic"]],["imm_u_i",[[9,4],[9,40]],[[9,33],[9,40]],["immediate_sel"],["port","logic"]],["imm_j_i",[[10,4],[10,40]],[[10,33],[10,40]],["immediate_sel"],["port","logic"]],["ImmSel_o",[[11,4],[11,42]],[[11,34],[11,42]],["immediate_sel"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/main_control_unit.sv",[[[[[["main_control_unit",[[4,0],[22,2]],[[4,7],[4,24]],[],["module"]],[114,0]],[[["opcode_i",[[5,4],[5,34]],[[5,26],[5,34]],["main_control_unit"],["port","logic"]],["RegWrite_o",[[8,4],[8,36]],[[8,26],[8,36]],["main_control_unit"],["port","logic"]],["WBSel_o",[[9,4],[9,33]],[[9,26],[9,33]],["main_control_unit"],["port","wb_sel_e"]],["MemRead_o",[[10,4],[10,35]],[[10,26],[10,35]],["main_control_unit"],["port","logic"]],["MemWrite_o",[[11,4],[11,36]],[[11,26],[11,36]],["main_control_unit"],["port","logic"]],["Branch_o",[[12,4],[12,34]],[[12,26],[12,34]],["main_control_unit"],["port","logic"]],["Jump_o",[[13,4],[13,32]],[[13,26],[13,32]],["main_control_unit"],["port","logic"]],["ALUSrc1_o",[[16,4],[16,35]],[[16,26],[16,35]],["main_control_unit"],["port","logic"]],["ALUSrc2_o",[[17,4],[17,35]],[[17,26],[17,35]],["main_control_unit"],["port","logic"]],["ALUOp_o",[[20,4],[20,33]],[[20,26],[20,33]],["main_control_unit"],["port","alu_op_e"]],["ImmSel_o",[[21,4],[21,34]],[[21,26],[21,34]],["main_control_unit"],["port","imm_sel_e"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/register_file.sv",[[[[[["register_file",[[4,0],[15,4]],[[4,7],[4,20]],[],["module"]],[37,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["register_file"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["register_file"],["port","logic"]],["we_i",[[7,2],[7,18]],[[7,14],[7,18]],["register_file"],["port","logic"]],["wr_addr_i",[[8,2],[8,40]],[[8,31],[8,40]],["register_file"],["port","logic"]],["wr_data_i",[[9,2],[9,40]],[[9,31],[9,40]],["register_file"],["port","logic"]],["rd_addr1_i",[[10,2],[10,41]],[[10,31],[10,41]],["register_file"],["port","logic"]],["rd_addr2_i",[[11,2],[11,41]],[[11,31],[11,41]],["register_file"],["port","logic"]],["rd_data1_o",[[13,2],[13,42]],[[13,32],[13,42]],["register_file"],["port","logic"]],["rd_data2_o",[[14,2],[14,42]],[[14,32],[14,42]],["register_file"],["port","logic"]],["registers",[[17,2],[17,50]],[[17,25],[17,34]],["register_file"],["variable","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/target_address_adder.sv",[[[[[["target_address_adder",[[4,0],[8,4]],[[4,7],[4,27]],[],["module"]],[11,9]],[[["pc_i",[[5,2],[5,35]],[[5,31],[5,35]],["target_address_adder"],["port","logic"]],["immediate_result_i",[[6,2],[6,49]],[[6,31],[6,49]],["target_address_adder"],["port","logic"]],["branch_target_addr_o",[[7,2],[7,52]],[[7,32],[7,52]],["target_address_adder"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/execute_stage.sv",[[[[[["execute_stage",[[4,0],[21,4]],[[4,7],[4,20]],[],["module"]],[69,9]],[[["EX_rd_data1_i",[[5,2],[5,44]],[[5,31],[5,44]],["execute_stage"],["port","logic"]],["EX_rd_data2_i",[[6,2],[6,44]],[[6,31],[6,44]],["execute_stage"],["port","logic"]],["MEM_alu_result_i",[[7,2],[7,47]],[[7,31],[7,47]],["execute_stage"],["port","logic"]],["WB_alu_result_i",[[8,2],[8,46]],[[8,31],[8,46]],["execute_stage"],["port","logic"]],["EX_imm_i",[[9,2],[9,39]],[[9,31],[9,39]],["execute_stage"],["port","logic"]],["EX_pc_i",[[10,2],[10,38]],[[10,31],[10,38]],["execute_stage"],["port","logic"]],["EX_instruction_i",[[11,2],[11,47]],[[11,31],[11,47]],["execute_stage"],["port","logic"]],["EX_ALUOpSrc1_i",[[13,2],[13,28]],[[13,14],[13,28]],["execute_stage"],["port","logic"]],["EX_ALUOpSrc2_i",[[14,2],[14,28]],[[14,14],[14,28]],["execute_stage"],["port","logic"]],["EX_ALUOp_i",[[15,2],[15,27]],[[15,17],[15,27]],["execute_stage"],["port","alu_op_e"]],["EX_forwardA_i",[[16,2],[16,30]],[[16,17],[16,30]],["execute_stage"],["port","fw_sel_e"]],["EX_forwardB_i",[[17,2],[17,30]],[[17,17],[17,30]],["execute_stage"],["port","fw_sel_e"]],["EX_alu_result_o",[[19,2],[19,47]],[[19,32],[19,47]],["execute_stage"],["port","logic"]],["EX_wr_data_o",[[20,2],[20,44]],[[20,32],[20,44]],["execute_stage"],["port","logic"]],["EX_ALUSel_w",[[23,2],[23,23]],[[23,12],[23,23]],["execute_stage"],["variable","alu_sel_e"]],["forwardA_result",[[25,2],[25,40]],[[25,25],[25,40]],["execute_stage"],["variable","logic"]],["forwardB_result",[[25,2],[25,57]],[[25,42],[25,57]],["execute_stage"],["variable","forwardA_result"]],["EX_alu_operand1_w",[[26,2],[26,42]],[[26,25],[26,42]],["execute_stage"],["variable","logic"]],["EX_alu_operand2_w",[[26,2],[26,61]],[[26,44],[26,61]],["execute_stage"],["variable","EX_alu_operand1_w"]],["EX_alu_ctrl_funct3_w",[[28,2],[28,34]],[[28,14],[28,34]],["execute_stage"],["variable","logic"]],["EX_alu_ctrl_funct7_w",[[29,2],[29,34]],[[29,14],[29,34]],["execute_stage"],["variable","logic"]],["forwardA_inst",[[31,2],[37,3]],[[31,11],[31,24]],["execute_stage"],["instance","MUX_3to1"]],["forwardB_inst",[[39,2],[45,3]],[[39,11],[39,24]],["execute_stage"],["instance","MUX_3to1"]],["alu_ctrl_inst",[[54,2],[59,3]],[[54,19],[54,32]],["execute_stage"],["instance","alu_control_unit"]],["alu_inst",[[61,2],[66,3]],[[61,6],[61,14]],["execute_stage"],["instance","alu"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/module/alu_control_unit.sv",[[[[[["alu_control_unit",[[4,0],[9,4]],[[4,7],[4,23]],[],["module"]],[62,9]],[[["ALUOp_i",[[5,2],[5,24]],[[5,17],[5,24]],["alu_control_unit"],["port","alu_op_e"]],["alu_ctrl_funct3_i",[[6,2],[6,37]],[[6,20],[6,37]],["alu_control_unit"],["port","logic"]],["alu_ctrl_funct7_i",[[7,2],[7,31]],[[7,14],[7,31]],["alu_control_unit"],["port","logic"]],["ALUSel_o",[[8,2],[8,27]],[[8,19],[8,27]],["alu_control_unit"],["port","alu_sel_e"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/module/alu.sv",[[[[[["alu",[[4,0],[10,2]],[[4,7],[4,10]],[],["module"]],[30,9]],[[["ALUSel_i",[[5,2],[5,26]],[[5,18],[5,26]],["alu"],["port","alu_sel_e"]],["alu_operand1_i",[[6,2],[6,45]],[[6,31],[6,45]],["alu"],["port","logic"]],["alu_operand2_i",[[7,2],[7,45]],[[7,31],[7,45]],["alu"],["port","logic"]],["alu_result_o",[[9,2],[9,44]],[[9,32],[9,44]],["alu"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/module/MUX_3to1.sv",[[[[[["MUX_3to1",[[4,0],[10,4]],[[4,7],[4,15]],[],["module"]],[21,9]],[[["rd_data_i",[[5,2],[5,40]],[[5,31],[5,40]],["MUX_3to1"],["port","logic"]],["MEM_ALU_i",[[6,2],[6,40]],[[6,31],[6,40]],["MUX_3to1"],["port","logic"]],["WB_DATA_i",[[7,2],[7,40]],[[7,31],[7,40]],["MUX_3to1"],["port","logic"]],["sel",[[8,2],[8,20]],[[8,17],[8,20]],["MUX_3to1"],["port","fw_sel_e"]],["out",[[9,2],[9,35]],[[9,32],[9,35]],["MUX_3to1"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/4.Memory_Stage/memory_stage.sv",[[[[[["memory_stage",[[4,0],[16,4]],[[4,7],[4,19]],[],["module"]],[35,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["memory_stage"],["port","logic"]],["MEM_MemWrite_i",[[6,2],[6,28]],[[6,14],[6,28]],["memory_stage"],["port","logic"]],["MEM_MemRead_i",[[7,2],[7,27]],[[7,14],[7,27]],["memory_stage"],["port","logic"]],["WB_MemWrite_i",[[8,2],[8,27]],[[8,14],[8,27]],["memory_stage"],["port","logic"]],["MEM_instruction_i",[[9,2],[9,48]],[[9,31],[9,48]],["memory_stage"],["port","logic"]],["MEM_addr_i",[[10,2],[10,41]],[[10,31],[10,41]],["memory_stage"],["port","logic"]],["MEM_wr_data_i",[[11,2],[11,44]],[[11,31],[11,44]],["memory_stage"],["port","logic"]],["WB_addr_i",[[12,2],[12,40]],[[12,31],[12,40]],["memory_stage"],["port","logic"]],["WB_wr_data_i",[[13,2],[13,43]],[[13,31],[13,43]],["memory_stage"],["port","logic"]],["MEM_rd_data_o",[[15,2],[15,45]],[[15,32],[15,45]],["memory_stage"],["port","logic"]],["MEM_funct3_w",[[18,2],[18,26]],[[18,14],[18,26]],["memory_stage"],["variable","logic"]],["data_mem_inst",[[22,2],[33,5]],[[22,14],[22,27]],["memory_stage"],["instance","data_memory"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/4.Memory_Stage/module/data_memory.sv",[[[[[["data_memory",[[4,0],[16,2]],[[4,7],[4,18]],[],["module"]],[66,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["data_memory"],["port","logic"]],["MEM_MemWrite_en",[[6,2],[6,29]],[[6,14],[6,29]],["data_memory"],["port","logic"]],["MEM_MemRead_en",[[7,2],[7,28]],[[7,14],[7,28]],["data_memory"],["port","logic"]],["WB_MemWrite_en",[[8,2],[8,28]],[[8,14],[8,28]],["data_memory"],["port","logic"]],["MEM_funct3_i",[[9,2],[9,32]],[[9,20],[9,32]],["data_memory"],["port","logic"]],["MEM_addr_i",[[10,2],[10,41]],[[10,31],[10,41]],["data_memory"],["port","logic"]],["WB_addr_i",[[11,2],[11,40]],[[11,31],[11,40]],["data_memory"],["port","logic"]],["MEM_wr_data_i",[[12,2],[12,44]],[[12,31],[12,44]],["data_memory"],["port","logic"]],["WB_wr_data_i",[[13,2],[13,43]],[[13,31],[13,43]],["data_memory"],["port","logic"]],["rd_data_o",[[15,2],[15,41]],[[15,32],[15,41]],["data_memory"],["port","logic"]],["memory",[[19,28],[19,78]],[[19,51],[19,57]],["data_memory"],["variable","logic"]],["MEM_word_addr_w",[[21,2],[21,49]],[[21,34],[21,49]],["data_memory"],["variable","logic"]],["WB_word_addr_w",[[21,2],[21,65]],[[21,51],[21,65]],["data_memory"],["variable","MEM_word_addr_w"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/5.WriteBack_Stage/module/write_back_sel.sv",[[[[[["write_back_sel",[[4,0],[11,4]],[[4,7],[4,21]],[],["module"]],[23,9]],[[["WBSel_i",[[5,2],[5,24]],[[5,17],[5,24]],["write_back_sel"],["port","wb_sel_e"]],["alu_result_i",[[6,2],[6,43]],[[6,31],[6,43]],["write_back_sel"],["port","logic"]],["rd_data_i",[[7,2],[7,40]],[[7,31],[7,40]],["write_back_sel"],["port","logic"]],["pc_plus4_i",[[8,2],[8,41]],[[8,31],[8,41]],["write_back_sel"],["port","logic"]],["writeback_data_o",[[10,2],[10,48]],[[10,32],[10,48]],["write_back_sel"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/5.WriteBack_Stage/writeback_stage.sv",[[[[[["writeback_stage",[[4,0],[11,4]],[[4,7],[4,22]],[],["module"]],[21,10]],[[["WB_WBSel_i",[[5,2],[5,27]],[[5,17],[5,27]],["writeback_stage"],["port","wb_sel_e"]],["WB_alu_result_i",[[6,2],[6,46]],[[6,31],[6,46]],["writeback_stage"],["port","logic"]],["WB_rd_data_i",[[7,2],[7,43]],[[7,31],[7,43]],["writeback_stage"],["port","logic"]],["WB_pc_plus4_i",[[8,2],[8,44]],[[8,31],[8,44]],["writeback_stage"],["port","logic"]],["WB_writeback_data_o",[[10,2],[10,51]],[[10,32],[10,51]],["writeback_stage"],["port","logic"]],["wbsel_inst",[[13,2],[20,5]],[[13,17],[13,27]],["writeback_stage"],["instance","write_back_sel"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/6.Forwarding_Unit/forwarding_unit.sv",[[[[[["forwarding_unit",[[4,0],[16,4]],[[4,7],[4,22]],[],["module"]],[40,9]],[[["ID_rs1_addr_i",[[5,2],[5,33]],[[5,20],[5,33]],["forwarding_unit"],["port","logic"]],["ID_rs2_addr_i",[[6,2],[6,33]],[[6,20],[6,33]],["forwarding_unit"],["port","logic"]],["EX_rd_addr_i",[[8,2],[8,32]],[[8,20],[8,32]],["forwarding_unit"],["port","logic"]],["MEM_rd_addr_i",[[9,2],[9,33]],[[9,20],[9,33]],["forwarding_unit"],["port","logic"]],["EX_RegWrite_i",[[11,2],[11,27]],[[11,14],[11,27]],["forwarding_unit"],["port","logic"]],["MEM_RegWrite_i",[[12,2],[12,28]],[[12,14],[12,28]],["forwarding_unit"],["port","logic"]],["forwardA",[[14,2],[14,26]],[[14,18],[14,26]],["forwarding_unit"],["port","fw_sel_e"]],["forwardB",[[15,2],[15,26]],[[15,18],[15,26]],["forwarding_unit"],["port","fw_sel_e"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/7.Hazard_Detection_Unit/hazard_detection_unit.sv",[[[[[["hazard_detection_unit",[[4,0],[13,4]],[[4,7],[4,28]],[],["module"]],[26,9]],[[["ID_rs1_addr_i",[[5,2],[5,33]],[[5,20],[5,33]],["hazard_detection_unit"],["port","logic"]],["ID_rs2_addr_i",[[6,2],[6,33]],[[6,20],[6,33]],["hazard_detection_unit"],["port","logic"]],["EX_rd_addr_i",[[7,2],[7,32]],[[7,20],[7,32]],["hazard_detection_unit"],["port","logic"]],["EX_MemRead_i",[[8,2],[8,26]],[[8,14],[8,26]],["hazard_detection_unit"],["port","logic"]],["PCWrite_en_o",[[10,2],[10,27]],[[10,15],[10,27]],["hazard_detection_unit"],["port","logic"]],["IF_ID_write_en_o",[[11,2],[11,31]],[[11,15],[11,31]],["hazard_detection_unit"],["port","logic"]],["ID_EX_flush_o",[[12,2],[12,28]],[[12,15],[12,28]],["hazard_detection_unit"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/header/defines.sv",[[[[[["defines",[[1,0],[1,16]],[[1,8],[1,15]],[],["package"]],[113,10]],[[["DATA_WIDTH",[[3,2],[3,29]],[[3,13],[3,23]],["defines"],["localparam"]],["REG_COUNT",[[5,2],[5,29]],[[5,13],[5,22]],["defines"],["localparam"]],["ADDR_WIDTH",[[6,2],[6,44]],[[6,13],[6,23]],["defines"],["localparam"]],["DATA_MEM_DEPTH",[[8,2],[8,35]],[[8,13],[8,27]],["defines"],["localparam"]],["DATA_MEM_ADDR_WIDTH",[[9,2],[9,58]],[[9,13],[9,32]],["defines"],["localparam"]],["INST_MEM_DEPTH",[[11,2],[11,35]],[[11,13],[11,27]],["defines"],["localparam"]],["INST_MEM_ADDR_WIDTH",[[12,2],[12,58]],[[12,13],[12,32]],["defines"],["localparam"]],["OPCODE_LOAD",[[15,2],[15,41]],[[15,13],[15,24]],["defines"],["localparam"]],["OPCODE_ITYPE",[[16,2],[16,41]],[[16,13],[16,25]],["defines"],["localparam"]],["OPCODE_AUIPC",[[17,2],[17,41]],[[17,13],[17,25]],["defines"],["localparam"]],["OPCODE_STORE",[[18,2],[18,41]],[[18,13],[18,25]],["defines"],["localparam"]],["OPCODE_RTYPE",[[19,2],[19,41]],[[19,13],[19,25]],["defines"],["localparam"]],["OPCODE_LUI",[[20,2],[20,41]],[[20,13],[20,23]],["defines"],["localparam"]],["OPCODE_BRANCH",[[21,2],[21,41]],[[21,13],[21,26]],["defines"],["localparam"]],["OPCODE_JALR",[[22,2],[22,41]],[[22,13],[22,24]],["defines"],["localparam"]],["OPCODE_JAL",[[23,2],[23,41]],[[23,13],[23,23]],["defines"],["localparam"]],["FUNCT7_ADD",[[26,2],[26,35]],[[26,13],[26,23]],["defines"],["localparam"]],["FUNCT7_SUB",[[27,2],[27,35]],[[27,13],[27,23]],["defines"],["localparam"]],["FUNCT7_SRL",[[28,2],[28,35]],[[28,13],[28,23]],["defines"],["localparam"]],["FUNCT7_SRA",[[29,2],[29,35]],[[29,13],[29,23]],["defines"],["localparam"]],["FUNCT7_SRLI",[[30,2],[30,35]],[[30,13],[30,24]],["defines"],["localparam"]],["FUNCT7_SRAI",[[31,2],[31,35]],[[31,13],[31,24]],["defines"],["localparam"]],["FUNCT3_ADD_SUB",[[34,2],[34,37]],[[34,13],[34,27]],["defines"],["localparam"]],["FUNCT3_SLL",[[35,2],[35,37]],[[35,13],[35,23]],["defines"],["localparam"]],["FUNCT3_SLT",[[36,2],[36,37]],[[36,13],[36,23]],["defines"],["localparam"]],["FUNCT3_SLTU",[[37,2],[37,37]],[[37,13],[37,24]],["defines"],["localparam"]],["FUNCT3_XOR",[[38,2],[38,37]],[[38,13],[38,23]],["defines"],["localparam"]],["FUNCT3_SRL_SRA",[[39,2],[39,37]],[[39,13],[39,27]],["defines"],["localparam"]],["FUNCT3_OR",[[42,2],[42,37]],[[42,13],[42,22]],["defines"],["localparam"]],["FUNCT3_AND",[[43,2],[43,37]],[[43,13],[43,23]],["defines"],["localparam"]],["FUNCT3_SB",[[44,2],[44,37]],[[44,13],[44,22]],["defines"],["localparam"]],["FUNCT3_SH",[[45,2],[45,37]],[[45,13],[45,22]],["defines"],["localparam"]],["FUNCT3_SW",[[46,2],[46,37]],[[46,13],[46,22]],["defines"],["localparam"]],["FUNCT3_LB",[[47,2],[47,37]],[[47,13],[47,22]],["defines"],["localparam"]],["FUNCT3_LH",[[48,2],[48,37]],[[48,13],[48,22]],["defines"],["localparam"]],["FUNCT3_LW",[[49,2],[49,37]],[[49,13],[49,22]],["defines"],["localparam"]],["FUNCT3_LBU",[[50,2],[50,37]],[[50,13],[50,23]],["defines"],["localparam"]],["FUNCT3_LHU",[[51,2],[51,37]],[[51,13],[51,23]],["defines"],["localparam"]],["FUNCT3_LWU",[[52,2],[52,37]],[[52,13],[52,23]],["defines"],["localparam"]],["FUNCT3_BEQ",[[55,2],[55,37]],[[55,13],[55,23]],["defines"],["localparam"]],["FUNCT3_BNE",[[56,2],[56,37]],[[56,13],[56,23]],["defines"],["localparam"]],["FUNCT3_BLT",[[57,2],[57,37]],[[57,13],[57,23]],["defines"],["localparam"]],["FUNCT3_BGE",[[58,2],[58,37]],[[58,13],[58,23]],["defines"],["localparam"]],["FUNCT3_BLTU",[[59,2],[59,37]],[[59,13],[59,24]],["defines"],["localparam"]],["FUNCT3_BGEU",[[60,2],[60,37]],[[60,13],[60,24]],["defines"],["localparam"]],["FW_NONE",[[63,4],[63,11]],[[63,4],[63,11]],["defines"],["enum_member","#AnonymousEnum0"]],["FW_MEM_ALU",[[64,4],[64,14]],[[64,4],[64,14]],["defines"],["enum_member","#AnonymousEnum0"]],["FW_WB_DATA",[[65,4],[65,14]],[[65,4],[65,14]],["defines"],["enum_member","#AnonymousEnum0"]],["fw_sel_e",[[62,2],[66,13]],[[66,4],[66,12]],["defines"],["typedef","#AnonymousEnum0"]],["WB_ALU",[[70,4],[70,10]],[[70,4],[70,10]],["defines"],["enum_member","#AnonymousEnum1"]],["WB_MEM",[[71,4],[71,10]],[[71,4],[71,10]],["defines"],["enum_member","#AnonymousEnum1"]],["WB_PC4",[[72,4],[72,10]],[[72,4],[72,10]],["defines"],["enum_member","#AnonymousEnum1"]],["WB_NONE",[[73,4],[73,11]],[[73,4],[73,11]],["defines"],["enum_member","#AnonymousEnum1"]],["wb_sel_e",[[69,2],[74,13]],[[74,4],[74,12]],["defines"],["typedef","#AnonymousEnum1"]],["ALU_ADD",[[78,4],[78,11]],[[78,4],[78,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SUB",[[79,4],[79,11]],[[79,4],[79,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_AND",[[80,4],[80,11]],[[80,4],[80,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_XOR",[[81,4],[81,11]],[[81,4],[81,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_OR",[[82,4],[82,10]],[[82,4],[82,10]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SLL",[[83,4],[83,11]],[[83,4],[83,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SRL",[[84,4],[84,11]],[[84,4],[84,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SRA",[[85,4],[85,11]],[[85,4],[85,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SLT",[[86,4],[86,11]],[[86,4],[86,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SLTU",[[87,4],[87,12]],[[87,4],[87,12]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_PASS_B",[[88,4],[88,14]],[[88,4],[88,14]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_X",[[89,4],[89,9]],[[89,4],[89,9]],["defines"],["enum_member","#AnonymousEnum2"]],["alu_sel_e",[[77,2],[90,14]],[[90,4],[90,13]],["defines"],["typedef","#AnonymousEnum2"]],["IMM_TYPE_I",[[94,4],[94,14]],[[94,4],[94,14]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_S",[[95,4],[95,14]],[[95,4],[95,14]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_B",[[96,4],[96,14]],[[96,4],[96,14]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_U",[[97,4],[97,14]],[[97,4],[97,14]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_J",[[98,4],[98,14]],[[98,4],[98,14]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_R",[[99,4],[99,14]],[[99,4],[99,14]],["defines"],["enum_member","#AnonymousEnum3"]],["imm_sel_e",[[93,2],[100,14]],[[100,4],[100,13]],["defines"],["typedef","#AnonymousEnum3"]],["ALUOP_RTYPE",[[104,6],[104,17]],[[104,6],[104,17]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_ITYPE_ARITH",[[105,6],[105,23]],[[105,6],[105,23]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_MEM_ADDR",[[106,6],[106,20]],[[106,6],[106,20]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_BRANCH",[[107,6],[107,18]],[[107,6],[107,18]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_LUI",[[108,6],[108,15]],[[108,6],[108,15]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_JUMP",[[109,6],[109,16]],[[109,6],[109,16]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_NONE",[[110,6],[110,16]],[[110,6],[110,16]],["defines"],["enum_member","#AnonymousEnum4"]],["alu_op_e",[[103,2],[111,13]],[[111,4],[111,12]],["defines"],["typedef","#AnonymousEnum4"]]]]]]],[],0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/riscv_core.sv",[[[[[["riscv_core",[[4,0],[7,4]],[[4,7],[4,17]],[],["module"]],[299,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["riscv_core"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["riscv_core"],["port","logic"]],["ID_WBSel_w",[[10,2],[10,21]],[[10,11],[10,21]],["riscv_core"],["variable","wb_sel_e"]],["EX_WBSel_w",[[10,2],[10,33]],[[10,23],[10,33]],["riscv_core"],["variable","ID_WBSel_w"]],["MEM_WBSel_w",[[10,2],[10,46]],[[10,35],[10,46]],["riscv_core"],["variable","EX_WBSel_w"]],["WB_WBSel_w",[[10,2],[10,58]],[[10,48],[10,58]],["riscv_core"],["variable","MEM_WBSel_w"]],["ID_ALUOp_w",[[11,2],[11,21]],[[11,11],[11,21]],["riscv_core"],["variable","alu_op_e"]],["EX_ALUOp_w",[[11,2],[11,33]],[[11,23],[11,33]],["riscv_core"],["variable","ID_ALUOp_w"]],["ID_forwardA_w",[[12,2],[12,24]],[[12,11],[12,24]],["riscv_core"],["variable","fw_sel_e"]],["ID_forwardB_w",[[12,2],[12,39]],[[12,26],[12,39]],["riscv_core"],["variable","ID_forwardA_w"]],["EX_forwardA_w",[[12,2],[12,54]],[[12,41],[12,54]],["riscv_core"],["variable","ID_forwardB_w"]],["EX_forwardB_w",[[12,2],[12,69]],[[12,56],[12,69]],["riscv_core"],["variable","EX_forwardA_w"]],["ID_MemRead_w",[[13,2],[13,20]],[[13,8],[13,20]],["riscv_core"],["variable","logic"]],["EX_MemRead_w",[[13,2],[13,34]],[[13,22],[13,34]],["riscv_core"],["variable","ID_MemRead_w"]],["MEM_MemRead_w",[[13,2],[13,49]],[[13,36],[13,49]],["riscv_core"],["variable","EX_MemRead_w"]],["WB_MemWrite_w",[[13,2],[13,64]],[[13,51],[13,64]],["riscv_core"],["variable","MEM_MemRead_w"]],["ID_MemWrite_w",[[14,2],[14,21]],[[14,8],[14,21]],["riscv_core"],["variable","logic"]],["EX_MemWrite_w",[[14,2],[14,36]],[[14,23],[14,36]],["riscv_core"],["variable","ID_MemWrite_w"]],["MEM_MemWrite_w",[[14,2],[14,52]],[[14,38],[14,52]],["riscv_core"],["variable","EX_MemWrite_w"]],["ID_RegWrite_w",[[15,2],[15,21]],[[15,8],[15,21]],["riscv_core"],["variable","logic"]],["EX_RegWrite_w",[[15,2],[15,36]],[[15,23],[15,36]],["riscv_core"],["variable","ID_RegWrite_w"]],["MEM_RegWrite_w",[[15,2],[15,52]],[[15,38],[15,52]],["riscv_core"],["variable","EX_RegWrite_w"]],["WB_RegWrite_w",[[15,2],[15,67]],[[15,54],[15,67]],["riscv_core"],["variable","MEM_RegWrite_w"]],["ID_ALUOpSrc1_w",[[16,2],[16,22]],[[16,8],[16,22]],["riscv_core"],["variable","logic"]],["EX_ALUOpSrc1_w",[[16,2],[16,38]],[[16,24],[16,38]],["riscv_core"],["variable","ID_ALUOpSrc1_w"]],["ID_ALUOpSrc2_w",[[17,2],[17,22]],[[17,8],[17,22]],["riscv_core"],["variable","logic"]],["EX_ALUOpSrc2_w",[[17,2],[17,38]],[[17,24],[17,38]],["riscv_core"],["variable","ID_ALUOpSrc2_w"]],["ID_PCSrc_w",[[18,2],[18,18]],[[18,8],[18,18]],["riscv_core"],["variable","logic"]],["IF_pc_write_en_w",[[19,2],[19,24]],[[19,8],[19,24]],["riscv_core"],["variable","logic"]],["IF_ID_write_en_w",[[20,2],[20,24]],[[20,8],[20,24]],["riscv_core"],["variable","logic"]],["ID_EX_flush_w",[[21,2],[21,21]],[[21,8],[21,21]],["riscv_core"],["variable","logic"]],["MEM_addr_w",[[23,2],[23,35]],[[23,25],[23,35]],["riscv_core"],["variable","logic"]],["WB_addr_w",[[23,2],[23,46]],[[23,37],[23,46]],["riscv_core"],["variable","MEM_addr_w"]],["ID_branch_target_addr_w",[[25,2],[25,48]],[[25,25],[25,48]],["riscv_core"],["variable","logic"]],["IF_instruction_w",[[26,2],[26,41]],[[26,25],[26,41]],["riscv_core"],["variable","logic"]],["ID_instruction_w",[[26,2],[26,58]],[[26,42],[26,58]],["riscv_core"],["variable","IF_instruction_w"]],["EX_instruction_w",[[26,2],[26,76]],[[26,60],[26,76]],["riscv_core"],["variable","ID_instruction_w"]],["MEM_instruction_w",[[26,2],[26,95]],[[26,78],[26,95]],["riscv_core"],["variable","EX_instruction_w"]],["WB_instruction_w",[[26,2],[26,113]],[[26,97],[26,113]],["riscv_core"],["variable","MEM_instruction_w"]],["ID_rd_data1_w",[[27,2],[27,38]],[[27,25],[27,38]],["riscv_core"],["variable","logic"]],["EX_rd_data1_w",[[27,2],[27,53]],[[27,40],[27,53]],["riscv_core"],["variable","ID_rd_data1_w"]],["ID_rd_data2_w",[[28,2],[28,38]],[[28,25],[28,38]],["riscv_core"],["variable","logic"]],["EX_rd_data2_w",[[28,2],[28,53]],[[28,40],[28,53]],["riscv_core"],["variable","ID_rd_data2_w"]],["ID_imm_w",[[29,2],[29,33]],[[29,25],[29,33]],["riscv_core"],["variable","logic"]],["EX_imm_w",[[29,2],[29,43]],[[29,35],[29,43]],["riscv_core"],["variable","ID_imm_w"]],["IF_pc_w",[[30,2],[30,32]],[[30,25],[30,32]],["riscv_core"],["variable","logic"]],["ID_pc_w",[[30,2],[30,41]],[[30,34],[30,41]],["riscv_core"],["variable","IF_pc_w"]],["EX_pc_w",[[30,2],[30,50]],[[30,43],[30,50]],["riscv_core"],["variable","ID_pc_w"]],["IF_pc_plus4_w",[[31,2],[31,38]],[[31,25],[31,38]],["riscv_core"],["variable","logic"]],["ID_pc_plus4_w",[[31,2],[31,53]],[[31,40],[31,53]],["riscv_core"],["variable","IF_pc_plus4_w"]],["EX_pc_plus4_w",[[31,2],[31,68]],[[31,55],[31,68]],["riscv_core"],["variable","ID_pc_plus4_w"]],["MEM_pc_plus4_w",[[31,2],[31,84]],[[31,70],[31,84]],["riscv_core"],["variable","EX_pc_plus4_w"]],["WB_pc_plus4_w",[[31,2],[31,99]],[[31,86],[31,99]],["riscv_core"],["variable","MEM_pc_plus4_w"]],["EX_alu_result_w",[[32,2],[32,40]],[[32,25],[32,40]],["riscv_core"],["variable","logic"]],["MEM_alu_result_w",[[32,2],[32,58]],[[32,42],[32,58]],["riscv_core"],["variable","EX_alu_result_w"]],["WB_alu_result_w",[[32,2],[32,75]],[[32,60],[32,75]],["riscv_core"],["variable","MEM_alu_result_w"]],["MEM_rd_mem_addr_w",[[33,2],[33,42]],[[33,25],[33,42]],["riscv_core"],["variable","logic"]],["MEM_rd_data2_w",[[34,2],[34,39]],[[34,25],[34,39]],["riscv_core"],["variable","logic"]],["EX_wr_data_w",[[35,2],[35,37]],[[35,25],[35,37]],["riscv_core"],["variable","logic"]],["MEM_wr_data_w",[[35,2],[35,52]],[[35,39],[35,52]],["riscv_core"],["variable","EX_wr_data_w"]],["WB_wr_data_w",[[35,2],[35,66]],[[35,54],[35,66]],["riscv_core"],["variable","MEM_wr_data_w"]],["MEM_rd_data_w",[[36,2],[36,38]],[[36,25],[36,38]],["riscv_core"],["variable","logic"]],["WB_rd_data_w",[[36,2],[36,52]],[[36,40],[36,52]],["riscv_core"],["variable","MEM_rd_data_w"]],["WB_writeback_data_w",[[37,2],[37,44]],[[37,25],[37,44]],["riscv_core"],["variable","logic"]],["ID_rs1_addr_w",[[39,2],[39,27]],[[39,14],[39,27]],["riscv_core"],["variable","logic"]],["ID_rs2_addr_w",[[39,2],[39,42]],[[39,29],[39,42]],["riscv_core"],["variable","ID_rs1_addr_w"]],["EX_rd_addr_w",[[40,2],[40,26]],[[40,14],[40,26]],["riscv_core"],["variable","logic"]],["MEM_rd_addr_w",[[40,2],[40,41]],[[40,28],[40,41]],["riscv_core"],["variable","EX_rd_addr_w"]],["WB_wr_addr_w",[[42,2],[42,26]],[[42,14],[42,26]],["riscv_core"],["variable","logic"]],["fetch_stage_inst",[[48,2],[57,3]],[[48,14],[48,30]],["riscv_core"],["instance","fetch_stage"]],["if_to_id_inst",[[59,2],[72,5]],[[59,11],[59,24]],["riscv_core"],["instance","IF_to_ID"]],["decode_stage_inst",[[79,2],[105,3]],[[79,15],[79,32]],["riscv_core"],["instance","decode_stage"]],["id_to_ex_inst",[[108,2],[147,3]],[[108,11],[108,24]],["riscv_core"],["instance","ID_to_EX"]],["execute_stage_inst",[[155,2],[171,5]],[[155,16],[155,34]],["riscv_core"],["instance","execute_stage"]],["ex_to_mem_inst",[[175,2],[198,5]],[[175,12],[175,26]],["riscv_core"],["instance","EX_to_MEM"]],["memory_stage_inst",[[207,2],[218,5]],[[207,15],[207,32]],["riscv_core"],["instance","memory_stage"]],["mem_to_wb_inst",[[221,2],[246,5]],[[221,12],[221,26]],["riscv_core"],["instance","MEM_to_WB"]],["writeback_stage_inst",[[254,2],[261,3]],[[254,18],[254,38]],["riscv_core"],["instance","writeback_stage"]],["forwarding_unit_inst",[[272,2],[282,3]],[[272,18],[272,38]],["riscv_core"],["instance","forwarding_unit"]],["hazard_detection_unit_inst",[[289,2],[297,5]],[[289,24],[289,50]],["riscv_core"],["instance","hazard_detection_unit"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/2.Decode_Stage/module/tb_register_file.sv",[[[[[["tb_register_file",[[5,0],[5,24]],[[5,7],[5,23]],[],["module"]],[166,9]],[[["DATA_WIDTH",[[8,2],[8,33]],[[8,17],[8,27]],["tb_register_file"],["localparam","int"]],["REG_COUNT",[[9,2],[9,33]],[[9,17],[9,26]],["tb_register_file"],["localparam","int"]],["ADDR_WIDTH",[[10,2],[10,48]],[[10,17],[10,27]],["tb_register_file"],["localparam","int"]],["CLK_PERIOD",[[11,2],[11,33]],[[11,17],[11,27]],["tb_register_file"],["localparam","int"]],["clk",[[14,2],[14,11]],[[14,8],[14,11]],["tb_register_file"],["variable","logic"]],["rst_n",[[15,2],[15,13]],[[15,8],[15,13]],["tb_register_file"],["variable","logic"]],["we_i",[[16,2],[16,12]],[[16,8],[16,12]],["tb_register_file"],["variable","logic"]],["wr_addr_i",[[17,2],[17,34]],[[17,25],[17,34]],["tb_register_file"],["variable","logic"]],["wr_data_i",[[18,2],[18,34]],[[18,25],[18,34]],["tb_register_file"],["variable","logic"]],["rd_addr1_i",[[19,2],[19,35]],[[19,25],[19,35]],["tb_register_file"],["variable","logic"]],["rd_addr2_i",[[20,2],[20,35]],[[20,25],[20,35]],["tb_register_file"],["variable","logic"]],["rd_data1_o",[[21,2],[21,35]],[[21,25],[21,35]],["tb_register_file"],["variable","logic"]],["rd_data2_o",[[22,2],[22,35]],[[22,25],[22,35]],["tb_register_file"],["variable","logic"]],["test_passed",[[25,2],[25,19]],[[25,8],[25,19]],["tb_register_file"],["variable","logic"]],["dut",[[29,2],[39,3]],[[29,16],[29,19]],["tb_register_file"],["instance","register_file"]]]]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/2.Decode_Stage/tb_decode_stage.sv",[[[[[["tb_decode_stage",[[4,0],[4,23]],[[4,7],[4,22]],[],["module"]],[145,9]],[[["DATA_WIDTH",[[7,2],[7,33]],[[7,17],[7,27]],["tb_decode_stage"],["localparam","int"]],["ADDR_WIDTH",[[8,2],[8,32]],[[8,17],[8,27]],["tb_decode_stage"],["localparam","int"]],["CLK_PERIOD",[[9,2],[9,33]],[[9,17],[9,27]],["tb_decode_stage"],["localparam","int"]],["clk",[[11,2],[11,11]],[[11,8],[11,11]],["tb_decode_stage"],["variable","logic"]],["rst_n",[[12,2],[12,13]],[[12,8],[12,13]],["tb_decode_stage"],["variable","logic"]],["ID_instruction_i",[[13,2],[13,41]],[[13,25],[13,41]],["tb_decode_stage"],["variable","logic"]],["WB_we_i",[[16,2],[16,15]],[[16,8],[16,15]],["tb_decode_stage"],["variable","logic"]],["WB_wr_addr_i",[[17,2],[17,37]],[[17,25],[17,37]],["tb_decode_stage"],["variable","logic"]],["WB_wr_data_i",[[18,2],[18,37]],[[18,25],[18,37]],["tb_decode_stage"],["variable","logic"]],["ID_WBSel_o",[[21,2],[21,21]],[[21,11],[21,21]],["tb_decode_stage"],["variable","wb_sel_e"]],["ID_MemRead_o",[[22,2],[22,20]],[[22,8],[22,20]],["tb_decode_stage"],["variable","logic"]],["ID_MemWrite_o",[[23,2],[23,21]],[[23,8],[23,21]],["tb_decode_stage"],["variable","logic"]],["ID_Jump_o",[[24,2],[24,17]],[[24,8],[24,17]],["tb_decode_stage"],["variable","logic"]],["ID_Branch_o",[[25,2],[25,19]],[[25,8],[25,19]],["tb_decode_stage"],["variable","logic"]],["ID_RegWrite_o",[[26,2],[26,21]],[[26,8],[26,21]],["tb_decode_stage"],["variable","logic"]],["ID_ALUOp_o",[[27,2],[27,21]],[[27,11],[27,21]],["tb_decode_stage"],["variable","alu_op_e"]],["ID_ALUOpSrc1_o",[[28,2],[28,22]],[[28,8],[28,22]],["tb_decode_stage"],["variable","logic"]],["ID_ALUOpSrc2_o",[[29,2],[29,22]],[[29,8],[29,22]],["tb_decode_stage"],["variable","logic"]],["ID_instruction_o",[[30,2],[30,41]],[[30,25],[30,41]],["tb_decode_stage"],["variable","logic"]],["ID_rd_data1_o",[[31,2],[31,38]],[[31,25],[31,38]],["tb_decode_stage"],["variable","logic"]],["ID_rd_data2_o",[[32,2],[32,38]],[[32,25],[32,38]],["tb_decode_stage"],["variable","logic"]],["ID_imm_o",[[33,2],[33,33]],[[33,25],[33,33]],["tb_decode_stage"],["variable","logic"]],["dut",[[36,2],[36,23]],[[36,15],[36,18]],["tb_decode_stage"],["instance","decode_stage"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/3.Execute_Stage/module/tb_alu_control_unit.sv",[[[[[["tb_alu_control_unit",[[4,0],[4,27]],[[4,7],[4,26]],[],["module"]],[91,9]],[[["CLK_PERIOD",[[5,2],[5,29]],[[5,13],[5,23]],["tb_alu_control_unit"],["localparam"]],["clk",[[7,2],[7,11]],[[7,8],[7,11]],["tb_alu_control_unit"],["variable","logic"]],["ALUOp_i",[[9,2],[9,18]],[[9,11],[9,18]],["tb_alu_control_unit"],["variable","alu_op_e"]],["ALUSel_o",[[10,2],[10,20]],[[10,12],[10,20]],["tb_alu_control_unit"],["variable","alu_sel_e"]],["alu_ctrl_funct3_i",[[11,2],[11,31]],[[11,14],[11,31]],["tb_alu_control_unit"],["variable","logic"]],["alu_ctrl_funct7_i",[[12,2],[12,25]],[[12,8],[12,25]],["tb_alu_control_unit"],["variable","logic"]],["dut",[[14,2],[19,3]],[[14,19],[14,22]],["tb_alu_control_unit"],["instance","alu_control_unit"]]],[],[[[["test",[[26,2],[32,5]],[[26,17],[26,21]],["tb_alu_control_unit"],["task"]],[48,8]],[[["ALUOp_t",[[27,4],[27,26]],[[27,19],[27,26]],["tb_alu_control_unit","test"],["port","alu_op_e"]],["alu_ctrl_funct3_t",[[28,4],[28,39]],[[28,22],[28,39]],["tb_alu_control_unit","test"],["port","logic"]],["alu_ctrl_funct7_t",[[29,4],[29,33]],[[29,16],[29,33]],["tb_alu_control_unit","test"],["port","logic"]],["expected_ALUSel",[[30,4],[30,35]],[[30,20],[30,35]],["tb_alu_control_unit","test"],["port","alu_sel_e"]],["OperateName",[[31,4],[31,28]],[[31,17],[31,28]],["tb_alu_control_unit","test"],["port","string"]]]]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/3.Execute_Stage/module/tb_alu.sv",[[[[[["tb_alu",[[4,0],[4,14]],[[4,7],[4,13]],[],["module"]],[88,9]],[[["CLK_PERIOD",[[6,2],[6,29]],[[6,13],[6,23]],["tb_alu"],["localparam"]],["clk",[[8,2],[8,11]],[[8,8],[8,11]],["tb_alu"],["variable","logic"]],["ALUSel_i",[[10,2],[10,20]],[[10,12],[10,20]],["tb_alu"],["variable","alu_sel_e"]],["alu_operand1_i",[[11,2],[11,39]],[[11,25],[11,39]],["tb_alu"],["variable","logic"]],["alu_operand2_i",[[12,2],[12,39]],[[12,25],[12,39]],["tb_alu"],["variable","logic"]],["alu_result_o",[[13,2],[13,37]],[[13,25],[13,37]],["tb_alu"],["variable","logic"]],["dut",[[15,2],[20,3]],[[15,6],[15,9]],["tb_alu"],["instance","alu"]]],[],[[[["test",[[27,2],[33,5]],[[27,17],[27,21]],["tb_alu"],["task"]],[50,8]],[[["ALUSel_t",[[28,4],[28,28]],[[28,20],[28,28]],["tb_alu","test"],["port","alu_sel_e"]],["operand1_t",[[29,4],[29,43]],[[29,33],[29,43]],["tb_alu","test"],["port","logic"]],["operand2_t",[[30,4],[30,43]],[[30,33],[30,43]],["tb_alu","test"],["port","logic"]],["expected_result",[[31,4],[31,48]],[[31,33],[31,48]],["tb_alu","test"],["port","logic"]],["operation_name",[[32,4],[32,31]],[[32,17],[32,31]],["tb_alu","test"],["port","string"]]]]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/3.Execute_Stage/tb_execute_stage.sv",[[[[[["tb_execute_stage",[[4,0],[4,24]],[[4,7],[4,23]],[],["module"]],[140,9]],[[["CLK_PERIOD",[[5,2],[5,29]],[[5,13],[5,23]],["tb_execute_stage"],["localparam"]],["clk",[[7,2],[7,11]],[[7,8],[7,11]],["tb_execute_stage"],["variable","logic"]],["EX_alu_operand1_i",[[10,2],[10,42]],[[10,25],[10,42]],["tb_execute_stage"],["variable","logic"]],["EX_alu_operand2_i",[[11,2],[11,42]],[[11,25],[11,42]],["tb_execute_stage"],["variable","logic"]],["EX_alu_ctrl_funct3_i",[[12,2],[12,34]],[[12,14],[12,34]],["tb_execute_stage"],["variable","logic"]],["EX_alu_ctrl_funct7_i",[[13,2],[13,28]],[[13,8],[13,28]],["tb_execute_stage"],["variable","logic"]],["EX_ALUOp_i",[[14,2],[14,21]],[[14,11],[14,21]],["tb_execute_stage"],["variable","alu_op_e"]],["EX_alu_result_o",[[17,2],[17,40]],[[17,25],[17,40]],["tb_execute_stage"],["variable","logic"]],["EX_alu_zeroFlag_o",[[18,2],[18,25]],[[18,8],[18,25]],["tb_execute_stage"],["variable","logic"]],["dut",[[21,2],[29,3]],[[21,16],[21,19]],["tb_execute_stage"],["instance","execute_stage"]]],[],[[[["test",[[38,2],[47,5]],[[38,17],[38,21]],["tb_execute_stage"],["task"]],[73,8]],[[["ALUOp_t",[[39,4],[39,31]],[[39,24],[39,31]],["tb_execute_stage","test"],["port","alu_op_e"]],["alu_ctrl_funct3_t",[[40,4],[40,41]],[[40,24],[40,41]],["tb_execute_stage","test"],["port","logic"]],["alu_ctrl_funct7_t",[[41,4],[41,41]],[[41,24],[41,41]],["tb_execute_stage","test"],["port","logic"]],["operand1_t",[[42,4],[42,43]],[[42,33],[42,43]],["tb_execute_stage","test"],["port","logic"]],["operand2_t",[[43,4],[43,43]],[[43,33],[43,43]],["tb_execute_stage","test"],["port","logic"]],["expected_result",[[44,4],[44,48]],[[44,33],[44,48]],["tb_execute_stage","test"],["port","logic"]],["expected_zeroFlag",[[45,4],[45,41]],[[45,24],[45,41]],["tb_execute_stage","test"],["port","logic"]],["OperateName",[[46,4],[46,35]],[[46,24],[46,35]],["tb_execute_stage","test"],["port","string"]]]]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/4.Memory_Stage/module/tb_data_memory.sv",[[[[[["tb_data_memory",[[4,0],[4,22]],[[4,7],[4,21]],[],["module"]],[188,8]],[[["clk",[[7,2],[7,11]],[[7,8],[7,11]],["tb_data_memory"],["variable","logic"]],["MEM_MemWrite_en",[[8,2],[8,23]],[[8,8],[8,23]],["tb_data_memory"],["variable","logic"]],["MEM_MemRead_en",[[9,2],[9,22]],[[9,8],[9,22]],["tb_data_memory"],["variable","logic"]],["WB_MemWrite_en",[[10,2],[10,22]],[[10,8],[10,22]],["tb_data_memory"],["variable","logic"]],["MEM_funct3_i",[[11,2],[11,26]],[[11,14],[11,26]],["tb_data_memory"],["variable","logic"]],["MEM_addr_i",[[12,2],[12,35]],[[12,25],[12,35]],["tb_data_memory"],["variable","logic"]],["WB_addr_i",[[13,2],[13,34]],[[13,25],[13,34]],["tb_data_memory"],["variable","logic"]],["MEM_wr_data_i",[[14,2],[14,38]],[[14,25],[14,38]],["tb_data_memory"],["variable","logic"]],["WB_wr_data_i",[[15,2],[15,37]],[[15,25],[15,37]],["tb_data_memory"],["variable","logic"]],["rd_data_o",[[16,2],[16,34]],[[16,25],[16,34]],["tb_data_memory"],["variable","logic"]],["dut",[[19,2],[30,3]],[[19,14],[19,17]],["tb_data_memory"],["instance","data_memory"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/6.Forwarding_Unit/tb_forwarding_unit.sv",[[[[[["tb_forwarding_unit",[[4,0],[4,26]],[[4,7],[4,25]],[],["module"]],[108,9]],[[["ID_rs1_addr_i",[[7,2],[7,27]],[[7,14],[7,27]],["tb_forwarding_unit"],["variable","logic"]],["ID_rs2_addr_i",[[8,2],[8,27]],[[8,14],[8,27]],["tb_forwarding_unit"],["variable","logic"]],["EX_rd_addr_i",[[9,2],[9,26]],[[9,14],[9,26]],["tb_forwarding_unit"],["variable","logic"]],["MEM_rd_addr_i",[[10,2],[10,27]],[[10,14],[10,27]],["tb_forwarding_unit"],["variable","logic"]],["EX_RegWrite_i",[[11,2],[11,21]],[[11,8],[11,21]],["tb_forwarding_unit"],["variable","logic"]],["MEM_RegWrite_i",[[12,2],[12,22]],[[12,8],[12,22]],["tb_forwarding_unit"],["variable","logic"]],["forwardA",[[15,2],[15,19]],[[15,11],[15,19]],["tb_forwarding_unit"],["variable","fw_sel_e"]],["forwardB",[[16,2],[16,19]],[[16,11],[16,19]],["tb_forwarding_unit"],["variable","fw_sel_e"]],["uut",[[19,2],[28,3]],[[19,18],[19,21]],["tb_forwarding_unit"],["instance","forwarding_unit"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/tb_riscv_core.sv",[[[[[["tb_riscv_core",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[73,9]],[[["CLK_PERIOD",[[5,2],[5,29]],[[5,13],[5,23]],["tb_riscv_core"],["localparam"]],["clk",[[8,2],[8,11]],[[8,8],[8,11]],["tb_riscv_core"],["variable","logic"]],["rst_n",[[9,2],[9,13]],[[9,8],[9,13]],["tb_riscv_core"],["variable","logic"]],["dut",[[12,2],[15,3]],[[12,13],[12,16]],["tb_riscv_core"],["instance","riscv_core"]]],[],[[[["verify_register",[[59,2],[59,78]],[[59,7],[59,22]],["tb_riscv_core"],["task"]],[65,8]],[[["name",[[59,23],[59,34]],[[59,30],[59,34]],["tb_riscv_core","verify_register"],["port","string"]],["value",[[59,36],[59,54]],[[59,49],[59,54]],["tb_riscv_core","verify_register"],["port","logic"]],["expected",[[59,56],[59,77]],[[59,69],[59,77]],["tb_riscv_core","verify_register"],["port","logic"]]]]]]]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/vivado_sim_project/riscv_simulation.sim/sim_1/behav/xsim/glbl.v",[[[[[["glbl",[[5,0],[5,15]],[[5,7],[5,11]],[],["module"]],[83,6]],[[["ROC_WIDTH",[[7,4],[7,33]],[[7,14],[7,23]],["glbl"],["parameter"]],["TOC_WIDTH",[[8,4],[8,28]],[[8,14],[8,23]],["glbl"],["parameter"]],["GRES_WIDTH",[[9,4],[9,33]],[[9,14],[9,24]],["glbl"],["parameter"]],["GRES_START",[[10,4],[10,33]],[[10,14],[10,24]],["glbl"],["parameter"]],["GSR",[[13,4],[13,12]],[[13,9],[13,12]],["glbl"],["variable","wire"]],["GTS",[[14,4],[14,12]],[[14,9],[14,12]],["glbl"],["variable","wire"]],["GWE",[[15,4],[15,12]],[[15,9],[15,12]],["glbl"],["variable","wire"]],["PRLD",[[16,4],[16,13]],[[16,9],[16,13]],["glbl"],["variable","wire"]],["GRESTORE",[[17,4],[17,17]],[[17,9],[17,17]],["glbl"],["variable","wire"]],["p_up_tmp",[[18,4],[18,17]],[[18,9],[18,17]],["glbl"],["variable","tri1"]],["PLL_LOCKG",[[19,4],[19,45]],[[19,25],[19,34]],["glbl"],["variable","tri"]],["PROGB_GLBL",[[21,4],[21,19]],[[21,9],[21,19]],["glbl"],["variable","wire"]],["CCLKO_GLBL",[[22,4],[22,19]],[[22,9],[22,19]],["glbl"],["variable","wire"]],["FCSBO_GLBL",[[23,4],[23,19]],[[23,9],[23,19]],["glbl"],["variable","wire"]],["DO_GLBL",[[24,4],[24,22]],[[24,15],[24,22]],["glbl"],["variable","wire"]],["DI_GLBL",[[25,4],[25,22]],[[25,15],[25,22]],["glbl"],["variable","wire"]],["GSR_int",[[27,4],[27,15]],[[27,8],[27,15]],["glbl"],["variable","reg"]],["GTS_int",[[28,4],[28,15]],[[28,8],[28,15]],["glbl"],["variable","reg"]],["PRLD_int",[[29,4],[29,16]],[[29,8],[29,16]],["glbl"],["variable","reg"]],["GRESTORE_int",[[30,4],[30,20]],[[30,8],[30,20]],["glbl"],["variable","reg"]],["JTAG_TDO_GLBL",[[33,4],[33,22]],[[33,9],[33,22]],["glbl"],["variable","wire"]],["JTAG_TCK_GLBL",[[34,4],[34,22]],[[34,9],[34,22]],["glbl"],["variable","wire"]],["JTAG_TDI_GLBL",[[35,4],[35,22]],[[35,9],[35,22]],["glbl"],["variable","wire"]],["JTAG_TMS_GLBL",[[36,4],[36,22]],[[36,9],[36,22]],["glbl"],["variable","wire"]],["JTAG_TRST_GLBL",[[37,4],[37,23]],[[37,9],[37,23]],["glbl"],["variable","wire"]],["JTAG_CAPTURE_GLBL",[[39,4],[39,25]],[[39,8],[39,25]],["glbl"],["variable","reg"]],["JTAG_RESET_GLBL",[[40,4],[40,23]],[[40,8],[40,23]],["glbl"],["variable","reg"]],["JTAG_SHIFT_GLBL",[[41,4],[41,23]],[[41,8],[41,23]],["glbl"],["variable","reg"]],["JTAG_UPDATE_GLBL",[[42,4],[42,24]],[[42,8],[42,24]],["glbl"],["variable","reg"]],["JTAG_RUNTEST_GLBL",[[43,4],[43,25]],[[43,8],[43,25]],["glbl"],["variable","reg"]],["JTAG_SEL1_GLBL",[[45,4],[45,26]],[[45,8],[45,22]],["glbl"],["variable","reg"]],["JTAG_SEL2_GLBL",[[46,4],[46,26]],[[46,8],[46,22]],["glbl"],["variable","reg"]],["JTAG_SEL3_GLBL",[[47,4],[47,26]],[[47,8],[47,22]],["glbl"],["variable","reg"]],["JTAG_SEL4_GLBL",[[48,4],[48,26]],[[48,8],[48,22]],["glbl"],["variable","reg"]],["JTAG_USER_TDO1_GLBL",[[50,4],[50,34]],[[50,8],[50,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO2_GLBL",[[51,4],[51,34]],[[51,8],[51,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO3_GLBL",[[52,4],[52,34]],[[52,8],[52,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO4_GLBL",[[53,4],[53,34]],[[53,8],[53,27]],["glbl"],["variable","reg"]]]]]],null,null,null,[["GLBL",[[2,0],[3,0]],[[2,8],[2,12]],["source.systemverilog"],["macro"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/0.Pipeline_Register/tb_EX_to_MEM.sv",[[],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/0.Pipeline_Register/tb_ID_to_EX.sv",[[[[[["tb_ID_to_EX",[[4,0],[4,19]],[[4,7],[4,18]],[],["module"]],[191,9]],[[["clk",[[7,2],[7,11]],[[7,8],[7,11]],["tb_ID_to_EX"],["variable","logic"]],["rst_n",[[8,2],[8,13]],[[8,8],[8,13]],["tb_ID_to_EX"],["variable","logic"]],["flush_i",[[9,2],[9,15]],[[9,8],[9,15]],["tb_ID_to_EX"],["variable","logic"]],["ID_WBSel_i",[[11,2],[11,21]],[[11,11],[11,21]],["tb_ID_to_EX"],["variable","wb_sel_e"]],["ID_forwardA_i",[[12,2],[12,24]],[[12,11],[12,24]],["tb_ID_to_EX"],["variable","fw_sel_e"]],["ID_forwardB_i",[[13,2],[13,24]],[[13,11],[13,24]],["tb_ID_to_EX"],["variable","fw_sel_e"]],["ID_MemRead_i",[[14,2],[14,20]],[[14,8],[14,20]],["tb_ID_to_EX"],["variable","logic"]],["ID_MemWrite_i",[[15,2],[15,21]],[[15,8],[15,21]],["tb_ID_to_EX"],["variable","logic"]],["ID_RegWrite_i",[[16,2],[16,21]],[[16,8],[16,21]],["tb_ID_to_EX"],["variable","logic"]],["ID_ALUOp_i",[[17,2],[17,21]],[[17,11],[17,21]],["tb_ID_to_EX"],["variable","alu_op_e"]],["ID_ALUOpSrc1_i",[[18,2],[18,22]],[[18,8],[18,22]],["tb_ID_to_EX"],["variable","logic"]],["ID_ALUOpSrc2_i",[[19,2],[19,22]],[[19,8],[19,22]],["tb_ID_to_EX"],["variable","logic"]],["ID_instruction_i",[[21,2],[21,41]],[[21,25],[21,41]],["tb_ID_to_EX"],["variable","logic"]],["ID_rd_data1_i",[[22,2],[22,38]],[[22,25],[22,38]],["tb_ID_to_EX"],["variable","logic"]],["ID_rd_data2_i",[[23,2],[23,38]],[[23,25],[23,38]],["tb_ID_to_EX"],["variable","logic"]],["ID_imm_i",[[24,2],[24,33]],[[24,25],[24,33]],["tb_ID_to_EX"],["variable","logic"]],["ID_pc_i",[[25,2],[25,32]],[[25,25],[25,32]],["tb_ID_to_EX"],["variable","logic"]],["ID_pc_plus4_i",[[26,2],[26,38]],[[26,25],[26,38]],["tb_ID_to_EX"],["variable","logic"]],["EX_WBSel_o",[[28,2],[28,21]],[[28,11],[28,21]],["tb_ID_to_EX"],["variable","wb_sel_e"]],["EX_forwardA_o",[[29,2],[29,24]],[[29,11],[29,24]],["tb_ID_to_EX"],["variable","fw_sel_e"]],["EX_forwardB_o",[[30,2],[30,24]],[[30,11],[30,24]],["tb_ID_to_EX"],["variable","fw_sel_e"]],["EX_MemRead_o",[[31,2],[31,20]],[[31,8],[31,20]],["tb_ID_to_EX"],["variable","logic"]],["EX_MemWrite_o",[[32,2],[32,21]],[[32,8],[32,21]],["tb_ID_to_EX"],["variable","logic"]],["EX_RegWrite_o",[[33,2],[33,21]],[[33,8],[33,21]],["tb_ID_to_EX"],["variable","logic"]],["EX_ALUOp_o",[[34,2],[34,21]],[[34,11],[34,21]],["tb_ID_to_EX"],["variable","alu_op_e"]],["EX_ALUOpSrc1_o",[[35,2],[35,22]],[[35,8],[35,22]],["tb_ID_to_EX"],["variable","logic"]],["EX_ALUOpSrc2_o",[[36,2],[36,22]],[[36,8],[36,22]],["tb_ID_to_EX"],["variable","logic"]],["EX_instruction_o",[[38,2],[38,41]],[[38,25],[38,41]],["tb_ID_to_EX"],["variable","logic"]],["EX_rd_data1_o",[[39,2],[39,38]],[[39,25],[39,38]],["tb_ID_to_EX"],["variable","logic"]],["EX_rd_data2_o",[[40,2],[40,38]],[[40,25],[40,38]],["tb_ID_to_EX"],["variable","logic"]],["EX_imm_o",[[41,2],[41,33]],[[41,25],[41,33]],["tb_ID_to_EX"],["variable","logic"]],["EX_pc_o",[[42,2],[42,32]],[[42,25],[42,32]],["tb_ID_to_EX"],["variable","logic"]],["EX_pc_plus4_o",[[43,2],[43,38]],[[43,25],[43,38]],["tb_ID_to_EX"],["variable","logic"]],["dut",[[46,2],[80,3]],[[46,11],[46,14]],["tb_ID_to_EX"],["instance","ID_to_EX"]]]]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/0.Pipeline_Register/tb_IF_to_ID.sv",[[[[[["tb_IF_to_ID",[[4,0],[4,19]],[[4,7],[4,18]],[],["module"]],[126,9]],[[["clk",[[7,2],[7,11]],[[7,8],[7,11]],["tb_IF_to_ID"],["variable","logic"]],["rst_n",[[8,2],[8,13]],[[8,8],[8,13]],["tb_IF_to_ID"],["variable","logic"]],["flush_i",[[9,2],[9,15]],[[9,8],[9,15]],["tb_IF_to_ID"],["variable","logic"]],["IF_ID_write_en_i",[[10,2],[10,24]],[[10,8],[10,24]],["tb_IF_to_ID"],["variable","logic"]],["IF_instruction_i",[[12,2],[12,41]],[[12,25],[12,41]],["tb_IF_to_ID"],["variable","logic"]],["IF_pc_i",[[13,2],[13,32]],[[13,25],[13,32]],["tb_IF_to_ID"],["variable","logic"]],["IF_pc_plus4_i",[[14,2],[14,38]],[[14,25],[14,38]],["tb_IF_to_ID"],["variable","logic"]],["ID_instruction_o",[[16,2],[16,41]],[[16,25],[16,41]],["tb_IF_to_ID"],["variable","logic"]],["ID_pc_o",[[17,2],[17,32]],[[17,25],[17,32]],["tb_IF_to_ID"],["variable","logic"]],["ID_pc_plus4_o",[[18,2],[18,38]],[[18,25],[18,38]],["tb_IF_to_ID"],["variable","logic"]],["dut",[[21,2],[32,3]],[[21,11],[21,14]],["tb_IF_to_ID"],["instance","IF_to_ID"]]]]]]],null,0]]]}