<dec f='llvm/llvm/lib/Target/X86/X86RegisterInfo.h' l='104' type='const uint32_t * llvm::X86RegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID ) const'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='403' u='c' c='_ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4344' u='c' c='_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4689' u='c' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4691' u='c' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='32709' u='c' c='_ZNK4llvm17X86TargetLowering20EmitLoweredSegAllocaERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='32849' u='c' c='_ZNK4llvm17X86TargetLowering18EmitLoweredTLSCallERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='456' c='_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<def f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='404' ll='504' type='const uint32_t * llvm::X86RegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID CC) const'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='548' u='c' c='_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
