%% This BibTeX bibliography file was created using BibDesk.
%% http://bibdesk.sourceforge.net/


%% Created for Xianwei Zhang at 2015-12-03 13:48:45 -0500 


%% Saved with string encoding Unicode (UTF-8) 



@misc{URL:cacti,
	Author = {Cacti},
	Date-Added = {2015-12-03 03:27:15 +0000},
	Date-Modified = {2015-12-03 18:47:26 +0000},
	Howpublished = {\url{http://www.hpl.hp.com/research/cacti/}},
	Title = {{CACTI 5.3}: An integrated cache timing, power and area model.},
	Year = {2009}}

@misc{TOOL:power,
	Author = {MicronTech},
	Date-Added = {2015-12-03 03:25:13 +0000},
	Date-Modified = {2015-12-03 03:25:47 +0000},
	Howpublished = {Micron Technology},
	Title = {Calculating memory system power for {DDR3}},
	Year = {2007}}

@misc{SIMU:msc,
	Author = {JWAC-3},
	Date-Added = {2015-12-03 03:21:44 +0000},
	Date-Modified = {2015-12-03 18:48:44 +0000},
	Howpublished = {\url{http://www.cs.utah.edu/~rajeev/jwac12/}},
	Title = {{MSC} workloads},
	Year = {2012}}

@inproceedings{PACT12:close_page,
	Author = {L. Liu and Z. Cui and M. Xing and Y. Bao and M. Chen and C. Wu},
	Booktitle = {PACT},
	Date-Added = {2015-11-30 02:33:31 +0000},
	Date-Modified = {2015-11-30 02:34:21 +0000},
	Pages = {367-376},
	Title = {A software memory partition approach for eliminating bank-level inerference in multicore systems},
	Year = {2012}}

@misc{SIMU:datasheet,
	Author = {MicronTech},
	Date-Added = {2015-11-30 02:32:25 +0000},
	Date-Modified = {2015-12-03 03:26:48 +0000},
	Howpublished = {Micron Technology},
	Title = {{4Gb DDR3 SDRAM - MT41J512M8}},
	Year = {2009}}

@techreport{SIMU:usimm,
	Author = {N. Chatterjee and R. Balasubramonian and M. Shevgoor and S. H. Pugsley and A. N. Udipi and A. Shafiee and K. Sudan and M. Awathi and Z. Chishti},
	Date-Added = {2015-11-30 02:29:55 +0000},
	Date-Modified = {2015-11-30 02:30:29 +0000},
	Institution = {Univ of Utah},
	Title = {{USIMM}: the Utah simulated memory module},
	Year = {2012}}

@article{ME09:roadmap,
	Author = {H. Iwai},
	Date-Added = {2015-11-30 02:23:08 +0000},
	Date-Modified = {2015-11-30 02:23:58 +0000},
	Journal = {Microelectronic Engineering},
	Number = {7-9},
	Pages = {1520-1528},
	Title = {Roadmap for 22nm and beyond},
	Volume = {86},
	Year = {2009}}

@inproceedings{DAC12:finfet,
	Author = {S. Sinha and G. Yeric and V. Chandra and B. Cline and Y. Can},
	Booktitle = {DAC},
	Date-Added = {2015-11-30 02:21:15 +0000},
	Date-Modified = {2015-11-30 02:22:06 +0000},
	Pages = {283-288},
	Title = {Exploiting sub-20nm {FinFET} design with predictive technology models},
	Year = {2012}}

@article{JSSC02:sense,
	Author = {S. Hong and S. Kim and J.-K. Wee and S. Lee},
	Date-Added = {2015-11-30 02:18:56 +0000},
	Date-Modified = {2015-11-30 02:20:07 +0000},
	Journal = {IEEE J. Solid-State Circuits},
	Number = {10},
	Title = {Low-voltage {DRAM} sensing scheme with offset-cancellation sense amplifier},
	Volume = {37},
	Year = {2002}}

@inproceedings{ICCD14:proactive,
	Author = {J. Wang and X. Dong and Y. Xie},
	Booktitle = {ICCD},
	Date-Added = {2015-11-30 01:59:58 +0000},
	Date-Modified = {2015-11-30 02:01:17 +0000},
	Pages = {22-27},
	Title = {Proactive {DRAM}: A {DRAM}-initiated retention management scheme},
	Year = {2014}}

@article{IEEE03:leak,
	Author = {K. Roy and S. Mukhopadhyay and H. Mahmoodi-Meimand},
	Date-Added = {2015-11-30 01:46:57 +0000},
	Date-Modified = {2015-11-30 01:48:32 +0000},
	Journal = {Proc. IEEE},
	Month = {Feb},
	Number = {2},
	Pages = {305-327},
	Title = {Leakage current mechanisms and leakage reduction techniques in deep-submicrometer {CMOS} circuits},
	Volume = {91},
	Year = {2003}}

@article{TIM10:leak,
	Author = {H. Jeon and Y. Kim and M. Choi},
	Date-Added = {2015-11-30 01:44:41 +0000},
	Date-Modified = {2015-11-30 01:46:29 +0000},
	Journal = {IEEE Trans. Instrum. Meas.},
	Month = {May},
	Number = {5},
	Pages = {1127-1133},
	Title = {Standby leakage power reduction technique for nanoscale {CMOS VLSI} systems},
	Volume = {59},
	Year = {2010}}

@inproceedings{ISLPED03:leak,
	Author = {X. Chen and L. Peh},
	Booktitle = {ISLPED},
	Date-Added = {2015-11-30 01:43:24 +0000},
	Date-Modified = {2015-11-30 01:44:04 +0000},
	Pages = {90-95},
	Title = {Leakage power modeling and optimization in interconnection networks},
	Year = {2013}}

@inproceedings{HPCA14:nuat,
	Author = {W. Shin and J. Yang and J. Choi and L.-S. Kim},
	Booktitle = {HPCA},
	Date-Added = {2015-11-30 01:18:48 +0000},
	Date-Modified = {2015-11-30 01:19:34 +0000},
	Pages = {464-475},
	Title = {{NUAT}: A non-uniform access time memory controller},
	Year = {2014}}

@inproceedings{HPCA13:tldram,
	Author = {D. Lee, Y. Kim and V. Seshadri and J. Liu and L. Subramanian and O. Mutlu},
	Booktitle = {HPCA},
	Date-Added = {2015-11-30 01:17:04 +0000},
	Date-Modified = {2015-11-30 01:18:21 +0000},
	Pages = {615-626},
	Title = {Tiered-latency {DRAM}: A low latency and low cost {DRAM} architecture},
	Year = {2013}}

@misc{PATENT11:dram,
	Author = {P. Demone},
	Date-Added = {2015-11-29 23:20:58 +0000},
	Date-Modified = {2015-11-29 23:22:50 +0000},
	Howpublished = {United States Patent},
	Title = {High speed {DRAM} architecture with uniform access latency},
	Year = {2011}}

@inproceedings{HPCA15:aldram,
	Author = {D. Lee and Y. Kim and G. Pekhimenko and S. Khan and V. Seshadri and K. Chang and O. Mutlu},
	Booktitle = {HPCA},
	Date-Added = {2015-11-29 23:19:56 +0000},
	Date-Modified = {2015-11-29 23:20:37 +0000},
	Pages = {489-501},
	Title = {Adaptive-latency {DRAM}: Optimizing {DRAM} timings for the common-case},
	Year = {2015}}

@inproceedings{ISCA14:disturbance,
	Author = {Y. Kim and R. Daly and J. Kim and C. Fallin and J. H. Lee and D. Lee and C. Wilkerson and K. Lai and O. Mutlu},
	Booktitle = {ISCA},
	Date-Added = {2015-11-29 22:45:19 +0000},
	Date-Modified = {2015-11-29 22:46:01 +0000},
	Pages = {361-372},
	Title = {Flipping bits in memory without accessing them: An experimental study of {DRAM} disturbance errors},
	Year = {2014}}

@inproceedings{HPCA14:parallelrefresh,
	Author = {K. Chang and D. Lee and Z. Chishti and A. Alameldeen and C. Wilkerson and Y. Kim and O. Mutlu},
	Booktitle = {HPCA},
	Date-Added = {2015-11-29 22:40:32 +0000},
	Date-Modified = {2015-11-29 22:42:39 +0000},
	Pages = {356-367},
	Title = {Improving {DRAM} performance by parallelizing refreshes with accesses},
	Year = {2014}}

@article{TC15:refresh,
	Author = {I. Bhati and M. Chang and Z. Chishti and S. Lu and B. Jacob},
	Date-Added = {2015-11-29 22:36:21 +0000},
	Date-Modified = {2015-11-29 22:39:13 +0000},
	Journal = {TC},
	Title = {{DRAM} refresh mechanisms, penalties, and trade-offs},
	Volume = {64},
	Year = {2015}}
