# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2024, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-01-02 16:09+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:4
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:12
msgid "Timer"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:7
msgid "Introduction"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:9
msgid "A timer module is probably one of the most basic pieces of hardware. But even for a timer, there are some interesting things that you can do with SpinalHDL. This example will define a simple timer component which integrates a bus bridging utile."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:14
msgid "So let's start with the ``Timer`` component."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:17
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:84
msgid "Specification"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:19
msgid "The ``Timer`` component will have a single construction parameter:"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:25
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:92
msgid "Parameter Name"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:26
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:41
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:93
msgid "Type"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:27
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:42
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:94
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:120
msgid "Description"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:28
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:135
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:142
msgid "width"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:29
msgid "Int"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:30
msgid "Specify the bit width of the timer counter"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:33
msgid "And also some inputs/outputs:"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:39
msgid "IO Name"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:40
msgid "Direction"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:43
msgid "tick"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:44
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:48
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:52
msgid "in"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:45
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:49
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:57
msgid "Bool"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:46
msgid "When ``tick`` is True, the timer count up until ``limit``."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:47
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:146
msgid "clear"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:50
msgid "When ``tick`` is True, the timer is set to zero. ``clear`` has priority over ``tick``."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:51
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:133
msgid "limit"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:53
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:61
msgid "UInt(width bits)"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:54
msgid "When the timer value is equal to ``limit``\\ , the ``tick`` input is inhibited."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:55
msgid "full"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:56
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:60
msgid "out"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:58
msgid "``full`` is high when the timer value is equal to ``limit`` and ``tick`` is high."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:59
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:140
msgid "value"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:62
msgid "Wire out the timer counter value."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:66
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:155
msgid "Implementation"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:75
msgid "Bridging function"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:77
msgid "Now we can start with the main purpose of this example: defining a bus bridging function. To do that we will use two techniques:"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:80
msgid "Using the ``BusSlaveFactory`` tool documented :ref:`here <bus_slave_factory>`"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:81
msgid "Defining a function inside the ``Timer`` component which can be called from the parent component to drive the ``Timer``\\ 's IO in an abstract way."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:86
msgid "This bridging function will take the following parameters:"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:95
msgid "busCtrl"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:96
msgid "BusSlaveFactory"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:97
msgid "The ``BusSlaveFactory`` instance that will be used by the function to create the bridging logic."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:98
msgid "baseAddress"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:99
msgid "BigInt"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:100
msgid "The base address where the bridging logic should be mapped."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:101
msgid "ticks"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:102
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:105
msgid "Seq[Bool]"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:103
msgid "A list of Bool sources that can be used as a tick signal."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:104
msgid "clears"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:106
msgid "A list of Bool sources that can be used as a clear signal."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:109
msgid "The register mapping assumes that the bus system is 32 bits wide:"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:115
msgid "Name"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:116
msgid "Access"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:117
msgid "Width"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:118
msgid "Address offset"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:119
msgid "Bit offset"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:121
msgid "ticksEnable"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:122
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:128
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:134
msgid "RW"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:123
msgid "len(ticks)"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:124
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:125
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:130
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:137
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:144
msgid "0"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:126
msgid "Each ``ticks`` bool can be actived if the corresponding ``ticksEnable`` bit is high."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:127
msgid "clearsEnable"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:129
msgid "len(clears)"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:131
msgid "16"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:132
msgid "Each ``clears`` bool can be actived if the corresponding ``clearsEnable`` bit is high."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:136
msgid "4"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:0
msgid "Access the limit value of the timer component."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:0
msgid "When this register is written to, the timer is cleared."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:141
msgid "R"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:143
#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:149
msgid "8"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:145
msgid "Access the value of the timer."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:147
msgid "W"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:151
msgid "When this register is written to, it clears the timer."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:157
msgid "Let's add this bridging function inside the ``Timer`` component."
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:167
msgid "Usage"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:169
msgid "Here is some demonstration code which is very close to the one used in the Pinsec SoC timer module. Basically it instantiates following elements:"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:171
msgid "One 16 bit prescaler"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:172
msgid "One 32 bit timer"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:173
msgid "Three 16 bit timers"
msgstr ""

#: ../../SpinalHDL/Examples/Advanced ones/timer.rst:175
msgid "Then by using an ``Apb3SlaveFactory`` and functions defined inside the ``Timer``\\ s, it creates bridging logic between the APB3 bus and all instantiated components."
msgstr ""
