# BIST

## Content
* [Pros & Cons](#pros--cons)
<!-- no in content -->

* [LFSR](#lfsr)<!-- no in content -->
  * [Primitive Polynomial](#primitive-polynomial)
  * [Degree of LFSR](#lfsr-degree-that-having-a-solution)
  * [Type 1: Standard (External) LFSR](#type-1-standard-external-lfsr)
    * [Test Pattern Generation](#test-pattern-generation-tpg)

  * [Type 2: Modular (Internal) LFSR](#type-2-modular-internal-lfsr)
    * [Output Response Analyzer (ORA)](#output-response-analyzer-ora)
      * [Probability of Aliasing (PAL)](#output-response-analyzer-ora)
      * [Sequential ORA: LFSR Divider](#sequential-ora)
      * [Parallel ORA: MISR](#parallel-ora)
    * [Cyclic Redundancy Code (CRC) Theory](#cyclic-redundancy-code-crc-theory)
    * [Galois Field 2 (GF-2) Arithmetic](#modular-2-galois-field-2-gf-2-arithmetic)
    * [Masking](#masking-error-cancellation)
* [Compaction](#compression-)
* [Compression](#compression-)

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image.png" width=500/>

## Pros & Cons

- Pros:
    1. Reduce ATE cost
    2. Reduce test patterns storage
    3. Fewer DFT pins
- Cons:
    1. Extra hardware
    2. Verification of the BIST circuitry
    3. Lack of information when diagnosis and debug
    4. Random generated test patterns not as good as ATPG patterns

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%201.png" width=500/>

- IP Cores: We don’t the circuitry of the purchased IPs, so we’re not able to insert scan cells into it.
    - MBIST: Most of the embedded memory does not have the access to outside world

# LFSR

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%202.png" width=500/>

## Primitive Polynomial

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%203.png" width=500/>

- m-Sequnce

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%204.png" width=500/>

## LFSR Degree that Having a Solution

- Care bits: The specified bits of ATPG
    - E.g., For 5% of the test patterns are care bits, the other 95% are don’t care bits
- Scan chain length: The number of connected FFs in the scan chain

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%205.png" width=500/>

# Type 1: Standard (External) LFSR

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%206.png" width=500/>

- $f(x)=x^4+x^3+1$
    - $x^4$: The feedback input of the first stage
    - $1$: The final stage feedback
- Matrix Representation
    - The identity matrix stands for the shift transition to the next register
    - By applying $T$, we can obtain the next state of the registers

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%207.png" width=500/>

## Test Pattern Generation (TPG)

- ROM as TPG: Store patterns in ROM
- Counter as TPG
    - Binary Counter: Count from $0$ to $2^N-1$ or from $2^N-1$ to $0$
        - Exhaustive test
    - Shift Counter (walking 1)
- Internal LFSR w/o external input

# Type 2: Modular (Internal) LFSR

- The the order of the registers is reverse to type 1

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%208.png" width=500/>

- Matrix Representation

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%209.png" width=500/>

## Output Response Analyzer (ORA)

- Compare the generated signature with the gold signature
- Good ORAs should have low probability of aliasing (PAL)
    - Aliasing: $signature_{faulty}=signature_{gold}$
    - Probability of aliasing ($PAL$)
    
    $$
    PAL=\frac{\#aliasing}{\#faulty\ output}
    $$
    

## Simple ORA

- Duplications of the CUT
- Reverse Operation (CUT: $F(x)$, Inverse function: $F^{-1}(x)$)
- Checksum (Parity Checker)
- Ones Counter
- Transition Counter

## Cyclic Redundancy Code (CRC) Theory

- Bits are scanned in from left to right

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2010.png" width=500/>

## Modular-2 (Galois Field 2, GF-2) Arithmetic

- *Addition* and *subtraction* is $XOR$ operation
- *Multiplication* is $AND$ operation
    
    <img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2011.png" width=500/>
    
- Polynomial Division
    - $M(x) \div f(x)=Q(x)...R(x)$
    - Congruent: $M_1(x) \equiv M_2(x)\ mod\ f(x)$
        - $M_1(x)$ and $M_2(x)$ have same remainders when divided by $f(x)$
    - Divisible: $M(x) \equiv 0\ mod\ f(x)$
        - $M(x)$ is divisible by $f(x)$

## Sequential ORA

- Compress one bit at a time

### **Internal LFSR with input: *GF(2) Divider***

- Under the hood, the LFSR is doing ***shift-and-add $\equiv$ shift-and-subtract*** **$*\equiv$ mod f(x)*** clock after clock
- Hence, it is also called ***Modular-form LFSR***
- Standard-form (Internal) LFSR cannot be treated as an divider

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2012.png" width=500/>

- Aliasing Condition
    
    <img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2013.png" width=500/>
    
- PAL Estimation

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2014.png" width=500/>

- Design Guideline
    - Why primitive polynomial? It is because primitive polynomial can generate m-sequence (maximum-length sequence), so the distribution of aliasing is more even.

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2015.png" width=500/>

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2016.png" width=500/>

## Parallel ORA

- Compress multiple bits at a time
- Sequential ORAs only compress one CUT output at a time

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2017.png" width=500/>

### MISR (Multiple-Input-Shift-Register)

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2018.png" width=500/>

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2019.png" width=500/>

- Speed-up the signature generation process
    - Transform the MISR into a equivalent LFSR by *shift-and-add* the CUT outputs in advance

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2020.png" width=500/>

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2021.png" width=500/>

### Masking (Error Cancellation)

- One error bit cancels another error bits **in same column** before reaching feedback tap points
    - Even number of errors mask each other
    - E.g., Two errors mask each other, causing test escape
        
        <img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2022.png" width=500/>
        
        <img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2023.png" width=500/>
        
- $Prob(Masking) << PAL$
    
    <img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2024.png" width=500/>
    

### Aliasing

- Aliasing happens when the errors are cancels by the feedback summation (tap points, aka $XOR$) in later cycles
    - E.g., the error is cancelled by the $x^3$ tap in $1+x^3+x^4$, consequently, the error in the 4th CUT cannot be detected because **the $x^3$ tapping cancel the error itself in the next cycle**

<img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2025.png" width=500/>

# Compression (→←)

- Reduce the bit length of test patterns (e.g., compress a pattern from 8-bit to 4-bit)
    - Test stimuli (test input): Decompress the stimuli sent by ATE
        - LFSR
    - Test responses (output data)
- Examples:
    - Code-based methods
        - Huffman code
        
        <img src="BIST%201b7da2873a128090aeb8d4b744e7b9e8/image%2026.png" width=500/>
        
    - Hardware-based methods
        - Linear Decompressor (LFSR)
        - Broadcast scan: Scan chains are grouped, and the same test data is broadcast to all chains in a group
    

# Compaction (↓↑)

- Reduce the test length (The # of test vector in a test set)
- Compact multiple **compatible** patterns into one or fewer patterns
    - E.g., for test set $T=\{v_1,v_2\}$, where $|T|=2$
        
        $$
        T=\{v_1=\times10\times,v_2=0\times01\},\ |T|=2 \\ 
        v'=v_1*v_2=0101 \\
        T'=\{v'\},\ |T'|=1
        $$
        
    - By compacting  $v_1$ and $v_2$, we have we can reduce the test length to 1