// ===========================================================
// RTL generated by ActiveCore framework
// Date: 2021-09-03 14:57:06
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

`include "riscv_1stage.svh"

module riscv_1stage (
	input logic unsigned [0:0] clk_i
	, input logic unsigned [0:0] rst_i
	, output logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_req_o
	, output genpmodule_riscv_1stage_genmcopipe_instr_mem_genstruct_fifo_wdata genmcopipe_instr_mem_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_ack_i
	, output logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_req_o
	, output genpmodule_riscv_1stage_genmcopipe_data_mem_genstruct_fifo_wdata genmcopipe_data_mem_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_ack_i
	, input logic unsigned [0:0] irq_fifo_genfifo_req_i
	, input logic unsigned [7:0] irq_fifo_genfifo_rdata_bi
	, output logic unsigned [0:0] irq_fifo_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_instr_mem_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_data_mem_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_ack_o
);

typedef struct packed {
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] nextinstr_addr;
	logic unsigned [0:0] instr_req_done;
	riscv_1stage_busreq_mem_struct instr_busreq;
	logic unsigned [31:0] instr_code;
	logic unsigned [6:0] opcode;
	logic unsigned [0:0] alu_unsigned;
	logic unsigned [4:0] rs1_addr;
	logic unsigned [4:0] rs2_addr;
	logic unsigned [4:0] rd_addr;
	logic unsigned [2:0] funct3;
	logic unsigned [6:0] funct7;
	logic unsigned [4:0] shamt;
	logic unsigned [3:0] pred;
	logic unsigned [3:0] succ;
	logic unsigned [11:0] csrnum;
	logic unsigned [4:0] zimm;
	logic unsigned [31:0] immediate_I;
	logic unsigned [31:0] immediate_S;
	logic unsigned [31:0] immediate_B;
	logic unsigned [31:0] immediate_U;
	logic unsigned [31:0] immediate_J;
	logic unsigned [1:0] op1_source;
	logic unsigned [0:0] rd_req;
	logic unsigned [2:0] rd_source;
	logic unsigned [31:0] immediate;
	logic unsigned [1:0] op2_source;
	logic unsigned [0:0] alu_req;
	logic unsigned [3:0] alu_opcode;
	logic unsigned [0:0] jump_req;
	logic unsigned [0:0] jump_src;
	logic unsigned [0:0] rs1_req;
	logic unsigned [0:0] rs2_req;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [0:0] mem_req;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [0:0] fencereq;
	logic unsigned [0:0] ebreakreq;
	logic unsigned [0:0] ecallreq;
	logic unsigned [0:0] csrreq;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] load_signext;
	logic unsigned [0:0] mret_req;
	logic unsigned [31:0] rs1_rdata;
	logic unsigned [31:0] rs2_rdata;
	logic unsigned [31:0] csr_rdata;
	logic unsigned [31:0] alu_op1;
	logic unsigned [31:0] alu_op2;
	logic unsigned [32:0] alu_op1_wide;
	logic unsigned [32:0] alu_op2_wide;
	logic unsigned [7:0] irq_mcause;
	logic unsigned [0:0] irq_recv;
	logic unsigned [32:0] alu_result_wide;
	logic unsigned [31:0] alu_result;
	logic unsigned [0:0] alu_CF;
	logic unsigned [0:0] alu_SF;
	logic unsigned [0:0] alu_ZF;
	logic unsigned [0:0] alu_OF;
	logic unsigned [0:0] alu_overflow;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [31:0] curinstraddr_imm;
	logic unsigned [31:0] jump_vector;
	logic unsigned [31:0] mem_addr;
	logic unsigned [31:0] mem_wdata;
	logic unsigned [0:0] jump_req_done;
	riscv_1stage_busreq_mem_struct data_busreq;
	logic unsigned [0:0] data_req_done;
	logic unsigned [31:0] mem_rdata;
} genpstage_EXEC_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [0:0] if_id;
	logic unsigned [0:0] resp_done;
	logic unsigned [31:0] rdata;
	logic unsigned [0:0] rdreq_pending;
	logic unsigned [0:0] tid;
} genmcopipe_handle_instr_mem_struct;

typedef struct packed {
	logic unsigned [0:0] if_id;
	logic unsigned [0:0] resp_done;
	logic unsigned [31:0] rdata;
	logic unsigned [0:0] rdreq_pending;
	logic unsigned [0:0] tid;
} genmcopipe_handle_data_mem_struct;

typedef struct packed {
	logic unsigned [0:0] instr_req_done;
	logic unsigned [0:0] irq_recv;
	logic unsigned [7:0] irq_mcause;
	logic unsigned [0:0] jump_req_done;
	logic unsigned [0:0] data_req_done;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
} genpstage_EXEC_TRX_BUF_STRUCT;


logic unsigned [0:0] genmcopipe_instr_mem_wr_ptr_next;
logic unsigned [0:0] genmcopipe_instr_mem_rd_ptr_next;
logic unsigned [0:0] genmcopipe_data_mem_wr_ptr_next;
logic unsigned [0:0] genmcopipe_data_mem_rd_ptr_next;
logic unsigned [0:0] genpstage_EXEC_genpctrl_flushreq;
genpstage_EXEC_TRX_LOCAL_STRUCT genpstage_EXEC_TRX_LOCAL;
logic unsigned [0:0] genpstage_EXEC_genctrl_active;
logic unsigned [0:0] genpstage_EXEC_genctrl_working;
logic unsigned [0:0] genpstage_EXEC_genctrl_succ;
logic unsigned [0:0] genpstage_EXEC_genctrl_occupied;
logic unsigned [0:0] genpstage_EXEC_genctrl_rdy;
logic unsigned [0:0] genpstage_EXEC_genctrl_new;
logic unsigned [0:0] genpstage_EXEC_genctrl_finish;
logic unsigned [0:0] gen139_pipex_succreq;
logic unsigned [31:0] gen140_pipex_succbuf;
logic unsigned [0:0] gen141_pipex_var;
logic unsigned [32:0] gen142_pipex_var;
logic unsigned [0:0] gen143_pipex_var;
logic unsigned [0:0] gen144_pipex_var;
logic unsigned [0:0] gen145_pipex_var;
logic unsigned [0:0] gen146_pipex_var;
logic unsigned [0:0] gen147_pipex_var;
logic unsigned [0:0] gen148_pipex_var;
logic unsigned [0:0] gen149_pipex_var;
logic unsigned [0:0] gen150_pipex_var;
logic unsigned [0:0] gen151_pipex_var;
logic unsigned [31:20] gen152_pipex_var;
logic unsigned [0:0] gen153_pipex_var;
logic unsigned [31:0] gen154_pipex_var;
logic unsigned [11:0] gen155_pipex_var;
logic unsigned [0:0] gen156_pipex_var;
logic unsigned [31:0] gen157_pipex_var;
logic unsigned [12:0] gen158_pipex_var;
logic unsigned [0:0] gen159_pipex_var;
logic unsigned [31:0] gen160_pipex_var;
logic unsigned [31:0] gen161_pipex_var;
logic unsigned [20:0] gen162_pipex_var;
logic unsigned [0:0] gen163_pipex_var;
logic unsigned [31:0] gen164_pipex_var;
logic unsigned [0:0] gen165_pipex_var;
logic unsigned [0:0] gen166_pipex_var;
logic unsigned [0:0] gen167_pipex_var;
logic unsigned [0:0] gen168_pipex_var;
logic unsigned [31:0] gen169_pipex_var;
logic unsigned [0:0] gen170_pipex_var;
logic unsigned [0:0] gen171_pipex_var;
logic unsigned [31:0] gen172_pipex_var;
logic unsigned [0:0] gen173_pipex_var;
logic unsigned [0:0] gen174_pipex_var;
logic unsigned [0:0] gen175_pipex_var;
logic unsigned [0:0] gen176_pipex_var;
logic unsigned [0:0] gen177_pipex_var;
logic unsigned [0:0] gen178_pipex_var;
logic unsigned [31:0] gen179_pipex_var;
logic unsigned [31:0] gen180_pipex_var;
logic unsigned [31:0] gen181_pipex_var;
logic unsigned [0:0] gen182_pipex_var;
logic unsigned [0:0] gen183_pipex_var;
logic unsigned [0:0] gen184_pipex_var;
logic unsigned [0:0] gen185_pipex_var;
logic unsigned [0:0] gen186_pipex_var;
logic unsigned [31:0] gen187_pipex_var [31:1];
logic unsigned [31:0] gen188_pipex_var [31:1];
logic unsigned [0:0] gen189_pipex_var;
logic unsigned [0:0] gen190_pipex_var;
logic unsigned [0:0] gen191_pipex_var;
logic unsigned [0:0] gen192_pipex_var;
logic unsigned [0:0] gen193_pipex_var;
logic unsigned [0:0] gen194_pipex_var;
logic unsigned [32:0] gen195_pipex_var;
logic unsigned [32:0] gen196_pipex_var;
logic unsigned [0:0] gen197_pipex_var;
logic unsigned [0:0] gen198_pipex_var;
logic unsigned [32:0] gen199_pipex_var;
logic unsigned [0:0] gen200_pipex_var;
logic unsigned [32:0] gen201_pipex_var;
logic unsigned [0:0] gen202_pipex_var;
logic unsigned [0:0] gen203_pipex_var;
logic unsigned [0:0] gen204_pipex_var;
logic unsigned [0:0] gen205_pipex_var;
logic unsigned [0:0] gen206_pipex_var;
logic unsigned [0:0] gen207_pipex_var;
logic unsigned [0:0] gen208_pipex_var;
logic unsigned [33:0] gen209_pipex_var;
logic unsigned [33:0] gen210_pipex_var;
logic unsigned [32:0] gen211_pipex_var;
logic unsigned [32:0] gen212_pipex_var;
logic unsigned [32:0] gen213_pipex_var;
logic unsigned [63:0] gen214_pipex_var;
logic unsigned [63:0] gen215_pipex_var;
logic unsigned [31:0] gen216_pipex_var;
logic unsigned [0:0] gen217_pipex_var;
logic unsigned [63:0] gen218_pipex_var;
logic unsigned [63:0] gen219_pipex_var;
logic unsigned [32:0] gen220_pipex_var;
logic unsigned [32:0] gen221_pipex_var;
logic unsigned [32:0] gen222_pipex_var;
logic unsigned [0:0] gen223_pipex_var;
logic unsigned [0:0] gen224_pipex_var;
logic unsigned [0:0] gen225_pipex_var;
logic unsigned [0:0] gen226_pipex_var;
logic unsigned [0:0] gen227_pipex_var;
logic unsigned [0:0] gen228_pipex_var;
logic unsigned [0:0] gen229_pipex_var;
logic unsigned [0:0] gen230_pipex_var;
logic unsigned [0:0] gen231_pipex_var;
logic unsigned [0:0] gen232_pipex_var;
logic unsigned [0:0] gen233_pipex_var;
logic unsigned [0:0] gen234_pipex_var;
logic unsigned [32:0] gen235_pipex_var;
logic unsigned [0:0] gen236_pipex_var;
logic unsigned [0:0] gen237_pipex_var;
logic unsigned [0:0] gen238_pipex_var;
logic unsigned [0:0] gen239_pipex_var;
logic unsigned [0:0] gen240_pipex_var;
logic unsigned [0:0] gen241_pipex_var;
logic unsigned [0:0] gen242_pipex_var;
logic unsigned [0:0] gen243_pipex_var;
logic unsigned [0:0] gen244_pipex_var;
logic unsigned [0:0] gen245_pipex_var;
logic unsigned [0:0] gen246_pipex_var;
logic unsigned [0:0] gen247_pipex_var;
logic unsigned [0:0] gen248_pipex_var;
logic unsigned [0:0] gen249_pipex_var;
logic unsigned [0:0] gen250_pipex_var;
logic unsigned [0:0] gen251_pipex_var;
logic unsigned [0:0] gen252_pipex_var;
logic unsigned [0:0] gen253_pipex_var;
logic unsigned [0:0] gen254_pipex_var;
logic unsigned [0:0] gen255_pipex_var;
logic unsigned [0:0] gen256_pipex_var;
logic unsigned [0:0] gen257_pipex_var;
logic unsigned [0:0] gen258_pipex_var;
logic unsigned [0:0] gen259_pipex_var;
logic unsigned [0:0] gen260_pipex_var;
logic unsigned [0:0] gen261_pipex_var;
logic unsigned [0:0] gen262_pipex_var;
logic unsigned [7:0] gen263_pipex_var;
logic unsigned [0:0] gen264_pipex_var;
logic unsigned [31:0] gen265_pipex_var;
logic unsigned [0:0] gen266_pipex_var;
logic unsigned [31:0] gen267_pipex_var;
logic unsigned [0:0] gen268_pipex_var;
logic unsigned [0:0] gen269_pipex_var;
logic unsigned [0:0] gen270_pipex_var;
logic unsigned [15:0] gen271_pipex_var;
logic unsigned [0:0] gen272_pipex_var;
logic unsigned [31:0] gen273_pipex_var;
logic unsigned [0:0] gen274_pipex_var;
logic unsigned [31:0] gen275_pipex_var;
logic unsigned [0:0] gen276_pipex_var;
logic unsigned [0:0] gen277_pipex_var;
logic unsigned [0:0] gen278_pipex_var;
logic unsigned [0:0] gen279_pipex_var;
logic unsigned [31:0] gen280_pipex_mcopipe_rdata;
logic unsigned [31:0] gen281_pipex_mcopipe_rdata;
genpmodule_riscv_1stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen282_pipex_req_struct;
genpmodule_riscv_1stage_genmcopipe_data_mem_genstruct_fifo_wdata gen283_pipex_req_struct;
logic unsigned [0:0] gen127_cyclix_var;
logic unsigned [0:0] gen128_cyclix_var;
logic unsigned [0:0] gen129_cyclix_var;
logic unsigned [0:0] gen130_cyclix_var;
logic unsigned [0:0] gen131_cyclix_var;
logic unsigned [0:0] gen132_cyclix_var;
logic unsigned [0:0] gen133_cyclix_var;
logic unsigned [0:0] gen134_cyclix_var;
logic unsigned [0:0] gen135_cyclix_var;
logic unsigned [0:0] gen136_cyclix_var;
logic unsigned [0:0] gen137_cyclix_var;
logic unsigned [0:0] gen138_cyclix_var;
logic unsigned [0:0] gen139_cyclix_var;
logic unsigned [0:0] gen140_cyclix_var;
logic unsigned [0:0] gen141_cyclix_var;
logic unsigned [0:0] gen142_cyclix_var;
logic unsigned [0:0] gen143_cyclix_var;
logic unsigned [0:0] gen144_cyclix_var;
logic unsigned [0:0] gen145_cyclix_var;
logic unsigned [0:0] gen146_cyclix_var;
logic unsigned [0:0] gen147_cyclix_var;
logic unsigned [0:0] gen148_cyclix_var;
logic unsigned [0:0] gen149_cyclix_var;
logic unsigned [0:0] gen150_cyclix_var;
logic unsigned [0:0] gen151_cyclix_var;
logic unsigned [0:0] gen152_cyclix_var;
logic unsigned [0:0] gen153_cyclix_var;
logic unsigned [0:0] gen154_cyclix_var;
logic unsigned [0:0] gen155_cyclix_var;
logic unsigned [0:0] gen156_cyclix_var;
logic unsigned [0:0] gen157_cyclix_var;
logic unsigned [0:0] gen158_cyclix_var;
logic unsigned [0:0] gen159_cyclix_var;
logic unsigned [0:0] gen160_cyclix_var;
logic unsigned [0:0] gen161_cyclix_var;
logic unsigned [0:0] gen162_cyclix_var;
logic unsigned [0:0] gen163_cyclix_var;
logic unsigned [0:0] gen164_cyclix_var;
logic unsigned [0:0] gen165_cyclix_var;
logic unsigned [0:0] gen166_cyclix_var;
logic unsigned [0:0] gen167_cyclix_var;
logic unsigned [0:0] gen168_cyclix_var;
logic unsigned [0:0] gen169_cyclix_var;
logic unsigned [0:0] gen170_cyclix_var;
logic unsigned [0:0] gen171_cyclix_var;
logic unsigned [0:0] gen172_cyclix_var;
logic unsigned [0:0] gen173_cyclix_var;
logic unsigned [0:0] gen174_cyclix_var;
logic unsigned [0:0] gen175_cyclix_var;
logic unsigned [0:0] gen176_cyclix_var;
logic unsigned [31:0] gen177_cyclix_var [31:1];
logic unsigned [0:0] gen178_cyclix_var;
logic unsigned [0:0] gen179_cyclix_var;
logic unsigned [0:0] gen180_cyclix_var;
logic unsigned [0:0] gen181_cyclix_var;
logic unsigned [0:0] gen182_cyclix_var;
logic unsigned [0:0] gen183_cyclix_var;
logic unsigned [0:0] gen184_cyclix_var;
logic unsigned [0:0] gen185_cyclix_var;
logic unsigned [0:0] gen186_cyclix_var;
logic unsigned [0:0] gen187_cyclix_var;
logic unsigned [0:0] gen188_cyclix_var;
logic unsigned [0:0] gen189_cyclix_var;
logic unsigned [0:0] gen190_cyclix_var;
logic unsigned [0:0] gen191_cyclix_var;
logic unsigned [0:0] gen192_cyclix_var;
logic unsigned [0:0] gen193_cyclix_var;
logic unsigned [0:0] gen194_cyclix_var;
logic unsigned [0:0] gen195_cyclix_var;
logic unsigned [0:0] gen196_cyclix_var;
logic unsigned [0:0] gen197_cyclix_var;
logic unsigned [0:0] gen198_cyclix_var;
logic unsigned [0:0] gen199_cyclix_var;
logic unsigned [0:0] gen200_cyclix_var;
logic unsigned [0:0] gen201_cyclix_var;
logic unsigned [0:0] gen202_cyclix_var;
logic unsigned [0:0] gen203_cyclix_var;
logic unsigned [0:0] gen204_cyclix_var;
logic unsigned [0:0] gen205_cyclix_var;
logic unsigned [0:0] gen206_cyclix_var;
logic unsigned [0:0] gen207_cyclix_var;
logic unsigned [0:0] gen208_cyclix_var;
logic unsigned [0:0] gen209_cyclix_var;
logic unsigned [0:0] gen210_cyclix_var;
logic unsigned [0:0] gen211_cyclix_var;
logic unsigned [0:0] gen212_cyclix_var;
logic unsigned [0:0] gen213_cyclix_var;
logic unsigned [0:0] gen214_cyclix_var;
logic unsigned [0:0] gen215_cyclix_var;
logic unsigned [0:0] gen216_cyclix_var;
logic unsigned [0:0] gen217_cyclix_var;
logic unsigned [0:0] gen218_cyclix_var;
logic unsigned [0:0] gen219_cyclix_var;
logic unsigned [0:0] gen220_cyclix_var;
logic unsigned [0:0] gen221_cyclix_var;
logic unsigned [0:0] gen222_cyclix_var;
logic unsigned [0:0] gen223_cyclix_var;
logic unsigned [0:0] gen224_cyclix_var;
logic unsigned [0:0] gen225_cyclix_var;
logic unsigned [0:0] gen226_cyclix_var;
logic unsigned [0:0] gen227_cyclix_var;
logic unsigned [0:0] gen228_cyclix_var;
logic unsigned [0:0] gen229_cyclix_var;
logic unsigned [0:0] gen230_cyclix_var;
logic unsigned [0:0] gen231_cyclix_var;
logic unsigned [0:0] gen232_cyclix_var;
logic unsigned [0:0] gen233_cyclix_var;
logic unsigned [0:0] gen234_cyclix_var;
logic unsigned [0:0] gen235_cyclix_var;
logic unsigned [0:0] gen236_cyclix_var;
logic unsigned [0:0] gen237_cyclix_var;
logic unsigned [0:0] gen238_cyclix_var;
logic unsigned [0:0] gen239_cyclix_var;
logic unsigned [0:0] gen240_cyclix_var;
logic unsigned [0:0] gen241_cyclix_var;
logic unsigned [0:0] gen242_cyclix_var;
logic unsigned [0:0] gen243_cyclix_var;
logic unsigned [0:0] gen244_cyclix_var;
logic unsigned [0:0] gen245_cyclix_var;
logic unsigned [0:0] gen246_cyclix_var;
logic unsigned [0:0] gen247_cyclix_var;
logic unsigned [0:0] gen248_cyclix_var;
logic unsigned [0:0] gen249_cyclix_var;
logic unsigned [0:0] gen250_cyclix_var;
logic unsigned [0:0] gen251_cyclix_var;
logic unsigned [0:0] gen252_cyclix_var;
logic unsigned [0:0] gen253_cyclix_var;
logic unsigned [31:0] genpsticky_glbl_pc;
logic unsigned [31:0] genpsticky_glbl_regfile [31:1];
logic unsigned [0:0] genpsticky_glbl_jump_req_cmd;
logic unsigned [31:0] genpsticky_glbl_jump_vector_cmd;
logic unsigned [7:0] genpsticky_glbl_CSR_MCAUSE;
logic unsigned [0:0] genpsticky_glbl_MIRQEN;
logic unsigned [31:0] genpsticky_glbl_MRETADDR;
logic unsigned [0:0] genmcopipe_instr_mem_wr_done;
logic unsigned [0:0] genmcopipe_instr_mem_rd_done;
logic unsigned [0:0] genmcopipe_instr_mem_full_flag;
logic unsigned [0:0] genmcopipe_instr_mem_empty_flag;
logic unsigned [0:0] genmcopipe_instr_mem_wr_ptr;
logic unsigned [0:0] genmcopipe_instr_mem_rd_ptr;
logic unsigned [0:0] genmcopipe_data_mem_wr_done;
logic unsigned [0:0] genmcopipe_data_mem_rd_done;
logic unsigned [0:0] genmcopipe_data_mem_full_flag;
logic unsigned [0:0] genmcopipe_data_mem_empty_flag;
logic unsigned [0:0] genmcopipe_data_mem_wr_ptr;
logic unsigned [0:0] genmcopipe_data_mem_rd_ptr;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_EXEC_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_EXEC_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_EXEC_genctrl_stalled_glbl;
logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_reqbuf_req;
logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_reqbuf_req;
logic unsigned [0:0] irq_fifo_genfifo_buf_ack;
logic unsigned [0:0] irq_fifo_genfifo_buf_req;
logic unsigned [7:0] irq_fifo_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_buf_ack;
logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_instr_mem_resp_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_buf_ack;
logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_data_mem_resp_genfifo_buf_rdata;
logic unsigned [0:0] gen0_rtl_var;
logic unsigned [0:0] gen1_rtl_var;
logic unsigned [0:0] gen2_rtl_var;
logic unsigned [0:0] gen3_rtl_var;
logic unsigned [0:0] gen4_rtl_var;
logic unsigned [0:0] gen5_rtl_var;
logic unsigned [0:0] gen6_rtl_var;
logic unsigned [0:0] gen7_rtl_var;
logic unsigned [0:0] gen8_rtl_var;
logic unsigned [0:0] gen9_rtl_var;
logic unsigned [0:0] gen10_rtl_var;
logic unsigned [0:0] gen11_rtl_var;
logic unsigned [0:0] gen12_rtl_var;
logic unsigned [0:0] gen13_rtl_var;
logic unsigned [0:0] gen14_rtl_var;
logic unsigned [0:0] gen15_rtl_var;
logic unsigned [0:0] gen16_rtl_var;
logic unsigned [0:0] gen17_rtl_var;
logic unsigned [0:0] gen18_rtl_var;
logic unsigned [0:0] gen19_rtl_var;
logic unsigned [0:0] gen20_rtl_var;
logic unsigned [0:0] gen21_rtl_var;
logic unsigned [0:0] gen22_rtl_var;
logic unsigned [0:0] gen23_rtl_var;
logic unsigned [0:0] gen24_rtl_var;
logic unsigned [0:0] gen25_rtl_var;
logic unsigned [0:0] gen26_rtl_var;
logic unsigned [0:0] gen27_rtl_var;
logic unsigned [0:0] gen28_rtl_var;
logic unsigned [0:0] gen29_rtl_var;
logic unsigned [0:0] gen30_rtl_var;
logic unsigned [0:0] gen31_rtl_var;
logic unsigned [0:0] gen32_rtl_var;
logic unsigned [0:0] gen33_rtl_var;
logic unsigned [0:0] gen34_rtl_var;
logic unsigned [0:0] gen35_rtl_var;
logic unsigned [0:0] gen36_rtl_var;
logic unsigned [0:0] gen37_rtl_var;
logic unsigned [0:0] gen38_rtl_var;
logic unsigned [0:0] gen39_rtl_var;
logic unsigned [0:0] gen40_rtl_var;
logic unsigned [0:0] gen41_rtl_var;
logic unsigned [0:0] gen42_rtl_var;
logic unsigned [0:0] gen43_rtl_var;
logic unsigned [0:0] gen44_rtl_var;
logic unsigned [0:0] gen45_rtl_var;
logic unsigned [0:0] gen46_rtl_var;
logic unsigned [0:0] gen47_rtl_var;
logic unsigned [0:0] gen48_rtl_var;
logic unsigned [0:0] gen49_rtl_var;
logic unsigned [0:0] gen50_rtl_var;
logic unsigned [0:0] gen51_rtl_var;
logic unsigned [0:0] gen52_rtl_var;
logic unsigned [0:0] gen53_rtl_var;
logic unsigned [0:0] gen54_rtl_var;
logic unsigned [0:0] gen55_rtl_var;
logic unsigned [0:0] gen56_rtl_var;
logic unsigned [0:0] gen57_rtl_var;
logic unsigned [0:0] gen58_rtl_var;
logic unsigned [0:0] gen59_rtl_var;
logic unsigned [0:0] gen60_rtl_var;
logic unsigned [0:0] gen61_rtl_var;
logic unsigned [0:0] gen62_rtl_var;
logic unsigned [0:0] gen63_rtl_var;
logic unsigned [0:0] gen64_rtl_var;
logic unsigned [0:0] gen65_rtl_var;
logic unsigned [0:0] gen66_rtl_var;
logic unsigned [0:0] gen67_rtl_var;
logic unsigned [0:0] gen68_rtl_var;
logic unsigned [0:0] gen69_rtl_var;
logic unsigned [0:0] gen70_rtl_var;
logic unsigned [0:0] gen71_rtl_var;
logic unsigned [0:0] gen72_rtl_var;
logic unsigned [0:0] gen73_rtl_var;
logic unsigned [0:0] gen74_rtl_var;
logic unsigned [0:0] gen75_rtl_var;
logic unsigned [0:0] gen76_rtl_var;
logic unsigned [0:0] gen77_rtl_var;
logic unsigned [0:0] gen78_rtl_var;
logic unsigned [0:0] gen79_rtl_var;
logic unsigned [0:0] gen80_rtl_var;
logic unsigned [0:0] gen81_rtl_var;
logic unsigned [0:0] gen82_rtl_var;
logic unsigned [0:0] gen83_rtl_var;
logic unsigned [0:0] gen84_rtl_var;
logic unsigned [0:0] gen85_rtl_var;
logic unsigned [0:0] gen86_rtl_var;
logic unsigned [0:0] gen87_rtl_var;
logic unsigned [0:0] gen88_rtl_var;
logic unsigned [0:0] gen89_rtl_var;
logic unsigned [0:0] gen90_rtl_var;
logic unsigned [0:0] gen91_rtl_var;
logic unsigned [0:0] gen92_rtl_var;
logic unsigned [0:0] gen93_rtl_var;
logic unsigned [0:0] gen94_rtl_var;
logic unsigned [0:0] gen95_rtl_var;
logic unsigned [0:0] gen96_rtl_var;
logic unsigned [0:0] gen97_rtl_var;
logic unsigned [0:0] gen98_rtl_var;
logic unsigned [0:0] gen99_rtl_var;
logic unsigned [0:0] gen100_rtl_var;
logic unsigned [0:0] gen101_rtl_var;
logic unsigned [0:0] gen102_rtl_var;
logic unsigned [0:0] gen103_rtl_var;
logic unsigned [0:0] gen104_rtl_var;
logic unsigned [0:0] gen105_rtl_var;
logic unsigned [0:0] gen106_rtl_var;
logic unsigned [0:0] gen107_rtl_var;
logic unsigned [0:0] gen108_rtl_var;
logic unsigned [0:0] gen109_rtl_var;
logic unsigned [0:0] gen110_rtl_var;
logic unsigned [0:0] gen111_rtl_var;
logic unsigned [0:0] gen112_rtl_var;
logic unsigned [0:0] gen113_rtl_var;
logic unsigned [0:0] gen114_rtl_var;
logic unsigned [0:0] gen115_rtl_var;
logic unsigned [0:0] gen116_rtl_var;
logic unsigned [0:0] gen117_rtl_var;
logic unsigned [0:0] gen118_rtl_var;
logic unsigned [0:0] gen119_rtl_var;
logic unsigned [0:0] gen120_rtl_var;
logic unsigned [0:0] gen121_rtl_var;
logic unsigned [0:0] gen122_rtl_var;
logic unsigned [0:0] gen123_rtl_var;
logic unsigned [0:0] gen124_rtl_var;

logic unsigned [31:0] gensticky_genpsticky_glbl_pc;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_pc <= 32'd512;
		end
	else
		begin
		gensticky_genpsticky_glbl_pc <= genpsticky_glbl_pc;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_regfile [31:1];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_regfile[1] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[2] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[3] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[4] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[5] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[6] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[7] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[8] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[9] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[10] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[11] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[12] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[13] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[14] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[15] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[16] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[17] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[18] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[19] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[20] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[21] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[22] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[23] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[24] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[25] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[26] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[27] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[28] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[29] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[30] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[31] <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_regfile[1] <= genpsticky_glbl_regfile[1];
		gensticky_genpsticky_glbl_regfile[2] <= genpsticky_glbl_regfile[2];
		gensticky_genpsticky_glbl_regfile[3] <= genpsticky_glbl_regfile[3];
		gensticky_genpsticky_glbl_regfile[4] <= genpsticky_glbl_regfile[4];
		gensticky_genpsticky_glbl_regfile[5] <= genpsticky_glbl_regfile[5];
		gensticky_genpsticky_glbl_regfile[6] <= genpsticky_glbl_regfile[6];
		gensticky_genpsticky_glbl_regfile[7] <= genpsticky_glbl_regfile[7];
		gensticky_genpsticky_glbl_regfile[8] <= genpsticky_glbl_regfile[8];
		gensticky_genpsticky_glbl_regfile[9] <= genpsticky_glbl_regfile[9];
		gensticky_genpsticky_glbl_regfile[10] <= genpsticky_glbl_regfile[10];
		gensticky_genpsticky_glbl_regfile[11] <= genpsticky_glbl_regfile[11];
		gensticky_genpsticky_glbl_regfile[12] <= genpsticky_glbl_regfile[12];
		gensticky_genpsticky_glbl_regfile[13] <= genpsticky_glbl_regfile[13];
		gensticky_genpsticky_glbl_regfile[14] <= genpsticky_glbl_regfile[14];
		gensticky_genpsticky_glbl_regfile[15] <= genpsticky_glbl_regfile[15];
		gensticky_genpsticky_glbl_regfile[16] <= genpsticky_glbl_regfile[16];
		gensticky_genpsticky_glbl_regfile[17] <= genpsticky_glbl_regfile[17];
		gensticky_genpsticky_glbl_regfile[18] <= genpsticky_glbl_regfile[18];
		gensticky_genpsticky_glbl_regfile[19] <= genpsticky_glbl_regfile[19];
		gensticky_genpsticky_glbl_regfile[20] <= genpsticky_glbl_regfile[20];
		gensticky_genpsticky_glbl_regfile[21] <= genpsticky_glbl_regfile[21];
		gensticky_genpsticky_glbl_regfile[22] <= genpsticky_glbl_regfile[22];
		gensticky_genpsticky_glbl_regfile[23] <= genpsticky_glbl_regfile[23];
		gensticky_genpsticky_glbl_regfile[24] <= genpsticky_glbl_regfile[24];
		gensticky_genpsticky_glbl_regfile[25] <= genpsticky_glbl_regfile[25];
		gensticky_genpsticky_glbl_regfile[26] <= genpsticky_glbl_regfile[26];
		gensticky_genpsticky_glbl_regfile[27] <= genpsticky_glbl_regfile[27];
		gensticky_genpsticky_glbl_regfile[28] <= genpsticky_glbl_regfile[28];
		gensticky_genpsticky_glbl_regfile[29] <= genpsticky_glbl_regfile[29];
		gensticky_genpsticky_glbl_regfile[30] <= genpsticky_glbl_regfile[30];
		gensticky_genpsticky_glbl_regfile[31] <= genpsticky_glbl_regfile[31];
		end

logic unsigned [0:0] gensticky_genpsticky_glbl_jump_req_cmd;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_jump_req_cmd <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_jump_req_cmd <= genpsticky_glbl_jump_req_cmd;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_jump_vector_cmd;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_jump_vector_cmd <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_jump_vector_cmd <= genpsticky_glbl_jump_vector_cmd;
		end

logic unsigned [7:0] gensticky_genpsticky_glbl_CSR_MCAUSE;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_CSR_MCAUSE <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_CSR_MCAUSE <= genpsticky_glbl_CSR_MCAUSE;
		end

logic unsigned [0:0] gensticky_genpsticky_glbl_MIRQEN;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_MIRQEN <= 32'd1;
		end
	else
		begin
		gensticky_genpsticky_glbl_MIRQEN <= genpsticky_glbl_MIRQEN;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_MRETADDR;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_MRETADDR <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_MRETADDR <= genpsticky_glbl_MRETADDR;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_wr_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_wr_done <= genmcopipe_instr_mem_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_rd_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_rd_done <= genmcopipe_instr_mem_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_full_flag <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_full_flag <= genmcopipe_instr_mem_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_empty_flag <= 32'd1;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_empty_flag <= genmcopipe_instr_mem_empty_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_wr_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_wr_ptr <= genmcopipe_instr_mem_wr_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_rd_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_rd_ptr <= genmcopipe_instr_mem_rd_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_wr_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_wr_done <= genmcopipe_data_mem_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_rd_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_rd_done <= genmcopipe_data_mem_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_full_flag <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_full_flag <= genmcopipe_data_mem_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_empty_flag <= 32'd1;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_empty_flag <= genmcopipe_data_mem_empty_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_wr_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_wr_ptr <= genmcopipe_data_mem_wr_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_rd_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_rd_ptr <= genmcopipe_data_mem_rd_ptr;
		end

genpstage_EXEC_TRX_BUF_STRUCT gensticky_genpstage_EXEC_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF <= genpstage_EXEC_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER <= genpstage_EXEC_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY <= genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL <= genpstage_EXEC_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genctrl_stalled_glbl <= genpstage_EXEC_genctrl_stalled_glbl;
		end


always @*
	begin
	irq_fifo_genfifo_ack_o = irq_fifo_genfifo_buf_ack;
	end

always @*
	begin
	genmcopipe_instr_mem_resp_genfifo_ack_o = genmcopipe_instr_mem_resp_genfifo_buf_ack;
	end

always @*
	begin
	genmcopipe_data_mem_resp_genfifo_ack_o = genmcopipe_data_mem_resp_genfifo_buf_ack;
	end

always @*
	begin
	genpstage_EXEC_genctrl_new = 32'd0;
	genpstage_EXEC_genctrl_stalled_glbl = 32'd0;
	genpstage_EXEC_genctrl_active = 32'd0;
	genpstage_EXEC_TRX_BUF = '{default:32'd0};
	gen136_cyclix_var = 32'd0;
	gen280_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
	genmcopipe_instr_mem_resp_genfifo_buf_ack = 32'd0;
	gen9_rtl_var = 32'd0;
	genmcopipe_instr_mem_rd_done = 32'd0;
	gen7_rtl_var = 32'd0;
	gen8_rtl_var = 32'd0;
	gen137_cyclix_var = 32'd0;
	gen10_rtl_var = 32'd0;
	gen134_cyclix_var = 32'd0;
	gen135_cyclix_var = 32'd0;
	gen6_rtl_var = 32'd0;
	gen132_cyclix_var = 32'd0;
	gen133_cyclix_var = 32'd0;
	gen5_rtl_var = 32'd0;
	gen143_cyclix_var = 32'd0;
	gen281_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
	genmcopipe_data_mem_resp_genfifo_buf_ack = 32'd0;
	gen16_rtl_var = 32'd0;
	genmcopipe_data_mem_rd_done = 32'd0;
	gen14_rtl_var = 32'd0;
	gen15_rtl_var = 32'd0;
	gen144_cyclix_var = 32'd0;
	gen17_rtl_var = 32'd0;
	gen141_cyclix_var = 32'd0;
	gen142_cyclix_var = 32'd0;
	gen13_rtl_var = 32'd0;
	gen139_cyclix_var = 32'd0;
	gen140_cyclix_var = 32'd0;
	gen12_rtl_var = 32'd0;
	gen130_cyclix_var = 32'd0;
	gen3_rtl_var = 32'd0;
	genpstage_EXEC_TRX_LOCAL = '{default:32'd0};
	gen131_cyclix_var = 32'd0;
	gen4_rtl_var = 32'd0;
	gen138_cyclix_var = 32'd0;
	gen11_rtl_var = 32'd0;
	gen145_cyclix_var = 32'd0;
	gen18_rtl_var = 32'd0;
	genpsticky_glbl_pc = 32'd512;
	genpsticky_glbl_jump_req_cmd = 32'd0;
	gen147_cyclix_var = 32'd0;
	gen20_rtl_var = 32'd0;
	gen148_cyclix_var = 32'd0;
	gen21_rtl_var = 32'd0;
	gen150_cyclix_var = 32'd0;
	gen23_rtl_var = 32'd0;
	gen155_cyclix_var = 32'd0;
	genmcopipe_instr_mem_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_instr_mem_req_genfifo_req_o = 32'd0;
	gen29_rtl_var = 32'd0;
	gen30_rtl_var = 32'd0;
	genmcopipe_instr_mem_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_instr_mem_wr_done = 32'd0;
	gen146_pipex_var = 32'd0;
	gen157_cyclix_var = 32'd0;
	gen158_cyclix_var = 32'd0;
	gen32_rtl_var = 32'd0;
	gen282_pipex_req_struct = '{default:32'd0};
	gen27_rtl_var = 32'd0;
	gen28_rtl_var = 32'd0;
	gen156_cyclix_var = 32'd0;
	gen31_rtl_var = 32'd0;
	gen153_cyclix_var = 32'd0;
	gen154_cyclix_var = 32'd0;
	gen26_rtl_var = 32'd0;
	gen152_cyclix_var = 32'd0;
	gen25_rtl_var = 32'd0;
	gen159_cyclix_var = 32'd0;
	gen33_rtl_var = 32'd0;
	gen161_cyclix_var = 32'd0;
	gen35_rtl_var = 32'd0;
	gen164_cyclix_var = 32'd0;
	gen38_rtl_var = 32'd0;
	gen169_pipex_var = 32'd0;
	gen170_pipex_var = 32'd0;
	gen166_cyclix_var = 32'd0;
	gen40_rtl_var = 32'd0;
	gen171_pipex_var = 32'd0;
	gen167_cyclix_var = 32'd0;
	gen41_rtl_var = 32'd0;
	gen172_pipex_var = 32'd0;
	gen173_pipex_var = 32'd0;
	gen168_cyclix_var = 32'd0;
	gen42_rtl_var = 32'd0;
	gen174_pipex_var = 32'd0;
	gen169_cyclix_var = 32'd0;
	gen43_rtl_var = 32'd0;
	gen175_pipex_var = 32'd0;
	gen170_cyclix_var = 32'd0;
	gen44_rtl_var = 32'd0;
	gen176_pipex_var = 32'd0;
	gen171_cyclix_var = 32'd0;
	gen45_rtl_var = 32'd0;
	gen177_pipex_var = 32'd0;
	gen172_cyclix_var = 32'd0;
	gen46_rtl_var = 32'd0;
	gen178_pipex_var = 32'd0;
	gen173_cyclix_var = 32'd0;
	gen47_rtl_var = 32'd0;
	gen179_pipex_var = 32'd0;
	gen180_pipex_var = 32'd0;
	gen181_pipex_var = 32'd0;
	gen165_pipex_var = 32'd0;
	gen166_pipex_var = 32'd0;
	gen167_pipex_var = 32'd0;
	gen168_pipex_var = 32'd0;
	gen165_cyclix_var = 32'd0;
	gen39_rtl_var = 32'd0;
	gen195_pipex_var = 32'd0;
	gen196_pipex_var = 32'd0;
	gen198_pipex_var = 32'd0;
	gen199_pipex_var = 32'd0;
	gen200_pipex_var = 32'd0;
	gen201_pipex_var = 32'd0;
	gen186_cyclix_var = 32'd0;
	irq_fifo_genfifo_buf_req = 32'd0;
	irq_fifo_genfifo_buf_ack = 32'd0;
	gen61_rtl_var = 32'd0;
	gen59_rtl_var = 32'd0;
	gen60_rtl_var = 32'd0;
	gen205_pipex_var = 32'd0;
	gen185_cyclix_var = 32'd0;
	gen58_rtl_var = 32'd0;
	gen187_cyclix_var = 32'd0;
	gen62_rtl_var = 32'd0;
	gen188_cyclix_var = 32'd0;
	gen63_rtl_var = 32'd0;
	genpsticky_glbl_MIRQEN = 32'd1;
	genpsticky_glbl_CSR_MCAUSE = 32'd0;
	genpsticky_glbl_MRETADDR = 32'd0;
	gen190_cyclix_var = 32'd0;
	gen65_rtl_var = 32'd0;
	gen191_cyclix_var = 32'd0;
	gen66_rtl_var = 32'd0;
	gen192_cyclix_var = 32'd0;
	gen67_rtl_var = 32'd0;
	gen203_pipex_var = 32'd0;
	gen204_pipex_var = 32'd0;
	gen184_cyclix_var = 32'd0;
	gen57_rtl_var = 32'd0;
	gen206_pipex_var = 32'd0;
	gen189_cyclix_var = 32'd0;
	gen64_rtl_var = 32'd0;
	gen194_cyclix_var = 32'd0;
	gen69_rtl_var = 32'd0;
	gen209_pipex_var = 32'd0;
	gen210_pipex_var = 32'd0;
	gen211_pipex_var = 32'd0;
	gen212_pipex_var = 32'd0;
	gen213_pipex_var = 32'd0;
	gen214_pipex_var = 32'd0;
	gen215_pipex_var = 32'd0;
	gen216_pipex_var = 32'd0;
	gen217_pipex_var = 32'd0;
	gen218_pipex_var = 32'd0;
	gen219_pipex_var = 32'd0;
	gen220_pipex_var = 32'd0;
	gen221_pipex_var = 32'd0;
	gen222_pipex_var = 32'd0;
	gen223_pipex_var = 32'd0;
	gen224_pipex_var = 32'd0;
	gen225_pipex_var = 32'd0;
	gen226_pipex_var = 32'd0;
	gen227_pipex_var = 32'd0;
	gen228_pipex_var = 32'd0;
	gen229_pipex_var = 32'd0;
	gen230_pipex_var = 32'd0;
	gen231_pipex_var = 32'd0;
	gen232_pipex_var = 32'd0;
	gen233_pipex_var = 32'd0;
	gen196_cyclix_var = 32'd0;
	gen71_rtl_var = 32'd0;
	gen234_pipex_var = 32'd0;
	gen197_cyclix_var = 32'd0;
	gen72_rtl_var = 32'd0;
	gen237_pipex_var = 32'd0;
	gen199_cyclix_var = 32'd0;
	gen74_rtl_var = 32'd0;
	gen238_pipex_var = 32'd0;
	gen239_pipex_var = 32'd0;
	gen200_cyclix_var = 32'd0;
	gen75_rtl_var = 32'd0;
	gen240_pipex_var = 32'd0;
	gen201_cyclix_var = 32'd0;
	gen76_rtl_var = 32'd0;
	gen241_pipex_var = 32'd0;
	gen242_pipex_var = 32'd0;
	gen202_cyclix_var = 32'd0;
	gen77_rtl_var = 32'd0;
	gen243_pipex_var = 32'd0;
	gen203_cyclix_var = 32'd0;
	gen78_rtl_var = 32'd0;
	gen244_pipex_var = 32'd0;
	gen245_pipex_var = 32'd0;
	gen204_cyclix_var = 32'd0;
	gen79_rtl_var = 32'd0;
	genpsticky_glbl_jump_vector_cmd = 32'd0;
	gen206_cyclix_var = 32'd0;
	gen81_rtl_var = 32'd0;
	gen207_cyclix_var = 32'd0;
	gen82_rtl_var = 32'd0;
	gen208_cyclix_var = 32'd0;
	gen83_rtl_var = 32'd0;
	gen214_cyclix_var = 32'd0;
	genmcopipe_data_mem_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_data_mem_req_genfifo_req_o = 32'd0;
	gen90_rtl_var = 32'd0;
	gen91_rtl_var = 32'd0;
	genmcopipe_data_mem_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_data_mem_wr_done = 32'd0;
	gen251_pipex_var = 32'd0;
	gen216_cyclix_var = 32'd0;
	gen217_cyclix_var = 32'd0;
	gen93_rtl_var = 32'd0;
	gen283_pipex_req_struct = '{default:32'd0};
	gen88_rtl_var = 32'd0;
	gen89_rtl_var = 32'd0;
	gen215_cyclix_var = 32'd0;
	gen92_rtl_var = 32'd0;
	gen212_cyclix_var = 32'd0;
	gen213_cyclix_var = 32'd0;
	gen87_rtl_var = 32'd0;
	gen211_cyclix_var = 32'd0;
	gen86_rtl_var = 32'd0;
	gen218_cyclix_var = 32'd0;
	gen94_rtl_var = 32'd0;
	gen220_cyclix_var = 32'd0;
	gen96_rtl_var = 32'd0;
	gen249_pipex_var = 32'd0;
	gen250_pipex_var = 32'd0;
	gen210_cyclix_var = 32'd0;
	gen85_rtl_var = 32'd0;
	gen252_pipex_var = 32'd0;
	gen253_pipex_var = 32'd0;
	gen219_cyclix_var = 32'd0;
	gen95_rtl_var = 32'd0;
	gen226_cyclix_var = 32'd0;
	gen102_rtl_var = 32'd0;
	gen223_cyclix_var = 32'd0;
	gen99_rtl_var = 32'd0;
	gen257_pipex_var = 32'd0;
	gen258_pipex_var = 32'd0;
	gen224_cyclix_var = 32'd0;
	gen100_rtl_var = 32'd0;
	gen259_pipex_var = 32'd0;
	gen225_cyclix_var = 32'd0;
	gen101_rtl_var = 32'd0;
	gen255_pipex_var = 32'd0;
	gen256_pipex_var = 32'd0;
	gen222_cyclix_var = 32'd0;
	gen98_rtl_var = 32'd0;
	gen263_pipex_var = 32'd0;
	gen264_pipex_var = 32'd0;
	gen265_pipex_var = 32'd0;
	gen267_pipex_var = 32'd0;
	gen262_pipex_var = 32'd0;
	gen228_cyclix_var = 32'd0;
	gen104_rtl_var = 32'd0;
	gen266_pipex_var = 32'd0;
	gen229_cyclix_var = 32'd0;
	gen105_rtl_var = 32'd0;
	gen271_pipex_var = 32'd0;
	gen272_pipex_var = 32'd0;
	gen273_pipex_var = 32'd0;
	gen275_pipex_var = 32'd0;
	gen270_pipex_var = 32'd0;
	gen231_cyclix_var = 32'd0;
	gen107_rtl_var = 32'd0;
	gen274_pipex_var = 32'd0;
	gen232_cyclix_var = 32'd0;
	gen108_rtl_var = 32'd0;
	genpsticky_glbl_regfile[1] = 32'd0;
	genpsticky_glbl_regfile[2] = 32'd0;
	genpsticky_glbl_regfile[3] = 32'd0;
	genpsticky_glbl_regfile[4] = 32'd0;
	genpsticky_glbl_regfile[5] = 32'd0;
	genpsticky_glbl_regfile[6] = 32'd0;
	genpsticky_glbl_regfile[7] = 32'd0;
	genpsticky_glbl_regfile[8] = 32'd0;
	genpsticky_glbl_regfile[9] = 32'd0;
	genpsticky_glbl_regfile[10] = 32'd0;
	genpsticky_glbl_regfile[11] = 32'd0;
	genpsticky_glbl_regfile[12] = 32'd0;
	genpsticky_glbl_regfile[13] = 32'd0;
	genpsticky_glbl_regfile[14] = 32'd0;
	genpsticky_glbl_regfile[15] = 32'd0;
	genpsticky_glbl_regfile[16] = 32'd0;
	genpsticky_glbl_regfile[17] = 32'd0;
	genpsticky_glbl_regfile[18] = 32'd0;
	genpsticky_glbl_regfile[19] = 32'd0;
	genpsticky_glbl_regfile[20] = 32'd0;
	genpsticky_glbl_regfile[21] = 32'd0;
	genpsticky_glbl_regfile[22] = 32'd0;
	genpsticky_glbl_regfile[23] = 32'd0;
	genpsticky_glbl_regfile[24] = 32'd0;
	genpsticky_glbl_regfile[25] = 32'd0;
	genpsticky_glbl_regfile[26] = 32'd0;
	genpsticky_glbl_regfile[27] = 32'd0;
	genpsticky_glbl_regfile[28] = 32'd0;
	genpsticky_glbl_regfile[29] = 32'd0;
	genpsticky_glbl_regfile[30] = 32'd0;
	genpsticky_glbl_regfile[31] = 32'd0;
	genpstage_EXEC_genctrl_finish = 32'd0;
	genpstage_EXEC_genctrl_succ = 32'd0;
	gen238_cyclix_var = 32'd0;
	gen114_rtl_var = 32'd0;
	gen240_cyclix_var = 32'd0;
	gen116_rtl_var = 32'd0;
	genpstage_EXEC_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_EXEC_TRX_BUF_COUNTER = 32'd0;
	genmcopipe_instr_mem_empty_flag = 32'd1;
	genmcopipe_instr_mem_rd_ptr = 32'd0;
	genmcopipe_instr_mem_full_flag = 32'd0;
	gen243_cyclix_var = 32'd0;
	gen244_cyclix_var = 32'd0;
	gen118_rtl_var = 32'd0;
	genmcopipe_instr_mem_wr_ptr = 32'd0;
	gen246_cyclix_var = 32'd0;
	gen247_cyclix_var = 32'd0;
	gen120_rtl_var = 32'd0;
	genmcopipe_data_mem_empty_flag = 32'd1;
	genmcopipe_data_mem_rd_ptr = 32'd0;
	genmcopipe_data_mem_full_flag = 32'd0;
	gen249_cyclix_var = 32'd0;
	gen250_cyclix_var = 32'd0;
	gen122_rtl_var = 32'd0;
	genmcopipe_data_mem_wr_ptr = 32'd0;
	gen252_cyclix_var = 32'd0;
	gen253_cyclix_var = 32'd0;
	gen124_rtl_var = 32'd0;
	genmcopipe_instr_mem_wr_done = gensticky_genmcopipe_instr_mem_wr_done;
	genmcopipe_instr_mem_rd_done = gensticky_genmcopipe_instr_mem_rd_done;
	genmcopipe_data_mem_wr_done = gensticky_genmcopipe_data_mem_wr_done;
	genmcopipe_data_mem_rd_done = gensticky_genmcopipe_data_mem_rd_done;
	genpstage_EXEC_genctrl_stalled_glbl = gensticky_genpstage_EXEC_genctrl_stalled_glbl;
	genpstage_EXEC_TRX_BUF = gensticky_genpstage_EXEC_TRX_BUF;
	genpsticky_glbl_pc = gensticky_genpsticky_glbl_pc;
	genpsticky_glbl_jump_req_cmd = gensticky_genpsticky_glbl_jump_req_cmd;
	genpsticky_glbl_MIRQEN = gensticky_genpsticky_glbl_MIRQEN;
	genpsticky_glbl_CSR_MCAUSE = gensticky_genpsticky_glbl_CSR_MCAUSE;
	genpsticky_glbl_MRETADDR = gensticky_genpsticky_glbl_MRETADDR;
	genpsticky_glbl_jump_vector_cmd = gensticky_genpsticky_glbl_jump_vector_cmd;
	genpsticky_glbl_regfile[1] = gensticky_genpsticky_glbl_regfile[1];
	genpsticky_glbl_regfile[2] = gensticky_genpsticky_glbl_regfile[2];
	genpsticky_glbl_regfile[3] = gensticky_genpsticky_glbl_regfile[3];
	genpsticky_glbl_regfile[4] = gensticky_genpsticky_glbl_regfile[4];
	genpsticky_glbl_regfile[5] = gensticky_genpsticky_glbl_regfile[5];
	genpsticky_glbl_regfile[6] = gensticky_genpsticky_glbl_regfile[6];
	genpsticky_glbl_regfile[7] = gensticky_genpsticky_glbl_regfile[7];
	genpsticky_glbl_regfile[8] = gensticky_genpsticky_glbl_regfile[8];
	genpsticky_glbl_regfile[9] = gensticky_genpsticky_glbl_regfile[9];
	genpsticky_glbl_regfile[10] = gensticky_genpsticky_glbl_regfile[10];
	genpsticky_glbl_regfile[11] = gensticky_genpsticky_glbl_regfile[11];
	genpsticky_glbl_regfile[12] = gensticky_genpsticky_glbl_regfile[12];
	genpsticky_glbl_regfile[13] = gensticky_genpsticky_glbl_regfile[13];
	genpsticky_glbl_regfile[14] = gensticky_genpsticky_glbl_regfile[14];
	genpsticky_glbl_regfile[15] = gensticky_genpsticky_glbl_regfile[15];
	genpsticky_glbl_regfile[16] = gensticky_genpsticky_glbl_regfile[16];
	genpsticky_glbl_regfile[17] = gensticky_genpsticky_glbl_regfile[17];
	genpsticky_glbl_regfile[18] = gensticky_genpsticky_glbl_regfile[18];
	genpsticky_glbl_regfile[19] = gensticky_genpsticky_glbl_regfile[19];
	genpsticky_glbl_regfile[20] = gensticky_genpsticky_glbl_regfile[20];
	genpsticky_glbl_regfile[21] = gensticky_genpsticky_glbl_regfile[21];
	genpsticky_glbl_regfile[22] = gensticky_genpsticky_glbl_regfile[22];
	genpsticky_glbl_regfile[23] = gensticky_genpsticky_glbl_regfile[23];
	genpsticky_glbl_regfile[24] = gensticky_genpsticky_glbl_regfile[24];
	genpsticky_glbl_regfile[25] = gensticky_genpsticky_glbl_regfile[25];
	genpsticky_glbl_regfile[26] = gensticky_genpsticky_glbl_regfile[26];
	genpsticky_glbl_regfile[27] = gensticky_genpsticky_glbl_regfile[27];
	genpsticky_glbl_regfile[28] = gensticky_genpsticky_glbl_regfile[28];
	genpsticky_glbl_regfile[29] = gensticky_genpsticky_glbl_regfile[29];
	genpsticky_glbl_regfile[30] = gensticky_genpsticky_glbl_regfile[30];
	genpsticky_glbl_regfile[31] = gensticky_genpsticky_glbl_regfile[31];
	genpstage_EXEC_TRX_BUF_COUNTER_FULL = gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL;
	genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
	genpstage_EXEC_TRX_BUF_COUNTER = gensticky_genpstage_EXEC_TRX_BUF_COUNTER;
	genmcopipe_instr_mem_rd_ptr = gensticky_genmcopipe_instr_mem_rd_ptr;
	genmcopipe_instr_mem_full_flag = gensticky_genmcopipe_instr_mem_full_flag;
	genmcopipe_instr_mem_empty_flag = gensticky_genmcopipe_instr_mem_empty_flag;
	genmcopipe_instr_mem_wr_ptr = gensticky_genmcopipe_instr_mem_wr_ptr;
	genmcopipe_data_mem_rd_ptr = gensticky_genmcopipe_data_mem_rd_ptr;
	genmcopipe_data_mem_full_flag = gensticky_genmcopipe_data_mem_full_flag;
	genmcopipe_data_mem_empty_flag = gensticky_genmcopipe_data_mem_empty_flag;
	genmcopipe_data_mem_wr_ptr = gensticky_genmcopipe_data_mem_wr_ptr;
	// Buffering globals
	gen177_cyclix_var[1] = genpsticky_glbl_regfile[1];
	gen177_cyclix_var[2] = genpsticky_glbl_regfile[2];
	gen177_cyclix_var[3] = genpsticky_glbl_regfile[3];
	gen177_cyclix_var[4] = genpsticky_glbl_regfile[4];
	gen177_cyclix_var[5] = genpsticky_glbl_regfile[5];
	gen177_cyclix_var[6] = genpsticky_glbl_regfile[6];
	gen177_cyclix_var[7] = genpsticky_glbl_regfile[7];
	gen177_cyclix_var[8] = genpsticky_glbl_regfile[8];
	gen177_cyclix_var[9] = genpsticky_glbl_regfile[9];
	gen177_cyclix_var[10] = genpsticky_glbl_regfile[10];
	gen177_cyclix_var[11] = genpsticky_glbl_regfile[11];
	gen177_cyclix_var[12] = genpsticky_glbl_regfile[12];
	gen177_cyclix_var[13] = genpsticky_glbl_regfile[13];
	gen177_cyclix_var[14] = genpsticky_glbl_regfile[14];
	gen177_cyclix_var[15] = genpsticky_glbl_regfile[15];
	gen177_cyclix_var[16] = genpsticky_glbl_regfile[16];
	gen177_cyclix_var[17] = genpsticky_glbl_regfile[17];
	gen177_cyclix_var[18] = genpsticky_glbl_regfile[18];
	gen177_cyclix_var[19] = genpsticky_glbl_regfile[19];
	gen177_cyclix_var[20] = genpsticky_glbl_regfile[20];
	gen177_cyclix_var[21] = genpsticky_glbl_regfile[21];
	gen177_cyclix_var[22] = genpsticky_glbl_regfile[22];
	gen177_cyclix_var[23] = genpsticky_glbl_regfile[23];
	gen177_cyclix_var[24] = genpsticky_glbl_regfile[24];
	gen177_cyclix_var[25] = genpsticky_glbl_regfile[25];
	gen177_cyclix_var[26] = genpsticky_glbl_regfile[26];
	gen177_cyclix_var[27] = genpsticky_glbl_regfile[27];
	gen177_cyclix_var[28] = genpsticky_glbl_regfile[28];
	gen177_cyclix_var[29] = genpsticky_glbl_regfile[29];
	gen177_cyclix_var[30] = genpsticky_glbl_regfile[30];
	gen177_cyclix_var[31] = genpsticky_glbl_regfile[31];
	// fifo_in buffering
	irq_fifo_genfifo_buf_req = irq_fifo_genfifo_req_i;
	irq_fifo_genfifo_buf_rdata = irq_fifo_genfifo_rdata_bi;
	genmcopipe_instr_mem_resp_genfifo_buf_req = genmcopipe_instr_mem_resp_genfifo_req_i;
	genmcopipe_instr_mem_resp_genfifo_buf_rdata = genmcopipe_instr_mem_resp_genfifo_rdata_bi;
	genmcopipe_data_mem_resp_genfifo_buf_req = genmcopipe_data_mem_resp_genfifo_req_i;
	genmcopipe_data_mem_resp_genfifo_buf_rdata = genmcopipe_data_mem_resp_genfifo_rdata_bi;
	// subproc fifo_in buffering
	// mcopipe processing
	genmcopipe_instr_mem_wr_done = 32'd0;
	genmcopipe_instr_mem_rd_done = 32'd0;
	genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + 32'd1);
	genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + 32'd1);
	genmcopipe_data_mem_wr_done = 32'd0;
	genmcopipe_data_mem_rd_done = 32'd0;
	genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + 32'd1);
	genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + 32'd1);
	// logic of stages
	// #### Stage processing: EXEC ####
	genpstage_EXEC_genctrl_succ = 32'd0;
	genpstage_EXEC_genctrl_working = 32'd0;
	gen127_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
	gen0_rtl_var = gen127_cyclix_var;
	if (gen0_rtl_var)
		begin
		genpstage_EXEC_genctrl_new = 32'd0;
		genpstage_EXEC_genctrl_stalled_glbl = 32'd0;
		genpstage_EXEC_genctrl_active = 32'd1;
		end
	gen128_cyclix_var = 1'd0;
	gen128_cyclix_var = (gen128_cyclix_var || gen127_cyclix_var);
	gen128_cyclix_var = !gen128_cyclix_var;
	gen1_rtl_var = gen128_cyclix_var;
	if (gen1_rtl_var)
		begin
		genpstage_EXEC_genctrl_active = 32'd1;
		genpstage_EXEC_genctrl_new = genpstage_EXEC_genctrl_active;
		end
	genpstage_EXEC_genctrl_occupied = genpstage_EXEC_genctrl_active;
	genpstage_EXEC_genctrl_finish = 32'd0;
	genpstage_EXEC_genpctrl_flushreq = 32'd0;
	gen129_cyclix_var = genpstage_EXEC_genctrl_occupied;
	gen2_rtl_var = gen129_cyclix_var;
	if (gen2_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		gen130_cyclix_var = genpstage_EXEC_genctrl_new;
		gen3_rtl_var = gen130_cyclix_var;
		if (gen3_rtl_var)
			begin
			genpstage_EXEC_TRX_BUF[0].instr_req_done = 32'd0;
			genpstage_EXEC_TRX_BUF[0].irq_recv = 32'd0;
			genpstage_EXEC_TRX_BUF[0].irq_mcause = 32'd0;
			genpstage_EXEC_TRX_BUF[0].jump_req_done = 32'd0;
			genpstage_EXEC_TRX_BUF[0].data_req_done = 32'd0;
			end
		// Fetching locals from src_glbls
		genpstage_EXEC_TRX_LOCAL.curinstr_addr = 32'd0;
		genpstage_EXEC_TRX_LOCAL.nextinstr_addr = 32'd0;
		genpstage_EXEC_TRX_LOCAL.instr_req_done = genpstage_EXEC_TRX_BUF[0].instr_req_done;
		genpstage_EXEC_TRX_LOCAL.instr_busreq = '{default:32'd0};
		genpstage_EXEC_TRX_LOCAL.instr_code = 32'd0;
		genpstage_EXEC_TRX_LOCAL.opcode = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_unsigned = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rs1_addr = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rs2_addr = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_addr = 32'd0;
		genpstage_EXEC_TRX_LOCAL.funct3 = 32'd0;
		genpstage_EXEC_TRX_LOCAL.funct7 = 32'd0;
		genpstage_EXEC_TRX_LOCAL.shamt = 32'd0;
		genpstage_EXEC_TRX_LOCAL.pred = 32'd0;
		genpstage_EXEC_TRX_LOCAL.succ = 32'd0;
		genpstage_EXEC_TRX_LOCAL.csrnum = 32'd0;
		genpstage_EXEC_TRX_LOCAL.zimm = 32'd0;
		genpstage_EXEC_TRX_LOCAL.immediate_I = 32'd0;
		genpstage_EXEC_TRX_LOCAL.immediate_S = 32'd0;
		genpstage_EXEC_TRX_LOCAL.immediate_B = 32'd0;
		genpstage_EXEC_TRX_LOCAL.immediate_U = 32'd0;
		genpstage_EXEC_TRX_LOCAL.immediate_J = 32'd0;
		genpstage_EXEC_TRX_LOCAL.op1_source = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
		genpstage_EXEC_TRX_LOCAL.immediate = 32'd0;
		genpstage_EXEC_TRX_LOCAL.op2_source = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd0;
		genpstage_EXEC_TRX_LOCAL.jump_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.jump_src = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rs2_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.jump_req_cond = 32'd0;
		genpstage_EXEC_TRX_LOCAL.mem_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.mem_cmd = 32'd0;
		genpstage_EXEC_TRX_LOCAL.fencereq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.ebreakreq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.ecallreq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.csrreq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.mem_be = 32'd0;
		genpstage_EXEC_TRX_LOCAL.load_signext = 32'd0;
		genpstage_EXEC_TRX_LOCAL.mret_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rs1_rdata = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rs2_rdata = 32'd0;
		genpstage_EXEC_TRX_LOCAL.csr_rdata = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_op1 = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_op2 = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_op1_wide = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_op2_wide = 32'd0;
		genpstage_EXEC_TRX_LOCAL.irq_mcause = genpstage_EXEC_TRX_BUF[0].irq_mcause;
		genpstage_EXEC_TRX_LOCAL.irq_recv = genpstage_EXEC_TRX_BUF[0].irq_recv;
		genpstage_EXEC_TRX_LOCAL.alu_result_wide = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_result = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_CF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_SF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_ZF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_OF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_overflow = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_wdata = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd0;
		genpstage_EXEC_TRX_LOCAL.curinstraddr_imm = 32'd0;
		genpstage_EXEC_TRX_LOCAL.jump_vector = 32'd0;
		genpstage_EXEC_TRX_LOCAL.mem_addr = 32'd0;
		genpstage_EXEC_TRX_LOCAL.mem_wdata = 32'd0;
		genpstage_EXEC_TRX_LOCAL.jump_req_done = genpstage_EXEC_TRX_BUF[0].jump_req_done;
		genpstage_EXEC_TRX_LOCAL.data_busreq = '{default:32'd0};
		genpstage_EXEC_TRX_LOCAL.data_req_done = genpstage_EXEC_TRX_BUF[0].data_req_done;
		genpstage_EXEC_TRX_LOCAL.mem_rdata = 32'd0;
		// Acquiring mcopipe rdata
		gen131_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
		gen4_rtl_var = gen131_cyclix_var;
		if (gen4_rtl_var)
			begin
			gen132_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == 1'd0);
			gen133_cyclix_var = gen132_cyclix_var;
			gen5_rtl_var = gen133_cyclix_var;
			if (gen5_rtl_var)
				begin
				gen134_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
				gen135_cyclix_var = gen134_cyclix_var;
				gen6_rtl_var = gen135_cyclix_var;
				if (gen6_rtl_var)
					begin
					gen7_rtl_var = !rst_i;
					gen8_rtl_var = gen7_rtl_var;
					if (gen8_rtl_var)
						begin
						gen136_cyclix_var = 32'd0;
						gen9_rtl_var = genmcopipe_instr_mem_resp_genfifo_buf_req;
						if (gen9_rtl_var)
							begin
							gen136_cyclix_var = 32'd1;
							gen280_pipex_mcopipe_rdata = genmcopipe_instr_mem_resp_genfifo_buf_rdata;
							genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_instr_mem_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen137_cyclix_var = gen136_cyclix_var;
					gen10_rtl_var = gen137_cyclix_var;
					if (gen10_rtl_var)
						begin
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending = 32'd0;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done = 32'd1;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata = gen280_pipex_mcopipe_rdata;
						genmcopipe_instr_mem_rd_done = 32'd1;
						end
					end
				end
			end
		gen138_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
		gen11_rtl_var = gen138_cyclix_var;
		if (gen11_rtl_var)
			begin
			gen139_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == 1'd0);
			gen140_cyclix_var = gen139_cyclix_var;
			gen12_rtl_var = gen140_cyclix_var;
			if (gen12_rtl_var)
				begin
				gen141_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
				gen142_cyclix_var = gen141_cyclix_var;
				gen13_rtl_var = gen142_cyclix_var;
				if (gen13_rtl_var)
					begin
					gen14_rtl_var = !rst_i;
					gen15_rtl_var = gen14_rtl_var;
					if (gen15_rtl_var)
						begin
						gen143_cyclix_var = 32'd0;
						gen16_rtl_var = genmcopipe_data_mem_resp_genfifo_buf_req;
						if (gen16_rtl_var)
							begin
							gen143_cyclix_var = 32'd1;
							gen281_pipex_mcopipe_rdata = genmcopipe_data_mem_resp_genfifo_buf_rdata;
							genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_data_mem_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen144_cyclix_var = gen143_cyclix_var;
					gen17_rtl_var = gen144_cyclix_var;
					if (gen17_rtl_var)
						begin
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending = 32'd0;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done = 32'd1;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.rdata = gen281_pipex_mcopipe_rdata;
						genmcopipe_data_mem_rd_done = 32'd1;
						end
					end
				end
			end
		// Pipeline flush processing
		gen145_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
		gen18_rtl_var = gen145_cyclix_var;
		if (gen18_rtl_var)
			begin
			end
		end
	// Saving succ targets
	gen140_pipex_succbuf = genpsticky_glbl_pc;
	// Generating payload
	gen141_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen146_cyclix_var = gen141_pipex_var;
	gen19_rtl_var = gen146_cyclix_var;
	if (gen19_rtl_var)
		begin
		gen147_cyclix_var = genpstage_EXEC_genctrl_active;
		gen20_rtl_var = gen147_cyclix_var;
		if (gen20_rtl_var)
			begin
			genpsticky_glbl_pc = genpsticky_glbl_jump_vector_cmd;
			end
		gen148_cyclix_var = genpstage_EXEC_genctrl_active;
		gen21_rtl_var = gen148_cyclix_var;
		if (gen21_rtl_var)
			begin
			genpsticky_glbl_jump_req_cmd = 32'd0;
			end
		end
	genpstage_EXEC_TRX_LOCAL.curinstr_addr = genpsticky_glbl_pc;
	gen142_pipex_var = (genpstage_EXEC_TRX_LOCAL.curinstr_addr + 32'd4);
	genpstage_EXEC_TRX_LOCAL.nextinstr_addr = gen142_pipex_var;
	gen139_pipex_succreq = 32'd1;
	gen140_pipex_succbuf = genpstage_EXEC_TRX_LOCAL.nextinstr_addr;
	gen143_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen149_cyclix_var = gen143_pipex_var;
	gen22_rtl_var = gen149_cyclix_var;
	if (gen22_rtl_var)
		begin
		genpstage_EXEC_TRX_LOCAL.instr_req_done = 32'd0;
		gen150_cyclix_var = genpstage_EXEC_genctrl_active;
		gen23_rtl_var = gen150_cyclix_var;
		if (gen23_rtl_var)
			begin
			genpstage_EXEC_TRX_BUF[0].instr_req_done = 32'd0;
			end
		end
	genpstage_EXEC_TRX_LOCAL.instr_busreq.addr = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
	genpstage_EXEC_TRX_LOCAL.instr_busreq.be = 32'd15;
	genpstage_EXEC_TRX_LOCAL.instr_busreq.wdata = 32'd0;
	gen144_pipex_var = ~genpstage_EXEC_TRX_LOCAL.instr_req_done;
	gen145_pipex_var = gen144_pipex_var;
	gen151_cyclix_var = gen145_pipex_var;
	gen24_rtl_var = gen151_cyclix_var;
	if (gen24_rtl_var)
		begin
		gen152_cyclix_var = genpstage_EXEC_genctrl_active;
		gen25_rtl_var = gen152_cyclix_var;
		if (gen25_rtl_var)
			begin
			gen153_cyclix_var = ~genmcopipe_instr_mem_full_flag;
			gen154_cyclix_var = gen153_cyclix_var;
			gen26_rtl_var = gen154_cyclix_var;
			if (gen26_rtl_var)
				begin
				gen282_pipex_req_struct.we = 1'd0;
				gen282_pipex_req_struct.wdata = genpstage_EXEC_TRX_LOCAL.instr_busreq;
				gen27_rtl_var = !rst_i;
				gen28_rtl_var = gen27_rtl_var;
				if (gen28_rtl_var)
					begin
					genmcopipe_instr_mem_req_genfifo_req_o = 32'd1;
					gen29_rtl_var = genmcopipe_instr_mem_req_genfifo_reqbuf_req;
					if (gen29_rtl_var)
						begin
						gen155_cyclix_var = 32'd0;
						end
					gen30_rtl_var = 1'd0;
					gen30_rtl_var = (gen30_rtl_var || gen29_rtl_var);
					gen30_rtl_var = !gen30_rtl_var;
					if (gen30_rtl_var)
						begin
						genmcopipe_instr_mem_req_genfifo_wdata_bo = gen282_pipex_req_struct;
						gen155_cyclix_var = genmcopipe_instr_mem_req_genfifo_ack_i;
						end
					genmcopipe_instr_mem_req_genfifo_reqbuf_req = 32'd1;
					end
				gen156_cyclix_var = gen155_cyclix_var;
				gen31_rtl_var = gen156_cyclix_var;
				if (gen31_rtl_var)
					begin
					gen146_pipex_var = 32'd1;
					gen157_cyclix_var = !1'd0;
					genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending = gen157_cyclix_var;
					genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.tid = genmcopipe_instr_mem_wr_ptr;
					genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id = 1'd0;
					gen158_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
					gen32_rtl_var = gen158_cyclix_var;
					if (gen32_rtl_var)
						begin
						genmcopipe_instr_mem_wr_done = 32'd1;
						end
					end
				end
			end
		genpstage_EXEC_TRX_LOCAL.instr_req_done = gen146_pipex_var;
		gen159_cyclix_var = genpstage_EXEC_genctrl_active;
		gen33_rtl_var = gen159_cyclix_var;
		if (gen33_rtl_var)
			begin
			genpstage_EXEC_TRX_BUF[0].instr_req_done = gen146_pipex_var;
			end
		end
	gen147_pipex_var = ~genpstage_EXEC_TRX_LOCAL.instr_req_done;
	gen148_pipex_var = gen147_pipex_var;
	gen160_cyclix_var = gen148_pipex_var;
	gen34_rtl_var = gen160_cyclix_var;
	if (gen34_rtl_var)
		begin
		gen161_cyclix_var = genpstage_EXEC_genctrl_active;
		gen35_rtl_var = gen161_cyclix_var;
		if (gen35_rtl_var)
			begin
			genpstage_EXEC_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_EXEC_genctrl_active = 32'd0;
		end
	gen162_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
	gen36_rtl_var = gen162_cyclix_var;
	if (gen36_rtl_var)
		begin
		genpstage_EXEC_TRX_LOCAL.instr_code = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
		end
	gen149_pipex_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
	gen150_pipex_var = ~gen149_pipex_var;
	gen151_pipex_var = gen150_pipex_var;
	gen163_cyclix_var = gen151_pipex_var;
	gen37_rtl_var = gen163_cyclix_var;
	if (gen37_rtl_var)
		begin
		gen164_cyclix_var = genpstage_EXEC_genctrl_active;
		gen38_rtl_var = gen164_cyclix_var;
		if (gen38_rtl_var)
			begin
			genpstage_EXEC_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_EXEC_genctrl_active = 32'd0;
		end
	genpstage_EXEC_TRX_LOCAL.opcode = genpstage_EXEC_TRX_LOCAL.instr_code[6:0];
	genpstage_EXEC_TRX_LOCAL.alu_unsigned = 32'd0;
	genpstage_EXEC_TRX_LOCAL.rs1_addr = genpstage_EXEC_TRX_LOCAL.instr_code[19:15];
	genpstage_EXEC_TRX_LOCAL.rs2_addr = genpstage_EXEC_TRX_LOCAL.instr_code[24:20];
	genpstage_EXEC_TRX_LOCAL.rd_addr = genpstage_EXEC_TRX_LOCAL.instr_code[11:7];
	genpstage_EXEC_TRX_LOCAL.funct3 = genpstage_EXEC_TRX_LOCAL.instr_code[14:12];
	genpstage_EXEC_TRX_LOCAL.funct7 = genpstage_EXEC_TRX_LOCAL.instr_code[31:25];
	genpstage_EXEC_TRX_LOCAL.shamt = genpstage_EXEC_TRX_LOCAL.instr_code[24:20];
	genpstage_EXEC_TRX_LOCAL.pred = genpstage_EXEC_TRX_LOCAL.instr_code[27:24];
	genpstage_EXEC_TRX_LOCAL.succ = genpstage_EXEC_TRX_LOCAL.instr_code[23:20];
	genpstage_EXEC_TRX_LOCAL.csrnum = genpstage_EXEC_TRX_LOCAL.instr_code[31:20];
	genpstage_EXEC_TRX_LOCAL.zimm = genpstage_EXEC_TRX_LOCAL.instr_code[19:15];
	gen152_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[31:20];
	gen153_pipex_var = gen152_pipex_var[32'd31];
	gen154_pipex_var = {gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, gen153_pipex_var, genpstage_EXEC_TRX_LOCAL.instr_code[31:20]};
	genpstage_EXEC_TRX_LOCAL.immediate_I = gen154_pipex_var;
	gen155_pipex_var = {genpstage_EXEC_TRX_LOCAL.instr_code[31:25], genpstage_EXEC_TRX_LOCAL.instr_code[11:7]};
	gen156_pipex_var = gen155_pipex_var[32'd11];
	gen157_pipex_var = {gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen156_pipex_var, gen155_pipex_var};
	genpstage_EXEC_TRX_LOCAL.immediate_S = gen157_pipex_var;
	gen158_pipex_var = {genpstage_EXEC_TRX_LOCAL.instr_code[31], genpstage_EXEC_TRX_LOCAL.instr_code[7], genpstage_EXEC_TRX_LOCAL.instr_code[30:25], genpstage_EXEC_TRX_LOCAL.instr_code[11:8], 1'd0};
	gen159_pipex_var = gen158_pipex_var[32'd12];
	gen160_pipex_var = {gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen159_pipex_var, gen158_pipex_var};
	genpstage_EXEC_TRX_LOCAL.immediate_B = gen160_pipex_var;
	gen161_pipex_var = {genpstage_EXEC_TRX_LOCAL.instr_code[31:12], 12'd0};
	genpstage_EXEC_TRX_LOCAL.immediate_U = gen161_pipex_var;
	gen162_pipex_var = {genpstage_EXEC_TRX_LOCAL.instr_code[31], genpstage_EXEC_TRX_LOCAL.instr_code[19:12], genpstage_EXEC_TRX_LOCAL.instr_code[20], genpstage_EXEC_TRX_LOCAL.instr_code[30:21], 1'd0};
	gen163_pipex_var = gen162_pipex_var[32'd20];
	gen164_pipex_var = {gen163_pipex_var, gen163_pipex_var, gen163_pipex_var, gen163_pipex_var, gen163_pipex_var, gen163_pipex_var, gen163_pipex_var, gen163_pipex_var, gen163_pipex_var, gen163_pipex_var, gen163_pipex_var, gen162_pipex_var};
	genpstage_EXEC_TRX_LOCAL.immediate_J = gen164_pipex_var;
	case (genpstage_EXEC_TRX_LOCAL.opcode)
		32'd55:
			begin
			genpstage_EXEC_TRX_LOCAL.op1_source = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rd_source = 32'd0;
			genpstage_EXEC_TRX_LOCAL.immediate = genpstage_EXEC_TRX_LOCAL.immediate_U;
			end
		32'd23:
			begin
			genpstage_EXEC_TRX_LOCAL.op1_source = 32'd2;
			genpstage_EXEC_TRX_LOCAL.op2_source = 32'd1;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
			genpstage_EXEC_TRX_LOCAL.immediate = genpstage_EXEC_TRX_LOCAL.immediate_U;
			end
		32'd111:
			begin
			genpstage_EXEC_TRX_LOCAL.op1_source = 32'd2;
			genpstage_EXEC_TRX_LOCAL.op2_source = 32'd1;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rd_source = 32'd4;
			genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.jump_src = 32'd1;
			genpstage_EXEC_TRX_LOCAL.immediate = genpstage_EXEC_TRX_LOCAL.immediate_J;
			end
		32'd103:
			begin
			genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.op1_source = 32'd0;
			genpstage_EXEC_TRX_LOCAL.op2_source = 32'd1;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rd_source = 32'd4;
			genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.jump_src = 32'd1;
			genpstage_EXEC_TRX_LOCAL.immediate = genpstage_EXEC_TRX_LOCAL.immediate_I;
			end
		32'd99:
			begin
			genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rs2_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd1;
			genpstage_EXEC_TRX_LOCAL.jump_req_cond = 32'd1;
			genpstage_EXEC_TRX_LOCAL.jump_src = 32'd1;
			genpstage_EXEC_TRX_LOCAL.immediate = genpstage_EXEC_TRX_LOCAL.immediate_B;
			gen165_pipex_var = (genpstage_EXEC_TRX_LOCAL.funct3 == 32'd6);
			gen166_pipex_var = (genpstage_EXEC_TRX_LOCAL.funct3 == 32'd7);
			gen167_pipex_var = (gen165_pipex_var | gen166_pipex_var);
			gen168_pipex_var = gen167_pipex_var;
			gen165_cyclix_var = gen168_pipex_var;
			gen39_rtl_var = gen165_cyclix_var;
			if (gen39_rtl_var)
				begin
				genpstage_EXEC_TRX_LOCAL.alu_unsigned = 32'd1;
				end
			end
		32'd3:
			begin
			genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.op1_source = 32'd0;
			genpstage_EXEC_TRX_LOCAL.op2_source = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rd_source = 32'd5;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.mem_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.mem_cmd = 32'd0;
			genpstage_EXEC_TRX_LOCAL.immediate = genpstage_EXEC_TRX_LOCAL.immediate_I;
			end
		32'd35:
			begin
			genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rs2_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.op1_source = 32'd0;
			genpstage_EXEC_TRX_LOCAL.op2_source = 32'd1;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.mem_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.mem_cmd = 32'd1;
			genpstage_EXEC_TRX_LOCAL.immediate = genpstage_EXEC_TRX_LOCAL.immediate_S;
			end
		32'd19:
			begin
			genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.op1_source = 32'd0;
			genpstage_EXEC_TRX_LOCAL.op2_source = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.immediate = genpstage_EXEC_TRX_LOCAL.immediate_I;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
			case (genpstage_EXEC_TRX_LOCAL.funct3)
				32'd0:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd0;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd1:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd4;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					gen169_pipex_var = {27'd0, genpstage_EXEC_TRX_LOCAL.instr_code[24:20]};
					genpstage_EXEC_TRX_LOCAL.immediate = gen169_pipex_var;
					end
				32'd2:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd3:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_EXEC_TRX_LOCAL.alu_unsigned = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd4:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd7;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd5:
					begin
					gen170_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[30];
					gen166_cyclix_var = gen170_pipex_var;
					gen40_rtl_var = gen166_cyclix_var;
					if (gen40_rtl_var)
						begin
						genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd6;
						end
					gen171_pipex_var = 1'd0;
					gen171_pipex_var = (gen171_pipex_var || gen170_pipex_var);
					gen171_pipex_var = !gen171_pipex_var;
					gen167_cyclix_var = gen171_pipex_var;
					gen41_rtl_var = gen167_cyclix_var;
					if (gen41_rtl_var)
						begin
						genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd5;
						end
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					gen172_pipex_var = {27'd0, genpstage_EXEC_TRX_LOCAL.instr_code[24:20]};
					genpstage_EXEC_TRX_LOCAL.immediate = gen172_pipex_var;
					end
				32'd6:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd3;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd7:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd2;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					end
			endcase
			end
		32'd51:
			begin
			genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rs2_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.op1_source = 32'd0;
			genpstage_EXEC_TRX_LOCAL.op2_source = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
			case (genpstage_EXEC_TRX_LOCAL.funct3)
				32'd0:
					begin
					gen173_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[30];
					gen168_cyclix_var = gen173_pipex_var;
					gen42_rtl_var = gen168_cyclix_var;
					if (gen42_rtl_var)
						begin
						genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd1;
						end
					gen174_pipex_var = 1'd0;
					gen174_pipex_var = (gen174_pipex_var || gen173_pipex_var);
					gen174_pipex_var = !gen174_pipex_var;
					gen169_cyclix_var = gen174_pipex_var;
					gen43_rtl_var = gen169_cyclix_var;
					if (gen43_rtl_var)
						begin
						genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd0;
						end
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd1:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd4;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd2:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd3:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_EXEC_TRX_LOCAL.alu_unsigned = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd4:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd7;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd5:
					begin
					gen175_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[30];
					gen170_cyclix_var = gen175_pipex_var;
					gen44_rtl_var = gen170_cyclix_var;
					if (gen44_rtl_var)
						begin
						genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd6;
						end
					gen176_pipex_var = 1'd0;
					gen176_pipex_var = (gen176_pipex_var || gen175_pipex_var);
					gen176_pipex_var = !gen176_pipex_var;
					gen171_cyclix_var = gen176_pipex_var;
					gen45_rtl_var = gen171_cyclix_var;
					if (gen45_rtl_var)
						begin
						genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd5;
						end
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd6:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd3;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd7:
					begin
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd2;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd1;
					end
			endcase
			end
		32'd15:
			begin
			genpstage_EXEC_TRX_LOCAL.fencereq = 32'd1;
			end
		32'd115:
			begin
			case (genpstage_EXEC_TRX_LOCAL.funct3)
				32'd0:
					begin
					gen177_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[20];
					gen172_cyclix_var = gen177_pipex_var;
					gen46_rtl_var = gen172_cyclix_var;
					if (gen46_rtl_var)
						begin
						genpstage_EXEC_TRX_LOCAL.ebreakreq = 32'd1;
						end
					gen178_pipex_var = 1'd0;
					gen178_pipex_var = (gen178_pipex_var || gen177_pipex_var);
					gen178_pipex_var = !gen178_pipex_var;
					gen173_cyclix_var = gen178_pipex_var;
					gen47_rtl_var = gen173_cyclix_var;
					if (gen47_rtl_var)
						begin
						genpstage_EXEC_TRX_LOCAL.ecallreq = 32'd1;
						end
					end
				32'd1:
					begin
					genpstage_EXEC_TRX_LOCAL.csrreq = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd6;
					genpstage_EXEC_TRX_LOCAL.op1_source = 32'd0;
					genpstage_EXEC_TRX_LOCAL.op2_source = 32'd2;
					end
				32'd2:
					begin
					genpstage_EXEC_TRX_LOCAL.csrreq = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd6;
					genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd3;
					genpstage_EXEC_TRX_LOCAL.op1_source = 32'd0;
					genpstage_EXEC_TRX_LOCAL.op2_source = 32'd2;
					end
				32'd3:
					begin
					genpstage_EXEC_TRX_LOCAL.csrreq = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd6;
					genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd8;
					genpstage_EXEC_TRX_LOCAL.op1_source = 32'd0;
					genpstage_EXEC_TRX_LOCAL.op2_source = 32'd2;
					end
				32'd5:
					begin
					genpstage_EXEC_TRX_LOCAL.csrreq = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.op1_source = 32'd1;
					genpstage_EXEC_TRX_LOCAL.op2_source = 32'd2;
					gen179_pipex_var = {27'd0, genpstage_EXEC_TRX_LOCAL.zimm};
					genpstage_EXEC_TRX_LOCAL.immediate = gen179_pipex_var;
					end
				32'd6:
					begin
					genpstage_EXEC_TRX_LOCAL.csrreq = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd6;
					genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd8;
					genpstage_EXEC_TRX_LOCAL.op1_source = 32'd1;
					genpstage_EXEC_TRX_LOCAL.op2_source = 32'd2;
					gen180_pipex_var = {27'd0, genpstage_EXEC_TRX_LOCAL.zimm};
					genpstage_EXEC_TRX_LOCAL.immediate = gen180_pipex_var;
					end
				32'd7:
					begin
					genpstage_EXEC_TRX_LOCAL.csrreq = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.rd_source = 32'd6;
					genpstage_EXEC_TRX_LOCAL.alu_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.alu_opcode = 32'd8;
					genpstage_EXEC_TRX_LOCAL.op1_source = 32'd1;
					genpstage_EXEC_TRX_LOCAL.op2_source = 32'd2;
					gen181_pipex_var = {27'd0, genpstage_EXEC_TRX_LOCAL.zimm};
					genpstage_EXEC_TRX_LOCAL.immediate = gen181_pipex_var;
					end
			endcase
			end
	endcase
	gen182_pipex_var = genpstage_EXEC_TRX_LOCAL.mem_req;
	gen174_cyclix_var = gen182_pipex_var;
	gen48_rtl_var = gen174_cyclix_var;
	if (gen48_rtl_var)
		begin
		case (genpstage_EXEC_TRX_LOCAL.funct3)
			32'd0:
				begin
				genpstage_EXEC_TRX_LOCAL.mem_be = 32'd1;
				genpstage_EXEC_TRX_LOCAL.load_signext = 32'd1;
				end
			32'd1:
				begin
				genpstage_EXEC_TRX_LOCAL.mem_be = 32'd3;
				genpstage_EXEC_TRX_LOCAL.load_signext = 32'd1;
				end
			32'd2:
				begin
				genpstage_EXEC_TRX_LOCAL.mem_be = 32'd15;
				end
			32'd4:
				begin
				genpstage_EXEC_TRX_LOCAL.mem_be = 32'd1;
				end
			32'd5:
				begin
				genpstage_EXEC_TRX_LOCAL.mem_be = 32'd3;
				end
		endcase
		end
	gen183_pipex_var = (genpstage_EXEC_TRX_LOCAL.instr_code == 32'd807403635);
	gen184_pipex_var = gen183_pipex_var;
	gen175_cyclix_var = gen184_pipex_var;
	gen49_rtl_var = gen175_cyclix_var;
	if (gen49_rtl_var)
		begin
		genpstage_EXEC_TRX_LOCAL.mret_req = 32'd1;
		genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
		genpstage_EXEC_TRX_LOCAL.jump_req_cond = 32'd0;
		genpstage_EXEC_TRX_LOCAL.jump_src = 32'd0;
		genpstage_EXEC_TRX_LOCAL.immediate = genpsticky_glbl_MRETADDR;
		end
	gen185_pipex_var = (genpstage_EXEC_TRX_LOCAL.rd_addr == 32'd0);
	gen186_pipex_var = gen185_pipex_var;
	gen176_cyclix_var = gen186_pipex_var;
	gen50_rtl_var = gen176_cyclix_var;
	if (gen50_rtl_var)
		begin
		genpstage_EXEC_TRX_LOCAL.rd_req = 32'd0;
		end
	gen187_pipex_var[1] = gen177_cyclix_var[1];
	gen187_pipex_var[2] = gen177_cyclix_var[2];
	gen187_pipex_var[3] = gen177_cyclix_var[3];
	gen187_pipex_var[4] = gen177_cyclix_var[4];
	gen187_pipex_var[5] = gen177_cyclix_var[5];
	gen187_pipex_var[6] = gen177_cyclix_var[6];
	gen187_pipex_var[7] = gen177_cyclix_var[7];
	gen187_pipex_var[8] = gen177_cyclix_var[8];
	gen187_pipex_var[9] = gen177_cyclix_var[9];
	gen187_pipex_var[10] = gen177_cyclix_var[10];
	gen187_pipex_var[11] = gen177_cyclix_var[11];
	gen187_pipex_var[12] = gen177_cyclix_var[12];
	gen187_pipex_var[13] = gen177_cyclix_var[13];
	gen187_pipex_var[14] = gen177_cyclix_var[14];
	gen187_pipex_var[15] = gen177_cyclix_var[15];
	gen187_pipex_var[16] = gen177_cyclix_var[16];
	gen187_pipex_var[17] = gen177_cyclix_var[17];
	gen187_pipex_var[18] = gen177_cyclix_var[18];
	gen187_pipex_var[19] = gen177_cyclix_var[19];
	gen187_pipex_var[20] = gen177_cyclix_var[20];
	gen187_pipex_var[21] = gen177_cyclix_var[21];
	gen187_pipex_var[22] = gen177_cyclix_var[22];
	gen187_pipex_var[23] = gen177_cyclix_var[23];
	gen187_pipex_var[24] = gen177_cyclix_var[24];
	gen187_pipex_var[25] = gen177_cyclix_var[25];
	gen187_pipex_var[26] = gen177_cyclix_var[26];
	gen187_pipex_var[27] = gen177_cyclix_var[27];
	gen187_pipex_var[28] = gen177_cyclix_var[28];
	gen187_pipex_var[29] = gen177_cyclix_var[29];
	gen187_pipex_var[30] = gen177_cyclix_var[30];
	gen187_pipex_var[31] = gen177_cyclix_var[31];
	genpstage_EXEC_TRX_LOCAL.rs1_rdata = gen187_pipex_var[genpstage_EXEC_TRX_LOCAL.rs1_addr];
	gen188_pipex_var[1] = gen177_cyclix_var[1];
	gen188_pipex_var[2] = gen177_cyclix_var[2];
	gen188_pipex_var[3] = gen177_cyclix_var[3];
	gen188_pipex_var[4] = gen177_cyclix_var[4];
	gen188_pipex_var[5] = gen177_cyclix_var[5];
	gen188_pipex_var[6] = gen177_cyclix_var[6];
	gen188_pipex_var[7] = gen177_cyclix_var[7];
	gen188_pipex_var[8] = gen177_cyclix_var[8];
	gen188_pipex_var[9] = gen177_cyclix_var[9];
	gen188_pipex_var[10] = gen177_cyclix_var[10];
	gen188_pipex_var[11] = gen177_cyclix_var[11];
	gen188_pipex_var[12] = gen177_cyclix_var[12];
	gen188_pipex_var[13] = gen177_cyclix_var[13];
	gen188_pipex_var[14] = gen177_cyclix_var[14];
	gen188_pipex_var[15] = gen177_cyclix_var[15];
	gen188_pipex_var[16] = gen177_cyclix_var[16];
	gen188_pipex_var[17] = gen177_cyclix_var[17];
	gen188_pipex_var[18] = gen177_cyclix_var[18];
	gen188_pipex_var[19] = gen177_cyclix_var[19];
	gen188_pipex_var[20] = gen177_cyclix_var[20];
	gen188_pipex_var[21] = gen177_cyclix_var[21];
	gen188_pipex_var[22] = gen177_cyclix_var[22];
	gen188_pipex_var[23] = gen177_cyclix_var[23];
	gen188_pipex_var[24] = gen177_cyclix_var[24];
	gen188_pipex_var[25] = gen177_cyclix_var[25];
	gen188_pipex_var[26] = gen177_cyclix_var[26];
	gen188_pipex_var[27] = gen177_cyclix_var[27];
	gen188_pipex_var[28] = gen177_cyclix_var[28];
	gen188_pipex_var[29] = gen177_cyclix_var[29];
	gen188_pipex_var[30] = gen177_cyclix_var[30];
	gen188_pipex_var[31] = gen177_cyclix_var[31];
	genpstage_EXEC_TRX_LOCAL.rs2_rdata = gen188_pipex_var[genpstage_EXEC_TRX_LOCAL.rs2_addr];
	gen189_pipex_var = (genpstage_EXEC_TRX_LOCAL.rs1_addr == 32'd0);
	gen190_pipex_var = gen189_pipex_var;
	gen178_cyclix_var = gen190_pipex_var;
	gen51_rtl_var = gen178_cyclix_var;
	if (gen51_rtl_var)
		begin
		genpstage_EXEC_TRX_LOCAL.rs1_rdata = 32'd0;
		end
	gen191_pipex_var = (genpstage_EXEC_TRX_LOCAL.rs2_addr == 32'd0);
	gen192_pipex_var = gen191_pipex_var;
	gen179_cyclix_var = gen192_pipex_var;
	gen52_rtl_var = gen179_cyclix_var;
	if (gen52_rtl_var)
		begin
		genpstage_EXEC_TRX_LOCAL.rs2_rdata = 32'd0;
		end
	gen193_pipex_var = genpstage_EXEC_TRX_LOCAL.csrreq;
	gen180_cyclix_var = gen193_pipex_var;
	gen53_rtl_var = gen180_cyclix_var;
	if (gen53_rtl_var)
		begin
		genpstage_EXEC_TRX_LOCAL.csr_rdata = genpsticky_glbl_CSR_MCAUSE;
		end
	genpstage_EXEC_TRX_LOCAL.alu_op1 = genpstage_EXEC_TRX_LOCAL.rs1_rdata;
	case (genpstage_EXEC_TRX_LOCAL.op1_source)
		32'd1:
			begin
			genpstage_EXEC_TRX_LOCAL.alu_op1 = genpstage_EXEC_TRX_LOCAL.immediate;
			end
		32'd2:
			begin
			genpstage_EXEC_TRX_LOCAL.alu_op1 = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
			end
	endcase
	genpstage_EXEC_TRX_LOCAL.alu_op2 = genpstage_EXEC_TRX_LOCAL.rs2_rdata;
	case (genpstage_EXEC_TRX_LOCAL.op2_source)
		32'd1:
			begin
			genpstage_EXEC_TRX_LOCAL.alu_op2 = genpstage_EXEC_TRX_LOCAL.immediate;
			end
		32'd2:
			begin
			genpstage_EXEC_TRX_LOCAL.alu_op2 = genpstage_EXEC_TRX_LOCAL.csr_rdata;
			end
	endcase
	gen194_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_unsigned;
	gen181_cyclix_var = gen194_pipex_var;
	gen54_rtl_var = gen181_cyclix_var;
	if (gen54_rtl_var)
		begin
		gen195_pipex_var = {1'd0, genpstage_EXEC_TRX_LOCAL.alu_op1};
		genpstage_EXEC_TRX_LOCAL.alu_op1_wide = gen195_pipex_var;
		gen196_pipex_var = {1'd0, genpstage_EXEC_TRX_LOCAL.alu_op2};
		genpstage_EXEC_TRX_LOCAL.alu_op2_wide = gen196_pipex_var;
		end
	gen197_pipex_var = 1'd0;
	gen197_pipex_var = (gen197_pipex_var || gen194_pipex_var);
	gen197_pipex_var = !gen197_pipex_var;
	gen182_cyclix_var = gen197_pipex_var;
	gen55_rtl_var = gen182_cyclix_var;
	if (gen55_rtl_var)
		begin
		gen198_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_op1[32'd31];
		gen199_pipex_var = {gen198_pipex_var, genpstage_EXEC_TRX_LOCAL.alu_op1};
		genpstage_EXEC_TRX_LOCAL.alu_op1_wide = gen199_pipex_var;
		gen200_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_op2[32'd31];
		gen201_pipex_var = {gen200_pipex_var, genpstage_EXEC_TRX_LOCAL.alu_op2};
		genpstage_EXEC_TRX_LOCAL.alu_op2_wide = gen201_pipex_var;
		end
	gen202_pipex_var = genpsticky_glbl_MIRQEN;
	gen183_cyclix_var = gen202_pipex_var;
	gen56_rtl_var = gen183_cyclix_var;
	if (gen56_rtl_var)
		begin
		gen203_pipex_var = ~genpstage_EXEC_TRX_LOCAL.irq_recv;
		gen204_pipex_var = gen203_pipex_var;
		gen184_cyclix_var = gen204_pipex_var;
		gen57_rtl_var = gen184_cyclix_var;
		if (gen57_rtl_var)
			begin
			gen185_cyclix_var = genpstage_EXEC_genctrl_active;
			gen58_rtl_var = gen185_cyclix_var;
			if (gen58_rtl_var)
				begin
				gen59_rtl_var = !rst_i;
				gen60_rtl_var = gen59_rtl_var;
				if (gen60_rtl_var)
					begin
					gen186_cyclix_var = 32'd0;
					gen61_rtl_var = irq_fifo_genfifo_buf_req;
					if (gen61_rtl_var)
						begin
						gen186_cyclix_var = 32'd1;
						genpstage_EXEC_TRX_LOCAL.irq_mcause = irq_fifo_genfifo_buf_rdata;
						irq_fifo_genfifo_buf_req = 32'd0;
						irq_fifo_genfifo_buf_ack = 32'd1;
						end
					end
				gen205_pipex_var = gen186_cyclix_var;
				end
			genpstage_EXEC_TRX_LOCAL.irq_recv = gen205_pipex_var;
			gen187_cyclix_var = genpstage_EXEC_genctrl_active;
			gen62_rtl_var = gen187_cyclix_var;
			if (gen62_rtl_var)
				begin
				genpstage_EXEC_TRX_BUF[0].irq_recv = gen205_pipex_var;
				end
			genpstage_EXEC_TRX_LOCAL.irq_mcause = genpstage_EXEC_TRX_LOCAL.irq_mcause;
			gen188_cyclix_var = genpstage_EXEC_genctrl_active;
			gen63_rtl_var = gen188_cyclix_var;
			if (gen63_rtl_var)
				begin
				genpstage_EXEC_TRX_BUF[0].irq_mcause = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				end
			end
		gen206_pipex_var = genpstage_EXEC_TRX_LOCAL.irq_recv;
		gen189_cyclix_var = gen206_pipex_var;
		gen64_rtl_var = gen189_cyclix_var;
		if (gen64_rtl_var)
			begin
			genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.jump_req_cond = 32'd0;
			genpstage_EXEC_TRX_LOCAL.jump_src = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rs2_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rd_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.immediate = 32'd128;
			genpstage_EXEC_TRX_LOCAL.fencereq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.ecallreq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.ebreakreq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.csrreq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.mem_req = 32'd0;
			gen190_cyclix_var = genpstage_EXEC_genctrl_active;
			gen65_rtl_var = gen190_cyclix_var;
			if (gen65_rtl_var)
				begin
				genpsticky_glbl_MIRQEN = 32'd0;
				end
			gen191_cyclix_var = genpstage_EXEC_genctrl_active;
			gen66_rtl_var = gen191_cyclix_var;
			if (gen66_rtl_var)
				begin
				genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				end
			gen192_cyclix_var = genpstage_EXEC_genctrl_active;
			gen67_rtl_var = gen192_cyclix_var;
			if (gen67_rtl_var)
				begin
				genpsticky_glbl_MRETADDR = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
				end
			end
		end
	gen207_pipex_var = genpstage_EXEC_TRX_LOCAL.mret_req;
	gen193_cyclix_var = gen207_pipex_var;
	gen68_rtl_var = gen193_cyclix_var;
	if (gen68_rtl_var)
		begin
		gen194_cyclix_var = genpstage_EXEC_genctrl_active;
		gen69_rtl_var = gen194_cyclix_var;
		if (gen69_rtl_var)
			begin
			genpsticky_glbl_MIRQEN = 32'd1;
			end
		end
	genpstage_EXEC_TRX_LOCAL.alu_result_wide = genpstage_EXEC_TRX_LOCAL.alu_op1_wide;
	gen208_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_req;
	gen195_cyclix_var = gen208_pipex_var;
	gen70_rtl_var = gen195_cyclix_var;
	if (gen70_rtl_var)
		begin
		case (genpstage_EXEC_TRX_LOCAL.alu_opcode)
			32'd0:
				begin
				gen209_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide + genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen209_pipex_var;
				end
			32'd1:
				begin
				gen210_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide - genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen210_pipex_var;
				end
			32'd2:
				begin
				gen211_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen211_pipex_var;
				end
			32'd3:
				begin
				gen212_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide | genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen212_pipex_var;
				end
			32'd4:
				begin
				gen213_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide << genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen213_pipex_var;
				end
			32'd5:
				begin
				gen214_pipex_var = {32'd0, genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]};
				gen215_pipex_var = (gen214_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen215_pipex_var;
				end
			32'd6:
				begin
				gen216_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0];
				gen217_pipex_var = gen216_pipex_var[32'd31];
				gen218_pipex_var = {gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, gen217_pipex_var, genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]};
				gen219_pipex_var = (gen218_pipex_var >>> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen219_pipex_var;
				end
			32'd7:
				begin
				gen220_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide ^ genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen220_pipex_var;
				end
			32'd8:
				begin
				gen221_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2_wide;
				gen222_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & gen221_pipex_var);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen222_pipex_var;
				end
		endcase
		genpstage_EXEC_TRX_LOCAL.alu_result = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31:0];
		genpstage_EXEC_TRX_LOCAL.alu_CF = genpstage_EXEC_TRX_LOCAL.alu_result_wide[32];
		genpstage_EXEC_TRX_LOCAL.alu_SF = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31];
		gen223_pipex_var = |genpstage_EXEC_TRX_LOCAL.alu_result;
		gen224_pipex_var = ~gen223_pipex_var;
		genpstage_EXEC_TRX_LOCAL.alu_ZF = gen224_pipex_var;
		gen225_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op1[31];
		gen226_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2[31];
		gen227_pipex_var = (gen225_pipex_var & gen226_pipex_var);
		gen228_pipex_var = (gen227_pipex_var & genpstage_EXEC_TRX_LOCAL.alu_result[31]);
		gen229_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_result[31];
		gen230_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1[31] & genpstage_EXEC_TRX_LOCAL.alu_op2[31]);
		gen231_pipex_var = (gen230_pipex_var & gen229_pipex_var);
		gen232_pipex_var = (gen228_pipex_var | gen231_pipex_var);
		genpstage_EXEC_TRX_LOCAL.alu_OF = gen232_pipex_var;
		gen233_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_unsigned;
		gen196_cyclix_var = gen233_pipex_var;
		gen71_rtl_var = gen196_cyclix_var;
		if (gen71_rtl_var)
			begin
			genpstage_EXEC_TRX_LOCAL.alu_overflow = genpstage_EXEC_TRX_LOCAL.alu_CF;
			end
		gen234_pipex_var = 1'd0;
		gen234_pipex_var = (gen234_pipex_var || gen233_pipex_var);
		gen234_pipex_var = !gen234_pipex_var;
		gen197_cyclix_var = gen234_pipex_var;
		gen72_rtl_var = gen197_cyclix_var;
		if (gen72_rtl_var)
			begin
			genpstage_EXEC_TRX_LOCAL.alu_overflow = genpstage_EXEC_TRX_LOCAL.alu_OF;
			end
		end
	case (genpstage_EXEC_TRX_LOCAL.rd_source)
		32'd0:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.immediate;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd1:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.alu_result;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd2:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.alu_CF;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd3:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.alu_OF;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd4:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.nextinstr_addr;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd6:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.csr_rdata;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
	endcase
	gen235_pipex_var = (genpstage_EXEC_TRX_LOCAL.curinstr_addr + genpstage_EXEC_TRX_LOCAL.immediate);
	genpstage_EXEC_TRX_LOCAL.curinstraddr_imm = gen235_pipex_var;
	case (genpstage_EXEC_TRX_LOCAL.jump_src)
		32'd0:
			begin
			genpstage_EXEC_TRX_LOCAL.jump_vector = genpstage_EXEC_TRX_LOCAL.immediate;
			end
		32'd1:
			begin
			genpstage_EXEC_TRX_LOCAL.jump_vector = genpstage_EXEC_TRX_LOCAL.alu_result;
			end
	endcase
	gen236_pipex_var = genpstage_EXEC_TRX_LOCAL.jump_req_cond;
	gen198_cyclix_var = gen236_pipex_var;
	gen73_rtl_var = gen198_cyclix_var;
	if (gen73_rtl_var)
		begin
		case (genpstage_EXEC_TRX_LOCAL.funct3)
			32'd0:
				begin
				gen237_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_ZF;
				gen199_cyclix_var = gen237_pipex_var;
				gen74_rtl_var = gen199_cyclix_var;
				if (gen74_rtl_var)
					begin
					genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.jump_vector = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd1:
				begin
				gen238_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_ZF;
				gen239_pipex_var = gen238_pipex_var;
				gen200_cyclix_var = gen239_pipex_var;
				gen75_rtl_var = gen200_cyclix_var;
				if (gen75_rtl_var)
					begin
					genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.jump_vector = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd4:
				begin
				gen240_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_CF;
				gen201_cyclix_var = gen240_pipex_var;
				gen76_rtl_var = gen201_cyclix_var;
				if (gen76_rtl_var)
					begin
					genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.jump_vector = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd5:
				begin
				gen241_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_CF;
				gen242_pipex_var = gen241_pipex_var;
				gen202_cyclix_var = gen242_pipex_var;
				gen77_rtl_var = gen202_cyclix_var;
				if (gen77_rtl_var)
					begin
					genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.jump_vector = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd6:
				begin
				gen243_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_CF;
				gen203_cyclix_var = gen243_pipex_var;
				gen78_rtl_var = gen203_cyclix_var;
				if (gen78_rtl_var)
					begin
					genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.jump_vector = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd7:
				begin
				gen244_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_CF;
				gen245_pipex_var = gen244_pipex_var;
				gen204_cyclix_var = gen245_pipex_var;
				gen79_rtl_var = gen204_cyclix_var;
				if (gen79_rtl_var)
					begin
					genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
					genpstage_EXEC_TRX_LOCAL.jump_vector = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					end
				end
		endcase
		end
	genpstage_EXEC_TRX_LOCAL.mem_addr = genpstage_EXEC_TRX_LOCAL.alu_result;
	genpstage_EXEC_TRX_LOCAL.mem_wdata = genpstage_EXEC_TRX_LOCAL.rs2_rdata;
	gen246_pipex_var = ~genpstage_EXEC_TRX_LOCAL.jump_req_done;
	gen247_pipex_var = gen246_pipex_var;
	gen205_cyclix_var = gen247_pipex_var;
	gen80_rtl_var = gen205_cyclix_var;
	if (gen80_rtl_var)
		begin
		gen206_cyclix_var = genpstage_EXEC_genctrl_active;
		gen81_rtl_var = gen206_cyclix_var;
		if (gen81_rtl_var)
			begin
			genpsticky_glbl_jump_req_cmd = genpstage_EXEC_TRX_LOCAL.jump_req;
			end
		gen207_cyclix_var = genpstage_EXEC_genctrl_active;
		gen82_rtl_var = gen207_cyclix_var;
		if (gen82_rtl_var)
			begin
			genpsticky_glbl_jump_vector_cmd = genpstage_EXEC_TRX_LOCAL.jump_vector;
			end
		genpstage_EXEC_TRX_LOCAL.jump_req_done = 32'd1;
		gen208_cyclix_var = genpstage_EXEC_genctrl_active;
		gen83_rtl_var = gen208_cyclix_var;
		if (gen83_rtl_var)
			begin
			genpstage_EXEC_TRX_BUF[0].jump_req_done = 32'd1;
			end
		end
	gen248_pipex_var = genpstage_EXEC_TRX_LOCAL.mem_req;
	gen209_cyclix_var = gen248_pipex_var;
	gen84_rtl_var = gen209_cyclix_var;
	if (gen84_rtl_var)
		begin
		gen249_pipex_var = ~genpstage_EXEC_TRX_LOCAL.data_req_done;
		gen250_pipex_var = gen249_pipex_var;
		gen210_cyclix_var = gen250_pipex_var;
		gen85_rtl_var = gen210_cyclix_var;
		if (gen85_rtl_var)
			begin
			genpstage_EXEC_TRX_LOCAL.data_busreq.addr = genpstage_EXEC_TRX_LOCAL.mem_addr;
			genpstage_EXEC_TRX_LOCAL.data_busreq.be = genpstage_EXEC_TRX_LOCAL.mem_be;
			genpstage_EXEC_TRX_LOCAL.data_busreq.wdata = genpstage_EXEC_TRX_LOCAL.mem_wdata;
			gen211_cyclix_var = genpstage_EXEC_genctrl_active;
			gen86_rtl_var = gen211_cyclix_var;
			if (gen86_rtl_var)
				begin
				gen212_cyclix_var = ~genmcopipe_data_mem_full_flag;
				gen213_cyclix_var = gen212_cyclix_var;
				gen87_rtl_var = gen213_cyclix_var;
				if (gen87_rtl_var)
					begin
					gen283_pipex_req_struct.we = genpstage_EXEC_TRX_LOCAL.mem_cmd;
					gen283_pipex_req_struct.wdata = genpstage_EXEC_TRX_LOCAL.data_busreq;
					gen88_rtl_var = !rst_i;
					gen89_rtl_var = gen88_rtl_var;
					if (gen89_rtl_var)
						begin
						genmcopipe_data_mem_req_genfifo_req_o = 32'd1;
						gen90_rtl_var = genmcopipe_data_mem_req_genfifo_reqbuf_req;
						if (gen90_rtl_var)
							begin
							gen214_cyclix_var = 32'd0;
							end
						gen91_rtl_var = 1'd0;
						gen91_rtl_var = (gen91_rtl_var || gen90_rtl_var);
						gen91_rtl_var = !gen91_rtl_var;
						if (gen91_rtl_var)
							begin
							genmcopipe_data_mem_req_genfifo_wdata_bo = gen283_pipex_req_struct;
							gen214_cyclix_var = genmcopipe_data_mem_req_genfifo_ack_i;
							end
						genmcopipe_data_mem_req_genfifo_reqbuf_req = 32'd1;
						end
					gen215_cyclix_var = gen214_cyclix_var;
					gen92_rtl_var = gen215_cyclix_var;
					if (gen92_rtl_var)
						begin
						gen251_pipex_var = 32'd1;
						gen216_cyclix_var = !genpstage_EXEC_TRX_LOCAL.mem_cmd;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending = gen216_cyclix_var;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.tid = genmcopipe_data_mem_wr_ptr;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.if_id = 1'd0;
						gen217_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
						gen93_rtl_var = gen217_cyclix_var;
						if (gen93_rtl_var)
							begin
							genmcopipe_data_mem_wr_done = 32'd1;
							end
						end
					end
				end
			genpstage_EXEC_TRX_LOCAL.data_req_done = gen251_pipex_var;
			gen218_cyclix_var = genpstage_EXEC_genctrl_active;
			gen94_rtl_var = gen218_cyclix_var;
			if (gen94_rtl_var)
				begin
				genpstage_EXEC_TRX_BUF[0].data_req_done = gen251_pipex_var;
				end
			end
		gen252_pipex_var = ~genpstage_EXEC_TRX_LOCAL.data_req_done;
		gen253_pipex_var = gen252_pipex_var;
		gen219_cyclix_var = gen253_pipex_var;
		gen95_rtl_var = gen219_cyclix_var;
		if (gen95_rtl_var)
			begin
			gen220_cyclix_var = genpstage_EXEC_genctrl_active;
			gen96_rtl_var = gen220_cyclix_var;
			if (gen96_rtl_var)
				begin
				genpstage_EXEC_genctrl_stalled_glbl = 32'd1;
				end
			genpstage_EXEC_genctrl_active = 32'd0;
			end
		end
	gen254_pipex_var = genpstage_EXEC_TRX_LOCAL.mem_req;
	gen221_cyclix_var = gen254_pipex_var;
	gen97_rtl_var = gen221_cyclix_var;
	if (gen97_rtl_var)
		begin
		gen255_pipex_var = ~genpstage_EXEC_TRX_LOCAL.mem_cmd;
		gen256_pipex_var = gen255_pipex_var;
		gen222_cyclix_var = gen256_pipex_var;
		gen98_rtl_var = gen222_cyclix_var;
		if (gen98_rtl_var)
			begin
			gen223_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
			gen99_rtl_var = gen223_cyclix_var;
			if (gen99_rtl_var)
				begin
				genpstage_EXEC_TRX_LOCAL.mem_rdata = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
				end
			gen257_pipex_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
			gen258_pipex_var = gen257_pipex_var;
			gen224_cyclix_var = gen258_pipex_var;
			gen100_rtl_var = gen224_cyclix_var;
			if (gen100_rtl_var)
				begin
				genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
				end
			gen259_pipex_var = 1'd0;
			gen259_pipex_var = (gen259_pipex_var || gen258_pipex_var);
			gen259_pipex_var = !gen259_pipex_var;
			gen225_cyclix_var = gen259_pipex_var;
			gen101_rtl_var = gen225_cyclix_var;
			if (gen101_rtl_var)
				begin
				gen226_cyclix_var = genpstage_EXEC_genctrl_active;
				gen102_rtl_var = gen226_cyclix_var;
				if (gen102_rtl_var)
					begin
					genpstage_EXEC_genctrl_stalled_glbl = 32'd1;
					end
				genpstage_EXEC_genctrl_active = 32'd0;
				end
			end
		end
	gen260_pipex_var = (genpstage_EXEC_TRX_LOCAL.mem_be == 32'd1);
	gen261_pipex_var = gen260_pipex_var;
	gen227_cyclix_var = gen261_pipex_var;
	gen103_rtl_var = gen227_cyclix_var;
	if (gen103_rtl_var)
		begin
		gen262_pipex_var = genpstage_EXEC_TRX_LOCAL.load_signext;
		gen228_cyclix_var = gen262_pipex_var;
		gen104_rtl_var = gen228_cyclix_var;
		if (gen104_rtl_var)
			begin
			gen263_pipex_var = genpstage_EXEC_TRX_LOCAL.mem_rdata[7:0];
			gen264_pipex_var = gen263_pipex_var[32'd7];
			gen265_pipex_var = {gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, gen264_pipex_var, genpstage_EXEC_TRX_LOCAL.mem_rdata[7:0]};
			genpstage_EXEC_TRX_LOCAL.mem_rdata = gen265_pipex_var;
			end
		gen266_pipex_var = 1'd0;
		gen266_pipex_var = (gen266_pipex_var || gen262_pipex_var);
		gen266_pipex_var = !gen266_pipex_var;
		gen229_cyclix_var = gen266_pipex_var;
		gen105_rtl_var = gen229_cyclix_var;
		if (gen105_rtl_var)
			begin
			gen267_pipex_var = {24'd0, genpstage_EXEC_TRX_LOCAL.mem_rdata[7:0]};
			genpstage_EXEC_TRX_LOCAL.mem_rdata = gen267_pipex_var;
			end
		end
	gen268_pipex_var = (genpstage_EXEC_TRX_LOCAL.mem_be == 32'd3);
	gen269_pipex_var = gen268_pipex_var;
	gen230_cyclix_var = gen269_pipex_var;
	gen106_rtl_var = gen230_cyclix_var;
	if (gen106_rtl_var)
		begin
		gen270_pipex_var = genpstage_EXEC_TRX_LOCAL.load_signext;
		gen231_cyclix_var = gen270_pipex_var;
		gen107_rtl_var = gen231_cyclix_var;
		if (gen107_rtl_var)
			begin
			gen271_pipex_var = genpstage_EXEC_TRX_LOCAL.mem_rdata[15:0];
			gen272_pipex_var = gen271_pipex_var[32'd15];
			gen273_pipex_var = {gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, gen272_pipex_var, genpstage_EXEC_TRX_LOCAL.mem_rdata[15:0]};
			genpstage_EXEC_TRX_LOCAL.mem_rdata = gen273_pipex_var;
			end
		gen274_pipex_var = 1'd0;
		gen274_pipex_var = (gen274_pipex_var || gen270_pipex_var);
		gen274_pipex_var = !gen274_pipex_var;
		gen232_cyclix_var = gen274_pipex_var;
		gen108_rtl_var = gen232_cyclix_var;
		if (gen108_rtl_var)
			begin
			gen275_pipex_var = {16'd0, genpstage_EXEC_TRX_LOCAL.mem_rdata[15:0]};
			genpstage_EXEC_TRX_LOCAL.mem_rdata = gen275_pipex_var;
			end
		end
	gen276_pipex_var = (genpstage_EXEC_TRX_LOCAL.rd_source == 32'd5);
	gen277_pipex_var = gen276_pipex_var;
	gen233_cyclix_var = gen277_pipex_var;
	gen109_rtl_var = gen233_cyclix_var;
	if (gen109_rtl_var)
		begin
		genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.mem_rdata;
		end
	gen278_pipex_var = (genpstage_EXEC_TRX_LOCAL.rd_req && genpstage_EXEC_TRX_LOCAL.rd_rdy);
	gen279_pipex_var = gen278_pipex_var;
	gen234_cyclix_var = gen279_pipex_var;
	gen110_rtl_var = gen234_cyclix_var;
	if (gen110_rtl_var)
		begin
		genpsticky_glbl_regfile[genpstage_EXEC_TRX_LOCAL.rd_addr] = genpstage_EXEC_TRX_LOCAL.rd_wdata;
		end
	// Processing of next pstage busyness
	// pctrl_finish and pctrl_succ formation
	gen235_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
	gen111_rtl_var = gen235_cyclix_var;
	if (gen111_rtl_var)
		begin
		genpstage_EXEC_genctrl_finish = 32'd0;
		genpstage_EXEC_genctrl_succ = 32'd0;
		end
	gen236_cyclix_var = 1'd0;
	gen236_cyclix_var = (gen236_cyclix_var || gen235_cyclix_var);
	gen236_cyclix_var = !gen236_cyclix_var;
	gen112_rtl_var = gen236_cyclix_var;
	if (gen112_rtl_var)
		begin
		genpstage_EXEC_genctrl_finish = genpstage_EXEC_genctrl_occupied;
		genpstage_EXEC_genctrl_succ = genpstage_EXEC_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	gen237_cyclix_var = genpstage_EXEC_genctrl_succ;
	gen113_rtl_var = gen237_cyclix_var;
	if (gen113_rtl_var)
		begin
		gen238_cyclix_var = gen139_pipex_succreq;
		gen114_rtl_var = gen238_cyclix_var;
		if (gen114_rtl_var)
			begin
			genpsticky_glbl_pc = gen140_pipex_succbuf;
			end
		end
	// processing context in case transaction is ready to propagate
	gen239_cyclix_var = genpstage_EXEC_genctrl_finish;
	gen115_rtl_var = gen239_cyclix_var;
	if (gen115_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen240_cyclix_var = genpstage_EXEC_genctrl_succ;
		gen116_rtl_var = gen240_cyclix_var;
		if (gen116_rtl_var)
			begin
			end
		genpstage_EXEC_genctrl_stalled_glbl = 32'd0;
		genpstage_EXEC_genctrl_active = 32'd0;
		genpstage_EXEC_TRX_BUF[0] = '{default:32'd0};
		genpstage_EXEC_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER - 32'd1);
		end
	gen241_cyclix_var = ~genpstage_EXEC_TRX_BUF_COUNTER_FULL;
	genpstage_EXEC_genctrl_rdy = gen241_cyclix_var;
	genpstage_EXEC_genctrl_working = (genpstage_EXEC_genctrl_succ | genpstage_EXEC_genctrl_stalled_glbl);
	gen242_cyclix_var = genmcopipe_instr_mem_rd_done;
	gen117_rtl_var = gen242_cyclix_var;
	if (gen117_rtl_var)
		begin
		genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
		genmcopipe_instr_mem_full_flag = 32'd0;
		gen243_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
		gen244_cyclix_var = gen243_cyclix_var;
		gen118_rtl_var = gen244_cyclix_var;
		if (gen118_rtl_var)
			begin
			genmcopipe_instr_mem_empty_flag = 32'd1;
			end
		end
	gen245_cyclix_var = genmcopipe_instr_mem_wr_done;
	gen119_rtl_var = gen245_cyclix_var;
	if (gen119_rtl_var)
		begin
		genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
		genmcopipe_instr_mem_empty_flag = 32'd0;
		gen246_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
		gen247_cyclix_var = gen246_cyclix_var;
		gen120_rtl_var = gen247_cyclix_var;
		if (gen120_rtl_var)
			begin
			genmcopipe_instr_mem_full_flag = 32'd1;
			end
		end
	gen248_cyclix_var = genmcopipe_data_mem_rd_done;
	gen121_rtl_var = gen248_cyclix_var;
	if (gen121_rtl_var)
		begin
		genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
		genmcopipe_data_mem_full_flag = 32'd0;
		gen249_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
		gen250_cyclix_var = gen249_cyclix_var;
		gen122_rtl_var = gen250_cyclix_var;
		if (gen122_rtl_var)
			begin
			genmcopipe_data_mem_empty_flag = 32'd1;
			end
		end
	gen251_cyclix_var = genmcopipe_data_mem_wr_done;
	gen123_rtl_var = gen251_cyclix_var;
	if (gen123_rtl_var)
		begin
		genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
		genmcopipe_data_mem_empty_flag = 32'd0;
		gen252_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
		gen253_cyclix_var = gen252_cyclix_var;
		gen124_rtl_var = gen253_cyclix_var;
		if (gen124_rtl_var)
			begin
			genmcopipe_data_mem_full_flag = 32'd1;
			end
		end
	end


endmodule
