# LD-Lab-Sem3
Assignment codes for Logic Design lab offered in Sem 3, CSE NITC
## Assignment 1
Write a Verilog program to implement the following using only gate-level or structural modeling:
1. A 4-bit adder subtractor.
2. An 8:1 mux.
3. A 1:8 demux.
4. A 4-bit half-adder.
5. A 4-bit ripple carry adder.
## Assignment 2
Write a Verilog program to implement the following using only gate-level or structural modeling:
1. Ripple Carry Adder using full adders (Use hierarchical modeling) //4 bit adder
2. 8-Bit Ripple Carry Adder using full adders.
3. BCD adder with four-bit numbers.
4. BCD to Excess-3 convertor.
5. Half subtractor.
6. Full subtractor.
## Assignment 3
Write a Verilog program to implement the following using only universal gates (Use hierarchical modeling):
1. 4-bit Incrementer
2. 4-bit Decrementer
3. 16-bit Incrementer
4. 16-bit Decrementer
5. 4-bit Negator (Hint: input: x output: !x)
6. 16-bit Negator (Hint: input: x output: !x)
7. S-R Latch
8. Gated S-R Latch
9. Arithmetic-Logic Unit with the following functions on two 16-bit inputs (x, y):
   a. x+y
   b. x-y
   c. y-x
   d. 0
   e. 1
   f. -1
   g. -x
   h. -y
   i. !x
   j. !y
   k. x+1
   l. y+1
   m. x-1
   n. y-1
   o. x&y
   p. x|y
## Assignment 4
1. Write a Verilog program to implement the following logic designs using behavioral modeling:
   a) D flip-flop with asynchronous preset and clear
   b) Clocked D latch (Level triggering) with asynchronous preset and clear
   c) 8-bit Shift Register
   d) 8-bit Register
   e) Multiplier (4Ã—4) using full adders
2. Identify the following state machine (Mealy or Moore) and implement it in Verilog:
   ![image](https://github.com/Vaishnavi-Pai19/LD-Lab-Sem3/assets/133690178/5d27a66a-7d53-4c12-a7b5-32e1cb5888c2)
