INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sources_1/imports/Desktop/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sim_1/imports/Desktop/uart_rx_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_TB
