// Seed: 4031776691
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input tri1 id_2
);
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output wire id_2,
    output uwire id_3,
    input tri id_4,
    output supply0 id_5
);
  assign id_3 = 1;
  assign id_1 = 1'h0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd32
) (
    input supply1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wor _id_6
);
  logic [1  ==  -1 : id_6] id_8 = -1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
