// Seed: 2017192963
module module_0 (
    output logic id_0,
    output id_1,
    output id_2
);
  logic id_4;
  type_7(
      id_2, id_0 && 1, id_1, id_1
  );
endmodule
