//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	init
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 roots[48];
.const .align 8 .b8 coefficients[32];
.const .align 1 .u8 VISUALIZE_SAMPLE_COUNT;
.global .align 4 .u32 seed;
.global .align 4 .u32 WARP_SIZE_X = 8;
.global .align 4 .u32 WARP_SIZE_Y = 4;
.global .align 4 .u32 USE_ADAPTIVE_SS_FLAG_MASK = 1;
.global .align 4 .u32 USE_FOVEATION_FLAG_MASK = 4;
.global .align 4 .u32 USE_SAMPLE_REUSE_FLAG_MASK = 8;
.global .align 4 .u32 IS_ZOOMING_FLAG_MASK = 16;
.global .align 4 .u32 visualityAmplifyCoeff = 10;
.global .align 4 .f32 screenDistance = 0f42700000;
.global .align 16 .b8 $str[34] = {98, 0, 108, 0, 111, 0, 99, 0, 107, 0, 68, 0, 105, 0, 109, 0, 46, 0, 120, 0, 32, 0, 61, 0, 61, 0, 32, 0, 51, 0, 50, 0, 0, 0};
.global .align 16 .b8 $str1[138] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 82, 0, 101, 0, 110, 0, 100, 0, 101, 0, 114, 0, 101, 0, 114, 0, 71, 0, 101, 0, 110, 0, 101, 0, 114, 0, 105, 0, 99, 0, 46, 0, 99, 0, 117, 0, 0, 0};
.global .align 16 .b8 $str2[40] = {112, 0, 79, 0, 117, 0, 116, 0, 112, 0, 117, 0, 116, 0, 45, 0, 62, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str5[34] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 62, 0, 61, 0, 32, 0, 49, 0, 0, 0};
.global .align 16 .b8 $str6[36] = {114, 0, 101, 0, 115, 0, 117, 0, 108, 0, 116, 0, 46, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str7[68] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 60, 0, 61, 0, 32, 0, 77, 0, 65, 0, 88, 0, 95, 0, 83, 0, 85, 0, 80, 0, 69, 0, 82, 0, 95, 0, 83, 0, 65, 0, 77, 0, 80, 0, 76, 0, 73, 0, 78, 0, 71, 0, 0, 0};

.visible .entry init(

)
{



	ret;
}

	// .globl	fractalRenderMainFloat
.visible .entry fractalRenderMainFloat(
	.param .u64 fractalRenderMainFloat_param_0,
	.param .u32 fractalRenderMainFloat_param_1,
	.param .align 4 .b8 fractalRenderMainFloat_param_2[8],
	.param .align 4 .b8 fractalRenderMainFloat_param_3[16],
	.param .u32 fractalRenderMainFloat_param_4,
	.param .u32 fractalRenderMainFloat_param_5,
	.param .u32 fractalRenderMainFloat_param_6
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<54>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<139>;
	.reg .b32 	%r<124>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<53>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainFloat_param_0];
	ld.param.u32 	%r36, [fractalRenderMainFloat_param_2+4];
	ld.param.u32 	%r35, [fractalRenderMainFloat_param_2];
	ld.param.f32 	%f39, [fractalRenderMainFloat_param_3+12];
	ld.param.f32 	%f38, [fractalRenderMainFloat_param_3+8];
	ld.param.f32 	%f37, [fractalRenderMainFloat_param_3+4];
	ld.param.f32 	%f36, [fractalRenderMainFloat_param_3];
	ld.param.u32 	%r37, [fractalRenderMainFloat_param_4];
	ld.param.u32 	%r121, [fractalRenderMainFloat_param_5];
	ld.param.u32 	%r39, [fractalRenderMainFloat_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p5, %r1, 32;
	@%p5 bra 	BB1_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r40, 71;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r40;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 0

BB1_2:
	mov.u32 	%r41, %tid.x;
	mov.u32 	%r42, %tid.y;
	mad.lo.s32 	%r43, %r1, %r42, %r41;
	shl.b32 	%r44, %r1, 2;
	and.b32  	%r45, %r43, 15;
	rem.u32 	%r46, %r43, %r44;
	sub.s32 	%r47, %r46, %r45;
	shr.u32 	%r48, %r47, 2;
	and.b32  	%r49, %r43, 3;
	add.s32 	%r50, %r48, %r49;
	div.u32 	%r51, %r43, %r44;
	shl.b32 	%r52, %r51, 2;
	bfe.u32 	%r53, %r43, 2, 2;
	add.s32 	%r54, %r52, %r53;
	mov.u32 	%r55, %ctaid.x;
	mad.lo.s32 	%r4, %r55, %r1, %r50;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r57, %ntid.y;
	mad.lo.s32 	%r5, %r56, %r57, %r54;
	setp.lt.u32	%p6, %r4, %r35;
	setp.lt.u32	%p7, %r5, %r36;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB1_46;
	bra.uni 	BB1_3;

BB1_3:
	setp.lt.u32	%p9, %r121, 65;
	@%p9 bra 	BB1_5;

	mov.u64 	%rd9, $str7;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r58, 119;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r58;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1

BB1_5:
	setp.eq.s32	%p10, %r121, 0;
	cvt.rn.f32.u32	%f138, %r121;
	mov.u32 	%r122, 0;
	@%p10 bra 	BB1_6;

	cvt.rn.f32.u32	%f4, %r4;
	cvt.rn.f32.u32	%f5, %r5;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f6, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f7, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f8, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f9, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f10, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f11, %fd12;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	mul.wide.u32 	%rd15, %r37, -858993459;
	shr.u64 	%rd16, %rd15, 35;
	cvt.u32.u64	%r6, %rd16;
	cvt.rn.f32.u32	%f40, %r35;
	sub.f32 	%f41, %f38, %f36;
	div.rn.f32 	%f12, %f41, %f40;
	cvt.rn.f32.u32	%f42, %r36;
	sub.f32 	%f43, %f39, %f37;
	div.rn.f32 	%f13, %f43, %f42;
	mov.u32 	%r62, 0;
	and.b32  	%r69, %r39, 1;
	mov.u32 	%r108, %r62;
	mov.u32 	%r122, %r62;

BB1_8:
	mov.u32 	%r9, %r121;
	mov.u32 	%r7, %r108;
	cvt.rn.f32.u32	%f44, %r7;
	div.rn.f32 	%f45, %f44, %f138;
	add.f32 	%f46, %f4, %f45;
	add.f32 	%f47, %f5, %f45;
	neg.f32 	%f48, %f47;
	fma.rn.f32 	%f132, %f12, %f46, %f36;
	fma.rn.f32 	%f131, %f13, %f48, %f39;
	setp.eq.s32	%p11, %r37, 0;
	mov.u32 	%r111, 10;
	mov.u32 	%r112, %r62;
	@%p11 bra 	BB1_20;

BB1_9:
	mul.f32 	%f49, %f131, %f131;
	mul.f32 	%f50, %f132, %f132;
	sub.f32 	%f51, %f50, %f49;
	mul.f32 	%f52, %f132, %f131;
	fma.rn.f32 	%f53, %f132, %f131, %f52;
	mul.f32 	%f54, %f132, %f51;
	mul.f32 	%f55, %f131, %f53;
	sub.f32 	%f56, %f54, %f55;
	mul.f32 	%f57, %f132, %f53;
	fma.rn.f32 	%f58, %f131, %f51, %f57;
	cvt.f64.f32	%fd13, %f132;
	cvt.f64.f32	%fd14, %f131;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f51;
	cvt.f64.f32	%fd17, %f53;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f56;
	cvt.f64.f32	%fd22, %f58;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f59, %fd23;
	cvt.rn.f32.f64	%f60, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f61, %fd27;
	cvt.rn.f32.f64	%f62, %fd28;
	abs.f32 	%f63, %f61;
	abs.f32 	%f64, %f62;
	add.f32 	%f65, %f63, %f64;
	rcp.rn.f32 	%f66, %f65;
	mul.f32 	%f67, %f59, %f66;
	mul.f32 	%f68, %f60, %f66;
	mul.f32 	%f69, %f66, %f61;
	mul.f32 	%f70, %f66, %f62;
	mul.f32 	%f71, %f70, %f70;
	fma.rn.f32 	%f72, %f69, %f69, %f71;
	rcp.rn.f32 	%f73, %f72;
	mul.f32 	%f74, %f68, %f70;
	fma.rn.f32 	%f75, %f67, %f69, %f74;
	mul.f32 	%f76, %f73, %f75;
	mul.f32 	%f77, %f68, %f69;
	mul.f32 	%f78, %f67, %f70;
	sub.f32 	%f79, %f77, %f78;
	mul.f32 	%f80, %f73, %f79;
	sub.f32 	%f132, %f132, %f76;
	sub.f32 	%f131, %f131, %f80;
	add.s32 	%r112, %r112, 1;
	setp.ne.s32	%p12, %r112, %r111;
	@%p12 bra 	BB1_19;

	sub.f32 	%f81, %f132, %f6;
	abs.f32 	%f82, %f81;
	setp.geu.f32	%p13, %f82, 0f38D1B717;
	@%p13 bra 	BB1_12;

	sub.f32 	%f83, %f131, %f7;
	abs.f32 	%f84, %f83;
	setp.lt.f32	%p14, %f84, 0f38D1B717;
	mov.u32 	%r116, 1;
	@%p14 bra 	BB1_17;

BB1_12:
	sub.f32 	%f85, %f132, %f8;
	abs.f32 	%f86, %f85;
	setp.geu.f32	%p15, %f86, 0f38D1B717;
	@%p15 bra 	BB1_14;

	sub.f32 	%f87, %f131, %f9;
	abs.f32 	%f88, %f87;
	setp.lt.f32	%p16, %f88, 0f38D1B717;
	mov.u32 	%r116, 2;
	@%p16 bra 	BB1_17;

BB1_14:
	sub.f32 	%f89, %f132, %f10;
	abs.f32 	%f90, %f89;
	mov.pred 	%p52, 0;
	setp.geu.f32	%p18, %f90, 0f38D1B717;
	@%p18 bra 	BB1_16;

	sub.f32 	%f91, %f131, %f11;
	abs.f32 	%f92, %f91;
	setp.lt.f32	%p52, %f92, 0f38D1B717;

BB1_16:
	selp.b32	%r116, 3, 0, %p52;

BB1_17:
	setp.ne.s32	%p19, %r116, 0;
	@%p19 bra 	BB1_27;

	add.s32 	%r15, %r6, %r111;
	mov.u32 	%r112, %r111;
	mov.u32 	%r111, %r15;

BB1_19:
	setp.lt.u32	%p20, %r112, %r37;
	@%p20 bra 	BB1_9;

BB1_20:
	sub.f32 	%f93, %f132, %f6;
	abs.f32 	%f94, %f93;
	setp.geu.f32	%p21, %f94, 0f38D1B717;
	@%p21 bra 	BB1_22;

	sub.f32 	%f95, %f131, %f7;
	abs.f32 	%f96, %f95;
	setp.lt.f32	%p22, %f96, 0f38D1B717;
	mov.u32 	%r116, 1;
	@%p22 bra 	BB1_27;

BB1_22:
	sub.f32 	%f97, %f132, %f8;
	abs.f32 	%f98, %f97;
	setp.geu.f32	%p23, %f98, 0f38D1B717;
	@%p23 bra 	BB1_24;

	sub.f32 	%f99, %f131, %f9;
	abs.f32 	%f100, %f99;
	setp.lt.f32	%p24, %f100, 0f38D1B717;
	mov.u32 	%r116, 2;
	@%p24 bra 	BB1_27;

BB1_24:
	sub.f32 	%f101, %f132, %f10;
	abs.f32 	%f102, %f101;
	mov.pred 	%p53, 0;
	setp.geu.f32	%p26, %f102, 0f38D1B717;
	@%p26 bra 	BB1_26;

	sub.f32 	%f103, %f131, %f11;
	abs.f32 	%f104, %f103;
	setp.lt.f32	%p53, %f104, 0f38D1B717;

BB1_26:
	selp.b32	%r116, 3, 0, %p53;

BB1_27:
	cvt.rn.f32.u32	%f105, %r116;
	cvt.rzi.u32.f32	%r20, %f105;
	add.s32 	%r122, %r20, %r122;
	setp.gt.u32	%p27, %r7, 9;
	@%p27 bra 	BB1_29;

	add.u64 	%rd17, %SP, 0;
	cvta.to.local.u64 	%rd18, %rd17;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd18, %rd19;
	st.local.u32 	[%rd20], %r20;

BB1_29:
	setp.lt.u32	%p28, %r7, 10;
	setp.eq.b32	%p29, %r69, 1;
	setp.ne.s32	%p30, %r7, 0;
	and.pred  	%p31, %p28, %p30;
	and.pred  	%p32, %p31, %p29;
	shr.u32 	%r70, %r9, 1;
	setp.eq.s32	%p33, %r7, %r70;
	or.pred  	%p34, %p32, %p33;
	add.s32 	%r108, %r7, 1;
	mov.u32 	%r121, %r9;
	@!%p34 bra 	BB1_43;
	bra.uni 	BB1_30;

BB1_30:
	div.u32 	%r71, %r122, %r108;
	cvt.rn.f32.u32	%f23, %r71;
	setp.eq.s32	%p35, %r7, 0;
	mov.f32 	%f137, 0f00000000;
	@%p35 bra 	BB1_39;

	and.b32  	%r73, %r7, 3;
	setp.eq.s32	%p36, %r73, 0;
	mov.f32 	%f137, 0f00000000;
	mov.u32 	%r120, 0;
	@%p36 bra 	BB1_37;

	setp.eq.s32	%p37, %r73, 1;
	mov.f32 	%f134, 0f00000000;
	mov.u32 	%r118, 0;
	@%p37 bra 	BB1_36;

	setp.eq.s32	%p38, %r73, 2;
	mov.f32 	%f133, 0f00000000;
	mov.u32 	%r117, 0;
	@%p38 bra 	BB1_35;

	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	ld.local.u32 	%r79, [%rd22];
	cvt.rn.f32.u32	%f110, %r79;
	sub.f32 	%f111, %f110, %f23;
	fma.rn.f32 	%f133, %f111, %f111, 0f00000000;
	mov.u32 	%r117, 1;

BB1_35:
	add.u64 	%rd23, %SP, 0;
	cvta.to.local.u64 	%rd24, %rd23;
	mul.wide.u32 	%rd25, %r117, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.local.u32 	%r80, [%rd26];
	cvt.rn.f32.u32	%f112, %r80;
	sub.f32 	%f113, %f112, %f23;
	fma.rn.f32 	%f134, %f113, %f113, %f133;
	add.s32 	%r118, %r117, 1;

BB1_36:
	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	mul.wide.u32 	%rd29, %r118, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.u32 	%r81, [%rd30];
	cvt.rn.f32.u32	%f114, %r81;
	sub.f32 	%f115, %f114, %f23;
	fma.rn.f32 	%f137, %f115, %f115, %f134;
	add.s32 	%r120, %r118, 1;

BB1_37:
	add.u64 	%rd31, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd31;
	setp.lt.u32	%p39, %r7, 4;
	@%p39 bra 	BB1_39;

BB1_38:
	mul.wide.u32 	%rd32, %r120, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r82, [%rd33];
	cvt.rn.f32.u32	%f116, %r82;
	sub.f32 	%f117, %f116, %f23;
	fma.rn.f32 	%f118, %f117, %f117, %f137;
	add.s32 	%r83, %r120, 1;
	mul.wide.u32 	%rd34, %r83, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r84, [%rd35];
	cvt.rn.f32.u32	%f119, %r84;
	sub.f32 	%f120, %f119, %f23;
	fma.rn.f32 	%f121, %f120, %f120, %f118;
	add.s32 	%r85, %r120, 2;
	mul.wide.u32 	%rd36, %r85, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r86, [%rd37];
	cvt.rn.f32.u32	%f122, %r86;
	sub.f32 	%f123, %f122, %f23;
	fma.rn.f32 	%f124, %f123, %f123, %f121;
	add.s32 	%r87, %r120, 3;
	mul.wide.u32 	%rd38, %r87, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.u32 	%r88, [%rd39];
	cvt.rn.f32.u32	%f125, %r88;
	sub.f32 	%f126, %f125, %f23;
	fma.rn.f32 	%f137, %f126, %f126, %f124;
	add.s32 	%r120, %r120, 4;
	setp.lt.u32	%p40, %r120, %r7;
	@%p40 bra 	BB1_38;

BB1_39:
	add.s32 	%r89, %r7, -1;
	cvt.rn.f32.u32	%f127, %r89;
	div.rn.f32 	%f128, %f137, %f127;
	div.rn.f32 	%f33, %f128, %f23;
	setp.ne.s32	%p41, %r7, 1;
	@%p41 bra 	BB1_41;

	// inline asm
	activemask.b32 %r90;
	// inline asm
	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	ld.local.v2.u32 	{%r92, %r93}, [%rd41];
	setp.eq.s32	%p42, %r92, %r93;
	vote.sync.all.pred 	%p43, %p42, %r90;
	mov.u32 	%r121, 2;
	@%p43 bra 	BB1_43;

BB1_41:
	// inline asm
	activemask.b32 %r97;
	// inline asm
	setp.lt.f32	%p44, %f33, 0f3C23D70A;
	vote.sync.all.pred 	%p45, %p44, %r97;
	mov.u32 	%r121, %r108;
	@%p45 bra 	BB1_43;

	// inline asm
	activemask.b32 %r99;
	// inline asm
	setp.le.f32	%p46, %f33, 0f3F800000;
	vote.sync.all.pred 	%p47, %p46, %r99;
	setp.ge.u32	%p48, %r7, %r70;
	and.pred  	%p49, %p47, %p48;
	selp.b32	%r121, %r108, %r9, %p49;

BB1_43:
	cvt.rn.f32.u32	%f138, %r121;
	setp.lt.u32	%p50, %r108, %r121;
	@%p50 bra 	BB1_8;
	bra.uni 	BB1_44;

BB1_6:
	mov.u32 	%r121, %r122;

BB1_44:
	mov.u32 	%r107, 0;
	ld.param.u32 	%r106, [fractalRenderMainFloat_param_1];
	mul.lo.s32 	%r102, %r5, %r106;
	cvt.u64.u32	%rd42, %r102;
	cvta.to.global.u64 	%rd43, %rd2;
	add.s64 	%rd44, %rd43, %rd42;
	div.u32 	%r103, %r122, %r121;
	cvt.rn.f32.u32	%f129, %r103;
	mul.wide.u32 	%rd45, %r4, 16;
	add.s64 	%rd46, %rd44, %rd45;
	st.global.f32 	[%rd46], %f129;
	st.global.f32 	[%rd46+4], %f138;
	st.global.u32 	[%rd46+12], %r107;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd46+8], %rs1;
	setp.gt.f32	%p51, %f138, 0f00000000;
	@%p51 bra 	BB1_46;

	mov.u64 	%rd47, $str2;
	cvta.global.u64 	%rd48, %rd47;
	mov.u64 	%rd49, $str1;
	cvta.global.u64 	%rd50, %rd49;
	mov.u32 	%r105, 206;
	mov.u64 	%rd51, 0;
	mov.u64 	%rd52, 2;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd48;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd50;
	.param .b32 param2;
	st.param.b32	[param2+0], %r105;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd51;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd52;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 2

BB1_46:
	ret;
}

	// .globl	fractalRenderMainDouble
.visible .entry fractalRenderMainDouble(
	.param .u64 fractalRenderMainDouble_param_0,
	.param .u32 fractalRenderMainDouble_param_1,
	.param .align 4 .b8 fractalRenderMainDouble_param_2[8],
	.param .align 8 .b8 fractalRenderMainDouble_param_3[32],
	.param .u32 fractalRenderMainDouble_param_4,
	.param .u32 fractalRenderMainDouble_param_5,
	.param .u32 fractalRenderMainDouble_param_6
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<54>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<150>;
	.reg .f64 	%fd<150>;
	.reg .b64 	%rd<54>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r36, [fractalRenderMainDouble_param_2+4];
	ld.param.u32 	%r35, [fractalRenderMainDouble_param_2];
	ld.param.f64 	%fd41, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd40, [fractalRenderMainDouble_param_3+16];
	ld.param.f64 	%fd39, [fractalRenderMainDouble_param_3+8];
	ld.param.f64 	%fd38, [fractalRenderMainDouble_param_3];
	ld.param.u32 	%r37, [fractalRenderMainDouble_param_4];
	ld.param.u32 	%r38, [fractalRenderMainDouble_param_5];
	ld.param.u32 	%r39, [fractalRenderMainDouble_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p5, %r1, 32;
	@%p5 bra 	BB2_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r40, 71;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r40;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 3

BB2_2:
	mov.u32 	%r41, %tid.x;
	mov.u32 	%r42, %tid.y;
	mad.lo.s32 	%r43, %r1, %r42, %r41;
	shl.b32 	%r44, %r1, 2;
	and.b32  	%r45, %r43, 15;
	rem.u32 	%r46, %r43, %r44;
	sub.s32 	%r47, %r46, %r45;
	shr.u32 	%r48, %r47, 2;
	and.b32  	%r49, %r43, 3;
	add.s32 	%r50, %r48, %r49;
	div.u32 	%r51, %r43, %r44;
	shl.b32 	%r52, %r51, 2;
	bfe.u32 	%r53, %r43, 2, 2;
	add.s32 	%r54, %r52, %r53;
	mov.u32 	%r55, %ctaid.x;
	mad.lo.s32 	%r4, %r55, %r1, %r50;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r57, %ntid.y;
	mad.lo.s32 	%r5, %r56, %r57, %r54;
	setp.lt.u32	%p6, %r4, %r35;
	setp.lt.u32	%p7, %r5, %r36;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB2_45;
	bra.uni 	BB2_3;

BB2_3:
	setp.lt.u32	%p9, %r38, 65;
	@%p9 bra 	BB2_5;

	mov.u64 	%rd9, $str7;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r58, 119;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r58;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 4

BB2_5:
	setp.eq.s32	%p10, %r38, 0;
	mov.u32 	%r148, 0;
	mov.u32 	%r147, %r148;
	@%p10 bra 	BB2_43;

	cvt.rn.f64.u32	%fd3, %r4;
	cvt.rn.f64.u32	%fd4, %r5;
	ld.const.f64 	%fd5, [roots];
	ld.const.f64 	%fd6, [roots+8];
	ld.const.f64 	%fd7, [roots+16];
	ld.const.f64 	%fd8, [roots+24];
	ld.const.f64 	%fd9, [roots+32];
	ld.const.f64 	%fd10, [roots+40];
	ld.const.f64 	%fd13, [coefficients+16];
	add.f64 	%fd14, %fd13, %fd13;
	ld.const.f64 	%fd15, [coefficients+24];
	mul.f64 	%fd16, %fd15, 0d4008000000000000;
	mul.wide.u32 	%rd15, %r37, -858993459;
	shr.u64 	%rd16, %rd15, 35;
	cvt.u32.u64	%r6, %rd16;
	cvt.rn.f64.u32	%fd42, %r35;
	sub.f64 	%fd43, %fd40, %fd38;
	div.rn.f64 	%fd17, %fd43, %fd42;
	cvt.rn.f64.u32	%fd44, %r36;
	sub.f64 	%fd45, %fd41, %fd39;
	div.rn.f64 	%fd18, %fd45, %fd44;
	mov.u32 	%r134, 0;
	and.b32  	%r69, %r39, 1;
	mov.u32 	%r148, %r134;
	mov.u32 	%r147, %r38;

BB2_7:
	mov.u32 	%r9, %r147;
	mov.u32 	%r7, %r134;
	mov.u32 	%r138, 0;
	ld.param.f64 	%fd138, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd137, [fractalRenderMainDouble_param_3];
	cvt.rn.f64.u32	%fd46, %r9;
	cvt.rn.f64.u32	%fd47, %r7;
	div.rn.f64 	%fd48, %fd47, %fd46;
	add.f64 	%fd49, %fd3, %fd48;
	add.f64 	%fd50, %fd4, %fd48;
	neg.f64 	%fd51, %fd50;
	fma.rn.f64 	%fd144, %fd17, %fd49, %fd137;
	fma.rn.f64 	%fd143, %fd18, %fd51, %fd138;
	setp.eq.s32	%p11, %r37, 0;
	mov.u32 	%r137, 10;
	@%p11 bra 	BB2_19;

BB2_8:
	ld.const.f64 	%fd142, [coefficients+24];
	ld.const.f64 	%fd141, [coefficients+16];
	ld.const.f64 	%fd140, [coefficients];
	ld.const.f64 	%fd139, [coefficients+8];
	mul.f64 	%fd52, %fd143, %fd143;
	mul.f64 	%fd53, %fd144, %fd144;
	sub.f64 	%fd54, %fd53, %fd52;
	mul.f64 	%fd55, %fd144, %fd143;
	fma.rn.f64 	%fd56, %fd144, %fd143, %fd55;
	mul.f64 	%fd57, %fd144, %fd54;
	mul.f64 	%fd58, %fd143, %fd56;
	sub.f64 	%fd59, %fd57, %fd58;
	mul.f64 	%fd60, %fd144, %fd56;
	fma.rn.f64 	%fd61, %fd143, %fd54, %fd60;
	fma.rn.f64 	%fd62, %fd144, %fd139, %fd140;
	mul.f64 	%fd63, %fd56, %fd141;
	fma.rn.f64 	%fd64, %fd54, %fd141, %fd62;
	fma.rn.f64 	%fd65, %fd143, %fd139, %fd63;
	fma.rn.f64 	%fd66, %fd59, %fd142, %fd64;
	fma.rn.f64 	%fd67, %fd61, %fd142, %fd65;
	fma.rn.f64 	%fd68, %fd144, %fd14, %fd139;
	mul.f64 	%fd69, %fd56, %fd16;
	fma.rn.f64 	%fd70, %fd54, %fd16, %fd68;
	fma.rn.f64 	%fd71, %fd143, %fd14, %fd69;
	abs.f64 	%fd72, %fd70;
	abs.f64 	%fd73, %fd71;
	add.f64 	%fd74, %fd72, %fd73;
	rcp.rn.f64 	%fd75, %fd74;
	mul.f64 	%fd76, %fd66, %fd75;
	mul.f64 	%fd77, %fd67, %fd75;
	mul.f64 	%fd78, %fd70, %fd75;
	mul.f64 	%fd79, %fd71, %fd75;
	mul.f64 	%fd80, %fd79, %fd79;
	fma.rn.f64 	%fd81, %fd78, %fd78, %fd80;
	rcp.rn.f64 	%fd82, %fd81;
	mul.f64 	%fd83, %fd77, %fd79;
	fma.rn.f64 	%fd84, %fd76, %fd78, %fd83;
	mul.f64 	%fd85, %fd82, %fd84;
	mul.f64 	%fd86, %fd77, %fd78;
	mul.f64 	%fd87, %fd76, %fd79;
	sub.f64 	%fd88, %fd86, %fd87;
	mul.f64 	%fd89, %fd82, %fd88;
	sub.f64 	%fd144, %fd144, %fd85;
	sub.f64 	%fd143, %fd143, %fd89;
	add.s32 	%r138, %r138, 1;
	setp.ne.s32	%p12, %r138, %r137;
	@%p12 bra 	BB2_18;

	sub.f64 	%fd90, %fd144, %fd5;
	abs.f64 	%fd91, %fd90;
	setp.geu.f64	%p13, %fd91, 0d3F1A36E2EB1C432D;
	@%p13 bra 	BB2_11;

	sub.f64 	%fd92, %fd143, %fd6;
	abs.f64 	%fd93, %fd92;
	setp.lt.f64	%p14, %fd93, 0d3F1A36E2EB1C432D;
	mov.u32 	%r142, 1;
	@%p14 bra 	BB2_16;

BB2_11:
	sub.f64 	%fd94, %fd144, %fd7;
	abs.f64 	%fd95, %fd94;
	setp.geu.f64	%p15, %fd95, 0d3F1A36E2EB1C432D;
	@%p15 bra 	BB2_13;

	sub.f64 	%fd96, %fd143, %fd8;
	abs.f64 	%fd97, %fd96;
	setp.lt.f64	%p16, %fd97, 0d3F1A36E2EB1C432D;
	mov.u32 	%r142, 2;
	@%p16 bra 	BB2_16;

BB2_13:
	sub.f64 	%fd98, %fd144, %fd9;
	abs.f64 	%fd99, %fd98;
	mov.pred 	%p52, 0;
	setp.geu.f64	%p18, %fd99, 0d3F1A36E2EB1C432D;
	@%p18 bra 	BB2_15;

	sub.f64 	%fd100, %fd143, %fd10;
	abs.f64 	%fd101, %fd100;
	setp.lt.f64	%p52, %fd101, 0d3F1A36E2EB1C432D;

BB2_15:
	selp.b32	%r142, 3, 0, %p52;

BB2_16:
	setp.ne.s32	%p19, %r142, 0;
	@%p19 bra 	BB2_26;

	add.s32 	%r15, %r6, %r137;
	mov.u32 	%r138, %r137;
	mov.u32 	%r137, %r15;

BB2_18:
	setp.lt.u32	%p20, %r138, %r37;
	@%p20 bra 	BB2_8;

BB2_19:
	sub.f64 	%fd102, %fd144, %fd5;
	abs.f64 	%fd103, %fd102;
	setp.geu.f64	%p21, %fd103, 0d3F1A36E2EB1C432D;
	@%p21 bra 	BB2_21;

	sub.f64 	%fd104, %fd143, %fd6;
	abs.f64 	%fd105, %fd104;
	setp.lt.f64	%p22, %fd105, 0d3F1A36E2EB1C432D;
	mov.u32 	%r142, 1;
	@%p22 bra 	BB2_26;

BB2_21:
	sub.f64 	%fd106, %fd144, %fd7;
	abs.f64 	%fd107, %fd106;
	setp.geu.f64	%p23, %fd107, 0d3F1A36E2EB1C432D;
	@%p23 bra 	BB2_23;

	sub.f64 	%fd108, %fd143, %fd8;
	abs.f64 	%fd109, %fd108;
	setp.lt.f64	%p24, %fd109, 0d3F1A36E2EB1C432D;
	mov.u32 	%r142, 2;
	@%p24 bra 	BB2_26;

BB2_23:
	sub.f64 	%fd110, %fd144, %fd9;
	abs.f64 	%fd111, %fd110;
	mov.pred 	%p53, 0;
	setp.geu.f64	%p26, %fd111, 0d3F1A36E2EB1C432D;
	@%p26 bra 	BB2_25;

	sub.f64 	%fd112, %fd143, %fd10;
	abs.f64 	%fd113, %fd112;
	setp.lt.f64	%p53, %fd113, 0d3F1A36E2EB1C432D;

BB2_25:
	selp.b32	%r142, 3, 0, %p53;

BB2_26:
	cvt.rn.f32.u32	%f1, %r142;
	cvt.rzi.u32.f32	%r20, %f1;
	add.s32 	%r148, %r20, %r148;
	setp.gt.u32	%p27, %r7, 9;
	@%p27 bra 	BB2_28;

	add.u64 	%rd17, %SP, 0;
	cvta.to.local.u64 	%rd18, %rd17;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd18, %rd19;
	st.local.u32 	[%rd20], %r20;

BB2_28:
	setp.lt.u32	%p28, %r7, 10;
	setp.eq.b32	%p29, %r69, 1;
	setp.ne.s32	%p30, %r7, 0;
	and.pred  	%p31, %p28, %p30;
	and.pred  	%p32, %p31, %p29;
	shr.u32 	%r70, %r9, 1;
	setp.eq.s32	%p33, %r7, %r70;
	or.pred  	%p34, %p32, %p33;
	add.s32 	%r134, %r7, 1;
	mov.u32 	%r147, %r9;
	@!%p34 bra 	BB2_42;
	bra.uni 	BB2_29;

BB2_29:
	div.u32 	%r71, %r148, %r134;
	cvt.rn.f64.u32	%fd27, %r71;
	setp.eq.s32	%p35, %r7, 0;
	mov.f64 	%fd149, 0d0000000000000000;
	@%p35 bra 	BB2_38;

	and.b32  	%r73, %r7, 3;
	setp.eq.s32	%p36, %r73, 0;
	mov.f64 	%fd149, 0d0000000000000000;
	mov.u32 	%r146, 0;
	@%p36 bra 	BB2_36;

	setp.eq.s32	%p37, %r73, 1;
	mov.f64 	%fd146, 0d0000000000000000;
	mov.u32 	%r144, 0;
	@%p37 bra 	BB2_35;

	setp.eq.s32	%p38, %r73, 2;
	mov.f64 	%fd145, 0d0000000000000000;
	mov.u32 	%r143, 0;
	@%p38 bra 	BB2_34;

	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	ld.local.u32 	%r79, [%rd22];
	cvt.rn.f64.u32	%fd118, %r79;
	sub.f64 	%fd119, %fd118, %fd27;
	fma.rn.f64 	%fd145, %fd119, %fd119, 0d0000000000000000;
	mov.u32 	%r143, 1;

BB2_34:
	add.u64 	%rd23, %SP, 0;
	cvta.to.local.u64 	%rd24, %rd23;
	mul.wide.u32 	%rd25, %r143, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.local.u32 	%r80, [%rd26];
	cvt.rn.f64.u32	%fd120, %r80;
	sub.f64 	%fd121, %fd120, %fd27;
	fma.rn.f64 	%fd146, %fd121, %fd121, %fd145;
	add.s32 	%r144, %r143, 1;

BB2_35:
	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	mul.wide.u32 	%rd29, %r144, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.u32 	%r81, [%rd30];
	cvt.rn.f64.u32	%fd122, %r81;
	sub.f64 	%fd123, %fd122, %fd27;
	fma.rn.f64 	%fd149, %fd123, %fd123, %fd146;
	add.s32 	%r146, %r144, 1;

BB2_36:
	add.u64 	%rd31, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd31;
	setp.lt.u32	%p39, %r7, 4;
	@%p39 bra 	BB2_38;

BB2_37:
	mul.wide.u32 	%rd32, %r146, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r82, [%rd33];
	cvt.rn.f64.u32	%fd124, %r82;
	sub.f64 	%fd125, %fd124, %fd27;
	fma.rn.f64 	%fd126, %fd125, %fd125, %fd149;
	add.s32 	%r83, %r146, 1;
	mul.wide.u32 	%rd34, %r83, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r84, [%rd35];
	cvt.rn.f64.u32	%fd127, %r84;
	sub.f64 	%fd128, %fd127, %fd27;
	fma.rn.f64 	%fd129, %fd128, %fd128, %fd126;
	add.s32 	%r85, %r146, 2;
	mul.wide.u32 	%rd36, %r85, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r86, [%rd37];
	cvt.rn.f64.u32	%fd130, %r86;
	sub.f64 	%fd131, %fd130, %fd27;
	fma.rn.f64 	%fd132, %fd131, %fd131, %fd129;
	add.s32 	%r87, %r146, 3;
	mul.wide.u32 	%rd38, %r87, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.u32 	%r88, [%rd39];
	cvt.rn.f64.u32	%fd133, %r88;
	sub.f64 	%fd134, %fd133, %fd27;
	fma.rn.f64 	%fd149, %fd134, %fd134, %fd132;
	add.s32 	%r146, %r146, 4;
	setp.lt.u32	%p40, %r146, %r7;
	@%p40 bra 	BB2_37;

BB2_38:
	add.s32 	%r89, %r7, -1;
	cvt.rn.f64.u32	%fd135, %r89;
	div.rn.f64 	%fd136, %fd149, %fd135;
	div.rn.f64 	%fd37, %fd136, %fd27;
	setp.ne.s32	%p41, %r7, 1;
	@%p41 bra 	BB2_40;

	// inline asm
	activemask.b32 %r90;
	// inline asm
	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	ld.local.v2.u32 	{%r92, %r93}, [%rd41];
	setp.eq.s32	%p42, %r92, %r93;
	vote.sync.all.pred 	%p43, %p42, %r90;
	mov.u32 	%r147, 2;
	@%p43 bra 	BB2_42;

BB2_40:
	// inline asm
	activemask.b32 %r97;
	// inline asm
	setp.lt.f64	%p44, %fd37, 0d3F847AE140000000;
	vote.sync.all.pred 	%p45, %p44, %r97;
	mov.u32 	%r147, %r134;
	@%p45 bra 	BB2_42;

	// inline asm
	activemask.b32 %r99;
	// inline asm
	setp.le.f64	%p46, %fd37, 0d3FF0000000000000;
	vote.sync.all.pred 	%p47, %p46, %r99;
	setp.ge.u32	%p48, %r7, %r70;
	and.pred  	%p49, %p47, %p48;
	selp.b32	%r147, %r134, %r9, %p49;

BB2_42:
	setp.lt.u32	%p50, %r134, %r147;
	@%p50 bra 	BB2_7;

BB2_43:
	mov.u32 	%r133, %tid.x;
	mov.u32 	%r132, %tid.y;
	mov.u32 	%r131, %ntid.x;
	mad.lo.s32 	%r130, %r131, %r132, %r133;
	shl.b32 	%r129, %r131, 2;
	div.u32 	%r128, %r130, %r129;
	bfe.u32 	%r127, %r130, 2, 2;
	shl.b32 	%r126, %r128, 2;
	add.s32 	%r125, %r126, %r127;
	mov.u32 	%r124, %ntid.y;
	mov.u32 	%r123, %ctaid.y;
	mad.lo.s32 	%r122, %r123, %r124, %r125;
	mov.u32 	%r120, %ntid.x;
	mov.u32 	%r119, %tid.x;
	mov.u32 	%r118, %tid.y;
	mad.lo.s32 	%r117, %r120, %r118, %r119;
	mov.u32 	%r116, 0;
	ld.param.u64 	%rd53, [fractalRenderMainDouble_param_0];
	ld.param.u32 	%r115, [fractalRenderMainDouble_param_1];
	shl.b32 	%r114, %r120, 2;
	and.b32  	%r113, %r117, 15;
	rem.u32 	%r112, %r117, %r114;
	sub.s32 	%r111, %r112, %r113;
	and.b32  	%r110, %r117, 3;
	shr.u32 	%r109, %r111, 2;
	add.s32 	%r108, %r109, %r110;
	mov.u32 	%r107, %ctaid.x;
	mad.lo.s32 	%r106, %r107, %r120, %r108;
	mul.lo.s32 	%r102, %r122, %r115;
	cvt.u64.u32	%rd42, %r102;
	cvta.to.global.u64 	%rd43, %rd53;
	add.s64 	%rd44, %rd43, %rd42;
	div.u32 	%r103, %r148, %r147;
	cvt.rn.f32.u32	%f2, %r103;
	mul.wide.u32 	%rd45, %r106, 16;
	add.s64 	%rd46, %rd44, %rd45;
	st.global.f32 	[%rd46], %f2;
	cvt.rn.f32.u32	%f3, %r147;
	st.global.f32 	[%rd46+4], %f3;
	st.global.u32 	[%rd46+12], %r116;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd46+8], %rs1;
	setp.gt.f32	%p51, %f3, 0f00000000;
	@%p51 bra 	BB2_45;

	mov.u64 	%rd47, $str2;
	cvta.global.u64 	%rd48, %rd47;
	mov.u64 	%rd49, $str1;
	cvta.global.u64 	%rd50, %rd49;
	mov.u32 	%r105, 206;
	mov.u64 	%rd51, 0;
	mov.u64 	%rd52, 2;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd48;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd50;
	.param .b32 param2;
	st.param.b32	[param2+0], %r105;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd51;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd52;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 5

BB2_45:
	ret;
}

	// .globl	fractalRenderAdvancedFloat
.visible .entry fractalRenderAdvancedFloat(
	.param .u64 fractalRenderAdvancedFloat_param_0,
	.param .u32 fractalRenderAdvancedFloat_param_1,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_2[8],
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_3[16],
	.param .u32 fractalRenderAdvancedFloat_param_4,
	.param .u32 fractalRenderAdvancedFloat_param_5,
	.param .u32 fractalRenderAdvancedFloat_param_6,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_7[16],
	.param .u64 fractalRenderAdvancedFloat_param_8,
	.param .u32 fractalRenderAdvancedFloat_param_9,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot3[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<75>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<214>;
	.reg .b32 	%r<161>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<71>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderAdvancedFloat_param_0];
	ld.param.u32 	%r38, [fractalRenderAdvancedFloat_param_2+4];
	ld.param.u32 	%r37, [fractalRenderAdvancedFloat_param_2];
	ld.param.f32 	%f55, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f54, [fractalRenderAdvancedFloat_param_3+8];
	ld.param.f32 	%f53, [fractalRenderAdvancedFloat_param_3+4];
	ld.param.f32 	%f52, [fractalRenderAdvancedFloat_param_3];
	ld.param.u32 	%r39, [fractalRenderAdvancedFloat_param_4];
	ld.param.u32 	%r158, [fractalRenderAdvancedFloat_param_5];
	ld.param.u32 	%r41, [fractalRenderAdvancedFloat_param_6];
	ld.param.f32 	%f59, [fractalRenderAdvancedFloat_param_7+12];
	ld.param.f32 	%f58, [fractalRenderAdvancedFloat_param_7+8];
	ld.param.f32 	%f57, [fractalRenderAdvancedFloat_param_7+4];
	ld.param.f32 	%f56, [fractalRenderAdvancedFloat_param_7];
	ld.param.u64 	%rd3, [fractalRenderAdvancedFloat_param_8];
	ld.param.u32 	%r42, [fractalRenderAdvancedFloat_param_9];
	ld.param.u32 	%r44, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r43, [fractalRenderAdvancedFloat_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p6, %r1, 32;
	@%p6 bra 	BB3_2;

	mov.u64 	%rd4, $str;
	cvta.global.u64 	%rd5, %rd4;
	mov.u64 	%rd6, $str1;
	cvta.global.u64 	%rd7, %rd6;
	mov.u32 	%r45, 71;
	mov.u64 	%rd8, 0;
	mov.u64 	%rd9, 2;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b32 param2;
	st.param.b32	[param2+0], %r45;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 6

BB3_2:
	mov.u32 	%r46, %tid.x;
	mov.u32 	%r47, %tid.y;
	mad.lo.s32 	%r48, %r1, %r47, %r46;
	shl.b32 	%r49, %r1, 2;
	and.b32  	%r50, %r48, 15;
	rem.u32 	%r51, %r48, %r49;
	sub.s32 	%r52, %r51, %r50;
	shr.u32 	%r53, %r52, 2;
	and.b32  	%r54, %r48, 3;
	add.s32 	%r55, %r53, %r54;
	div.u32 	%r56, %r48, %r49;
	shl.b32 	%r57, %r56, 2;
	bfe.u32 	%r58, %r48, 2, 2;
	add.s32 	%r59, %r57, %r58;
	mov.u32 	%r60, %ctaid.x;
	mad.lo.s32 	%r4, %r60, %r1, %r55;
	mov.u32 	%r61, %ctaid.y;
	mov.u32 	%r62, %ntid.y;
	mad.lo.s32 	%r5, %r61, %r62, %r59;
	setp.lt.u32	%p7, %r4, %r37;
	setp.lt.u32	%p8, %r5, %r38;
	and.pred  	%p9, %p7, %p8;
	@!%p9 bra 	BB3_60;
	bra.uni 	BB3_3;

BB3_3:
	and.b32  	%r63, %r41, 8;
	setp.eq.s32	%p11, %r63, 0;
	mov.pred 	%p72, -1;
	mov.f32 	%f201, 0f00000000;
	@%p11 bra 	BB3_4;

	cvt.rn.f32.u32	%f62, %r4;
	cvt.rn.f32.u32	%f63, %r38;
	cvt.rn.f32.u32	%f64, %r5;
	sub.f32 	%f65, %f63, %f64;
	cvt.rn.f32.u32	%f66, %r37;
	div.rn.f32 	%f67, %f62, %f66;
	div.rn.f32 	%f68, %f65, %f63;
	sub.f32 	%f69, %f54, %f52;
	sub.f32 	%f70, %f55, %f53;
	fma.rn.f32 	%f71, %f69, %f67, %f52;
	fma.rn.f32 	%f72, %f70, %f68, %f53;
	sub.f32 	%f73, %f71, %f56;
	sub.f32 	%f74, %f72, %f57;
	sub.f32 	%f75, %f58, %f56;
	div.rn.f32 	%f76, %f73, %f75;
	sub.f32 	%f77, %f59, %f57;
	div.rn.f32 	%f78, %f74, %f77;
	mul.f32 	%f5, %f66, %f76;
	mul.f32 	%f79, %f63, %f78;
	sub.f32 	%f6, %f63, %f79;
	abs.f32 	%f80, %f5;
	mov.b32 	 %r64, %f5;
	and.b32  	%r65, %r64, -2147483648;
	or.b32  	%r66, %r65, 1056964608;
	mov.b32 	 %f81, %r66;
	add.f32 	%f82, %f5, %f81;
	cvt.rzi.f32.f32	%f83, %f82;
	setp.gt.f32	%p12, %f80, 0f4B000000;
	selp.f32	%f199, %f5, %f83, %p12;
	setp.geu.f32	%p13, %f80, 0f3F000000;
	@%p13 bra 	BB3_7;

	cvt.rzi.f32.f32	%f199, %f5;

BB3_7:
	cvt.rzi.s32.f32	%r6, %f199;
	mov.b32 	 %r67, %f6;
	and.b32  	%r68, %r67, -2147483648;
	or.b32  	%r69, %r68, 1056964608;
	mov.b32 	 %f84, %r69;
	add.f32 	%f85, %f6, %f84;
	cvt.rzi.f32.f32	%f86, %f85;
	abs.f32 	%f87, %f6;
	setp.gt.f32	%p14, %f87, 0f4B000000;
	selp.f32	%f200, %f6, %f86, %p14;
	setp.geu.f32	%p15, %f87, 0f3F000000;
	@%p15 bra 	BB3_9;

	cvt.rzi.f32.f32	%f200, %f6;

BB3_9:
	add.s32 	%r70, %r37, -2;
	setp.lt.u32	%p17, %r6, %r70;
	setp.gt.s32	%p18, %r6, 1;
	and.pred  	%p19, %p18, %p17;
	cvt.rzi.s32.f32	%r7, %f200;
	setp.gt.s32	%p20, %r7, 1;
	and.pred  	%p21, %p19, %p20;
	add.s32 	%r71, %r38, -2;
	setp.lt.u32	%p22, %r7, %r71;
	and.pred  	%p23, %p22, %p21;
	mov.f32 	%f202, %f201;
	@!%p23 bra 	BB3_13;
	bra.uni 	BB3_10;

BB3_10:
	sub.s32 	%r72, %r6, %r43;
	abs.s32 	%r73, %r72;
	setp.gt.s32	%p24, %r73, 19;
	@%p24 bra 	BB3_12;

	sub.s32 	%r74, %r7, %r44;
	abs.s32 	%r75, %r74;
	setp.lt.s32	%p26, %r75, 20;
	mov.f32 	%f202, %f201;
	@%p26 bra 	BB3_13;

BB3_12:
	cvt.rmi.f32.f32	%f93, %f5;
	cvt.rzi.u32.f32	%r76, %f93;
	cvt.rmi.f32.f32	%f94, %f6;
	cvt.rzi.u32.f32	%r77, %f94;
	cvt.rn.f32.u32	%f95, %r76;
	sub.f32 	%f96, %f5, %f95;
	cvt.rn.f32.u32	%f97, %r77;
	sub.f32 	%f98, %f6, %f97;
	mul.lo.s32 	%r78, %r77, %r42;
	cvt.u64.u32	%rd10, %r78;
	cvta.to.global.u64 	%rd11, %rd3;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r76, 16;
	add.s64 	%rd14, %rd12, %rd13;
	add.s32 	%r79, %r76, 1;
	mul.wide.u32 	%rd15, %r79, 16;
	add.s64 	%rd16, %rd12, %rd15;
	add.s32 	%r80, %r77, 1;
	mul.lo.s32 	%r81, %r80, %r42;
	cvt.u64.u32	%rd17, %r81;
	add.s64 	%rd18, %rd11, %rd17;
	add.s64 	%rd19, %rd18, %rd13;
	add.s64 	%rd20, %rd18, %rd15;
	mov.f32 	%f202, 0f3F800000;
	sub.f32 	%f99, %f202, %f96;
	ld.global.f32 	%f100, [%rd14];
	ld.global.f32 	%f101, [%rd16];
	mul.f32 	%f102, %f96, %f101;
	fma.rn.f32 	%f103, %f100, %f99, %f102;
	sub.f32 	%f104, %f202, %f98;
	ld.global.f32 	%f105, [%rd19];
	ld.global.f32 	%f106, [%rd20];
	mul.f32 	%f107, %f96, %f106;
	fma.rn.f32 	%f108, %f99, %f105, %f107;
	mul.f32 	%f109, %f98, %f108;
	fma.rn.f32 	%f201, %f104, %f103, %f109;
	mov.pred 	%p72, 0;
	bra.uni 	BB3_13;

BB3_4:
	mov.f32 	%f202, %f201;

BB3_13:
	mov.u16 	%rs4, 1;
	@!%p72 bra 	BB3_58;
	bra.uni 	BB3_14;

BB3_14:
	setp.ne.s32	%p28, %r158, 0;
	@%p28 bra 	BB3_16;

	mov.u64 	%rd21, $str5;
	cvta.global.u64 	%rd22, %rd21;
	mov.u64 	%rd23, $str1;
	cvta.global.u64 	%rd24, %rd23;
	mov.u32 	%r82, 401;
	mov.u64 	%rd25, 0;
	mov.u64 	%rd26, 2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd22;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd24;
	.param .b32 param2;
	st.param.b32	[param2+0], %r82;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd25;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd26;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 7

BB3_16:
	cvt.rn.f32.u32	%f110, %r37;
	sub.f32 	%f111, %f54, %f52;
	div.rn.f32 	%f16, %f111, %f110;
	cvt.rn.f32.u32	%f112, %r38;
	sub.f32 	%f113, %f55, %f53;
	div.rn.f32 	%f17, %f113, %f112;
	setp.lt.u32	%p29, %r158, 65;
	@%p29 bra 	BB3_18;

	mov.u64 	%rd27, $str7;
	cvta.global.u64 	%rd28, %rd27;
	mov.u64 	%rd29, $str1;
	cvta.global.u64 	%rd30, %rd29;
	mov.u32 	%r83, 119;
	mov.u64 	%rd31, 0;
	mov.u64 	%rd32, 2;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd28;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd30;
	.param .b32 param2;
	st.param.b32	[param2+0], %r83;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd31;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd32;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 8

BB3_18:
	setp.eq.s32	%p30, %r158, 0;
	cvt.rn.f32.u32	%f202, %r158;
	mov.u32 	%r159, 0;
	@%p30 bra 	BB3_19;

	cvt.rn.f32.u32	%f19, %r4;
	cvt.rn.f32.u32	%f20, %r5;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f21, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f22, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f23, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f24, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f25, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f26, %fd12;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	mul.wide.u32 	%rd33, %r39, -858993459;
	shr.u64 	%rd34, %rd33, 35;
	cvt.u32.u64	%r8, %rd34;
	mov.u32 	%r87, 0;
	mov.u32 	%r145, %r87;
	mov.u32 	%r159, %r87;

BB3_21:
	mov.u32 	%r11, %r158;
	mov.u32 	%r9, %r145;
	cvt.rn.f32.u32	%f114, %r9;
	div.rn.f32 	%f115, %f114, %f202;
	add.f32 	%f116, %f19, %f115;
	add.f32 	%f117, %f20, %f115;
	neg.f32 	%f118, %f117;
	fma.rn.f32 	%f205, %f16, %f116, %f52;
	fma.rn.f32 	%f204, %f17, %f118, %f55;
	setp.eq.s32	%p31, %r39, 0;
	mov.u32 	%r148, 10;
	mov.u32 	%r149, %r87;
	@%p31 bra 	BB3_33;

BB3_22:
	mul.f32 	%f119, %f204, %f204;
	mul.f32 	%f120, %f205, %f205;
	sub.f32 	%f121, %f120, %f119;
	mul.f32 	%f122, %f205, %f204;
	fma.rn.f32 	%f123, %f205, %f204, %f122;
	mul.f32 	%f124, %f205, %f121;
	mul.f32 	%f125, %f204, %f123;
	sub.f32 	%f126, %f124, %f125;
	mul.f32 	%f127, %f205, %f123;
	fma.rn.f32 	%f128, %f204, %f121, %f127;
	cvt.f64.f32	%fd13, %f205;
	cvt.f64.f32	%fd14, %f204;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f121;
	cvt.f64.f32	%fd17, %f123;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f126;
	cvt.f64.f32	%fd22, %f128;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f129, %fd23;
	cvt.rn.f32.f64	%f130, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f131, %fd27;
	cvt.rn.f32.f64	%f132, %fd28;
	abs.f32 	%f133, %f131;
	abs.f32 	%f134, %f132;
	add.f32 	%f135, %f133, %f134;
	rcp.rn.f32 	%f136, %f135;
	mul.f32 	%f137, %f129, %f136;
	mul.f32 	%f138, %f130, %f136;
	mul.f32 	%f139, %f136, %f131;
	mul.f32 	%f140, %f136, %f132;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f139, %f139, %f141;
	rcp.rn.f32 	%f143, %f142;
	mul.f32 	%f144, %f138, %f140;
	fma.rn.f32 	%f145, %f137, %f139, %f144;
	mul.f32 	%f146, %f143, %f145;
	mul.f32 	%f147, %f138, %f139;
	mul.f32 	%f148, %f137, %f140;
	sub.f32 	%f149, %f147, %f148;
	mul.f32 	%f150, %f143, %f149;
	sub.f32 	%f205, %f205, %f146;
	sub.f32 	%f204, %f204, %f150;
	add.s32 	%r149, %r149, 1;
	setp.ne.s32	%p32, %r149, %r148;
	@%p32 bra 	BB3_32;

	sub.f32 	%f151, %f205, %f21;
	abs.f32 	%f152, %f151;
	setp.geu.f32	%p33, %f152, 0f38D1B717;
	@%p33 bra 	BB3_25;

	sub.f32 	%f153, %f204, %f22;
	abs.f32 	%f154, %f153;
	setp.lt.f32	%p34, %f154, 0f38D1B717;
	mov.u32 	%r153, 1;
	@%p34 bra 	BB3_30;

BB3_25:
	sub.f32 	%f155, %f205, %f23;
	abs.f32 	%f156, %f155;
	setp.geu.f32	%p35, %f156, 0f38D1B717;
	@%p35 bra 	BB3_27;

	sub.f32 	%f157, %f204, %f24;
	abs.f32 	%f158, %f157;
	setp.lt.f32	%p36, %f158, 0f38D1B717;
	mov.u32 	%r153, 2;
	@%p36 bra 	BB3_30;

BB3_27:
	sub.f32 	%f159, %f205, %f25;
	abs.f32 	%f160, %f159;
	mov.pred 	%p73, 0;
	setp.geu.f32	%p38, %f160, 0f38D1B717;
	@%p38 bra 	BB3_29;

	sub.f32 	%f161, %f204, %f26;
	abs.f32 	%f162, %f161;
	setp.lt.f32	%p73, %f162, 0f38D1B717;

BB3_29:
	selp.b32	%r153, 3, 0, %p73;

BB3_30:
	setp.ne.s32	%p39, %r153, 0;
	@%p39 bra 	BB3_40;

	add.s32 	%r17, %r8, %r148;
	mov.u32 	%r149, %r148;
	mov.u32 	%r148, %r17;

BB3_32:
	setp.lt.u32	%p40, %r149, %r39;
	@%p40 bra 	BB3_22;

BB3_33:
	sub.f32 	%f163, %f205, %f21;
	abs.f32 	%f164, %f163;
	setp.geu.f32	%p41, %f164, 0f38D1B717;
	@%p41 bra 	BB3_35;

	sub.f32 	%f165, %f204, %f22;
	abs.f32 	%f166, %f165;
	setp.lt.f32	%p42, %f166, 0f38D1B717;
	mov.u32 	%r153, 1;
	@%p42 bra 	BB3_40;

BB3_35:
	sub.f32 	%f167, %f205, %f23;
	abs.f32 	%f168, %f167;
	setp.geu.f32	%p43, %f168, 0f38D1B717;
	@%p43 bra 	BB3_37;

	sub.f32 	%f169, %f204, %f24;
	abs.f32 	%f170, %f169;
	setp.lt.f32	%p44, %f170, 0f38D1B717;
	mov.u32 	%r153, 2;
	@%p44 bra 	BB3_40;

BB3_37:
	sub.f32 	%f171, %f205, %f25;
	abs.f32 	%f172, %f171;
	mov.pred 	%p74, 0;
	setp.geu.f32	%p46, %f172, 0f38D1B717;
	@%p46 bra 	BB3_39;

	sub.f32 	%f173, %f204, %f26;
	abs.f32 	%f174, %f173;
	setp.lt.f32	%p74, %f174, 0f38D1B717;

BB3_39:
	selp.b32	%r153, 3, 0, %p74;

BB3_40:
	cvt.rn.f32.u32	%f175, %r153;
	cvt.rzi.u32.f32	%r22, %f175;
	add.s32 	%r159, %r22, %r159;
	setp.gt.u32	%p47, %r9, 9;
	@%p47 bra 	BB3_42;

	add.u64 	%rd35, %SP, 0;
	cvta.to.local.u64 	%rd36, %rd35;
	mul.wide.u32 	%rd37, %r9, 4;
	add.s64 	%rd38, %rd36, %rd37;
	st.local.u32 	[%rd38], %r22;

BB3_42:
	setp.lt.u32	%p48, %r9, 10;
	and.b32  	%r94, %r41, 1;
	setp.eq.b32	%p49, %r94, 1;
	setp.ne.s32	%p50, %r9, 0;
	and.pred  	%p51, %p48, %p50;
	and.pred  	%p52, %p51, %p49;
	shr.u32 	%r95, %r11, 1;
	setp.eq.s32	%p53, %r9, %r95;
	or.pred  	%p54, %p52, %p53;
	add.s32 	%r145, %r9, 1;
	mov.u32 	%r158, %r11;
	@!%p54 bra 	BB3_56;
	bra.uni 	BB3_43;

BB3_43:
	div.u32 	%r96, %r159, %r145;
	cvt.rn.f32.u32	%f36, %r96;
	setp.eq.s32	%p55, %r9, 0;
	mov.f32 	%f210, 0f00000000;
	@%p55 bra 	BB3_52;

	and.b32  	%r98, %r9, 3;
	setp.eq.s32	%p56, %r98, 0;
	mov.f32 	%f210, 0f00000000;
	mov.u32 	%r157, 0;
	@%p56 bra 	BB3_50;

	setp.eq.s32	%p57, %r98, 1;
	mov.f32 	%f207, 0f00000000;
	mov.u32 	%r155, 0;
	@%p57 bra 	BB3_49;

	setp.eq.s32	%p58, %r98, 2;
	mov.f32 	%f206, 0f00000000;
	mov.u32 	%r154, 0;
	@%p58 bra 	BB3_48;

	add.u64 	%rd39, %SP, 0;
	cvta.to.local.u64 	%rd40, %rd39;
	ld.local.u32 	%r104, [%rd40];
	cvt.rn.f32.u32	%f180, %r104;
	sub.f32 	%f181, %f180, %f36;
	fma.rn.f32 	%f206, %f181, %f181, 0f00000000;
	mov.u32 	%r154, 1;

BB3_48:
	add.u64 	%rd41, %SP, 0;
	cvta.to.local.u64 	%rd42, %rd41;
	mul.wide.u32 	%rd43, %r154, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.local.u32 	%r105, [%rd44];
	cvt.rn.f32.u32	%f182, %r105;
	sub.f32 	%f183, %f182, %f36;
	fma.rn.f32 	%f207, %f183, %f183, %f206;
	add.s32 	%r155, %r154, 1;

BB3_49:
	add.u64 	%rd45, %SP, 0;
	cvta.to.local.u64 	%rd46, %rd45;
	mul.wide.u32 	%rd47, %r155, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.local.u32 	%r106, [%rd48];
	cvt.rn.f32.u32	%f184, %r106;
	sub.f32 	%f185, %f184, %f36;
	fma.rn.f32 	%f210, %f185, %f185, %f207;
	add.s32 	%r157, %r155, 1;

BB3_50:
	add.u64 	%rd49, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd49;
	setp.lt.u32	%p59, %r9, 4;
	@%p59 bra 	BB3_52;

BB3_51:
	mul.wide.u32 	%rd50, %r157, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.local.u32 	%r107, [%rd51];
	cvt.rn.f32.u32	%f186, %r107;
	sub.f32 	%f187, %f186, %f36;
	fma.rn.f32 	%f188, %f187, %f187, %f210;
	add.s32 	%r108, %r157, 1;
	mul.wide.u32 	%rd52, %r108, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.local.u32 	%r109, [%rd53];
	cvt.rn.f32.u32	%f189, %r109;
	sub.f32 	%f190, %f189, %f36;
	fma.rn.f32 	%f191, %f190, %f190, %f188;
	add.s32 	%r110, %r157, 2;
	mul.wide.u32 	%rd54, %r110, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.u32 	%r111, [%rd55];
	cvt.rn.f32.u32	%f192, %r111;
	sub.f32 	%f193, %f192, %f36;
	fma.rn.f32 	%f194, %f193, %f193, %f191;
	add.s32 	%r112, %r157, 3;
	mul.wide.u32 	%rd56, %r112, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.local.u32 	%r113, [%rd57];
	cvt.rn.f32.u32	%f195, %r113;
	sub.f32 	%f196, %f195, %f36;
	fma.rn.f32 	%f210, %f196, %f196, %f194;
	add.s32 	%r157, %r157, 4;
	setp.lt.u32	%p60, %r157, %r9;
	@%p60 bra 	BB3_51;

BB3_52:
	add.s32 	%r114, %r9, -1;
	cvt.rn.f32.u32	%f197, %r114;
	div.rn.f32 	%f198, %f210, %f197;
	div.rn.f32 	%f46, %f198, %f36;
	setp.ne.s32	%p61, %r9, 1;
	@%p61 bra 	BB3_54;

	// inline asm
	activemask.b32 %r115;
	// inline asm
	add.u64 	%rd58, %SP, 0;
	cvta.to.local.u64 	%rd59, %rd58;
	ld.local.v2.u32 	{%r117, %r118}, [%rd59];
	setp.eq.s32	%p62, %r117, %r118;
	vote.sync.all.pred 	%p63, %p62, %r115;
	mov.u32 	%r158, 2;
	@%p63 bra 	BB3_56;

BB3_54:
	// inline asm
	activemask.b32 %r122;
	// inline asm
	setp.lt.f32	%p64, %f46, 0f3C23D70A;
	vote.sync.all.pred 	%p65, %p64, %r122;
	mov.u32 	%r158, %r145;
	@%p65 bra 	BB3_56;

	// inline asm
	activemask.b32 %r124;
	// inline asm
	setp.le.f32	%p66, %f46, 0f3F800000;
	vote.sync.all.pred 	%p67, %p66, %r124;
	setp.ge.u32	%p68, %r9, %r95;
	and.pred  	%p69, %p67, %p68;
	selp.b32	%r158, %r145, %r11, %p69;

BB3_56:
	cvt.rn.f32.u32	%f202, %r158;
	setp.lt.u32	%p70, %r145, %r158;
	@%p70 bra 	BB3_21;
	bra.uni 	BB3_57;

BB3_19:
	mov.u32 	%r158, %r159;

BB3_57:
	div.u32 	%r127, %r159, %r158;
	cvt.rn.f32.u32	%f201, %r127;
	mov.u16 	%rs4, 0;

BB3_58:
	mov.u32 	%r144, %ntid.x;
	mov.u32 	%r143, %tid.x;
	mov.u32 	%r142, %tid.y;
	mad.lo.s32 	%r141, %r144, %r142, %r143;
	ld.param.u32 	%r140, [fractalRenderAdvancedFloat_param_1];
	shl.b32 	%r139, %r144, 2;
	and.b32  	%r138, %r141, 15;
	rem.u32 	%r137, %r141, %r139;
	sub.s32 	%r136, %r137, %r138;
	and.b32  	%r135, %r141, 3;
	shr.u32 	%r134, %r136, 2;
	add.s32 	%r133, %r134, %r135;
	mov.u32 	%r132, %ctaid.x;
	mad.lo.s32 	%r131, %r132, %r144, %r133;
	mul.lo.s32 	%r128, %r5, %r140;
	cvt.u64.u32	%rd60, %r128;
	cvta.to.global.u64 	%rd61, %rd2;
	add.s64 	%rd62, %rd61, %rd60;
	mul.wide.u32 	%rd63, %r131, 16;
	add.s64 	%rd64, %rd62, %rd63;
	st.global.f32 	[%rd64], %f201;
	st.global.f32 	[%rd64+4], %f202;
	mov.u32 	%r129, 0;
	st.global.u32 	[%rd64+12], %r129;
	st.global.u8 	[%rd64+8], %rs4;
	setp.gt.f32	%p71, %f202, 0f00000000;
	@%p71 bra 	BB3_60;

	mov.u64 	%rd65, $str6;
	cvta.global.u64 	%rd66, %rd65;
	mov.u64 	%rd67, $str1;
	cvta.global.u64 	%rd68, %rd67;
	mov.u32 	%r130, 408;
	mov.u64 	%rd69, 0;
	mov.u64 	%rd70, 2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd66;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd68;
	.param .b32 param2;
	st.param.b32	[param2+0], %r130;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd69;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd70;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 9

BB3_60:
	ret;
}

	// .globl	fractalRenderAdvancedDouble
.visible .entry fractalRenderAdvancedDouble(
	.param .u64 fractalRenderAdvancedDouble_param_0,
	.param .u32 fractalRenderAdvancedDouble_param_1,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_2[8],
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_3[32],
	.param .u32 fractalRenderAdvancedDouble_param_4,
	.param .u32 fractalRenderAdvancedDouble_param_5,
	.param .u32 fractalRenderAdvancedDouble_param_6,
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_7[32],
	.param .u64 fractalRenderAdvancedDouble_param_8,
	.param .u32 fractalRenderAdvancedDouble_param_9,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot4[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<75>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<173>;
	.reg .f64 	%fd<205>;
	.reg .b64 	%rd<72>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r38, [fractalRenderAdvancedDouble_param_2+4];
	ld.param.u32 	%r37, [fractalRenderAdvancedDouble_param_2];
	ld.param.f64 	%fd51, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd50, [fractalRenderAdvancedDouble_param_3+16];
	ld.param.f64 	%fd49, [fractalRenderAdvancedDouble_param_3+8];
	ld.param.f64 	%fd48, [fractalRenderAdvancedDouble_param_3];
	ld.param.u32 	%r39, [fractalRenderAdvancedDouble_param_4];
	ld.param.u32 	%r40, [fractalRenderAdvancedDouble_param_5];
	ld.param.u32 	%r41, [fractalRenderAdvancedDouble_param_6];
	ld.param.f64 	%fd55, [fractalRenderAdvancedDouble_param_7+24];
	ld.param.f64 	%fd54, [fractalRenderAdvancedDouble_param_7+16];
	ld.param.f64 	%fd53, [fractalRenderAdvancedDouble_param_7+8];
	ld.param.f64 	%fd52, [fractalRenderAdvancedDouble_param_7];
	ld.param.u64 	%rd3, [fractalRenderAdvancedDouble_param_8];
	ld.param.u32 	%r42, [fractalRenderAdvancedDouble_param_9];
	ld.param.u32 	%r44, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r43, [fractalRenderAdvancedDouble_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p6, %r1, 32;
	@%p6 bra 	BB4_2;

	mov.u64 	%rd4, $str;
	cvta.global.u64 	%rd5, %rd4;
	mov.u64 	%rd6, $str1;
	cvta.global.u64 	%rd7, %rd6;
	mov.u32 	%r45, 71;
	mov.u64 	%rd8, 0;
	mov.u64 	%rd9, 2;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b32 param2;
	st.param.b32	[param2+0], %r45;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 10

BB4_2:
	mov.u32 	%r46, %tid.x;
	mov.u32 	%r47, %tid.y;
	mad.lo.s32 	%r48, %r1, %r47, %r46;
	shl.b32 	%r49, %r1, 2;
	and.b32  	%r50, %r48, 15;
	rem.u32 	%r51, %r48, %r49;
	sub.s32 	%r52, %r51, %r50;
	shr.u32 	%r53, %r52, 2;
	and.b32  	%r54, %r48, 3;
	add.s32 	%r55, %r53, %r54;
	div.u32 	%r56, %r48, %r49;
	shl.b32 	%r57, %r56, 2;
	bfe.u32 	%r58, %r48, 2, 2;
	add.s32 	%r59, %r57, %r58;
	mov.u32 	%r60, %ctaid.x;
	mad.lo.s32 	%r4, %r60, %r1, %r55;
	mov.u32 	%r61, %ctaid.y;
	mov.u32 	%r62, %ntid.y;
	mad.lo.s32 	%r5, %r61, %r62, %r59;
	setp.lt.u32	%p7, %r4, %r37;
	setp.lt.u32	%p8, %r5, %r38;
	and.pred  	%p9, %p7, %p8;
	@!%p9 bra 	BB4_59;
	bra.uni 	BB4_3;

BB4_3:
	and.b32  	%r63, %r41, 8;
	setp.eq.s32	%p11, %r63, 0;
	mov.pred 	%p72, -1;
	mov.f32 	%f20, 0f00000000;
	@%p11 bra 	BB4_4;

	cvt.rn.f64.u32	%fd56, %r4;
	cvt.rn.f64.u32	%fd57, %r38;
	cvt.rn.f64.u32	%fd58, %r5;
	sub.f64 	%fd59, %fd57, %fd58;
	cvt.rn.f64.u32	%fd60, %r37;
	div.rn.f64 	%fd61, %fd56, %fd60;
	div.rn.f64 	%fd62, %fd59, %fd57;
	sub.f64 	%fd63, %fd50, %fd48;
	sub.f64 	%fd64, %fd51, %fd49;
	fma.rn.f64 	%fd65, %fd63, %fd61, %fd48;
	fma.rn.f64 	%fd66, %fd64, %fd62, %fd49;
	sub.f64 	%fd67, %fd65, %fd52;
	sub.f64 	%fd68, %fd66, %fd53;
	sub.f64 	%fd69, %fd54, %fd52;
	div.rn.f64 	%fd70, %fd67, %fd69;
	sub.f64 	%fd71, %fd55, %fd53;
	div.rn.f64 	%fd72, %fd68, %fd71;
	mul.f64 	%fd5, %fd60, %fd70;
	mul.f64 	%fd73, %fd57, %fd72;
	sub.f64 	%fd6, %fd57, %fd73;
	abs.f64 	%fd7, %fd5;
	setp.ge.f64	%p12, %fd7, 0d4330000000000000;
	mov.f64 	%fd196, %fd5;
	@%p12 bra 	BB4_7;

	add.f64 	%fd74, %fd7, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd75, %fd74;
	setp.lt.f64	%p13, %fd7, 0d3FE0000000000000;
	selp.f64	%fd76, 0d0000000000000000, %fd75, %p13;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd76;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd76;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd5;
	}
	and.b32  	%r67, %r66, -2147483648;
	or.b32  	%r68, %r65, %r67;
	mov.b64 	%fd196, {%r64, %r68};

BB4_7:
	cvt.rzi.s32.f64	%r6, %fd196;
	abs.f64 	%fd10, %fd6;
	setp.ge.f64	%p14, %fd10, 0d4330000000000000;
	mov.f64 	%fd197, %fd6;
	@%p14 bra 	BB4_9;

	add.f64 	%fd77, %fd10, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd78, %fd77;
	setp.lt.f64	%p15, %fd10, 0d3FE0000000000000;
	selp.f64	%fd79, 0d0000000000000000, %fd78, %p15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd79;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r70}, %fd79;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd6;
	}
	and.b32  	%r72, %r71, -2147483648;
	or.b32  	%r73, %r70, %r72;
	mov.b64 	%fd197, {%r69, %r73};

BB4_9:
	add.s32 	%r74, %r37, -2;
	setp.lt.u32	%p17, %r6, %r74;
	setp.gt.s32	%p18, %r6, 1;
	and.pred  	%p19, %p18, %p17;
	cvt.rzi.s32.f64	%r7, %fd197;
	setp.gt.s32	%p20, %r7, 1;
	and.pred  	%p21, %p19, %p20;
	add.s32 	%r75, %r38, -2;
	setp.lt.u32	%p22, %r7, %r75;
	and.pred  	%p23, %p22, %p21;
	mov.f32 	%f21, %f20;
	@!%p23 bra 	BB4_13;
	bra.uni 	BB4_10;

BB4_10:
	sub.s32 	%r76, %r6, %r43;
	abs.s32 	%r77, %r76;
	setp.gt.s32	%p24, %r77, 19;
	@%p24 bra 	BB4_12;

	sub.s32 	%r78, %r7, %r44;
	abs.s32 	%r79, %r78;
	setp.lt.s32	%p26, %r79, 20;
	mov.f32 	%f21, %f20;
	@%p26 bra 	BB4_13;

BB4_12:
	cvt.rmi.f64.f64	%fd80, %fd5;
	cvt.rzi.u32.f64	%r80, %fd80;
	cvt.rmi.f64.f64	%fd81, %fd6;
	cvt.rzi.u32.f64	%r81, %fd81;
	cvt.rn.f64.u32	%fd82, %r80;
	sub.f64 	%fd83, %fd5, %fd82;
	cvt.rn.f64.u32	%fd84, %r81;
	sub.f64 	%fd85, %fd6, %fd84;
	mul.lo.s32 	%r82, %r81, %r42;
	cvt.u64.u32	%rd10, %r82;
	cvta.to.global.u64 	%rd11, %rd3;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r80, 16;
	add.s64 	%rd14, %rd12, %rd13;
	add.s32 	%r83, %r80, 1;
	mul.wide.u32 	%rd15, %r83, 16;
	add.s64 	%rd16, %rd12, %rd15;
	add.s32 	%r84, %r81, 1;
	mul.lo.s32 	%r85, %r84, %r42;
	cvt.u64.u32	%rd17, %r85;
	add.s64 	%rd18, %rd11, %rd17;
	add.s64 	%rd19, %rd18, %rd13;
	add.s64 	%rd20, %rd18, %rd15;
	ld.global.f32 	%f15, [%rd14];
	cvt.f64.f32	%fd86, %f15;
	mov.f64 	%fd87, 0d3FF0000000000000;
	sub.f64 	%fd88, %fd87, %fd83;
	ld.global.f32 	%f16, [%rd16];
	cvt.f64.f32	%fd89, %f16;
	mul.f64 	%fd90, %fd83, %fd89;
	fma.rn.f64 	%fd91, %fd88, %fd86, %fd90;
	sub.f64 	%fd92, %fd87, %fd85;
	ld.global.f32 	%f17, [%rd19];
	cvt.f64.f32	%fd93, %f17;
	ld.global.f32 	%f18, [%rd20];
	cvt.f64.f32	%fd94, %f18;
	mul.f64 	%fd95, %fd83, %fd94;
	fma.rn.f64 	%fd96, %fd88, %fd93, %fd95;
	mul.f64 	%fd97, %fd85, %fd96;
	fma.rn.f64 	%fd98, %fd92, %fd91, %fd97;
	cvt.rn.f32.f64	%f20, %fd98;
	mov.pred 	%p72, 0;
	mov.f32 	%f21, 0f3F800000;
	bra.uni 	BB4_13;

BB4_4:
	mov.f32 	%f21, %f20;

BB4_13:
	mov.u16 	%rs4, 1;
	@!%p72 bra 	BB4_57;
	bra.uni 	BB4_14;

BB4_14:
	setp.ne.s32	%p28, %r40, 0;
	@%p28 bra 	BB4_16;

	mov.u64 	%rd21, $str5;
	cvta.global.u64 	%rd22, %rd21;
	mov.u64 	%rd23, $str1;
	cvta.global.u64 	%rd24, %rd23;
	mov.u32 	%r86, 401;
	mov.u64 	%rd25, 0;
	mov.u64 	%rd26, 2;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd22;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd24;
	.param .b32 param2;
	st.param.b32	[param2+0], %r86;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd25;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd26;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 11

BB4_16:
	cvt.rn.f64.u32	%fd99, %r37;
	sub.f64 	%fd100, %fd50, %fd48;
	div.rn.f64 	%fd13, %fd100, %fd99;
	cvt.rn.f64.u32	%fd101, %r38;
	sub.f64 	%fd102, %fd51, %fd49;
	div.rn.f64 	%fd14, %fd102, %fd101;
	setp.lt.u32	%p29, %r40, 65;
	@%p29 bra 	BB4_18;

	mov.u64 	%rd27, $str7;
	cvta.global.u64 	%rd28, %rd27;
	mov.u64 	%rd29, $str1;
	cvta.global.u64 	%rd30, %rd29;
	mov.u32 	%r87, 119;
	mov.u64 	%rd31, 0;
	mov.u64 	%rd32, 2;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd28;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd30;
	.param .b32 param2;
	st.param.b32	[param2+0], %r87;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd31;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd32;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 12

BB4_18:
	setp.eq.s32	%p30, %r40, 0;
	mov.u32 	%r171, 0;
	mov.u32 	%r170, %r171;
	@%p30 bra 	BB4_56;

	cvt.rn.f64.u32	%fd15, %r4;
	cvt.rn.f64.u32	%fd16, %r5;
	ld.const.f64 	%fd17, [roots];
	ld.const.f64 	%fd18, [roots+8];
	ld.const.f64 	%fd19, [roots+16];
	ld.const.f64 	%fd20, [roots+24];
	ld.const.f64 	%fd21, [roots+32];
	ld.const.f64 	%fd22, [roots+40];
	ld.const.f64 	%fd23, [coefficients+8];
	ld.const.f64 	%fd24, [coefficients];
	ld.const.f64 	%fd25, [coefficients+16];
	add.f64 	%fd26, %fd25, %fd25;
	ld.const.f64 	%fd27, [coefficients+24];
	mul.f64 	%fd28, %fd27, 0d4008000000000000;
	mul.wide.u32 	%rd33, %r39, -858993459;
	shr.u64 	%rd34, %rd33, 35;
	cvt.u32.u64	%r8, %rd34;
	mov.u32 	%r91, 0;
	mov.u32 	%r157, %r91;
	mov.u32 	%r171, %r91;
	mov.u32 	%r170, %r40;

BB4_20:
	mov.u32 	%r11, %r170;
	mov.u32 	%r9, %r157;
	ld.param.f64 	%fd195, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd194, [fractalRenderAdvancedDouble_param_3];
	cvt.rn.f64.u32	%fd103, %r11;
	cvt.rn.f64.u32	%fd104, %r9;
	div.rn.f64 	%fd105, %fd104, %fd103;
	add.f64 	%fd106, %fd15, %fd105;
	add.f64 	%fd107, %fd16, %fd105;
	neg.f64 	%fd108, %fd107;
	fma.rn.f64 	%fd199, %fd13, %fd106, %fd194;
	fma.rn.f64 	%fd198, %fd14, %fd108, %fd195;
	setp.eq.s32	%p31, %r39, 0;
	mov.u32 	%r160, 10;
	mov.u32 	%r161, %r91;
	@%p31 bra 	BB4_32;

BB4_21:
	mul.f64 	%fd109, %fd198, %fd198;
	mul.f64 	%fd110, %fd199, %fd199;
	sub.f64 	%fd111, %fd110, %fd109;
	mul.f64 	%fd112, %fd199, %fd198;
	fma.rn.f64 	%fd113, %fd199, %fd198, %fd112;
	mul.f64 	%fd114, %fd199, %fd111;
	mul.f64 	%fd115, %fd198, %fd113;
	sub.f64 	%fd116, %fd114, %fd115;
	mul.f64 	%fd117, %fd199, %fd113;
	fma.rn.f64 	%fd118, %fd198, %fd111, %fd117;
	fma.rn.f64 	%fd119, %fd199, %fd23, %fd24;
	mul.f64 	%fd120, %fd113, %fd25;
	fma.rn.f64 	%fd121, %fd111, %fd25, %fd119;
	fma.rn.f64 	%fd122, %fd198, %fd23, %fd120;
	fma.rn.f64 	%fd123, %fd116, %fd27, %fd121;
	fma.rn.f64 	%fd124, %fd118, %fd27, %fd122;
	fma.rn.f64 	%fd125, %fd199, %fd26, %fd23;
	mul.f64 	%fd126, %fd113, %fd28;
	fma.rn.f64 	%fd127, %fd111, %fd28, %fd125;
	fma.rn.f64 	%fd128, %fd198, %fd26, %fd126;
	abs.f64 	%fd129, %fd127;
	abs.f64 	%fd130, %fd128;
	add.f64 	%fd131, %fd129, %fd130;
	rcp.rn.f64 	%fd132, %fd131;
	mul.f64 	%fd133, %fd123, %fd132;
	mul.f64 	%fd134, %fd124, %fd132;
	mul.f64 	%fd135, %fd127, %fd132;
	mul.f64 	%fd136, %fd128, %fd132;
	mul.f64 	%fd137, %fd136, %fd136;
	fma.rn.f64 	%fd138, %fd135, %fd135, %fd137;
	rcp.rn.f64 	%fd139, %fd138;
	mul.f64 	%fd140, %fd134, %fd136;
	fma.rn.f64 	%fd141, %fd133, %fd135, %fd140;
	mul.f64 	%fd142, %fd139, %fd141;
	mul.f64 	%fd143, %fd134, %fd135;
	mul.f64 	%fd144, %fd133, %fd136;
	sub.f64 	%fd145, %fd143, %fd144;
	mul.f64 	%fd146, %fd139, %fd145;
	sub.f64 	%fd199, %fd199, %fd142;
	sub.f64 	%fd198, %fd198, %fd146;
	add.s32 	%r161, %r161, 1;
	setp.ne.s32	%p32, %r161, %r160;
	@%p32 bra 	BB4_31;

	sub.f64 	%fd147, %fd199, %fd17;
	abs.f64 	%fd148, %fd147;
	setp.geu.f64	%p33, %fd148, 0d3F1A36E2EB1C432D;
	@%p33 bra 	BB4_24;

	sub.f64 	%fd149, %fd198, %fd18;
	abs.f64 	%fd150, %fd149;
	setp.lt.f64	%p34, %fd150, 0d3F1A36E2EB1C432D;
	mov.u32 	%r165, 1;
	@%p34 bra 	BB4_29;

BB4_24:
	sub.f64 	%fd151, %fd199, %fd19;
	abs.f64 	%fd152, %fd151;
	setp.geu.f64	%p35, %fd152, 0d3F1A36E2EB1C432D;
	@%p35 bra 	BB4_26;

	sub.f64 	%fd153, %fd198, %fd20;
	abs.f64 	%fd154, %fd153;
	setp.lt.f64	%p36, %fd154, 0d3F1A36E2EB1C432D;
	mov.u32 	%r165, 2;
	@%p36 bra 	BB4_29;

BB4_26:
	sub.f64 	%fd155, %fd199, %fd21;
	abs.f64 	%fd156, %fd155;
	mov.pred 	%p73, 0;
	setp.geu.f64	%p38, %fd156, 0d3F1A36E2EB1C432D;
	@%p38 bra 	BB4_28;

	sub.f64 	%fd157, %fd198, %fd22;
	abs.f64 	%fd158, %fd157;
	setp.lt.f64	%p73, %fd158, 0d3F1A36E2EB1C432D;

BB4_28:
	selp.b32	%r165, 3, 0, %p73;

BB4_29:
	setp.ne.s32	%p39, %r165, 0;
	@%p39 bra 	BB4_39;

	add.s32 	%r17, %r8, %r160;
	mov.u32 	%r161, %r160;
	mov.u32 	%r160, %r17;

BB4_31:
	setp.lt.u32	%p40, %r161, %r39;
	@%p40 bra 	BB4_21;

BB4_32:
	sub.f64 	%fd159, %fd199, %fd17;
	abs.f64 	%fd160, %fd159;
	setp.geu.f64	%p41, %fd160, 0d3F1A36E2EB1C432D;
	@%p41 bra 	BB4_34;

	sub.f64 	%fd161, %fd198, %fd18;
	abs.f64 	%fd162, %fd161;
	setp.lt.f64	%p42, %fd162, 0d3F1A36E2EB1C432D;
	mov.u32 	%r165, 1;
	@%p42 bra 	BB4_39;

BB4_34:
	sub.f64 	%fd163, %fd199, %fd19;
	abs.f64 	%fd164, %fd163;
	setp.geu.f64	%p43, %fd164, 0d3F1A36E2EB1C432D;
	@%p43 bra 	BB4_36;

	sub.f64 	%fd165, %fd198, %fd20;
	abs.f64 	%fd166, %fd165;
	setp.lt.f64	%p44, %fd166, 0d3F1A36E2EB1C432D;
	mov.u32 	%r165, 2;
	@%p44 bra 	BB4_39;

BB4_36:
	sub.f64 	%fd167, %fd199, %fd21;
	abs.f64 	%fd168, %fd167;
	mov.pred 	%p74, 0;
	setp.geu.f64	%p46, %fd168, 0d3F1A36E2EB1C432D;
	@%p46 bra 	BB4_38;

	sub.f64 	%fd169, %fd198, %fd22;
	abs.f64 	%fd170, %fd169;
	setp.lt.f64	%p74, %fd170, 0d3F1A36E2EB1C432D;

BB4_38:
	selp.b32	%r165, 3, 0, %p74;

BB4_39:
	cvt.rn.f32.u32	%f19, %r165;
	cvt.rzi.u32.f32	%r22, %f19;
	add.s32 	%r171, %r22, %r171;
	setp.gt.u32	%p47, %r9, 9;
	@%p47 bra 	BB4_41;

	add.u64 	%rd35, %SP, 0;
	cvta.to.local.u64 	%rd36, %rd35;
	mul.wide.u32 	%rd37, %r9, 4;
	add.s64 	%rd38, %rd36, %rd37;
	st.local.u32 	[%rd38], %r22;

BB4_41:
	ld.param.u32 	%r156, [fractalRenderAdvancedDouble_param_6];
	setp.lt.u32	%p48, %r9, 10;
	and.b32  	%r98, %r156, 1;
	setp.eq.b32	%p49, %r98, 1;
	setp.ne.s32	%p50, %r9, 0;
	and.pred  	%p51, %p48, %p50;
	and.pred  	%p52, %p51, %p49;
	shr.u32 	%r99, %r11, 1;
	setp.eq.s32	%p53, %r9, %r99;
	or.pred  	%p54, %p52, %p53;
	add.s32 	%r157, %r9, 1;
	mov.u32 	%r170, %r11;
	@!%p54 bra 	BB4_55;
	bra.uni 	BB4_42;

BB4_42:
	div.u32 	%r100, %r171, %r157;
	cvt.rn.f64.u32	%fd37, %r100;
	setp.eq.s32	%p55, %r9, 0;
	mov.f64 	%fd204, 0d0000000000000000;
	@%p55 bra 	BB4_51;

	and.b32  	%r102, %r9, 3;
	setp.eq.s32	%p56, %r102, 0;
	mov.f64 	%fd204, 0d0000000000000000;
	mov.u32 	%r169, 0;
	@%p56 bra 	BB4_49;

	setp.eq.s32	%p57, %r102, 1;
	mov.f64 	%fd201, 0d0000000000000000;
	mov.u32 	%r167, 0;
	@%p57 bra 	BB4_48;

	setp.eq.s32	%p58, %r102, 2;
	mov.f64 	%fd200, 0d0000000000000000;
	mov.u32 	%r166, 0;
	@%p58 bra 	BB4_47;

	add.u64 	%rd39, %SP, 0;
	cvta.to.local.u64 	%rd40, %rd39;
	ld.local.u32 	%r108, [%rd40];
	cvt.rn.f64.u32	%fd175, %r108;
	sub.f64 	%fd176, %fd175, %fd37;
	fma.rn.f64 	%fd200, %fd176, %fd176, 0d0000000000000000;
	mov.u32 	%r166, 1;

BB4_47:
	add.u64 	%rd41, %SP, 0;
	cvta.to.local.u64 	%rd42, %rd41;
	mul.wide.u32 	%rd43, %r166, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.local.u32 	%r109, [%rd44];
	cvt.rn.f64.u32	%fd177, %r109;
	sub.f64 	%fd178, %fd177, %fd37;
	fma.rn.f64 	%fd201, %fd178, %fd178, %fd200;
	add.s32 	%r167, %r166, 1;

BB4_48:
	add.u64 	%rd45, %SP, 0;
	cvta.to.local.u64 	%rd46, %rd45;
	mul.wide.u32 	%rd47, %r167, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.local.u32 	%r110, [%rd48];
	cvt.rn.f64.u32	%fd179, %r110;
	sub.f64 	%fd180, %fd179, %fd37;
	fma.rn.f64 	%fd204, %fd180, %fd180, %fd201;
	add.s32 	%r169, %r167, 1;

BB4_49:
	add.u64 	%rd49, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd49;
	setp.lt.u32	%p59, %r9, 4;
	@%p59 bra 	BB4_51;

BB4_50:
	mul.wide.u32 	%rd50, %r169, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.local.u32 	%r111, [%rd51];
	cvt.rn.f64.u32	%fd181, %r111;
	sub.f64 	%fd182, %fd181, %fd37;
	fma.rn.f64 	%fd183, %fd182, %fd182, %fd204;
	add.s32 	%r112, %r169, 1;
	mul.wide.u32 	%rd52, %r112, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.local.u32 	%r113, [%rd53];
	cvt.rn.f64.u32	%fd184, %r113;
	sub.f64 	%fd185, %fd184, %fd37;
	fma.rn.f64 	%fd186, %fd185, %fd185, %fd183;
	add.s32 	%r114, %r169, 2;
	mul.wide.u32 	%rd54, %r114, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.u32 	%r115, [%rd55];
	cvt.rn.f64.u32	%fd187, %r115;
	sub.f64 	%fd188, %fd187, %fd37;
	fma.rn.f64 	%fd189, %fd188, %fd188, %fd186;
	add.s32 	%r116, %r169, 3;
	mul.wide.u32 	%rd56, %r116, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.local.u32 	%r117, [%rd57];
	cvt.rn.f64.u32	%fd190, %r117;
	sub.f64 	%fd191, %fd190, %fd37;
	fma.rn.f64 	%fd204, %fd191, %fd191, %fd189;
	add.s32 	%r169, %r169, 4;
	setp.lt.u32	%p60, %r169, %r9;
	@%p60 bra 	BB4_50;

BB4_51:
	add.s32 	%r118, %r9, -1;
	cvt.rn.f64.u32	%fd192, %r118;
	div.rn.f64 	%fd193, %fd204, %fd192;
	div.rn.f64 	%fd47, %fd193, %fd37;
	setp.ne.s32	%p61, %r9, 1;
	@%p61 bra 	BB4_53;

	// inline asm
	activemask.b32 %r119;
	// inline asm
	add.u64 	%rd58, %SP, 0;
	cvta.to.local.u64 	%rd59, %rd58;
	ld.local.v2.u32 	{%r121, %r122}, [%rd59];
	setp.eq.s32	%p62, %r121, %r122;
	vote.sync.all.pred 	%p63, %p62, %r119;
	mov.u32 	%r170, 2;
	@%p63 bra 	BB4_55;

BB4_53:
	// inline asm
	activemask.b32 %r126;
	// inline asm
	setp.lt.f64	%p64, %fd47, 0d3F847AE140000000;
	vote.sync.all.pred 	%p65, %p64, %r126;
	mov.u32 	%r170, %r157;
	@%p65 bra 	BB4_55;

	// inline asm
	activemask.b32 %r128;
	// inline asm
	setp.le.f64	%p66, %fd47, 0d3FF0000000000000;
	vote.sync.all.pred 	%p67, %p66, %r128;
	setp.ge.u32	%p68, %r9, %r99;
	and.pred  	%p69, %p67, %p68;
	selp.b32	%r170, %r157, %r11, %p69;

BB4_55:
	setp.lt.u32	%p70, %r157, %r170;
	@%p70 bra 	BB4_20;

BB4_56:
	div.u32 	%r131, %r171, %r170;
	cvt.rn.f32.u32	%f20, %r131;
	cvt.rn.f32.u32	%f21, %r170;
	mov.u16 	%rs4, 0;

BB4_57:
	ld.param.u64 	%rd71, [fractalRenderAdvancedDouble_param_0];
	mov.u32 	%r155, %tid.y;
	mov.u32 	%r154, %ntid.x;
	mov.u32 	%r153, %tid.x;
	mad.lo.s32 	%r152, %r154, %r155, %r153;
	shl.b32 	%r151, %r154, 2;
	ld.param.u32 	%r150, [fractalRenderAdvancedDouble_param_1];
	div.u32 	%r149, %r152, %r151;
	bfe.u32 	%r148, %r152, 2, 2;
	shl.b32 	%r147, %r149, 2;
	add.s32 	%r146, %r147, %r148;
	mov.u32 	%r145, %ntid.y;
	mov.u32 	%r144, %ctaid.y;
	mad.lo.s32 	%r143, %r144, %r145, %r146;
	and.b32  	%r142, %r152, 15;
	rem.u32 	%r141, %r152, %r151;
	sub.s32 	%r140, %r141, %r142;
	and.b32  	%r139, %r152, 3;
	shr.u32 	%r138, %r140, 2;
	add.s32 	%r137, %r138, %r139;
	mov.u32 	%r136, %ctaid.x;
	mad.lo.s32 	%r135, %r136, %r154, %r137;
	mul.lo.s32 	%r132, %r143, %r150;
	cvt.u64.u32	%rd60, %r132;
	cvta.to.global.u64 	%rd61, %rd71;
	add.s64 	%rd62, %rd61, %rd60;
	mul.wide.u32 	%rd63, %r135, 16;
	add.s64 	%rd64, %rd62, %rd63;
	st.global.f32 	[%rd64], %f20;
	st.global.f32 	[%rd64+4], %f21;
	mov.u32 	%r133, 0;
	st.global.u32 	[%rd64+12], %r133;
	st.global.u8 	[%rd64+8], %rs4;
	setp.gt.f32	%p71, %f21, 0f00000000;
	@%p71 bra 	BB4_59;

	mov.u64 	%rd65, $str6;
	cvta.global.u64 	%rd66, %rd65;
	mov.u64 	%rd67, $str1;
	cvta.global.u64 	%rd68, %rd67;
	mov.u32 	%r134, 408;
	mov.u64 	%rd69, 0;
	mov.u64 	%rd70, 2;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd66;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd68;
	.param .b32 param2;
	st.param.b32	[param2+0], %r134;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd69;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd70;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 13

BB4_59:
	ret;
}

	// .globl	compose
.visible .entry compose(
	.param .u64 compose_param_0,
	.param .u32 compose_param_1,
	.param .u64 compose_param_2,
	.param .u32 compose_param_3,
	.param .u64 compose_param_4,
	.param .u32 compose_param_5,
	.param .u32 compose_param_6,
	.param .u64 compose_param_7,
	.param .u32 compose_param_8,
	.param .u32 compose_param_9
)
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd2, [compose_param_0];
	ld.param.u32 	%r5, [compose_param_1];
	ld.param.u64 	%rd3, [compose_param_4];
	ld.param.u32 	%r7, [compose_param_5];
	ld.param.u32 	%r8, [compose_param_6];
	ld.param.u32 	%r6, [compose_param_9];
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r10, %r9, %r11;
	mov.u32 	%r12, %ctaid.y;
	mov.u32 	%r13, %ntid.y;
	mov.u32 	%r14, %tid.y;
	mad.lo.s32 	%r2, %r12, %r13, %r14;
	setp.ge.u32	%p1, %r2, %r8;
	setp.ge.u32	%p2, %r1, %r7;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB5_12;

	cvta.to.global.u64 	%rd4, %rd2;
	mul.lo.s32 	%r15, %r2, %r5;
	cvt.u64.u32	%rd5, %r15;
	add.s64 	%rd6, %rd4, %rd5;
	mul.wide.u32 	%rd7, %r1, 16;
	add.s64 	%rd1, %rd6, %rd7;
	ld.const.u8 	%rs1, [VISUALIZE_SAMPLE_COUNT];
	setp.eq.s16	%p4, %rs1, 0;
	@%p4 bra 	BB5_3;

	ld.global.f32 	%f5, [%rd1+4];
	cvt.rzi.u32.f32	%r16, %f5;
	min.u32 	%r17, %r16, %r6;
	cvt.rn.f32.u32	%f6, %r17;
	cvt.rn.f32.u32	%f7, %r6;
	div.rn.f32 	%f8, %f6, %f7;
	mul.f32 	%f9, %f8, 0f437F0000;
	cvt.rzi.s32.f32	%r18, %f9;
	and.b32  	%r19, %r18, 255;
	prmt.b32 	%r20, %r19, %r19, 30212;
	prmt.b32 	%r21, %r19, %r20, 28756;
	or.b32  	%r22, %r21, -16777216;
	ld.global.u8 	%rs2, [%rd1+8];
	setp.eq.s16	%p5, %rs2, 0;
	selp.b32	%r32, %r22, -16777216, %p5;
	bra.uni 	BB5_11;

BB5_3:
	ld.global.f32 	%f1, [%rd1];
	abs.f32 	%f10, %f1;
	mov.b32 	 %r23, %f1;
	and.b32  	%r24, %r23, -2147483648;
	or.b32  	%r25, %r24, 1056964608;
	mov.b32 	 %f11, %r25;
	add.f32 	%f12, %f1, %f11;
	cvt.rzi.f32.f32	%f13, %f12;
	setp.gt.f32	%p6, %f10, 0f4B000000;
	selp.f32	%f14, %f1, %f13, %p6;
	setp.geu.f32	%p7, %f10, 0f3F000000;
	@%p7 bra 	BB5_5;

	cvt.rzi.f32.f32	%f14, %f1;

BB5_5:
	cvt.rzi.u32.f32	%r27, %f14;
	mov.u32 	%r32, -16776961;
	setp.eq.s32	%p8, %r27, 1;
	@%p8 bra 	BB5_11;

	setp.eq.s32	%p9, %r27, 2;
	@%p9 bra 	BB5_9;
	bra.uni 	BB5_7;

BB5_9:
	mov.u32 	%r32, -16711936;
	bra.uni 	BB5_11;

BB5_7:
	setp.ne.s32	%p10, %r27, 3;
	@%p10 bra 	BB5_10;

	mov.u32 	%r32, -65536;
	bra.uni 	BB5_11;

BB5_10:
	mov.u32 	%r32, -16777216;

BB5_11:
	shl.b32 	%r31, %r1, 2;
	sust.b.2d.b32.trap 	[%rd3, {%r31, %r2}], {%r32};

BB5_12:
	ret;
}

	// .globl	fractalRenderUnderSampled
.visible .entry fractalRenderUnderSampled(
	.param .u64 fractalRenderUnderSampled_param_0,
	.param .u32 fractalRenderUnderSampled_param_1,
	.param .u32 fractalRenderUnderSampled_param_2,
	.param .u32 fractalRenderUnderSampled_param_3,
	.param .f32 fractalRenderUnderSampled_param_4,
	.param .f32 fractalRenderUnderSampled_param_5,
	.param .f32 fractalRenderUnderSampled_param_6,
	.param .f32 fractalRenderUnderSampled_param_7,
	.param .u32 fractalRenderUnderSampled_param_8,
	.param .u32 fractalRenderUnderSampled_param_9
)
{
	.reg .pred 	%p<29>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<98>;
	.reg .b32 	%r<73>;
	.reg .f64 	%fd<47>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [fractalRenderUnderSampled_param_0];
	ld.param.u32 	%r20, [fractalRenderUnderSampled_param_1];
	ld.param.u32 	%r21, [fractalRenderUnderSampled_param_2];
	ld.param.u32 	%r22, [fractalRenderUnderSampled_param_3];
	ld.param.f32 	%f12, [fractalRenderUnderSampled_param_4];
	ld.param.f32 	%f13, [fractalRenderUnderSampled_param_5];
	ld.param.f32 	%f14, [fractalRenderUnderSampled_param_6];
	ld.param.f32 	%f15, [fractalRenderUnderSampled_param_7];
	ld.param.u32 	%r23, [fractalRenderUnderSampled_param_8];
	ld.param.u32 	%r24, [fractalRenderUnderSampled_param_9];
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r27, %tid.x;
	mad.lo.s32 	%r28, %r26, %r25, %r27;
	mul.lo.s32 	%r1, %r28, %r24;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ntid.y;
	mov.u32 	%r31, %tid.y;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	mul.lo.s32 	%r2, %r32, %r24;
	sub.s32 	%r33, %r22, %r24;
	setp.ge.u32	%p3, %r2, %r33;
	sub.s32 	%r34, %r21, %r24;
	setp.ge.u32	%p4, %r1, %r34;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB6_30;

	sub.f32 	%f16, %f14, %f12;
	cvt.rn.f32.u32	%f17, %r21;
	div.rn.f32 	%f18, %f16, %f17;
	cvt.rn.f32.u32	%f19, %r22;
	sub.f32 	%f20, %f15, %f13;
	div.rn.f32 	%f21, %f20, %f19;
	cvt.rn.f32.u32	%f22, %r1;
	fma.rn.f32 	%f95, %f22, %f18, %f12;
	cvt.rn.f32.u32	%f23, %r2;
	mul.f32 	%f24, %f23, %f21;
	sub.f32 	%f94, %f15, %f24;
	setp.eq.s32	%p6, %r23, 0;
	@%p6 bra 	BB6_14;

	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd46, [roots];
	ld.const.f64 	%fd45, [roots+8];
	ld.const.f64 	%fd44, [roots+16];
	ld.const.f64 	%fd43, [roots+24];
	ld.const.f64 	%fd42, [roots+32];
	ld.const.f64 	%fd41, [roots+40];
	mul.wide.u32 	%rd3, %r23, -858993459;
	shr.u64 	%rd4, %rd3, 35;
	cvt.u32.u64	%r3, %rd4;
	mov.u32 	%r64, 0;
	mov.u32 	%r63, 10;

BB6_3:
	mul.f32 	%f25, %f94, %f94;
	mul.f32 	%f26, %f95, %f95;
	sub.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f95, %f94;
	fma.rn.f32 	%f29, %f95, %f94, %f28;
	mul.f32 	%f30, %f95, %f27;
	mul.f32 	%f31, %f94, %f29;
	sub.f32 	%f32, %f30, %f31;
	mul.f32 	%f33, %f95, %f29;
	fma.rn.f32 	%f34, %f94, %f27, %f33;
	cvt.f64.f32	%fd25, %f95;
	cvt.f64.f32	%fd26, %f94;
	fma.rn.f64 	%fd27, %fd25, %fd1, %fd2;
	cvt.f64.f32	%fd28, %f27;
	cvt.f64.f32	%fd29, %f29;
	mul.f64 	%fd30, %fd29, %fd3;
	fma.rn.f64 	%fd31, %fd28, %fd3, %fd27;
	fma.rn.f64 	%fd32, %fd26, %fd1, %fd30;
	cvt.f64.f32	%fd33, %f32;
	cvt.f64.f32	%fd34, %f34;
	fma.rn.f64 	%fd35, %fd33, %fd5, %fd31;
	fma.rn.f64 	%fd36, %fd34, %fd5, %fd32;
	cvt.rn.f32.f64	%f35, %fd35;
	cvt.rn.f32.f64	%f36, %fd36;
	fma.rn.f64 	%fd37, %fd25, %fd4, %fd1;
	mul.f64 	%fd38, %fd29, %fd6;
	fma.rn.f64 	%fd39, %fd28, %fd6, %fd37;
	fma.rn.f64 	%fd40, %fd26, %fd4, %fd38;
	cvt.rn.f32.f64	%f37, %fd39;
	cvt.rn.f32.f64	%f38, %fd40;
	abs.f32 	%f39, %f37;
	abs.f32 	%f40, %f38;
	add.f32 	%f41, %f39, %f40;
	rcp.rn.f32 	%f42, %f41;
	mul.f32 	%f43, %f35, %f42;
	mul.f32 	%f44, %f36, %f42;
	mul.f32 	%f45, %f42, %f37;
	mul.f32 	%f46, %f42, %f38;
	mul.f32 	%f47, %f46, %f46;
	fma.rn.f32 	%f48, %f45, %f45, %f47;
	rcp.rn.f32 	%f49, %f48;
	mul.f32 	%f50, %f44, %f46;
	fma.rn.f32 	%f51, %f43, %f45, %f50;
	mul.f32 	%f52, %f49, %f51;
	mul.f32 	%f53, %f44, %f45;
	mul.f32 	%f54, %f43, %f46;
	sub.f32 	%f55, %f53, %f54;
	mul.f32 	%f56, %f49, %f55;
	sub.f32 	%f95, %f95, %f52;
	sub.f32 	%f94, %f94, %f56;
	add.s32 	%r64, %r64, 1;
	setp.ne.s32	%p7, %r64, %r63;
	@%p7 bra 	BB6_13;

	cvt.rn.f32.f64	%f57, %fd46;
	sub.f32 	%f58, %f95, %f57;
	abs.f32 	%f59, %f58;
	setp.geu.f32	%p8, %f59, 0f38D1B717;
	@%p8 bra 	BB6_6;

	cvt.rn.f32.f64	%f60, %fd45;
	sub.f32 	%f61, %f94, %f60;
	abs.f32 	%f62, %f61;
	setp.lt.f32	%p9, %f62, 0f38D1B717;
	mov.u32 	%r68, 1;
	@%p9 bra 	BB6_11;

BB6_6:
	cvt.rn.f32.f64	%f63, %fd44;
	sub.f32 	%f64, %f95, %f63;
	abs.f32 	%f65, %f64;
	setp.geu.f32	%p10, %f65, 0f38D1B717;
	@%p10 bra 	BB6_8;

	cvt.rn.f32.f64	%f66, %fd43;
	sub.f32 	%f67, %f94, %f66;
	abs.f32 	%f68, %f67;
	setp.lt.f32	%p11, %f68, 0f38D1B717;
	mov.u32 	%r68, 2;
	@%p11 bra 	BB6_11;

BB6_8:
	cvt.rn.f32.f64	%f69, %fd42;
	sub.f32 	%f70, %f95, %f69;
	abs.f32 	%f71, %f70;
	mov.pred 	%p28, 0;
	setp.geu.f32	%p13, %f71, 0f38D1B717;
	@%p13 bra 	BB6_10;

	cvt.rn.f32.f64	%f72, %fd41;
	sub.f32 	%f73, %f94, %f72;
	abs.f32 	%f74, %f73;
	setp.lt.f32	%p28, %f74, 0f38D1B717;

BB6_10:
	selp.b32	%r68, 3, 0, %p28;

BB6_11:
	setp.ne.s32	%p14, %r68, 0;
	@%p14 bra 	BB6_21;

	add.s32 	%r9, %r3, %r63;
	mov.u32 	%r64, %r63;
	mov.u32 	%r63, %r9;

BB6_13:
	setp.lt.u32	%p15, %r64, %r23;
	@%p15 bra 	BB6_3;
	bra.uni 	BB6_15;

BB6_14:
	ld.const.f64 	%fd46, [roots];
	ld.const.f64 	%fd45, [roots+8];
	ld.const.f64 	%fd44, [roots+16];
	ld.const.f64 	%fd43, [roots+24];
	ld.const.f64 	%fd42, [roots+32];
	ld.const.f64 	%fd41, [roots+40];

BB6_15:
	cvt.rn.f32.f64	%f75, %fd46;
	sub.f32 	%f76, %f95, %f75;
	abs.f32 	%f77, %f76;
	setp.geu.f32	%p16, %f77, 0f38D1B717;
	@%p16 bra 	BB6_17;

	cvt.rn.f32.f64	%f78, %fd45;
	sub.f32 	%f79, %f94, %f78;
	abs.f32 	%f80, %f79;
	setp.lt.f32	%p17, %f80, 0f38D1B717;
	mov.u32 	%r68, 1;
	@%p17 bra 	BB6_21;

BB6_17:
	cvt.rn.f32.f64	%f81, %fd44;
	sub.f32 	%f82, %f95, %f81;
	abs.f32 	%f83, %f82;
	setp.geu.f32	%p18, %f83, 0f38D1B717;
	@%p18 bra 	BB6_19;

	cvt.rn.f32.f64	%f84, %fd43;
	sub.f32 	%f85, %f94, %f84;
	abs.f32 	%f86, %f85;
	setp.lt.f32	%p19, %f86, 0f38D1B717;
	mov.u32 	%r68, 2;
	@%p19 bra 	BB6_21;

BB6_19:
	cvt.rn.f32.f64	%f87, %fd42;
	sub.f32 	%f88, %f95, %f87;
	cvt.rn.f32.f64	%f89, %fd41;
	sub.f32 	%f9, %f94, %f89;
	abs.f32 	%f90, %f88;
	mov.u32 	%r68, 0;
	setp.geu.f32	%p20, %f90, 0f38D1B717;
	@%p20 bra 	BB6_21;

	abs.f32 	%f91, %f9;
	setp.lt.f32	%p21, %f91, 0f38D1B717;
	selp.b32	%r68, 3, 0, %p21;

BB6_21:
	setp.eq.s32	%p22, %r24, 0;
	@%p22 bra 	BB6_30;

	cvt.rn.f32.u32	%f92, %r68;
	cvt.rzi.u32.f32	%r46, %f92;
	mul.lo.s32 	%r52, %r2, %r20;
	cvt.u64.u32	%rd5, %r52;
	cvta.to.global.u64 	%rd6, %rd2;
	add.s64 	%rd7, %rd6, %rd5;
	cvt.rn.f32.u32	%f93, %r24;
	rcp.rn.f32 	%f10, %f93;
	cvt.rn.f32.u32	%f11, %r46;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd1, %rd7, %rd8;
	and.b32  	%r45, %r24, 3;
	mov.u32 	%r69, 1;
	mov.u32 	%r72, 0;
	setp.eq.s32	%p23, %r45, 0;
	@%p23 bra 	BB6_28;

	setp.eq.s32	%p24, %r45, 1;
	mov.u32 	%r70, %r72;
	@%p24 bra 	BB6_27;

	setp.eq.s32	%p25, %r45, 2;
	@%p25 bra 	BB6_26;

	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r59, 0;
	st.global.u32 	[%rd1+12], %r59;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd1+8], %rs1;
	mov.u32 	%r69, 2;

BB6_26:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r60, 0;
	st.global.u32 	[%rd1+12], %r60;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1+8], %rs2;
	mov.u32 	%r70, %r69;

BB6_27:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	st.global.u32 	[%rd1+12], %r72;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd1+8], %rs3;
	add.s32 	%r72, %r70, 1;

BB6_28:
	setp.lt.u32	%p26, %r24, 4;
	@%p26 bra 	BB6_30;

BB6_29:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r62, 0;
	st.global.u32 	[%rd1+12], %r62;
	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd1+8], %rs4;
	add.s32 	%r72, %r72, 4;
	setp.lt.u32	%p27, %r72, %r24;
	@%p27 bra 	BB6_29;

BB6_30:
	ret;
}

	// .globl	debug
.visible .entry debug(

)
{



	ret;
}


