Library {
  Name			  "fft_library"
  Version		  6.2
  MdlSubVersion		  0
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Tue May 13 12:05:54 2003"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "hchen05"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Jan 17 16:46:01 2007"
  ModelVersionFormat	  "1.%<AutoIncrement:1224>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "fft_library"
    Location		    [138, 148, 787, 802]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "biplex_core"
      Ports		      [4, 4]
      Position		      [20, 320, 140, 415]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max Efficien"
"cy at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult Laten"
"cy|BRAM Latency"
      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbiased: +/- "
"Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit,edi"
"t"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;overflow"
"=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
      MaskInitialization      "biplex_core_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|18|Truncate|Wrap|2|3|2"
      MaskTabNameString	      ",,,,,,"
      System {
	Name			"biplex_core"
	Location		[144, 330, 986, 633]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol1"
	  Position		  [15, 33, 45, 47]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol2"
	  Position		  [15, 53, 45, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 73, 45, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  Position		  [15, 143, 45, 157]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_stage_1"
	  Ports			  [4, 4]
	  Position		  [75, 27, 170, 113]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_stage"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FFT:|Outpu"
"t Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Maximum Coe"
"fficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mul"
"t Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,checkbox,checkbox,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;DelayBra"
"m=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_latency=@9;m"
"ult_latency=@10;bram_latency=@11;"
	  MaskInitialization	  "fft_stage_n_mask;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "FFTSize|1|BitWidth|off|off|MaxCoeffNum|Trun"
"cate|Wrap|add_latency|mult_latency|bram_latency"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "fft_stage_1"
	    Location		    [-22, 74, 849, 744]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [140, 38, 170, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [80, 138, 110, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 203, 45, 217]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [365, 283, 395, 297]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [75, 80, 115, 120]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "FFTSize-FFTStage+1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [175, 190, 215, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [250, 112, 275, 178]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [255, 12, 280, 78]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [401, 225, 429, 270]
	      Orientation	      "up"
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-(FFTStage - 1)"
	      base1		      "MSB of Input"
	      bit0		      "FFTStage - 1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [135, 85, 170, 115]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "butterfly"
	      Ports		      [4, 4]
	      Position		      [430, 33, 530, 117]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"butterfly"
		Location		[2, 74, 998, 708]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [110, 143, 140, 157]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [110, 198, 140, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [180, 348, 210, 362]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [245, 18, 275, 32]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [315, 83, 360, 127]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [315, 148, 360, 192]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [315, 208, 360, 252]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [315, 268, 360, 312]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [680, 25, 720, 65]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [675, 265, 715, 305]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [665, 505, 705, 545]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [660, 745, 700, 785]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [230, 332, 275, 378]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2 * add_latency + 1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [330, 12, 350, 38]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [745, 698, 795, 732]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [4, 1]
		  Position		  [845, 799, 890, 841]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [780, 93, 825, 137]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical10"
		  Ports			  [2, 1]
		  Position		  [760, 813, 805, 857]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical11"
		  Ports			  [2, 1]
		  Position		  [685, 863, 730, 907]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical12"
		  Ports			  [2, 1]
		  Position		  [685, 803, 730, 847]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical13"
		  Ports			  [2, 1]
		  Position		  [915, 788, 960, 832]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [705, 143, 750, 187]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [705, 83, 750, 127]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [775, 333, 820, 377]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [700, 383, 745, 427]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [2, 1]
		  Position		  [700, 323, 745, 367]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [2, 1]
		  Position		  [765, 573, 810, 617]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical8"
		  Ports			  [2, 1]
		  Position		  [690, 623, 735, 667]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical9"
		  Ports			  [2, 1]
		  Position		  [690, 563, 735, 607]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [560, 12, 585, 78]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [555, 252, 580, 318]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [545, 492, 570, 558]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [540, 732, 565, 798]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale"
		  Ports			  [1, 1]
		  Position		  [470, 57, 525, 113]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale1"
		  Ports			  [1, 1]
		  Position		  [475, 297, 530, 353]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale2"
		  Ports			  [1, 1]
		  Position		  [465, 537, 520, 593]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale3"
		  Ports			  [1, 1]
		  Position		  [460, 777, 515, 833]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [620, 68, 655, 82]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [605, 578, 640, 592]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice13"
		  Ports			  [1, 1]
		  Position		  [600, 788, 635, 802]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice14"
		  Ports			  [1, 1]
		  Position		  [600, 818, 635, 832]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [620, 98, 655, 112]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [615, 308, 650, 322]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [615, 338, 650, 352]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [605, 548, 640, 562]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [165, 129, 205, 171]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [165, 184, 205, 226]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [875, 34, 915, 76]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [860, 514, 900, 556]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+bw"
		  Position		  [935, 48, 965, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-bw"
		  Position		  [920, 528, 950, 542]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [980, 803, 1010, 817]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [305, 348, 335, 362]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [5, 0; 0, -15]
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [5, 0; 0, 10]
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [5, 0; 0, 15]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "a+bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  DstBlock		  "a-bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [25, 0; 0, -60; 65, 0]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [95, 0; 0, 115]
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Scale"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Scale1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [5, 0; 0, -40]
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 460]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Scale2"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical9"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical8"
		  SrcPort		  1
		  Points		  [5, 0; 0, -40]
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  Points		  [55, 0; 0, 295; 30, 0]
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Scale3"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice13"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice14"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical12"
		  SrcPort		  1
		  DstBlock		  "Logical10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -40]
		  DstBlock		  "Logical10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical10"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  Points		  [25, 0; 0, 475; 30, 0]
		  Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [0, 230]
		  DstBlock		  "Logical"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [170, 0]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Logical13"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical13"
		  SrcPort		  1
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Logical13"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_b"
	      Ports		      [1, 1]
	      Position		      [345, 29, 380, 61]
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
	      }
	      BlockChoice	      "delay_slr"
	      TemplateBlock	      "delay_lib/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay_b"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_slr"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  SourceBlock		  "delay_lib/delay_slr"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_slr"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_f"
	      Ports		      [1, 1]
	      Position		      [135, 129, 170, 161]
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
	      }
	      BlockChoice	      "delay_slr"
	      TemplateBlock	      "delay_lib/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay_f"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_slr"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  SourceBlock		  "delay_lib/delay_slr"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_slr"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay_x"
	      Ports		      [1, 1]
	      Position		      [340, 189, 380, 231]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "fft_library/sync_delay"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(FFTSize - FFTStage)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [595, 23, 625, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [595, 58, 625, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [595, 93, 625, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [595, 123, 625, 137]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_delay_x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [115, 0; 0, -80]
	      DstBlock		      "butterfly"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "delay_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_f"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Mux1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, 120]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      Labels		      [2, 0]
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "delay_f"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_b"
	      SrcPort		      1
	      DstBlock		      "butterfly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay_x"
	      SrcPort		      1
	      Points		      [20, 0; 0, -125]
	      DstBlock		      "butterfly"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "butterfly"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "butterfly"
	      SrcPort		      3
	      Points		      [45, 0]
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly"
	      SrcPort		      2
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly"
	      SrcPort		      1
	      Points		      [20, 0; 0, -15]
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly"
	      SrcPort		      4
	      Points		      [10, 0; 0, 25]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_stage_2"
	  Ports			  [5, 4]
	  Position		  [195, 27, 290, 113]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_stage"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FFT:|Outpu"
"t Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Maximum Coe"
"fficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mul"
"t Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,checkbox,checkbox,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;DelayBra"
"m=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_latency=@9;m"
"ult_latency=@10;bram_latency=@11;"
	  MaskInitialization	  "fft_stage_n_mask;\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "FFTSize|2|BitWidth|off|off|MaxCoeffNum|Trun"
"cate|Wrap|add_latency|mult_latency|bram_latency"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "fft_stage_2"
	    Location		    [195, 278, 976, 596]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [140, 38, 170, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [80, 138, 110, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "of_in"
	      Position		      [595, 98, 625, 112]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 203, 45, 217]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [365, 283, 395, 297]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [75, 80, 115, 120]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "FFTSize-FFTStage+1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [175, 190, 215, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [640, 73, 685, 117]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "1"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [250, 112, 275, 178]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [255, 12, 280, 78]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [401, 225, 429, 270]
	      Orientation	      "up"
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-(FFTStage - 1)"
	      base1		      "MSB of Input"
	      bit0		      "FFTStage - 1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [135, 85, 170, 115]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "butterfly"
	      Ports		      [4, 4]
	      Position		      [430, 33, 530, 117]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"butterfly"
		Location		[-21, 90, 975, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 153, 50, 167]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [40, 178, 70, 192]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 203, 45, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [245, 18, 275, 32]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [315, 83, 360, 127]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [315, 148, 360, 192]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [315, 208, 360, 252]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [315, 268, 360, 312]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [680, 25, 720, 65]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [675, 265, 715, 305]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [665, 505, 705, 545]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [660, 745, 700, 785]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [230, 332, 275, 378]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2 * add_latency + 1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [330, 12, 350, 38]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [680, 693, 730, 727]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [4, 1]
		  Position		  [845, 814, 890, 856]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [780, 93, 825, 137]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical10"
		  Ports			  [2, 1]
		  Position		  [760, 813, 805, 857]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical11"
		  Ports			  [2, 1]
		  Position		  [685, 863, 730, 907]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical12"
		  Ports			  [2, 1]
		  Position		  [685, 803, 730, 847]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical13"
		  Ports			  [2, 1]
		  Position		  [915, 803, 960, 847]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [705, 143, 750, 187]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [705, 83, 750, 127]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [775, 333, 820, 377]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [700, 383, 745, 427]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [2, 1]
		  Position		  [700, 323, 745, 367]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [2, 1]
		  Position		  [765, 573, 810, 617]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical8"
		  Ports			  [2, 1]
		  Position		  [690, 623, 735, 667]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical9"
		  Ports			  [2, 1]
		  Position		  [690, 563, 735, 607]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [560, 12, 585, 78]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [555, 252, 580, 318]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [545, 492, 570, 558]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [540, 732, 565, 798]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale"
		  Ports			  [1, 1]
		  Position		  [470, 57, 525, 113]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale1"
		  Ports			  [1, 1]
		  Position		  [475, 297, 530, 353]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale2"
		  Ports			  [1, 1]
		  Position		  [465, 537, 520, 593]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale3"
		  Ports			  [1, 1]
		  Position		  [460, 777, 515, 833]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [620, 68, 655, 82]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [605, 578, 640, 592]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice13"
		  Ports			  [1, 1]
		  Position		  [600, 788, 635, 802]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice14"
		  Ports			  [1, 1]
		  Position		  [600, 818, 635, 832]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [620, 98, 655, 112]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [615, 308, 650, 322]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [615, 338, 650, 352]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [605, 548, 640, 562]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [875, 34, 915, 76]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Mask Parameter 1:"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "off"
		  MaskToolTipString	  "on"
		  MaskVariables		  "test=@1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "0"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [860, 514, 900, 556]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Mask Parameter 1:"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "off"
		  MaskToolTipString	  "on"
		  MaskVariables		  "test=@1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "0"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "twiddle_stage_2"
		  Ports			  [3, 5]
		  Position		  [115, 145, 205, 225]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "twiddle_stage_2"
		    Location		    [204, 109, 901, 675]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [145, 28, 175, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [15, 163, 45, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [115, 328, 145, 342]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [235, 169, 285, 221]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize - 1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [195, 15, 235, 55]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [225, 315, 265, 355]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [395, 147, 420, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [390, 217, 415, 283]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate1"
		    Ports		    [1, 1]
		    Position		    [150, 258, 180, 282]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [300, 181, 345, 209]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [260, 14, 300, 56]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [65, 149, 105, 191]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [325, 13, 355, 27]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [325, 43, 355, 57]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [435, 173, 465, 187]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [435, 243, 465, 257]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [285, 328, 315, 342]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [245, 0]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 35]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate1"
		    SrcPort		    1
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [10, 0; 0, 55; 245, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [0, 5]
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+bw"
		  Position		  [935, 48, 965, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-bw"
		  Position		  [920, 528, 950, 542]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [980, 818, 1010, 832]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [305, 348, 335, 362]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [165, 0]
		  DstBlock		  "Logical13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical13"
		  SrcPort		  1
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Logical13"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [170, 0]
		  Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 205]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [0, 245]
		  DstBlock		  "Logical"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  Points		  [25, 0; 0, 475; 30, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical10"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Logical"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Logical11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -40]
		  DstBlock		  "Logical10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical12"
		  SrcPort		  1
		  DstBlock		  "Logical10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice14"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice13"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Scale3"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  Points		  [55, 0; 0, 295; 30, 0]
		  Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical8"
		  SrcPort		  1
		  Points		  [5, 0; 0, -40]
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical9"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Scale2"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 475]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [5, 0; 0, -40]
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Scale1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -40]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Scale"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [95, 0; 0, 115]
		  Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [25, 0; 0, -60; 65, 0]
		  Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  DstBlock		  "a-bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "a+bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "twiddle_stage_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "twiddle_stage_2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "twiddle_stage_2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "twiddle_stage_2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "twiddle_stage_2"
		  SrcPort		  2
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "twiddle_stage_2"
		  SrcPort		  3
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "twiddle_stage_2"
		  SrcPort		  4
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "twiddle_stage_2"
		  SrcPort		  5
		  Points		  [5, 0]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_b"
	      Ports		      [1, 1]
	      Position		      [345, 29, 380, 61]
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
	      }
	      BlockChoice	      "delay_slr"
	      TemplateBlock	      "delay_lib/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay_b"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_slr"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  SourceBlock		  "delay_lib/delay_slr"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_slr"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_f"
	      Ports		      [1, 1]
	      Position		      [135, 129, 170, 161]
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
	      }
	      BlockChoice	      "delay_slr"
	      TemplateBlock	      "delay_lib/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay_f"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_slr"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  SourceBlock		  "delay_lib/delay_slr"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_slr"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay_x"
	      Ports		      [1, 1]
	      Position		      [340, 189, 380, 231]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "fft_library/sync_delay"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(FFTSize - FFTStage)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [595, 23, 625, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [595, 58, 625, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [700, 88, 730, 102]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [570, 148, 600, 162]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "of_in"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_delay_x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [115, 0; 0, -80]
	      DstBlock		      "butterfly"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "delay_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_f"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Mux1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, 120]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      Labels		      [2, 0]
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "delay_f"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_b"
	      SrcPort		      1
	      DstBlock		      "butterfly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay_x"
	      SrcPort		      1
	      Points		      [20, 0; 0, -125]
	      DstBlock		      "butterfly"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "butterfly"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "butterfly"
	      SrcPort		      3
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly"
	      SrcPort		      2
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly"
	      SrcPort		      1
	      Points		      [20, 0; 0, -15]
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly"
	      SrcPort		      4
	      Points		      [10, 0; 0, 50]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [330, 33, 360, 47]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  Position		  [330, 53, 360, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "of"
	  Position		  [330, 73, 360, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [330, 93, 360, 107]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "pol1"
	  SrcPort		  1
	  DstBlock		  "fft_stage_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2"
	  SrcPort		  1
	  DstBlock		  "fft_stage_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "fft_stage_1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "fft_stage_1"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "fft_stage_2"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "fft_stage_1"
	  SrcPort		  1
	  DstBlock		  "fft_stage_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_stage_1"
	  SrcPort		  2
	  DstBlock		  "fft_stage_2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fft_stage_1"
	  SrcPort		  3
	  DstBlock		  "fft_stage_2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fft_stage_1"
	  SrcPort		  4
	  DstBlock		  "fft_stage_2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fft_stage_2"
	  SrcPort		  1
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_stage_2"
	  SrcPort		  2
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_stage_2"
	  SrcPort		  3
	  DstBlock		  "of"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_stage_2"
	  SrcPort		  4
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "bit_reverse"
      Ports		      [1, 1]
      Position		      [455, 337, 520, 373]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of bits"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "n_bits=@1;"
      MaskInitialization      "bit_reverse_mask;"
      MaskDisplay	      "fprintf('%d bits', n_bits)"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3"
      System {
	Name			"bit_reverse"
	Location		[180, 219, 825, 601]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [30, 178, 60, 192]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [3, 1]
	  Position		  [300, 100, 400, 160]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice0"
	  Ports			  [1, 1]
	  Position		  [100, 100, 140, 120]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice1"
	  Ports			  [1, 1]
	  Position		  [100, 140, 140, 160]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice2"
	  Ports			  [1, 1]
	  Position		  [100, 180, 140, 200]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [545, 178, 575, 192]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "slice0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "slice0"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice1"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "slice2"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "butterfly_direct"
      Ports		      [4, 4]
      Position		      [330, 448, 430, 532]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "butterfly_direct"
      MaskPromptString	      "Size of FFT: (2^?)|Coefficients: (0 to 2^(FFTSi"
"ze-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Latency|Mult Lat"
"ency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavior|Overflow B"
"ehavior"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,checkbox,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error)"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,"
      MaskVariables	      "FFTSize=@1;Coeffs=@2;StepPeriod=@3;BitWidth=@4;"
"add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quantization=&9;ov"
"erflow=&10;"
      MaskInitialization      "butterfly_direct_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "5|0:3|0|18|4|4|4|off|Round  (unbiased: Even Val"
"ues)|Wrap"
      MaskTabNameString	      ",,,,,,,,,"
      System {
	Name			"butterfly_direct"
	Location		[17, 81, 1011, 705]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a"
	  Position		  [20, 153, 50, 167]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "b"
	  Position		  [40, 178, 70, 192]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 203, 45, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  Position		  [245, 18, 275, 32]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [315, 83, 360, 127]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub1"
	  Ports			  [2, 1]
	  Position		  [315, 148, 360, 192]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub2"
	  Ports			  [2, 1]
	  Position		  [315, 208, 360, 252]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub3"
	  Ports			  [2, 1]
	  Position		  [315, 268, 360, 312]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [680, 25, 720, 65]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth-1"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [675, 265, 715, 305]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth-1"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [665, 505, 705, 545]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth-1"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [660, 745, 700, 785]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth-1"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [230, 332, 275, 378]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2 * add_latency + 1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [330, 12, 350, 38]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [745, 703, 795, 737]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [4, 1]
	  Position		  [845, 814, 890, 856]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [780, 108, 825, 152]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical10"
	  Ports			  [2, 1]
	  Position		  [760, 828, 805, 872]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical11"
	  Ports			  [4, 1]
	  Position		  [685, 918, 730, 962]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "NOR"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical12"
	  Ports			  [4, 1]
	  Position		  [685, 818, 730, 862]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical13"
	  Ports			  [2, 1]
	  Position		  [910, 803, 955, 847]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [4, 1]
	  Position		  [705, 198, 750, 242]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "NOR"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [4, 1]
	  Position		  [705, 98, 750, 142]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [775, 348, 820, 392]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  Ports			  [4, 1]
	  Position		  [700, 438, 745, 482]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "NOR"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical6"
	  Ports			  [4, 1]
	  Position		  [700, 338, 745, 382]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical7"
	  Ports			  [2, 1]
	  Position		  [765, 588, 810, 632]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical8"
	  Ports			  [4, 1]
	  Position		  [690, 648, 735, 692]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "NOR"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical9"
	  Ports			  [4, 1]
	  Position		  [690, 578, 735, 622]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [560, 12, 585, 78]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [555, 252, 580, 318]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [545, 492, 570, 558]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [540, 732, 565, 798]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale"
	  Ports			  [1, 1]
	  Position		  [470, 57, 525, 113]
	  SourceBlock		  "xbsIndex_r3/Scale"
	  SourceType		  "Xilinx Scaling Block"
	  scale_factor		  "-1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale1"
	  Ports			  [1, 1]
	  Position		  [475, 297, 530, 353]
	  SourceBlock		  "xbsIndex_r3/Scale"
	  SourceType		  "Xilinx Scaling Block"
	  scale_factor		  "-1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale2"
	  Ports			  [1, 1]
	  Position		  [465, 537, 520, 593]
	  SourceBlock		  "xbsIndex_r3/Scale"
	  SourceType		  "Xilinx Scaling Block"
	  scale_factor		  "-1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale3"
	  Ports			  [1, 1]
	  Position		  [460, 777, 515, 833]
	  SourceBlock		  "xbsIndex_r3/Scale"
	  SourceType		  "Xilinx Scaling Block"
	  scale_factor		  "-1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [620, 68, 655, 82]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice10"
	  Ports			  [1, 1]
	  Position		  [605, 578, 640, 592]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [605, 608, 640, 622]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-2"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice12"
	  Ports			  [1, 1]
	  Position		  [605, 638, 640, 652]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-3"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice13"
	  Ports			  [1, 1]
	  Position		  [600, 788, 635, 802]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice14"
	  Ports			  [1, 1]
	  Position		  [600, 818, 635, 832]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [600, 848, 635, 862]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-2"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [600, 878, 635, 892]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-3"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [620, 98, 655, 112]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [620, 128, 655, 142]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-2"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [620, 158, 655, 172]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-3"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [615, 308, 650, 322]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [615, 338, 650, 352]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [615, 368, 650, 382]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-2"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [615, 398, 650, 412]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-3"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [605, 548, 640, 562]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [875, 34, 915, 76]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ri_to_c"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c1"
	  Ports			  [2, 1]
	  Position		  [860, 514, 900, 556]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ri_to_c1"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "twiddle"
	  Ports			  [3, 5]
	  Position		  [110, 147, 210, 223]
	  AttributesFormatString  "%<BlockChoice>"
	  LinkData {
	    BlockName		    "twiddle_coeff_0"
	    DialogParameters {
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	    }
	    BlockName		    "twiddle_coeff_1"
	    DialogParameters {
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	    }
	    BlockName		    "twiddle_general"
	    DialogParameters {
	      Coeffs		      "ActualCoeffs"
	      StepPeriod	      "StepPeriod"
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	    }
	    BlockName		    "twiddle_general/coeff_gen"
	    DialogParameters {
	      BlockChoice	      "br_coeff_gen"
	    }
	    BlockName		    "twiddle_general/coeff_gen/br_coeff_gen/RO"
"M"
	    DialogParameters {
	      distributed_mem	      "on"
	    }
	    BlockName		    "twiddle_general/coeff_gen/br_coeff_gen/RO"
"M1"
	    DialogParameters {
	      distributed_mem	      "on"
	    }
	    BlockName		    "twiddle_general/coeff_gen/static_coeff_ge"
"n/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "twiddle_general/coeff_gen/static_coeff_ge"
"n/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "twiddle_general_3mult"
	    DialogParameters {
	      Coeffs		      "ActualCoeffs"
	      StepPeriod	      "StepPeriod"
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	    }
	    BlockName		    "twiddle_general_3mult/coeff_gen"
	    DialogParameters {
	      BlockChoice	      "br_coeff_gen"
	    }
	    BlockName		    "twiddle_general_4mult"
	    DialogParameters {
	      Coeffs		      "Coeffs"
	      StepPeriod	      "StepPeriod"
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	    }
	    BlockName		    "twiddle_stage_2"
	    DialogParameters {
	      FFTSize		      "FFTSize"
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	    }
	  }
	  BlockChoice		  "twiddle_general_3mult"
	  TemplateBlock		  "twiddle_lib/twiddle"
	  MemberBlocks		  "twiddle_coeff_0,twiddle_coeff_1,twiddle_gen"
"eral_3mult,twiddle_general_4mult,twiddle_stage_2"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "twiddle"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [20, 40, 40, 60]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [20, 80, 40, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [20, 120, 40, 140]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "twiddle_general_3mult"
	      Ports		      [3, 5]
	      Position		      [100, 40, 140, 80]
	      SourceBlock	      "twiddle_lib/twiddle_general_3mult"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      Coeffs		      "ActualCoeffs"
	      StepPeriod	      "StepPeriod"
	      BitWidth		      "BitWidth"
	      add_latency	      "add_latency"
	      mult_latency	      "mult_latency"
	      bram_latency	      "bram_latency"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_re"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_im"
	      Position		      [200, 80, 220, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bw_re"
	      Position		      [200, 120, 220, 140]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bw_im"
	      Position		      [200, 160, 220, 180]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [200, 200, 220, 220]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "twiddle_general_3mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "twiddle_general_3mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "twiddle_general_3mult"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "twiddle_general_3mult"
	      SrcPort		      1
	      DstBlock		      "a_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "twiddle_general_3mult"
	      SrcPort		      2
	      DstBlock		      "a_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "twiddle_general_3mult"
	      SrcPort		      3
	      DstBlock		      "bw_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "twiddle_general_3mult"
	      SrcPort		      4
	      DstBlock		      "bw_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "twiddle_general_3mult"
	      SrcPort		      5
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "a+bw"
	  Position		  [935, 48, 965, 62]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "a-bw"
	  Position		  [920, 528, 950, 542]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "of"
	  Position		  [975, 818, 1005, 832]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [305, 348, 335, 362]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "twiddle"
	  SrcPort		  5
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "twiddle"
	  SrcPort		  4
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "AddSub3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "AddSub1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "twiddle"
	  SrcPort		  3
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "AddSub2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "AddSub"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "twiddle"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "AddSub3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "AddSub1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "twiddle"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "AddSub2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "AddSub"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "twiddle"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "b"
	  SrcPort		  1
	  DstBlock		  "twiddle"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "a"
	  SrcPort		  1
	  DstBlock		  "twiddle"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  DstBlock		  "a+bw"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c1"
	  SrcPort		  1
	  DstBlock		  "a-bw"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [25, 0; 0, -60; 65, 0]
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Scale"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  Points		  [95, 0; 0, 115]
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Scale1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 30]
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Slice4"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Scale"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  Branch {
	    Points		    [25, 0]
	    DstBlock		    "Logical3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [20, 0]
	    DstBlock		    "Logical3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [15, 0]
	    DstBlock		    "Logical3"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Logical2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [10, 0]
	    DstBlock		    "Logical3"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Logical2"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [5, 0; 0, -80]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Convert1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      DstBlock		      "Slice5"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 30]
	      Branch {
		DstBlock		"Slice6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice7"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Slice8"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Scale1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [140, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  Branch {
	    Points		    [25, 0]
	    DstBlock		    "Logical6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Logical5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [20, 0]
	    DstBlock		    "Logical6"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Logical5"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Logical6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      Points		      [10, 0]
	      DstBlock		      "Logical6"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 70]
	      DstBlock		      "Logical5"
	      DstPort		      4
	    }
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Logical5"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Logical6"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  Points		  [5, 0; 0, -80]
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  Points		  [0, 460]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Convert2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      DstBlock		      "Slice9"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 30]
	      Branch {
		DstBlock		"Slice10"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice11"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Slice12"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Scale2"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  Branch {
	    Points		    [25, 0]
	    DstBlock		    "Logical9"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Logical8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice10"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [20, 0]
	    DstBlock		    "Logical9"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Logical8"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [15, 0]
	    DstBlock		    "Logical9"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Logical8"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Slice12"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [10, 0]
	    DstBlock		    "Logical9"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Logical8"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Logical9"
	  SrcPort		  1
	  DstBlock		  "Logical7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical8"
	  SrcPort		  1
	  Points		  [0, -50]
	  DstBlock		  "Logical7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub2"
	  SrcPort		  1
	  Points		  [55, 0; 0, 295; 30, 0]
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Scale2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Convert3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      DstBlock		      "Slice13"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 30]
	      Branch {
		DstBlock		"Slice14"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice15"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Slice16"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Scale3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [140, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice13"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  Branch {
	    Points		    [25, 0]
	    DstBlock		    "Logical12"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Logical11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice14"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [20, 0]
	    DstBlock		    "Logical12"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Logical11"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Logical12"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      Points		      [10, 0]
	      DstBlock		      "Logical12"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 70]
	      DstBlock		      "Logical11"
	      DstPort		      4
	    }
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Logical11"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Logical12"
	  SrcPort		  1
	  DstBlock		  "Logical10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical11"
	  SrcPort		  1
	  Points		  [5, 0; 0, -80]
	  DstBlock		  "Logical10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical10"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "AddSub3"
	  SrcPort		  1
	  Points		  [25, 0; 0, 475; 30, 0]
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Scale3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical7"
	  SrcPort		  1
	  Points		  [0, 230]
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [170, 0]
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 240]
	    Branch {
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 240]
	      Branch {
		DstBlock		"Mux2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 215]
		Branch {
		  DstBlock		  "Mux3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Logical13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical13"
	  SrcPort		  1
	  DstBlock		  "of"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [95, 0]
	  DstBlock		  "Logical13"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "c_to_ri"
      Ports		      [1, 2]
      Position		      [20, 554, 60, 596]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Bit Width:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "BitWidth=@1;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18"
      System {
	Name			"c_to_ri"
	Location		[567, 176, 837, 310]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [20, 63, 50, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [150, 29, 190, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "BitWidth - 1"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [150, 79, 190, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "BitWidth - 1"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "BitWidth"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [80, 81, 125, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "BitWidth"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "re"
	  Position		  [215, 38, 245, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "im"
	  Position		  [215, 88, 245, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "complex_addsub"
      Ports		      [2, 2]
      Position		      [170, 444, 230, 491]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Bit Wdith?|add latency?"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "BitWidth=@1;add_latency=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|2"
      MaskTabNameString	      ","
      System {
	Name			"complex_addsub"
	Location		[0, 179, 584, 536]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a"
	  Position		  [25, 43, 55, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "b"
	  Position		  [25, 138, 55, 152]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [175, 25, 225, 80]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub1"
	  Ports			  [2, 1]
	  Position		  [175, 95, 225, 150]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub2"
	  Ports			  [2, 1]
	  Position		  [175, 170, 225, 225]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub3"
	  Ports			  [2, 1]
	  Position		  [175, 240, 225, 295]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [305, 40, 350, 70]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth - 1"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [305, 110, 350, 140]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth - 1"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [305, 185, 350, 215]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth - 1"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [305, 255, 350, 285]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth - 1"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift"
	  Ports			  [1, 1]
	  Position		  [245, 45, 280, 65]
	  SourceBlock		  "xbsIndex_r3/Shift"
	  SourceType		  "Xilinx Shift Block"
	  shift_dir		  "Right"
	  shift_bits		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift1"
	  Ports			  [1, 1]
	  Position		  [245, 115, 280, 135]
	  SourceBlock		  "xbsIndex_r3/Shift"
	  SourceType		  "Xilinx Shift Block"
	  shift_dir		  "Right"
	  shift_bits		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift2"
	  Ports			  [1, 1]
	  Position		  [245, 190, 280, 210]
	  SourceBlock		  "xbsIndex_r3/Shift"
	  SourceType		  "Xilinx Shift Block"
	  shift_dir		  "Right"
	  shift_bits		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift3"
	  Ports			  [1, 1]
	  Position		  [245, 260, 280, 280]
	  SourceBlock		  "xbsIndex_r3/Shift"
	  SourceType		  "Xilinx Shift Block"
	  shift_dir		  "Right"
	  shift_bits		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [80, 29, 120, 71]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "c_to_ri"
	    Location		    [567, 158, 837, 310]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [20, 63, 50, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [150, 29, 190, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "BitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [150, 79, 190, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "BitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [80, 31, 125, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "BitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [80, 81, 125, 109]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "BitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "re"
	      Position		      [215, 38, 245, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "im"
	      Position		      [215, 88, 245, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "c_to_ri1"
	  Ports			  [1, 2]
	  Position		  [80, 124, 120, 166]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "c_to_ri1"
	    Location		    [567, 176, 837, 310]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [20, 63, 50, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [150, 29, 190, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "BitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [150, 79, 190, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "BitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [80, 31, 125, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "BitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [80, 81, 125, 109]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "BitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "re"
	      Position		      [215, 38, 245, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "im"
	      Position		      [215, 88, 245, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [395, 44, 435, 86]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ri_to_c"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c1"
	  Ports			  [2, 1]
	  Position		  [395, 109, 435, 151]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ri_to_c1"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "a+b"
	  Position		  [460, 58, 490, 72]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "a-b"
	  Position		  [460, 123, 490, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [20, 0; 0, -150]
	  DstBlock		  "ri_to_c1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  DstBlock		  "Shift"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  DstBlock		  "Shift1"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "AddSub2"
	  SrcPort		  1
	  DstBlock		  "Shift2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub3"
	  SrcPort		  1
	  DstBlock		  "Shift3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    DstBlock		    "AddSub1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "AddSub"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [25, 0; 0, 125]
	  Branch {
	    DstBlock		    "AddSub2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "AddSub3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [30, 0; 0, -25]
	  Branch {
	    DstBlock		    "AddSub1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "AddSub"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 55]
	  Branch {
	    DstBlock		    "AddSub2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "AddSub3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [10, 0; 0, -125]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "a"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "a+b"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c1"
	  SrcPort		  1
	  DstBlock		  "a-b"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "b"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Shift2"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift3"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dbuf_unscr"
      Ports		      [2, 1]
      Position		      [525, 457, 560, 493]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "dbuf_unscr"
      MaskPromptString	      "Size of FFT: (2^?)|Number of Simultaneous Input"
"s: (2^?)|Handling input #: (1 to # inputs)|BRAM Latency"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "FFTSize=@1;n_inputs=@2;banknum=@3;bram_latency="
"@4;"
      MaskInitialization      "biplex_len = FFTSize - n_inputs;\nr = biplex_le"
"n - n_inputs;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "5|2|1|4"
      MaskTabNameString	      ",,,"
      System {
	Name			"dbuf_unscr"
	Location		[131, 261, 633, 627]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [15, 53, 45, 67]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 113, 45, 127]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [165, 124, 185, 146]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [265, 27, 310, 73]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "bram_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [110, 47, 135, 73]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [205, 125, 230, 145]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [375, 82, 400, 148]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM"
	  Ports			  [3, 1]
	  Position		  [245, 88, 310, 142]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^biplex_len"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "bram_latency"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM1"
	  Ports			  [3, 1]
	  Position		  [245, 158, 310, 212]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^biplex_len"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "bram_latency"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "unscramble_cnt"
	  Ports			  [1, 3]
	  Position		  [65, 87, 140, 153]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "unscramble_cnt"
	    Location		    [238, 125, 899, 633]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [15, 143, 45, 157]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [300, 175, 350, 230]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [25, 221, 60, 239]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "banknum * 2^r - 1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "biplex_len"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [80, 191, 130, 244]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "biplex_len"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Down"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [1, 1]
	      Position		      [80, 124, 130, 176]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "biplex_len + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [390, 22, 435, 68]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [225, 173, 275, 207]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [410, 92, 435, 158]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [410, 172, 435, 238]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [160, 176, 205, 204]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "r"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [160, 221, 205, 249]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "r"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [160, 91, 205, 119]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [160, 136, 205, 164]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "mode"
	      Position		      [460, 38, 490, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bank1_addr"
	      Position		      [460, 118, 490, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bank2_addr"
	      Position		      [460, 198, 490, 212]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "mode"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "bank2_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "bank1_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, -60]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      Points		      [0, 0; 170, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"Mux1"
		DstPort			3
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 160, 0]
	      Branch {
		Points			[0, -60]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[20, 0]
		Branch {
		  Points		  [0, 80]
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Mux"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [425, 108, 455, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "unscramble_cnt"
	  SrcPort		  2
	  Points		  [70, 0; 0, -25]
	  DstBlock		  "Single Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [35, 0; 0, 45]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "unscramble_cnt"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "unscramble_cnt"
	  SrcPort		  3
	  Points		  [5, 0; 0, 25]
	  DstBlock		  "Single Port RAM1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "unscramble_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 55]
	  Branch {
	    DstBlock		    "Single Port RAM"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Single Port RAM1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Single Port RAM1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Single Port RAM1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -70]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Single Port RAM"
	  SrcPort		  1
	  Points		  [15, 0; 0, 20]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft"
      Ports		      [6, 5]
      Position		      [440, 16, 570, 134]
      BackgroundColor	      "magenta"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Number of Simultan"
"eous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
      MaskStyleString	      "edit,edit,edit,popup(Truncate|Round  (unbiased:"
" +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edi"
"t,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,"
      MaskVariables	      "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantization"
"=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
      MaskInitialization      "fft_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "5|18|2|Round  (unbiased: Even Values)|Wrap|2|3|"
"2"
      MaskTabNameString	      ",,,,,,,"
      System {
	Name			"fft"
	Location		[-6, 92, 990, 742]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [30, 17, 60, 33]
	  NamePlacement		  "alternate"
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  Position		  [30, 47, 60, 63]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  Position		  [30, 102, 60, 118]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [30, 202, 60, 218]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [30, 302, 60, 318]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [30, 402, 60, 418]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_biplex0"
	  Ports			  [4, 4]
	  Position		  [100, 100, 220, 220]
	  SourceBlock		  "fft_library/fft_biplex"
	  SourceType		  "fft_biplex"
	  ShowPortLabels	  "on"
	  FFTSize		  "FFTSize-n_inputs"
	  BitWidth		  "BitWidth"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_biplex1"
	  Ports			  [4, 4]
	  Position		  [100, 300, 220, 420]
	  SourceBlock		  "fft_library/fft_biplex"
	  SourceType		  "fft_biplex"
	  ShowPortLabels	  "on"
	  FFTSize		  "FFTSize-n_inputs"
	  BitWidth		  "BitWidth"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_direct"
	  Ports			  [6, 5]
	  Position		  [400, 15, 520, 135]
	  SourceBlock		  "fft_library/fft_direct"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  FFTSize		  "n_inputs"
	  BitWidth		  "BitWidth"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  MapTail		  "on"
	  LargerFFTSize		  "FFTSize"
	  StartStage		  "FFTSize-n_inputs+1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_unscrambler"
	  Ports			  [5, 5]
	  Position		  [550, 15, 670, 135]
	  SourceBlock		  "fft_library/fft_unscrambler"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  FFTSize		  "FFTSize"
	  n_inputs		  "n_inputs"
	  bram_latency		  "bram_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice"
	  Ports			  [1, 1]
	  Position		  [100, 17, 130, 33]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "n_inputs"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "FFTSize-n_inputs"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [700, 17, 730, 33]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  Position		  [700, 102, 730, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [700, 202, 730, 218]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  Position		  [700, 302, 730, 318]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out3"
	  Position		  [700, 402, 730, 418]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "fft_biplex0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "fft_biplex0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "fft_biplex0"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "fft_biplex1"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "fft_biplex0"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "fft_biplex1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "fft_biplex1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "fft_biplex1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "slice"
	  SrcPort		  1
	  DstBlock		  "fft_direct"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fft_biplex0"
	  SrcPort		  4
	  DstBlock		  "fft_direct"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_biplex0"
	  SrcPort		  1
	  DstBlock		  "fft_direct"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fft_biplex0"
	  SrcPort		  2
	  DstBlock		  "fft_direct"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fft_biplex1"
	  SrcPort		  1
	  DstBlock		  "fft_direct"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fft_biplex1"
	  SrcPort		  2
	  DstBlock		  "fft_direct"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  1
	  DstBlock		  "fft_unscrambler"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  2
	  DstBlock		  "fft_unscrambler"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  2
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  3
	  DstBlock		  "fft_unscrambler"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  3
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  4
	  DstBlock		  "fft_unscrambler"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  4
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  5
	  DstBlock		  "fft_unscrambler"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  5
	  DstBlock		  "out3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft_biplex"
      Ports		      [4, 4]
      Position		      [20, 210, 145, 305]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "fft_biplex"
      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max Efficien"
"cy at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult Laten"
"cy|BRAM Latency"
      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbiased: +/- "
"Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit,edi"
"t"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;overflow"
"=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
      MaskInitialization      "cursys = gcb;\ndisp(cursys);\nbiplex_core = [cu"
"rsys,'/biplex_core'];\nif ~strcmp(get_param(biplex_core, 'quantization'), qua"
"ntization),\n    set_param(biplex_core, 'quantization', quantization);\nend\n"
"if ~strcmp(get_param(biplex_core, 'overflow'), overflow),\n    set_param(bipl"
"ex_core, 'overflow', overflow);\nend"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|18|Truncate|Wrap|2|3|2"
      MaskTabNameString	      ",,,,,,"
      System {
	Name			"fft_biplex"
	Location		[80, 176, 930, 584]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol1"
	  Position		  [15, 33, 45, 47]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol2"
	  Position		  [15, 58, 45, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  Position		  [15, 108, 45, 122]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "biplex_core"
	  Ports			  [4, 4]
	  Position		  [75, 30, 200, 125]
	  SourceBlock		  "fft_library/biplex_core"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  FFTSize		  "FFTSize"
	  BitWidth		  "BitWidth"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "biplex_cplx_unscrambler"
	  Ports			  [3, 3]
	  Position		  [280, 28, 375, 122]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "biplex_cplx_unscrambler"
	    Location		    [-10, 76, 1002, 746]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "even"
	      Position		      [135, 43, 165, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "odd"
	      Position		      [60, 143, 90, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 163, 45, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [415, 31, 460, 109]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [1, 1]
	      Position		      [145, 85, 185, 125]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "FFTSize"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [190, 27, 235, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "bram_latency + 3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [700, 19, 725, 41]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [700, 59, 725, 81]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [700, 94, 725, 116]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [75, 192, 120, 238]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "bram_latency + 3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay9"
	      Ports		      [1, 1]
	      Position		      [230, 195, 270, 235]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux4"
	      Ports		      [3, 1]
	      Position		      [305, 117, 330, 183]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux5"
	      Ports		      [3, 1]
	      Position		      [310, 17, 335, 83]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [200, 94, 235, 116]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [605, 56, 650, 84]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2*BitWidth"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [605, 16, 650, 44]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Term"
	      Position		      [245, 160, 265, 180]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_bram1"
	      Ports		      [1, 1]
	      Position		      [355, 30, 395, 70]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "delay_bram"
	      MaskPromptString	      "Delay By:|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "DelayLen=@1;bram_latency=@2;"
	      MaskInitialization      "if (DelayLen <= bram_latency)\n	"
"error('delay value must be greater than BRAM Latency');\nend\nBitWidth = max("
"ceil(log2(DelayLen)), 2);"
	      MaskDisplay	      "fprintf('Z^-%d', DelayLen)"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2^(FFTSize-1)|bram_latency"
	      MaskTabNameString	      ","
	      System {
		Name			"delay_bram1"
		Location		[137, 87, 917, 538]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [285, 128, 315, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [320, 143, 355, 167]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [0, 1]
		  Position		  [310, 70, 350, 110]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "BitWidth"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "DelayLen - bram_latency - 1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM"
		  Ports			  [3, 1]
		  Position		  [370, 108, 435, 162]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "2^BitWidth"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "bram_latency"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [455, 128, 485, 142]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Single Port RAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Single Port RAM"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Single Port RAM"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Single Port RAM"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reorder"
	      Ports		      [2, 2]
	      Position		      [150, 141, 225, 179]
	      SourceBlock	      "fft_library/reorder"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      n_bits		      "FFTSize - 1"
	      bit_reverse	      "off"
	      ping_pong		      "off"
	      bram_latency	      "bram_latency"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reorder1"
	      Ports		      [2, 2]
	      Position		      [510, 61, 585, 99]
	      SourceBlock	      "fft_library/reorder"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      n_bits		      "FFTSize - 1"
	      bit_reverse	      "on"
	      ping_pong		      "off"
	      bram_latency	      "bram_latency"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [355, 194, 395, 236]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Delay Length: "
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "DelayLen=@1;"
	      MaskInitialization      "BitWidth = max(2, ceil(log2(DelayLen+1)"
"));\nUseCounter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
	      MaskDisplay	      "fprintf('Z^-%d', DelayLen)"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2^(FFTSize-1)"
	      System {
		Name			"sync_delay"
		Location		[383, 134, 876, 622]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [15, 203, 45, 217]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [145, 157, 190, 183]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "BitWidth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [140, 267, 185, 293]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "BitWidth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [70, 217, 115, 243]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "DelayLen"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "BitWidth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [235, 102, 280, 128]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "UseCounter"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [3, 1]
		  Position		  [135, 203, 185, 257]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "BitWidth"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Down"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [85, 257, 115, 288]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [300, 112, 325, 178]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [210, 158, 255, 202]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [210, 218, 255, 262]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [345, 138, 375, 152]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [0, -30]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -65]
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [20, 0; 0, 75; -210, 0]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [10, 0; 0, -15]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1"
	      Position		      [755, 23, 785, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2"
	      Position		      [755, 63, 785, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [755, 98, 785, 112]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "pol2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "pol1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reorder1"
	      SrcPort		      2
	      Points		      [5, 0; 0, 15]
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reorder1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice7"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      DstBlock		      "reorder1"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [2, 0]
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -75]
		DstBlock		"Mux5"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Mux4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Mux5"
		DstPort			2
	      }
	      Branch {
		Points			[0, 120]
		DstBlock		"Mux4"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		DstBlock		"Mux4"
		DstPort			2
	      }
	      Branch {
		Points			[0, -80]
		DstBlock		"Mux5"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux5"
	      SrcPort		      1
	      DstBlock		      "delay_bram1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux4"
	      SrcPort		      1
	      Points		      [65, 0]
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay9"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Delay9"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      2
	      DstBlock		      "Term"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Delay8"
		DstPort			1
	      }
	      Branch {
		DstBlock		"reorder"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "odd"
	      SrcPort		      1
	      DstBlock		      "reorder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "even"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_bram1"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      Points		      [70, 0; 0, -125]
	      DstBlock		      "reorder1"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol1_out"
	  Position		  [400, 38, 430, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol2_out"
	  Position		  [400, 68, 430, 82]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "of"
	  Position		  [220, 83, 250, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [400, 98, 430, 112]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "pol1"
	  SrcPort		  1
	  DstBlock		  "biplex_core"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2"
	  SrcPort		  1
	  DstBlock		  "biplex_core"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "biplex_core"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  DstBlock		  "biplex_core"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "biplex_cplx_unscrambler"
	  SrcPort		  1
	  DstBlock		  "pol1_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_cplx_unscrambler"
	  SrcPort		  2
	  DstBlock		  "pol2_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_cplx_unscrambler"
	  SrcPort		  3
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  3
	  DstBlock		  "of"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  1
	  Points		  [45, 0; 0, 5]
	  DstBlock		  "biplex_cplx_unscrambler"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  2
	  Points		  [20, 0; 0, 10]
	  DstBlock		  "biplex_cplx_unscrambler"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  4
	  Points		  [35, 0; 0, -10]
	  DstBlock		  "biplex_cplx_unscrambler"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft_biplex_real_2x"
      Ports		      [6, 4]
      Position		      [170, 323, 295, 422]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max Efficien"
"cy at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult Laten"
"cy|BRAM Latency"
      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbiased: +/- "
"Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit,edi"
"t"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;overflow"
"=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
      MaskInitialization      "cursys = gcb;\ndisp(cursys);\nbiplex_core = [cu"
"rsys,'/biplex_core'];\nif ~strcmp(get_param(biplex_core, 'quantization'), qua"
"ntization),\n    set_param(biplex_core, 'quantization', quantization);\nend\n"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|18|Round  (unbiased: Even Values)|Wrap|2|3|2"
      MaskTabNameString	      ",,,,,,"
      System {
	Name			"fft_biplex_real_2x"
	Location		[126, 147, 968, 451]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol1"
	  Position		  [15, 33, 45, 47]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol2"
	  Position		  [15, 63, 45, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol3"
	  Position		  [15, 93, 45, 107]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol4"
	  Position		  [15, 123, 45, 137]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 153, 45, 167]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  Position		  [15, 178, 45, 192]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bi_real_unscr_2x"
	  Ports			  [3, 3]
	  Position		  [350, 107, 435, 193]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Size of FFT (2^?):|Sample Bit Width|Add Lat"
"ency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "FFTSize=@1;n_bits=@2;add_latency=@3;bram_la"
"tency=@4;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "FFTSize|BitWidth|add_latency|bram_latency"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "bi_real_unscr_2x"
	    Location		    [182, 257, 747, 535]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "even"
	      Position		      [50, 133, 80, 147]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "odd"
	      Position		      [50, 208, 80, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 93, 65, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [25, 185, 65, 205]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [225, 51, 260, 69]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "FFTSize-1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [225, 82, 260, 118]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "FFTSize-1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [265, 199, 295, 231]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [440, 22, 485, 68]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "add_latency * 2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [360, 182, 385, 248]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [290, 68, 335, 112]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_addsub"
	      Ports		      [2, 2]
	      Position		      [410, 191, 485, 224]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"complex_addsub"
		Location		[409, 324, 993, 681]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [25, 138, 55, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [175, 25, 225, 80]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [175, 95, 225, 150]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [175, 170, 225, 225]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [175, 240, 225, 295]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [305, 40, 350, 70]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [305, 110, 350, 140]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [305, 185, 350, 215]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [305, 255, 350, 285]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [245, 45, 280, 65]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [245, 115, 280, 135]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift2"
		  Ports			  [1, 1]
		  Position		  [245, 190, 280, 210]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift3"
		  Ports			  [1, 1]
		  Position		  [245, 260, 280, 280]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [80, 29, 120, 71]
		  SourceBlock		  "fft_library/c_to_ri"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidth		  "n_bits"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [80, 124, 120, 166]
		  SourceBlock		  "fft_library/c_to_ri"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidth		  "n_bits"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [395, 44, 435, 86]
		  SourceBlock		  "fft_library/ri_to_c"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  likes_cookies		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [395, 109, 435, 151]
		  SourceBlock		  "fft_library/ri_to_c"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  likes_cookies		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [460, 58, 490, 72]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [460, 123, 490, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [20, 0; 0, -150]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Shift"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  1
		}
		Line {
		  Labels		  [0, 0]
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  DstBlock		  "Shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [25, 0; 0, 125]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [30, 0; 0, -25]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [30, 0; 0, 55]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -125]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  Labels		  [0, 0]
		  SrcBlock		  "Shift2"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reorder"
	      Ports		      [3, 3]
	      Position		      [105, 90, 200, 150]
	      BackgroundColor	      "magenta"
	      LinkData {
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "reorder_library/reorder"
	      SourceType	      ""
	      ShowPortLabels	      on
	      map		      "bit_reverse(0:2^(FFTSize-1)-1, FFTSize-"
"1)"
	      n_inputs		      "1"
	      bram_latency	      "bram_latency"
	      map_latency	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reorder1"
	      Ports		      [3, 3]
	      Position		      [105, 165, 200, 225]
	      BackgroundColor	      "magenta"
	      LinkData {
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "reorder_library/reorder"
	      SourceType	      ""
	      ShowPortLabels	      on
	      map		      "bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSi"
"ze-1)"
	      n_inputs		      "1"
	      bram_latency	      "bram_latency"
	      map_latency	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol12_out"
	      Position		      [510, 173, 540, 187]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol34_out"
	      Position		      [510, 208, 540, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 38, 540, 52]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"reorder"
		DstPort			1
	      }
	      Branch {
		Points			[0, 75]
		DstBlock		"reorder1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"reorder1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"reorder"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "reorder1"
	      SrcPort		      3
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      3
	      Points		      [135, 0]
	      Branch {
		Points			[55, 0]
		DstBlock		"complex_addsub"
		DstPort			1
	      }
	      Branch {
		Points			[0, 95]
		DstBlock		"Mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, -55]
		DstBlock		"Delay8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "complex_addsub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "even"
	      SrcPort		      1
	      DstBlock		      "reorder"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "complex_addsub"
	      SrcPort		      1
	      Points		      [0, -20]
	      DstBlock		      "pol12_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_addsub"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "pol34_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "odd"
	      SrcPort		      1
	      DstBlock		      "reorder1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "biplex_core"
	  Ports			  [4, 4]
	  Position		  [140, 100, 265, 195]
	  SourceBlock		  "fft_library/biplex_core"
	  SourceType		  ""
	  ShowPortLabels	  on
	  FFTSize		  "FFTSize"
	  BitWidth		  "BitWidth"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [65, 34, 105, 76]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ri_to_c"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c1"
	  Ports			  [2, 1]
	  Position		  [65, 94, 105, 136]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ri_to_c1"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol12_out"
	  Position		  [505, 18, 535, 32]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol34_out"
	  Position		  [505, 48, 535, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "of"
	  Position		  [285, 153, 315, 167]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [505, 173, 535, 187]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "bi_real_unscr_2x"
	  SrcPort		  3
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bi_real_unscr_2x"
	  SrcPort		  2
	  Points		  [25, 0; 0, -95]
	  DstBlock		  "pol34_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bi_real_unscr_2x"
	  SrcPort		  1
	  Points		  [15, 0; 0, -95]
	  DstBlock		  "pol12_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "biplex_core"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "biplex_core"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ri_to_c1"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "biplex_core"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "biplex_core"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  3
	  DstBlock		  "of"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  1
	  Points		  [65, 0]
	  DstBlock		  "bi_real_unscr_2x"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  2
	  Points		  [65, 0]
	  DstBlock		  "bi_real_unscr_2x"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  4
	  Points		  [35, 0; 0, -5]
	  DstBlock		  "bi_real_unscr_2x"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft_biplex_real_4x"
      Ports		      [6, 6]
      Position		      [170, 208, 295, 307]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "fft_biplex_real_4x"
      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max Efficien"
"cy at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult Laten"
"cy|BRAM Latency"
      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbiased: +/- "
"Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit,edi"
"t"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;overflow"
"=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
      MaskInitialization      "cursys = gcb;\ndisp(cursys);\n\nBRAMSize = 1843"
"2;\nDelayBramThresh = 1/4;  % Use bram when delays will fill this fraction of"
" a BRAM\n\nbiplex_core = [cursys,'/biplex_core'];\nif ~strcmp(get_param(biple"
"x_core, 'quantization'), quantization),\n    set_param(biplex_core, 'quantiza"
"tion', quantization);\nend\n\n% Implement delays normally or in BRAM\n\nif (2"
"^(FFTSize-1) * 2*BitWidth >= DelayBramThresh*BRAMSize),\n    delay_bram = 'on"
"';\nelse,\n    delay_bram = 'off';\nend\n\ndelays = {'delay0', 'delay1'};\nfo"
"r i=1:length(delays),\n    full_path = [cursys,'/bi_real_unscr_4x/',delays{i}"
"];\n    if 2^(FFTSize-1) > 16,\n        delay_type = 'delay_bram';\n    else,"
"\n        delay_type = 'delay_slr';\n    end\n    if ~strcmp(get_param(full_p"
"ath, 'BlockChoice'), delay_type),\n        set_param(full_path, 'BlockChoice'"
", delay_type)\n    end\nend"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|18|Round  (unbiased: Even Values)|Wrap|2|3|2"
      MaskTabNameString	      ",,,,,,"
      System {
	Name			"fft_biplex_real_4x"
	Location		[126, 147, 968, 451]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol1"
	  Position		  [15, 33, 45, 47]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol2"
	  Position		  [15, 63, 45, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol3"
	  Position		  [15, 93, 45, 107]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol4"
	  Position		  [15, 123, 45, 137]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 153, 45, 167]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  Position		  [15, 178, 45, 192]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bi_real_unscr_4x"
	  Ports			  [3, 5]
	  Position		  [350, 102, 435, 188]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bi_real_unscr_4x"
	    Location		    [77, 112, 1089, 760]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "even"
	      Position		      [50, 133, 80, 147]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "odd"
	      Position		      [50, 218, 80, 232]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 93, 65, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [25, 195, 65, 215]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [225, 51, 260, 69]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^(FFTSize-1)"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "FFTSize"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [225, 176, 260, 194]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "FFTSize"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [535, 305, 575, 325]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [225, 82, 260, 118]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "FFTSize"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [265, 209, 295, 241]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [365, 192, 390, 258]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [365, 107, 390, 173]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [365, 402, 390, 468]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [3, 1]
	      Position		      [365, 317, 390, 383]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [285, 153, 330, 197]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [285, 68, 330, 112]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_addsub"
	      Ports		      [2, 2]
	      Position		      [410, 201, 485, 234]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"complex_addsub"
		Location		[409, 324, 993, 681]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [25, 138, 55, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [175, 25, 225, 80]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [175, 95, 225, 150]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [175, 170, 225, 225]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [175, 240, 225, 295]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [305, 40, 350, 70]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [305, 110, 350, 140]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [305, 185, 350, 215]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [305, 255, 350, 285]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [245, 45, 280, 65]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [245, 115, 280, 135]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift2"
		  Ports			  [1, 1]
		  Position		  [245, 190, 280, 210]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift3"
		  Ports			  [1, 1]
		  Position		  [245, 260, 280, 280]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [80, 29, 120, 71]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [80, 124, 120, 166]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [395, 44, 435, 86]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [395, 109, 435, 151]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [460, 58, 490, 72]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [460, 123, 490, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [20, 0; 0, -150]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Shift"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  1
		}
		Line {
		  Labels		  [0, 0]
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  DstBlock		  "Shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [25, 0; 0, 125]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [30, 0; 0, -25]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [30, 0; 0, 55]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -125]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  Labels		  [0, 0]
		  SrcBlock		  "Shift2"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "complex_addsub1"
	      Ports		      [2, 2]
	      Position		      [410, 411, 485, 444]
	      SourceBlock	      "fft_library/fft_biplex_real_4x/bi_real_"
"unscr_4x/complex_addsub"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay0"
	      Ports		      [1, 1]
	      Position		      [525, 195, 570, 225]
	      BackgroundColor	      "magenta"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-1)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-1)"
		}
	      }
	      BlockChoice	      "delay_slr"
	      TemplateBlock	      "delay_lib/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay0"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_slr"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "magenta"
		  SourceBlock		  "delay_lib/delay_slr"
		  SourceType		  ""
		  ShowPortLabels	  on
		  DelayLen		  "2^(FFTSize-1)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_slr"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay1"
	      Ports		      [1, 1]
	      Position		      [525, 250, 570, 280]
	      BackgroundColor	      "magenta"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-1)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-1)"
		}
	      }
	      BlockChoice	      "delay_slr"
	      TemplateBlock	      "delay_lib/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay1"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_slr"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "magenta"
		  SourceBlock		  "delay_lib/delay_slr"
		  SourceType		  ""
		  ShowPortLabels	  on
		  DelayLen		  "2^(FFTSize-1)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_slr"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mirror_spectrum"
	      Ports		      [9, 5]
	      Position		      [755, 32, 845, 248]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"mirror_spectrum"
		Location		[2, 74, 998, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [80, 93, 110, 107]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din0"
		  Position		  [85, 173, 115, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "reo_in0"
		  Position		  [150, 248, 180, 262]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [85, 318, 115, 332]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "reo_in1"
		  Position		  [150, 393, 180, 407]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [85, 478, 115, 492]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "reo_in2"
		  Position		  [150, 553, 180, 567]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  Position		  [85, 623, 115, 637]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "reo_in3"
		  Position		  [150, 698, 180, 712]
		  Port			  "9"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [240, 136, 280, 154]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^(FFTSize - 1)"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [245, 83, 280, 117]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [135, 77, 180, 123]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency - 2 + 1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [390, 27, 435, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [135, 157, 180, 203]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency - 1 + 1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [135, 302, 180, 348]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency - 1 + 1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay5"
		  Ports			  [1, 1]
		  Position		  [135, 462, 180, 508]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency - 1 + 1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay6"
		  Ports			  [1, 1]
		  Position		  [135, 607, 180, 653]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency - 1 + 1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [415, 155, 430, 205]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [415, 300, 430, 350]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [415, 460, 430, 510]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [415, 605, 430, 655]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate"
		  Ports			  [1, 1]
		  Position		  [265, 244, 300, 286]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  use_core		  on
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate1"
		  Ports			  [1, 1]
		  Position		  [265, 389, 300, 431]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  use_core		  on
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate2"
		  Ports			  [1, 1]
		  Position		  [265, 549, 300, 591]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  use_core		  on
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate3"
		  Ports			  [1, 1]
		  Position		  [265, 694, 300, 736]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  use_core		  on
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [305, 113, 350, 157]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>b"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [205, 234, 245, 276]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [205, 379, 245, 421]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri2"
		  Ports			  [1, 2]
		  Position		  [205, 539, 245, 581]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri2"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri3"
		  Ports			  [1, 2]
		  Position		  [205, 684, 245, 726]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri3"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [315, 234, 355, 276]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [315, 379, 355, 421]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c2"
		  Ports			  [2, 1]
		  Position		  [315, 539, 355, 581]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c2"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c3"
		  Ports			  [2, 1]
		  Position		  [315, 684, 355, 726]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c3"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [455, 43, 485, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout0"
		  Position		  [455, 173, 485, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout1"
		  Position		  [455, 318, 485, 332]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout2"
		  Position		  [455, 478, 485, 492]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout3"
		  Position		  [455, 623, 485, 637]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Negate"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "Negate"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [20, 0; 0, -60]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reo_in0"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "dout0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din0"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [40, 0; 0, 30]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 145]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    Points		    [0, 145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Negate1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  DstBlock		  "Negate1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -60]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reo_in1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "dout1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Negate2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  2
		  DstBlock		  "Negate2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c2"
		  SrcPort		  1
		  Points		  [20, 0; 0, -60]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reo_in2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "dout2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "Delay5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Negate3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  2
		  DstBlock		  "Negate3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c3"
		  SrcPort		  1
		  Points		  [20, 0; 0, -60]
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reo_in3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "dout3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay6"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Mux3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "Delay6"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reorder"
	      Ports		      [3, 3]
	      Position		      [100, 90, 195, 150]
	      BackgroundColor	      "magenta"
	      LinkData {
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "reorder_library/reorder"
	      SourceType	      ""
	      ShowPortLabels	      on
	      map		      "bit_reverse(0:2^(FFTSize-1)-1, FFTSize-"
"1)"
	      n_inputs		      "1"
	      bram_latency	      "bram_latency"
	      map_latency	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reorder1"
	      Ports		      [3, 3]
	      Position		      [100, 175, 195, 235]
	      BackgroundColor	      "magenta"
	      LinkData {
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "reorder_library/reorder"
	      SourceType	      ""
	      ShowPortLabels	      on
	      map		      "bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSi"
"ze-1)"
	      n_inputs		      "1"
	      bram_latency	      "bram_latency"
	      map_latency	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reorder2"
	      Ports		      [6, 6]
	      Position		      [615, 268, 715, 452]
	      BackgroundColor	      "magenta"
	      LinkData {
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "reorder_library/reorder"
	      SourceType	      ""
	      ShowPortLabels	      on
	      map		      "2^(FFTSize-1)-1:-1:0"
	      n_inputs		      "4"
	      bram_latency	      "bram_latency"
	      map_latency	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [440, 19, 480, 61]
	      BackgroundColor	      "magenta"
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "delay_lib/sync_delay"
	      SourceType	      ""
	      ShowPortLabels	      on
	      DelayLen		      "2^(FFTSize-1) + 2*add_latency+1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out"
	      Position		      [865, 88, 895, 102]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out"
	      Position		      [865, 133, 895, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol3_out"
	      Position		      [865, 178, 895, 192]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol4_out"
	      Position		      [865, 223, 895, 237]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [865, 43, 895, 57]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "mirror_spectrum"
	      SrcPort		      2
	      DstBlock		      "pol1_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mirror_spectrum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reorder2"
	      SrcPort		      6
	      Points		      [20, 0]
	      DstBlock		      "mirror_spectrum"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "reorder2"
	      SrcPort		      5
	      Points		      [15, 0; 0, -215]
	      DstBlock		      "mirror_spectrum"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "reorder2"
	      SrcPort		      4
	      Points		      [10, 0; 0, -235]
	      DstBlock		      "mirror_spectrum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "reorder2"
	      SrcPort		      3
	      Points		      [5, 0; 0, -255]
	      DstBlock		      "mirror_spectrum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      Points		      [90, 0]
	      Branch {
		Points			[0, 245]
		DstBlock		"reorder2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"mirror_spectrum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "reorder2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "delay0"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 135]
		DstBlock		"reorder2"
		DstPort			3
	      }
	      Branch {
		Points			[0, -145]
		DstBlock		"mirror_spectrum"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "delay1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 110]
		DstBlock		"reorder2"
		DstPort			4
	      }
	      Branch {
		Points			[0, -150]
		DstBlock		"mirror_spectrum"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "complex_addsub1"
	      SrcPort		      1
	      Points		      [105, 0; 0, -15]
	      Branch {
		DstBlock		"reorder2"
		DstPort			5
	      }
	      Branch {
		Points			[0, -240]
		DstBlock		"mirror_spectrum"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "complex_addsub1"
	      SrcPort		      2
	      Points		      [110, 0]
	      Branch {
		DstBlock		"reorder2"
		DstPort			6
	      }
	      Branch {
		Points			[0, -220]
		DstBlock		"mirror_spectrum"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "complex_addsub"
	      SrcPort		      2
	      Points		      [20, 0]
	      DstBlock		      "delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_addsub"
	      SrcPort		      1
	      DstBlock		      "delay0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      DstBlock		      "complex_addsub1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "complex_addsub1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [15, 0; 0, 30]
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "Relational1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "complex_addsub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"reorder"
		DstPort			1
	      }
	      Branch {
		DstBlock		"reorder1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"reorder1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -85]
		DstBlock		"reorder"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "reorder1"
	      SrcPort		      3
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      3
	      Points		      [15, 0]
	      Branch {
		Points			[0, 210; 125, 0]
		Branch {
		  DstBlock		  "Mux3"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 105]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
	      }
	      Branch {
		Points			[125, 0]
		Branch {
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 105]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -60]
		DstBlock		"sync_delay"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[15, 0]
		Branch {
		  Points		  [0, -65]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Mux"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, 145; 0, 0]
		Branch {
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "complex_addsub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, 30]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"Mux3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "even"
	      SrcPort		      1
	      DstBlock		      "reorder"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "odd"
	      SrcPort		      1
	      DstBlock		      "reorder1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "mirror_spectrum"
	      SrcPort		      3
	      DstBlock		      "pol2_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mirror_spectrum"
	      SrcPort		      4
	      DstBlock		      "pol3_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mirror_spectrum"
	      SrcPort		      5
	      DstBlock		      "pol4_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "biplex_core"
	  Ports			  [4, 4]
	  Position		  [140, 100, 265, 195]
	  SourceBlock		  "fft_library/biplex_core"
	  SourceType		  ""
	  ShowPortLabels	  on
	  FFTSize		  "FFTSize"
	  BitWidth		  "BitWidth"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [65, 34, 105, 76]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ri_to_c"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c1"
	  Ports			  [2, 1]
	  Position		  [65, 94, 105, 136]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ri_to_c1"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol1_out"
	  Position		  [505, 18, 535, 32]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol2_out"
	  Position		  [505, 48, 535, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol3_out"
	  Position		  [505, 78, 535, 92]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol4_out"
	  Position		  [505, 108, 535, 122]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "of"
	  Position		  [285, 153, 315, 167]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [505, 173, 535, 187]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  4
	  Points		  [35, 0; 0, -10]
	  DstBlock		  "bi_real_unscr_4x"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  2
	  Points		  [65, 0]
	  DstBlock		  "bi_real_unscr_4x"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  1
	  Points		  [65, 0]
	  DstBlock		  "bi_real_unscr_4x"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_core"
	  SrcPort		  3
	  DstBlock		  "of"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "biplex_core"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c1"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "biplex_core"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "biplex_core"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "biplex_core"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "bi_real_unscr_4x"
	  SrcPort		  1
	  Points		  [15, 0; 0, -90]
	  DstBlock		  "pol1_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bi_real_unscr_4x"
	  SrcPort		  2
	  Points		  [25, 0; 0, -75]
	  DstBlock		  "pol2_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bi_real_unscr_4x"
	  SrcPort		  3
	  Points		  [35, 0; 0, -60]
	  DstBlock		  "pol3_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bi_real_unscr_4x"
	  SrcPort		  4
	  Points		  [40, 0; 0, -45]
	  DstBlock		  "pol4_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bi_real_unscr_4x"
	  SrcPort		  5
	  Points		  [0, 5]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft_direct"
      Ports		      [6, 5]
      Position		      [330, 209, 405, 316]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Add Latency|Mult L"
"atency|BRAM Latency|Quantization Behavior|Overflow Behavior|Map Tail of Large"
"r FFT|Size of Larger FFT (2^?):|Start Stage of Map Tail:"
      MaskStyleString	      "edit,edit,edit,edit,edit,popup(Truncate|Round  "
"(unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error"
"),checkbox,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||if strcmp(get_param(gcb,'Maptail'),'on')"
"\n    set_param(gcb,'MaskVisibilities',{'on','on','on','on','on','on','on','o"
"n','on','on'});\nelse\n    set_param(gcb,'MaskVisibilities',{'on','on','on','"
"on','on','on','on','on','off','off'});    \nend||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,"
      MaskVariables	      "FFTSize=@1;BitWidth=@2;add_latency=@3;mult_late"
"ncy=@4;bram_latency=@5;quantization=&6;overflow=&7;MapTail=@8;LargerFFTSize=@"
"9;StartStage=@10;"
      MaskInitialization      "fft_direct_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|18|2|3|2|Truncate|Wrap|off|5|3"
      MaskTabNameString	      ",,,,,,,,,"
      System {
	Name			"fft_direct"
	Location		[-17, 229, 979, 883]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [30, 17, 60, 33]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  Position		  [30, 47, 60, 63]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  Position		  [30, 102, 60, 118]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [30, 202, 60, 218]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [30, 302, 60, 318]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [30, 402, 60, 418]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "butterfly1_0"
	  Ports			  [4, 4]
	  Position		  [220, 102, 300, 178]
	  SourceBlock		  "fft_library/butterfly_direct"
	  SourceType		  "butterfly_direct"
	  ShowPortLabels	  "on"
	  FFTSize		  "2"
	  Coeffs		  "[0]"
	  StepPeriod		  "0"
	  BitWidth		  "BitWidth"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	  use_bram		  "off"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	}
	Block {
	  BlockType		  Reference
	  Name			  "butterfly1_1"
	  Ports			  [4, 4]
	  Position		  [220, 302, 300, 378]
	  SourceBlock		  "fft_library/butterfly_direct"
	  SourceType		  "butterfly_direct"
	  ShowPortLabels	  "on"
	  FFTSize		  "2"
	  Coeffs		  "[0]"
	  StepPeriod		  "0"
	  BitWidth		  "BitWidth"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	  use_bram		  "off"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	}
	Block {
	  BlockType		  Reference
	  Name			  "butterfly2_0"
	  Ports			  [4, 4]
	  Position		  [520, 102, 600, 178]
	  SourceBlock		  "fft_library/butterfly_direct"
	  SourceType		  "butterfly_direct"
	  ShowPortLabels	  "on"
	  FFTSize		  "2"
	  Coeffs		  "[0]"
	  StepPeriod		  "0"
	  BitWidth		  "BitWidth"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	  use_bram		  "off"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	}
	Block {
	  BlockType		  Reference
	  Name			  "butterfly2_1"
	  Ports			  [4, 4]
	  Position		  [520, 302, 600, 378]
	  SourceBlock		  "fft_library/butterfly_direct"
	  SourceType		  "butterfly_direct"
	  ShowPortLabels	  "on"
	  FFTSize		  "2"
	  Coeffs		  "[1]"
	  StepPeriod		  "0"
	  BitWidth		  "BitWidth"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	  use_bram		  "off"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node0_0"
	  Ports			  [1, 1]
	  Position		  [90, 100, 120, 130]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node0_1"
	  Ports			  [1, 1]
	  Position		  [90, 200, 120, 230]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node0_2"
	  Ports			  [1, 1]
	  Position		  [90, 300, 120, 330]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node0_3"
	  Ports			  [1, 1]
	  Position		  [90, 400, 120, 430]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node1_0"
	  Ports			  [1, 1]
	  Position		  [390, 100, 420, 130]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node1_1"
	  Ports			  [1, 1]
	  Position		  [390, 200, 420, 230]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node1_2"
	  Ports			  [1, 1]
	  Position		  [390, 300, 420, 330]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node1_3"
	  Ports			  [1, 1]
	  Position		  [390, 400, 420, 430]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node2_0"
	  Ports			  [1, 1]
	  Position		  [690, 100, 720, 130]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node2_1"
	  Ports			  [1, 1]
	  Position		  [690, 200, 720, 230]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node2_2"
	  Ports			  [1, 1]
	  Position		  [690, 300, 720, 330]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "node2_3"
	  Ports			  [1, 1]
	  Position		  [690, 400, 720, 430]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice0"
	  Ports			  [1, 1]
	  Position		  [90, 72, 120, 88]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice1"
	  Ports			  [1, 1]
	  Position		  [390, 72, 420, 88]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [750, 17, 780, 33]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  Position		  [750, 102, 780, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [750, 202, 780, 218]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  Position		  [750, 302, 780, 318]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out3"
	  Position		  [750, 402, 780, 418]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "node0_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "node0_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "node0_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "node0_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "slice0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "node2_0"
	  SrcPort		  1
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "node2_1"
	  SrcPort		  1
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "node2_2"
	  SrcPort		  1
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "node2_3"
	  SrcPort		  1
	  DstBlock		  "out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "node0_0"
	  SrcPort		  1
	  DstBlock		  "butterfly1_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "node0_2"
	  SrcPort		  1
	  DstBlock		  "butterfly1_0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "butterfly1_0"
	  SrcPort		  1
	  DstBlock		  "node1_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "butterfly1_0"
	  SrcPort		  2
	  DstBlock		  "node1_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "butterfly1_0"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "butterfly1_1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "slice0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "butterfly1_0"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "butterfly1_1"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "node0_1"
	  SrcPort		  1
	  DstBlock		  "butterfly1_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "node0_3"
	  SrcPort		  1
	  DstBlock		  "butterfly1_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "butterfly1_1"
	  SrcPort		  1
	  DstBlock		  "node1_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "butterfly1_1"
	  SrcPort		  2
	  DstBlock		  "node1_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "node1_0"
	  SrcPort		  1
	  DstBlock		  "butterfly2_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "node1_1"
	  SrcPort		  1
	  DstBlock		  "butterfly2_0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "butterfly2_0"
	  SrcPort		  1
	  DstBlock		  "node2_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "butterfly2_0"
	  SrcPort		  2
	  DstBlock		  "node2_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "butterfly1_0"
	  SrcPort		  4
	  DstBlock		  "butterfly2_0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "butterfly2_0"
	  SrcPort		  4
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "butterfly2_0"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "butterfly2_1"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "node1_2"
	  SrcPort		  1
	  DstBlock		  "butterfly2_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "node1_3"
	  SrcPort		  1
	  DstBlock		  "butterfly2_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "butterfly2_1"
	  SrcPort		  1
	  DstBlock		  "node2_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "butterfly2_1"
	  SrcPort		  2
	  DstBlock		  "node2_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "butterfly1_1"
	  SrcPort		  4
	  DstBlock		  "butterfly2_1"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft_real"
      Ports		      [10, 5]
      Position		      [435, 161, 570, 304]
      BackgroundColor	      "magenta"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Number of Simultan"
"eous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
      MaskStyleString	      "edit,edit,edit,popup(Truncate|Round  (unbiased:"
" +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edi"
"t,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,"
      MaskVariables	      "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantization"
"=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
      MaskInitialization      "fft_real_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|18|3|Round  (unbiased: Even Values)|Wrap|2|3|"
"2"
      MaskTabNameString	      ",,,,,,,"
      System {
	Name			"fft_real"
	Location		[-8, 74, 988, 744]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [30, 17, 60, 33]
	  NamePlacement		  "alternate"
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  Position		  [30, 47, 60, 63]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  Position		  [30, 102, 60, 118]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [30, 202, 60, 218]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [30, 302, 60, 318]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [30, 402, 60, 418]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  Position		  [30, 502, 60, 518]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  Position		  [30, 602, 60, 618]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  Position		  [30, 702, 60, 718]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  Position		  [30, 802, 60, 818]
	  Port			  "10"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_biplex_real_4x0"
	  Ports			  [6, 6]
	  Position		  [100, 100, 220, 220]
	  SourceBlock		  "fft_library/fft_biplex_real_4x"
	  SourceType		  "fft_biplex_real_4x"
	  ShowPortLabels	  "on"
	  FFTSize		  "FFTSize-n_inputs"
	  BitWidth		  "BitWidth"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_biplex_real_4x1"
	  Ports			  [6, 6]
	  Position		  [100, 300, 220, 420]
	  SourceBlock		  "fft_library/fft_biplex_real_4x"
	  SourceType		  "fft_biplex_real_4x"
	  ShowPortLabels	  "on"
	  FFTSize		  "FFTSize-n_inputs"
	  BitWidth		  "BitWidth"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_direct"
	  Ports			  [10, 9]
	  Position		  [400, 19, 520, 141]
	  SourceBlock		  "fft_library/fft_direct"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  FFTSize		  "n_inputs"
	  BitWidth		  "BitWidth"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	  bram_latency		  "bram_latency"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  MapTail		  "on"
	  LargerFFTSize		  "FFTSize"
	  StartStage		  "FFTSize-n_inputs+1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_unscrambler"
	  Ports			  [5, 5]
	  Position		  [550, 15, 670, 135]
	  SourceBlock		  "fft_library/fft_unscrambler"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  FFTSize		  "FFTSize-1"
	  n_inputs		  "n_inputs-1"
	  bram_latency		  "bram_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice"
	  Ports			  [1, 1]
	  Position		  [100, 17, 130, 33]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "n_inputs"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "FFTSize-n_inputs"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [700, 17, 730, 33]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  Position		  [700, 102, 730, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [700, 202, 730, 218]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  Position		  [700, 302, 730, 318]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out3"
	  Position		  [700, 402, 730, 418]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x0"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "fft_biplex_real_4x0"
	    DstPort		    6
	  }
	  Branch {
	    DstBlock		    "fft_biplex_real_4x1"
	    DstPort		    6
	  }
	  Branch {
	    DstBlock		    "slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "fft_biplex_real_4x0"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "fft_biplex_real_4x1"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "slice"
	  SrcPort		  1
	  DstBlock		  "fft_direct"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x0"
	  SrcPort		  6
	  DstBlock		  "fft_direct"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x0"
	  SrcPort		  1
	  DstBlock		  "fft_direct"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x0"
	  SrcPort		  2
	  DstBlock		  "fft_direct"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x0"
	  SrcPort		  3
	  DstBlock		  "fft_direct"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x0"
	  SrcPort		  4
	  DstBlock		  "fft_direct"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x1"
	  SrcPort		  1
	  DstBlock		  "fft_direct"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x1"
	  SrcPort		  2
	  DstBlock		  "fft_direct"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x1"
	  SrcPort		  3
	  DstBlock		  "fft_direct"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x1"
	  SrcPort		  4
	  DstBlock		  "fft_direct"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  1
	  DstBlock		  "fft_unscrambler"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  2
	  DstBlock		  "fft_unscrambler"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  2
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  3
	  DstBlock		  "fft_unscrambler"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  3
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  4
	  DstBlock		  "fft_unscrambler"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  4
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  5
	  DstBlock		  "fft_unscrambler"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  5
	  DstBlock		  "out3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft_stage_n"
      Ports		      [5, 4]
      Position		      [20, 432, 115, 518]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "fft_stage"
      MaskPromptString	      "Size of FFT: (2^? pnts)|Stage of FFT:|Output Bi"
"twidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Maximum Coeffic"
"ient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mult La"
"tency|BRAM Latency"
      MaskStyleString	      "edit,edit,edit,checkbox,checkbox,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|S"
"aturate|Error),edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,"
      MaskVariables	      "FFTSize=@1;FFTStage=@2;BitWidth=@3;DelayBram=@4"
";CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_latency=@9;mult_"
"latency=@10;bram_latency=@11;"
      MaskInitialization      "fft_stage_n_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "5|3|18|off|off|12|Truncate|Wrap|3|2|2"
      MaskTabNameString	      ",,,,,,,,,,"
      System {
	Name			"fft_stage_n"
	Location		[195, 278, 976, 596]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [140, 38, 170, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [80, 138, 110, 152]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "of_in"
	  Position		  [595, 98, 625, 112]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 203, 45, 217]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  Position		  [365, 283, 395, 297]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [75, 80, 115, 120]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "FFTSize-FFTStage+1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "off"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [175, 190, 215, 230]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [640, 73, 685, 117]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "1"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [250, 112, 275, 178]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [255, 12, 280, 78]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [401, 225, 429, 270]
	  Orientation		  "up"
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-(FFTStage - 1)"
	  base1			  "MSB of Input"
	  bit0			  "FFTStage - 1"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [135, 85, 170, 115]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "butterfly"
	  Ports			  [4, 4]
	  Position		  [430, 33, 530, 117]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "butterfly"
	    Location		    [11, 99, 1007, 753]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [20, 153, 50, 167]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [40, 178, 70, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 203, 45, 217]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [245, 18, 275, 32]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [315, 83, 360, 127]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [315, 148, 360, 192]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub2"
	      Ports		      [2, 1]
	      Position		      [315, 208, 360, 252]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub3"
	      Ports		      [2, 1]
	      Position		      [315, 268, 360, 312]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [680, 25, 720, 65]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [675, 265, 715, 305]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [665, 505, 705, 545]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [660, 745, 700, 785]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [230, 332, 275, 378]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2 * add_latency + 1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [330, 12, 350, 38]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [745, 703, 795, 737]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [4, 1]
	      Position		      [845, 814, 890, 856]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [780, 108, 825, 152]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical10"
	      Ports		      [2, 1]
	      Position		      [760, 828, 805, 872]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical11"
	      Ports		      [4, 1]
	      Position		      [685, 918, 730, 962]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical12"
	      Ports		      [4, 1]
	      Position		      [685, 818, 730, 862]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical13"
	      Ports		      [2, 1]
	      Position		      [915, 803, 960, 847]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [4, 1]
	      Position		      [705, 198, 750, 242]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [4, 1]
	      Position		      [705, 98, 750, 142]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [775, 348, 820, 392]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [4, 1]
	      Position		      [700, 438, 745, 482]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [4, 1]
	      Position		      [700, 338, 745, 382]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [765, 588, 810, 632]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [4, 1]
	      Position		      [690, 648, 735, 692]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      Ports		      [4, 1]
	      Position		      [690, 578, 735, 622]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [560, 12, 585, 78]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [555, 252, 580, 318]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [545, 492, 570, 558]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [3, 1]
	      Position		      [540, 732, 565, 798]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale"
	      Ports		      [1, 1]
	      Position		      [470, 57, 525, 113]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale1"
	      Ports		      [1, 1]
	      Position		      [475, 297, 530, 353]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale2"
	      Ports		      [1, 1]
	      Position		      [465, 537, 520, 593]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale3"
	      Ports		      [1, 1]
	      Position		      [460, 777, 515, 833]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [620, 68, 655, 82]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice10"
	      Ports		      [1, 1]
	      Position		      [605, 578, 640, 592]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice11"
	      Ports		      [1, 1]
	      Position		      [605, 608, 640, 622]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice12"
	      Ports		      [1, 1]
	      Position		      [605, 638, 640, 652]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice13"
	      Ports		      [1, 1]
	      Position		      [600, 788, 635, 802]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice14"
	      Ports		      [1, 1]
	      Position		      [600, 818, 635, 832]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice15"
	      Ports		      [1, 1]
	      Position		      [600, 848, 635, 862]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice16"
	      Ports		      [1, 1]
	      Position		      [600, 878, 635, 892]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [620, 98, 655, 112]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [620, 128, 655, 142]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [620, 158, 655, 172]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [615, 308, 650, 322]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [615, 338, 650, 352]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [615, 368, 650, 382]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [615, 398, 650, 412]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [605, 548, 640, 562]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [875, 34, 915, 76]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Mask Parameter 1:"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "off"
	      MaskVisibilityString    "off"
	      MaskToolTipString	      "on"
	      MaskVariables	      "test=@1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [860, 514, 900, 556]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Mask Parameter 1:"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "off"
	      MaskVisibilityString    "off"
	      MaskToolTipString	      "on"
	      MaskVariables	      "test=@1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_general_3mult"
	      Ports		      [3, 5]
	      Position		      [115, 147, 205, 223]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"twiddle_general_3mult"
		Location		[149, 131, 912, 655]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [225, 28, 255, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [50, 98, 80, 112]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 463, 70, 477]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [545, 103, 590, 147]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [255, 83, 300, 127]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [255, 318, 300, 362]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [255, 388, 300, 432]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub4"
		  Ports			  [2, 1]
		  Position		  [540, 303, 585, 347]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [320, 90, 360, 120]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [315, 325, 355, 355]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [320, 395, 360, 425]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [445, 100, 485, 130]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth + 1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert4"
		  Ports			  [1, 1]
		  Position		  [445, 315, 485, 345]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth + 1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert5"
		  Ports			  [1, 1]
		  Position		  [445, 385, 485, 415]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth + 1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert6"
		  Ports			  [1, 1]
		  Position		  [620, 110, 660, 140]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth + 1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert7"
		  Ports			  [1, 1]
		  Position		  [620, 310, 660, 340]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth + 1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [275, 15, 315, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + 2*add_latency + bram"
"_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [105, 85, 145, 125]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [280, 450, 320, 490]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + 2*add_latency + bram"
"_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [260, 145, 300, 185]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [260, 200, 300, 240]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay5"
		  Ports			  [1, 1]
		  Position		  [260, 255, 300, 295]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [380, 93, 425, 137]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [380, 308, 425, 352]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult2"
		  Ports			  [2, 1]
		  Position		  [380, 378, 425, 422]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "br_coeff_gen"
		  Ports			  [1, 1]
		  Position		  [100, 319, 145, 361]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "br_coeff_gen"
		    Location		    [404, 435, 919, 703]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [25, 48, 55, 62]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 29, 125, 81]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "log2(vlen) + StepPeriod"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM"
		    Ports		    [1, 1]
		    Position		    [210, 29, 260, 81]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "vlen"
		    initVector		    "round( real(ActualCoeffs) * 2^(Bi"
"tWidth-1) ) / 2^(BitWidth-1)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    latency		    "bram_latency"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [210, 94, 260, 146]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "vlen"
		    initVector		    "round( imag(ActualCoeffs) * 2^(Bi"
"tWidth-1)  ) / 2^(BitWidth-1)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    latency		    "bram_latency"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [145, 41, 190, 69]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "log2(vlen)"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [300, 54, 340, 96]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [390, 68, 420, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -35]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [340, 14, 380, 56]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri2"
		  Ports			  [1, 2]
		  Position		  [180, 319, 220, 361]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri2"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri3"
		  Ports			  [1, 2]
		  Position		  [175, 84, 215, 126]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "c_to_ri3"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [405, 13, 435, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [405, 43, 435, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [700, 118, 730, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [705, 318, 735, 332]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [340, 463, 370, 477]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Convert5"
		  SrcPort		  1
		  Points		  [30, 0; 0, -65]
		  DstBlock		  "AddSub4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert4"
		  SrcPort		  1
		  Points		  [15, 0; 0, -195]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 200]
		    DstBlock		    "AddSub4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub4"
		  SrcPort		  1
		  DstBlock		  "Convert7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Convert6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult2"
		  SrcPort		  1
		  DstBlock		  "Convert5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "Convert4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [55, 0; 0, 225]
		  DstBlock		  "Mult2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay5"
		  SrcPort		  1
		  Points		  [60, 0]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [30, 0; 0, 100]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "Mult2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  2
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Delay5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 105]
		    DstBlock		    "Delay4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "br_coeff_gen"
		  SrcPort		  1
		  DstBlock		  "c_to_ri2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -130]
		    DstBlock		    "br_coeff_gen"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert6"
		  SrcPort		  1
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert7"
		  SrcPort		  1
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a+bw"
	      Position		      [935, 48, 965, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a-bw"
	      Position		      [920, 528, 950, 542]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [985, 818, 1015, 832]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [305, 348, 335, 362]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Logical13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical13"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Logical13"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "twiddle_general_3mult"
	      SrcPort		      5
	      Points		      [5, 0]
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "twiddle_general_3mult"
	      SrcPort		      4
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "twiddle_general_3mult"
	      SrcPort		      3
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "twiddle_general_3mult"
	      SrcPort		      2
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "twiddle_general_3mult"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "twiddle_general_3mult"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "twiddle_general_3mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "twiddle_general_3mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "a+bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      DstBlock		      "a-bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      Points		      [25, 0; 0, -60; 65, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Scale"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      Points		      [95, 0; 0, 115]
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Scale1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[15, 0]
		DstBlock		"Logical3"
		DstPort			3
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"Logical2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[10, 0]
		DstBlock		"Logical3"
		DstPort			4
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"Logical2"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -80]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice5"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale1"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [140, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical6"
		DstPort			2
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Logical6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[5, 0]
		Branch {
		  Points		  [10, 0]
		  DstBlock		  "Logical6"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, 70]
		  DstBlock		  "Logical5"
		  DstPort		  4
		}
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Logical5"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      Points		      [5, 0; 0, -80]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [0, 460]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice9"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale2"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical9"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Logical8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice10"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical9"
		DstPort			2
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Logical8"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice11"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[15, 0]
		DstBlock		"Logical9"
		DstPort			3
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Logical8"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Slice12"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[10, 0]
		DstBlock		"Logical9"
		DstPort			4
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Logical8"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Logical7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [5, 0; 0, -50]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub2"
	      SrcPort		      1
	      Points		      [55, 0; 0, 295; 30, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Scale2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice13"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale3"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [140, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice13"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical12"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice14"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical12"
		DstPort			2
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical11"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice15"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Logical12"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice16"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[5, 0]
		Branch {
		  Points		  [10, 0]
		  DstBlock		  "Logical12"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, 70]
		  DstBlock		  "Logical11"
		  DstPort		  4
		}
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Logical11"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Logical12"
	      SrcPort		      1
	      DstBlock		      "Logical10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical11"
	      SrcPort		      1
	      Points		      [5, 0; 0, -80]
	      DstBlock		      "Logical10"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical10"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "AddSub3"
	      SrcPort		      1
	      Points		      [25, 0; 0, 475; 30, 0]
	      Branch {
		DstBlock		"Mux3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Scale3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      Points		      [0, 230]
	      DstBlock		      "Logical"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [170, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 240]
		Branch {
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 240]
		  Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_b"
	  Ports			  [1, 1]
	  Position		  [345, 29, 380, 61]
	  AttributesFormatString  "%<BlockChoice>"
	  LinkData {
	    BlockName		    "delay_bram"
	    DialogParameters {
	      DelayLen		      "2^(FFTSize-FFTStage)"
	      bram_latency	      "bram_latency"
	    }
	    BlockName		    "delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "delay_slr"
	    DialogParameters {
	      DelayLen		      "2^(FFTSize-FFTStage)"
	    }
	  }
	  BlockChoice		  "delay_slr"
	  TemplateBlock		  "delay_lib/delay"
	  MemberBlocks		  "delay_bram,delay_slr"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "delay_b"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [20, 40, 40, 60]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_slr"
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      SourceBlock	      "delay_lib/delay_slr"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(FFTSize-FFTStage)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "delay_slr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_slr"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_f"
	  Ports			  [1, 1]
	  Position		  [135, 129, 170, 161]
	  AttributesFormatString  "%<BlockChoice>"
	  LinkData {
	    BlockName		    "delay_bram"
	    DialogParameters {
	      DelayLen		      "2^(FFTSize-FFTStage)"
	      bram_latency	      "bram_latency"
	    }
	    BlockName		    "delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "delay_slr"
	    DialogParameters {
	      DelayLen		      "2^(FFTSize-FFTStage)"
	    }
	  }
	  BlockChoice		  "delay_slr"
	  TemplateBlock		  "delay_lib/delay"
	  MemberBlocks		  "delay_bram,delay_slr"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "delay_f"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [20, 40, 40, 60]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_slr"
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      SourceBlock	      "delay_lib/delay_slr"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(FFTSize-FFTStage)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "delay_slr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_slr"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay_x"
	  Ports			  [1, 1]
	  Position		  [340, 189, 380, 231]
	  LinkData {
	    BlockName		    "Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "fft_library/sync_delay"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  DelayLen		  "2^(FFTSize - FFTStage)"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [595, 23, 625, 37]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  Position		  [595, 58, 625, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "of"
	  Position		  [700, 88, 730, 102]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [570, 148, 600, 162]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "of_in"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "of"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "sync_delay_x"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [115, 0; 0, -80]
	  DstBlock		  "butterfly"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "delay_b"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_f"
	  SrcPort		  1
	  Points		  [0, 0; 55, 0]
	  Branch {
	    Points		    [0, -80]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  Points		  [0, 0; 40, 0]
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  Labels		  [2, 0]
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "delay_f"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_b"
	  SrcPort		  1
	  DstBlock		  "butterfly"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay_x"
	  SrcPort		  1
	  Points		  [20, 0; 0, -125]
	  DstBlock		  "butterfly"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "butterfly"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "butterfly"
	  SrcPort		  3
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "butterfly"
	  SrcPort		  2
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "butterfly"
	  SrcPort		  1
	  Points		  [20, 0; 0, -15]
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "butterfly"
	  SrcPort		  4
	  Points		  [10, 0; 0, 50]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft_unscrambler"
      Ports		      [3, 3]
      Position		      [330, 332, 410, 428]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Size of FFT: (2^?)|Number of Simultaneous Input"
"s: (2^?)|BRAM Latency"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "FFTSize=@1;n_inputs=@2;bram_latency=@3;"
      MaskInitialization      "fft_unscrambler_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "6|1|2"
      MaskTabNameString	      ",,"
      System {
	Name			"fft_unscrambler"
	Location		[70, 194, 615, 611]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [30, 58, 60, 72]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [30, 78, 60, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [30, 98, 60, 112]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "const"
	  Ports			  [0, 1]
	  Position		  [225, 57, 250, 73]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reorder"
	  Ports			  [4, 4]
	  Position		  [265, 39, 360, 96]
	  BackgroundColor	  "magenta"
	  SourceBlock		  "reorder_library/reorder"
	  SourceType		  ""
	  ShowPortLabels	  on
	  map			  "[0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30"
" 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31]"
	  n_inputs		  "2^n_inputs"
	  bram_latency		  "bram_latency"
	  map_latency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "square_transposer"
	  Ports			  [3, 3]
	  Position		  [85, 30, 170, 120]
	  SourceBlock		  "reorder_library/square_transposer"
	  SourceType		  ""
	  ShowPortLabels	  on
	  n_inputs		  "n_inputs"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [500, 38, 530, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [500, 93, 530, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [500, 148, 530, 162]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "square_transposer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "square_transposer"
	  SrcPort		  1
	  DstBlock		  "reorder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "const"
	  SrcPort		  1
	  DstBlock		  "reorder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "square_transposer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "square_transposer"
	  SrcPort		  2
	  DstBlock		  "reorder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  3
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "square_transposer"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "square_transposer"
	  SrcPort		  3
	  DstBlock		  "reorder"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  4
	  DstBlock		  "Out2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "mirror_spectrum"
      Ports		      [3, 2]
      Position		      [175, 554, 250, 596]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "FFT Size (2^?):|Bit Width|Reorder Latency"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "FFTSize=@1;n_bits=@2;reorder_latency=@3;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|18|2"
      MaskTabNameString	      ",,"
      System {
	Name			"mirror_spectrum"
	Location		[2, 74, 1014, 722]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [80, 93, 110, 107]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [85, 173, 115, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "reo_in"
	  Position		  [150, 248, 180, 262]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [240, 136, 280, 154]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "2^(FFTSize - 1)"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "FFTSize"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [245, 83, 280, 117]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "FFTSize"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [135, 77, 180, 123]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "reorder_latency - 2"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [390, 27, 435, 73]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [135, 157, 180, 203]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "reorder_latency - 1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [415, 155, 430, 205]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Negate"
	  Ports			  [1, 1]
	  Position		  [265, 244, 300, 286]
	  SourceBlock		  "xbsIndex_r3/Negate"
	  SourceType		  "Xilinx Negate Block"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "n_bits"
	  bin_pt		  "n_bits - 1"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  use_core		  "on"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [305, 113, 350, 157]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [205, 234, 245, 276]
	  SourceBlock		  "fft_library/c_to_ri"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  BitWidth		  "n_bits"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [315, 234, 355, 276]
	  SourceBlock		  "fft_library/ri_to_c"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  likes_cookies		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [455, 43, 485, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [455, 173, 485, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [40, 0; 0, 30]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reo_in"
	  SrcPort		  1
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  Points		  [20, 0; 0, -60]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  DstBlock		  "Negate"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Negate"
	  SrcPort		  1
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "reorder"
      Ports		      [2, 2]
      Position		      [455, 396, 530, 434]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Length of Vector: (2^?)|Bit Reverse|Backwards|B"
"RAM Latency"
      MaskStyleString	      "edit,checkbox,checkbox,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "n_bits=@1;bit_reverse=&2;ping_pong=&3;bram_late"
"ncy=@4;"
      MaskInitialization      "cursys = gcb;\ndisp(cursys);\nset_param([cursys"
",'/crazy_cnt'], 'bit_reverse', bit_reverse);\nset_param([cursys,'/crazy_cnt']"
", 'ping_pong', ping_pong);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|off|off|2"
      MaskTabNameString	      ",,,"
      System {
	Name			"reorder"
	Location		[281, 294, 779, 601]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [245, 183, 275, 197]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [220, 128, 250, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [295, 219, 330, 241]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [295, 174, 325, 206]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM"
	  Ports			  [3, 1]
	  Position		  [350, 128, 395, 252]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^n_bits"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "bram_latency"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "crazy_cnt"
	  Ports			  [1, 1]
	  Position		  [275, 110, 325, 160]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Number of Bits:|Bit Reverse|Ping Pong"
	  MaskStyleString	  "edit,checkbox,checkbox"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "n_bits=@1;bit_reverse=@2;ping_pong=@3;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "n_bits|off|off"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "crazy_cnt"
	    Location		    [83, 95, 836, 604]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 88, 55, 102]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [35, 155, 75, 175]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^n_bits - 1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "n_bits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [225, 105, 265, 125]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "ping_pong"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [350, 85, 390, 105]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "bit_reverse"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [90, 69, 140, 121]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "n_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter2"
	      Ports		      [2, 1]
	      Position		      [90, 125, 140, 180]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "n_bits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Down"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [265, 29, 295, 61]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [315, 49, 345, 81]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [455, 32, 480, 98]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [405, 82, 430, 148]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [280, 102, 305, 168]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [160, 81, 195, 109]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "n_bits"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [160, 31, 195, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bit_reverse"
	      Ports		      [1, 1]
	      Position		      [330, 121, 385, 149]
	      SourceBlock	      "fft_library/bit_reverse"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      n_bits		      "n_bits"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [500, 58, 530, 72]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter2"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -20]
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"bit_reverse"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "bit_reverse"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Counter2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Mux2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Counter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [350, 39, 390, 81]
	  LinkData {
	    BlockName		    "Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "fft_library/sync_delay"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  DelayLen		  "2^n_bits + bram_latency + 3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [410, 183, 440, 197]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [415, 53, 445, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "crazy_cnt"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "crazy_cnt"
	  SrcPort		  1
	  Points		  [0, 15]
	  DstBlock		  "Single Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Single Port RAM"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ri_to_c"
      Ports		      [2, 1]
      Position		      [85, 554, 125, 596]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "I think cookies are delicious"
      MaskStyleString	      "checkbox"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "likes_cookies=@1;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "off"
      System {
	Name			"ri_to_c"
	Location		[512, 151, 787, 285]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "re"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "im"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [145, 40, 195, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [80, 29, 120, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [80, 79, 120, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "c"
	  Position		  [220, 63, 250, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "re"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "im"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_delay"
      Ports		      [1, 1]
      Position		      [455, 454, 495, 496]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Delay Length: "
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "DelayLen=@1;"
      MaskInitialization      "BitWidth = max(2, ceil(log2(DelayLen+1)));\nUse"
"Counter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
      MaskDisplay	      "fprintf('Z^-%d', DelayLen)"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4"
      System {
	Name			"sync_delay"
	Location		[383, 134, 876, 622]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [15, 203, 45, 217]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [145, 157, 190, 183]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "BitWidth"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [140, 267, 185, 293]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "BitWidth"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [70, 217, 115, 243]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "DelayLen"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "BitWidth"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [235, 102, 280, 128]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "UseCounter"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [3, 1]
	  Position		  [135, 203, 185, 257]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "BitWidth"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Down"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "on"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [85, 257, 115, 288]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [300, 112, 325, 178]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [210, 158, 255, 202]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [210, 218, 255, 262]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [345, 138, 375, 152]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Relational"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, -30]
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [20, 0; 0, 75; -210, 0]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
      }
    }
    Annotation {
      Name		      "%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
"%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n%                                          "
"                                   %\n%   Center for Astronomy Signal Process"
"ing and Electronics Research           %\n%   http://seti.ssl.berkeley.edu/ca"
"sper/                                      %\n%   Copyright (C) 2006 Universi"
"ty of California, Berkeley                     %\n%                          "
"                                                   %\n%   This program is fre"
"e software; you can redistribute it and/or modify      %\n%   it under the te"
"rms of the GNU General Public License as published by      %\n%   the Free So"
"ftware Foundation; either version 2 of the License, or         %\n%   (at you"
"r option) any later version.                                       %\n%      "
"                                                                       %\n%  "
" This program is distributed in the hope that it will be useful,           %"
"\n%   but WITHOUT ANY WARRANTY; without even the implied warranty of         "
"   %\n%   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the      "
"       %\n%   GNU General Public License for more details.                   "
"           %\n%                                                              "
"               %\n%   You should have received a copy of the GNU General Publ"
"ic License along   %\n%   with this program; if not, write to the Free Softwa"
"re Foundation, Inc.,   %\n%   51 Franklin Street, Fifth Floor, Boston, MA 021"
"10-1301 USA.               %\n%                                              "
"                               %\n%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
"%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
      Position		      [11, 105]
      HorizontalAlignment     "left"
      FontName		      "Lucida Console"
      FontSize		      9
    }
  }
}
