<stg><name>Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten53"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %mul_ln727_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln727

]]></Node>
<StgValue><ssdm name="mul_ln727_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %add_ln724_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln724

]]></Node>
<StgValue><ssdm name="add_ln724_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i10 0, i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten53_load = load i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="indvar_flatten53_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2 %icmp_ln724 = icmp_eq  i10 %indvar_flatten53_load, i10 %add_ln724_read

]]></Node>
<StgValue><ssdm name="icmp_ln724"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln724_1 = add i10 %indvar_flatten53_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln724_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln724 = br i1 %icmp_ln724, void %.lr.ph31, void %.lr.ph.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln724"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.lr.ph31:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.lr.ph31:1 %i_load = load i6 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph31:2 %i_13 = add i6 %i_load, i6 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph31:5 %icmp_ln726 = icmp_eq  i4 %j_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln726"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.lr.ph31:6 %select_ln724 = select i1 %icmp_ln726, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln724"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.lr.ph31:7 %select_ln724_1 = select i1 %icmp_ln726, i6 %i_13, i6 %i_load

]]></Node>
<StgValue><ssdm name="select_ln724_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph31:37 %add_ln726 = add i4 %select_ln724, i4 1

]]></Node>
<StgValue><ssdm name="add_ln726"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph31:38 %store_ln724 = store i10 %add_ln724_1, i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="store_ln724"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph31:39 %store_ln724 = store i6 %select_ln724_1, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln724"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph31:40 %store_ln726 = store i4 %add_ln726, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln726"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="6">
<![CDATA[
.lr.ph31:8 %zext_ln732 = zext i6 %select_ln724_1

]]></Node>
<StgValue><ssdm name="zext_ln732"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph31:14 %add_ln727 = add i10 %mul_ln727_read, i10 %zext_ln732

]]></Node>
<StgValue><ssdm name="add_ln727"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.lr.ph31:15 %p_shl_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln727, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.lr.ph31:16 %tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln727, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="11">
<![CDATA[
.lr.ph31:17 %zext_ln727_1 = zext i11 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln727_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.lr.ph31:18 %add_ln727_1 = add i13 %p_shl_cast, i13 %zext_ln727_1

]]></Node>
<StgValue><ssdm name="add_ln727_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="4">
<![CDATA[
.lr.ph31:20 %zext_ln732_3 = zext i4 %select_ln724

]]></Node>
<StgValue><ssdm name="zext_ln732_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.lr.ph31:25 %add_ln727_2 = add i13 %add_ln727_1, i13 %zext_ln732_3

]]></Node>
<StgValue><ssdm name="add_ln727_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="13">
<![CDATA[
.lr.ph31:26 %zext_ln727_2 = zext i13 %add_ln727_2

]]></Node>
<StgValue><ssdm name="zext_ln727_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph31:27 %dependency_predecessors_kernels_values1_addr = getelementptr i6 %dependency_predecessors_kernels_values1, i64 0, i64 %zext_ln727_2

]]></Node>
<StgValue><ssdm name="dependency_predecessors_kernels_values1_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="13">
<![CDATA[
.lr.ph31:30 %dependency_predecessors_kernels_values1_load = load i13 %dependency_predecessors_kernels_values1_addr

]]></Node>
<StgValue><ssdm name="dependency_predecessors_kernels_values1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="13">
<![CDATA[
.lr.ph31:30 %dependency_predecessors_kernels_values1_load = load i13 %dependency_predecessors_kernels_values1_addr

]]></Node>
<StgValue><ssdm name="dependency_predecessors_kernels_values1_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
.lr.ph.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph31:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_724_19_VITIS_LOOP_726_20_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph31:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 170, i64 420, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.lr.ph31:9 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln724_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="9">
<![CDATA[
.lr.ph31:10 %zext_ln732_1 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln732_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.lr.ph31:11 %tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln724_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="7">
<![CDATA[
.lr.ph31:12 %zext_ln732_2 = zext i7 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln732_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph31:13 %add_ln732 = add i10 %zext_ln732_1, i10 %zext_ln732_2

]]></Node>
<StgValue><ssdm name="add_ln732"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph31:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="4">
<![CDATA[
.lr.ph31:21 %zext_ln732_4 = zext i4 %select_ln724

]]></Node>
<StgValue><ssdm name="zext_ln732_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph31:22 %add_ln732_1 = add i10 %add_ln732, i10 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="add_ln732_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="10">
<![CDATA[
.lr.ph31:23 %zext_ln732_5 = zext i10 %add_ln732_1

]]></Node>
<StgValue><ssdm name="zext_ln732_5"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph31:24 %dependency_predecessor_values_addr = getelementptr i8 %dependency_predecessor_values, i64 0, i64 %zext_ln732_5

]]></Node>
<StgValue><ssdm name="dependency_predecessor_values_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph31:28 %specloopname_ln726 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49

]]></Node>
<StgValue><ssdm name="specloopname_ln726"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph31:29 %icmp_ln727 = icmp_eq  i4 %select_ln724, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln727"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="6">
<![CDATA[
.lr.ph31:31 %zext_ln727 = zext i6 %dependency_predecessors_kernels_values1_load

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph31:32 %icmp_ln727_1 = icmp_ne  i6 %dependency_predecessors_kernels_values1_load, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph31:33 %or_ln727 = or i1 %icmp_ln727, i1 %icmp_ln727_1

]]></Node>
<StgValue><ssdm name="or_ln727"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.lr.ph31:34 %select_ln727 = select i1 %or_ln727, i7 %zext_ln727, i7 127

]]></Node>
<StgValue><ssdm name="select_ln727"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="7">
<![CDATA[
.lr.ph31:35 %sext_ln729 = sext i7 %select_ln727

]]></Node>
<StgValue><ssdm name="sext_ln729"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.lr.ph31:36 %store_ln729 = store i8 %sext_ln729, i10 %dependency_predecessor_values_addr

]]></Node>
<StgValue><ssdm name="store_ln729"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph31:41 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="add_ln724" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln724"/></StgValue>
</port>
<port id="79" name="mul_ln727" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln727"/></StgValue>
</port>
<port id="80" name="dependency_predecessors_kernels_values1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="dependency_predecessors_kernels_values1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="dependency_predecessor_values" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dependency_predecessor_values"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="StgValue_82" to="j" fromId="82" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_82" to="i" fromId="82" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_82" to="indvar_flatten53" fromId="82" toId="9">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i10" to="mul_ln727_read" fromId="86" toId="10">
</dataflow>
<dataflow id="88" from="mul_ln727" to="mul_ln727_read" fromId="79" toId="10">
</dataflow>
<dataflow id="89" from="_ssdm_op_Read.ap_auto.i10" to="add_ln724_read" fromId="86" toId="11">
</dataflow>
<dataflow id="90" from="add_ln724" to="add_ln724_read" fromId="78" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="indvar_flatten53" to="store_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_94" to="store_ln0" fromId="94" toId="13">
</dataflow>
<dataflow id="96" from="i" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_97" to="store_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="99" from="j" to="store_ln0" fromId="7" toId="14">
</dataflow>
<dataflow id="100" from="indvar_flatten53" to="indvar_flatten53_load" fromId="9" toId="16">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="101" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specpipeline_ln0" fromId="103" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_82" to="specpipeline_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="17">
</dataflow>
<dataflow id="110" from="p_str" to="specpipeline_ln0" fromId="109" toId="17">
</dataflow>
<dataflow id="111" from="indvar_flatten53_load" to="icmp_ln724" fromId="16" toId="18">
</dataflow>
<dataflow id="112" from="add_ln724_read" to="icmp_ln724" fromId="11" toId="18">
</dataflow>
<dataflow id="113" from="indvar_flatten53_load" to="add_ln724_1" fromId="16" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_114" to="add_ln724_1" fromId="114" toId="19">
</dataflow>
<dataflow id="116" from="icmp_ln724" to="br_ln724" fromId="18" toId="20">
</dataflow>
<dataflow id="117" from="j" to="j_load" fromId="7" toId="21">
</dataflow>
<dataflow id="118" from="i" to="i_load" fromId="8" toId="22">
</dataflow>
<dataflow id="119" from="i_load" to="i_13" fromId="22" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_120" to="i_13" fromId="120" toId="23">
</dataflow>
<dataflow id="122" from="j_load" to="icmp_ln726" fromId="21" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_123" to="icmp_ln726" fromId="123" toId="24">
</dataflow>
<dataflow id="125" from="icmp_ln726" to="select_ln724" fromId="24" toId="25">
</dataflow>
<dataflow id="126" from="StgValue_97" to="select_ln724" fromId="97" toId="25">
</dataflow>
<dataflow id="127" from="j_load" to="select_ln724" fromId="21" toId="25">
</dataflow>
<dataflow id="128" from="icmp_ln726" to="select_ln724_1" fromId="24" toId="26">
</dataflow>
<dataflow id="129" from="i_13" to="select_ln724_1" fromId="23" toId="26">
</dataflow>
<dataflow id="130" from="i_load" to="select_ln724_1" fromId="22" toId="26">
</dataflow>
<dataflow id="131" from="select_ln724" to="add_ln726" fromId="25" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_132" to="add_ln726" fromId="132" toId="27">
</dataflow>
<dataflow id="134" from="add_ln724_1" to="store_ln724" fromId="19" toId="28">
</dataflow>
<dataflow id="135" from="indvar_flatten53" to="store_ln724" fromId="9" toId="28">
</dataflow>
<dataflow id="136" from="select_ln724_1" to="store_ln724" fromId="26" toId="29">
</dataflow>
<dataflow id="137" from="i" to="store_ln724" fromId="8" toId="29">
</dataflow>
<dataflow id="138" from="add_ln726" to="store_ln726" fromId="27" toId="30">
</dataflow>
<dataflow id="139" from="j" to="store_ln726" fromId="7" toId="30">
</dataflow>
<dataflow id="140" from="select_ln724_1" to="zext_ln732" fromId="26" toId="31">
</dataflow>
<dataflow id="141" from="mul_ln727_read" to="add_ln727" fromId="10" toId="32">
</dataflow>
<dataflow id="142" from="zext_ln732" to="add_ln727" fromId="31" toId="32">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl_cast" fromId="143" toId="33">
</dataflow>
<dataflow id="145" from="add_ln727" to="p_shl_cast" fromId="32" toId="33">
</dataflow>
<dataflow id="147" from="StgValue_146" to="p_shl_cast" fromId="146" toId="33">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitConcatenate.i11.i10.i1" to="tmp" fromId="148" toId="34">
</dataflow>
<dataflow id="150" from="add_ln727" to="tmp" fromId="32" toId="34">
</dataflow>
<dataflow id="152" from="StgValue_151" to="tmp" fromId="151" toId="34">
</dataflow>
<dataflow id="153" from="tmp" to="zext_ln727_1" fromId="34" toId="35">
</dataflow>
<dataflow id="154" from="p_shl_cast" to="add_ln727_1" fromId="33" toId="36">
</dataflow>
<dataflow id="155" from="zext_ln727_1" to="add_ln727_1" fromId="35" toId="36">
</dataflow>
<dataflow id="156" from="select_ln724" to="zext_ln732_3" fromId="25" toId="37">
</dataflow>
<dataflow id="157" from="add_ln727_1" to="add_ln727_2" fromId="36" toId="38">
</dataflow>
<dataflow id="158" from="zext_ln732_3" to="add_ln727_2" fromId="37" toId="38">
</dataflow>
<dataflow id="159" from="add_ln727_2" to="zext_ln727_2" fromId="38" toId="39">
</dataflow>
<dataflow id="160" from="dependency_predecessors_kernels_values1" to="dependency_predecessors_kernels_values1_addr" fromId="80" toId="40">
</dataflow>
<dataflow id="162" from="StgValue_161" to="dependency_predecessors_kernels_values1_addr" fromId="161" toId="40">
</dataflow>
<dataflow id="163" from="zext_ln727_2" to="dependency_predecessors_kernels_values1_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="164" from="dependency_predecessors_kernels_values1_addr" to="dependency_predecessors_kernels_values1_load" fromId="40" toId="41">
</dataflow>
<dataflow id="165" from="dependency_predecessors_kernels_values1_addr" to="dependency_predecessors_kernels_values1_load" fromId="40" toId="42">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="166" toId="43">
</dataflow>
<dataflow id="169" from="VITIS_LOOP_724_19_VITIS_LOOP_726_20_str" to="specloopname_ln0" fromId="168" toId="43">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="170" toId="44">
</dataflow>
<dataflow id="173" from="StgValue_172" to="empty" fromId="172" toId="44">
</dataflow>
<dataflow id="175" from="StgValue_174" to="empty" fromId="174" toId="44">
</dataflow>
<dataflow id="176" from="StgValue_161" to="empty" fromId="161" toId="44">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_s" fromId="177" toId="45">
</dataflow>
<dataflow id="179" from="select_ln724_1" to="tmp_s" fromId="26" toId="45">
</dataflow>
<dataflow id="180" from="StgValue_146" to="tmp_s" fromId="146" toId="45">
</dataflow>
<dataflow id="181" from="tmp_s" to="zext_ln732_1" fromId="45" toId="46">
</dataflow>
<dataflow id="183" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_6" fromId="182" toId="47">
</dataflow>
<dataflow id="184" from="select_ln724_1" to="tmp_6" fromId="26" toId="47">
</dataflow>
<dataflow id="185" from="StgValue_151" to="tmp_6" fromId="151" toId="47">
</dataflow>
<dataflow id="186" from="tmp_6" to="zext_ln732_2" fromId="47" toId="48">
</dataflow>
<dataflow id="187" from="zext_ln732_1" to="add_ln732" fromId="46" toId="49">
</dataflow>
<dataflow id="188" from="zext_ln732_2" to="add_ln732" fromId="48" toId="49">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="101" toId="50">
</dataflow>
<dataflow id="190" from="StgValue_103" to="specpipeline_ln0" fromId="103" toId="50">
</dataflow>
<dataflow id="191" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="50">
</dataflow>
<dataflow id="192" from="StgValue_82" to="specpipeline_ln0" fromId="82" toId="50">
</dataflow>
<dataflow id="193" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="50">
</dataflow>
<dataflow id="194" from="p_str" to="specpipeline_ln0" fromId="109" toId="50">
</dataflow>
<dataflow id="195" from="select_ln724" to="zext_ln732_4" fromId="25" toId="51">
</dataflow>
<dataflow id="196" from="add_ln732" to="add_ln732_1" fromId="49" toId="52">
</dataflow>
<dataflow id="197" from="zext_ln732_4" to="add_ln732_1" fromId="51" toId="52">
</dataflow>
<dataflow id="198" from="add_ln732_1" to="zext_ln732_5" fromId="52" toId="53">
</dataflow>
<dataflow id="199" from="dependency_predecessor_values" to="dependency_predecessor_values_addr" fromId="81" toId="54">
</dataflow>
<dataflow id="200" from="StgValue_161" to="dependency_predecessor_values_addr" fromId="161" toId="54">
</dataflow>
<dataflow id="201" from="zext_ln732_5" to="dependency_predecessor_values_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopName" to="specloopname_ln726" fromId="166" toId="55">
</dataflow>
<dataflow id="204" from="empty_49" to="specloopname_ln726" fromId="203" toId="55">
</dataflow>
<dataflow id="205" from="select_ln724" to="icmp_ln727" fromId="25" toId="56">
</dataflow>
<dataflow id="206" from="StgValue_97" to="icmp_ln727" fromId="97" toId="56">
</dataflow>
<dataflow id="207" from="dependency_predecessors_kernels_values1_load" to="zext_ln727" fromId="42" toId="57">
</dataflow>
<dataflow id="208" from="dependency_predecessors_kernels_values1_load" to="icmp_ln727_1" fromId="42" toId="58">
</dataflow>
<dataflow id="209" from="StgValue_94" to="icmp_ln727_1" fromId="94" toId="58">
</dataflow>
<dataflow id="210" from="icmp_ln727" to="or_ln727" fromId="56" toId="59">
</dataflow>
<dataflow id="211" from="icmp_ln727_1" to="or_ln727" fromId="58" toId="59">
</dataflow>
<dataflow id="212" from="or_ln727" to="select_ln727" fromId="59" toId="60">
</dataflow>
<dataflow id="213" from="zext_ln727" to="select_ln727" fromId="57" toId="60">
</dataflow>
<dataflow id="215" from="StgValue_214" to="select_ln727" fromId="214" toId="60">
</dataflow>
<dataflow id="216" from="select_ln727" to="sext_ln729" fromId="60" toId="61">
</dataflow>
<dataflow id="217" from="sext_ln729" to="store_ln729" fromId="61" toId="62">
</dataflow>
<dataflow id="218" from="dependency_predecessor_values_addr" to="store_ln729" fromId="54" toId="62">
</dataflow>
<dataflow id="219" from="icmp_ln724" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="220" from="icmp_ln724" to="StgValue_4" fromId="18" toId="4">
</dataflow>
</dataflows>


</stg>
