Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May 16 23:26:27 2022
| Host         : DESKTOP-HC8675R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vc709_top_control_sets_placed.rpt
| Design       : vc709_top
| Device       : xc7k160t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    87 |
|    Minimum number of control sets                        |    87 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    87 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |    72 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             209 |           87 |
| No           | No                    | Yes                    |              53 |           16 |
| No           | Yes                   | No                     |              35 |           13 |
| Yes          | No                    | No                     |              87 |           36 |
| Yes          | No                    | Yes                    |             259 |           69 |
| Yes          | Yes                   | No                     |             424 |          150 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                                        Enable Signal                                        |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_pll/inst/clk_out1 |                                                                                             | u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[0][3]_i_1_n_0        |                1 |              4 |         4.00 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state[3]_i_1_n_0         | gpio_switch_IBUF[7]                                                                 |                2 |              4 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_int[4]_i_1_n_0 | gpio_switch_IBUF[7]                                                                 |                2 |              5 |         2.50 |
|  u_pll/inst/clk_out1 |                                                                                             | u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[2][5]_i_1_n_0        |                2 |              5 |         2.50 |
|  u_pll/inst/clk_out1 |                                                                                             | u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2                          |                3 |              5 |         1.67 |
|  u_pll/inst/clk_out1 |                                                                                             | u_lane_original/gearbox32to66_cmp/u_block_sync/offset_stg2_reg[1][4]_i_1_n_0        |                1 |              5 |         5.00 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_eye[4]_i_1_n_0 | gpio_switch_IBUF[7]                                                                 |                1 |              5 |         5.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/E[0]                                                      | gpio_switch_IBUF[7]                                                                 |                2 |              5 |         2.50 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[23][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 |                                                                                             | u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1_n_0              |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/m_count[5]_i_1_n_0                          | gpio_switch_IBUF[7]                                                                 |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/data66_cnt[5]_i_1_n_0                                     | gpio_switch_IBUF[7]                                                                 |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[14][5]_i_1_n_0     |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[30][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[21][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[36][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[16][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[13][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[12][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[25][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[22][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[10][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[19][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[20][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[1][5]_i_1_n_0      |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[18][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[27][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[11][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[29][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[31][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[28][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[32][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[24][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[34][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[35][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[37][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[38][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[39][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[33][5]_i_1_n_0     |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[15][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[0][5]_i_1_n_0      |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[17][5]_i_1_n_0     |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[26][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[64][5]_i_1_n_0     |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[2][5]_i_1_n_0      |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[51][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[53][5]_i_1_n_0     |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[58][5]_i_1_n_0     |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[47][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[4][5]_i_1_n_0      |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[54][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][5]_i_1_n_0     |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[50][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[52][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[55][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[59][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[60][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[61][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[5][5]_i_1_n_0      |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[41][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[65][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[43][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[6][5]_i_1_n_0      |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[7][5]_i_1_n_0      |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[8][5]_i_1_n_0      |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[42][5]_i_1_n_0     |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[49][5]_i_1_n_0     |                4 |              6 |         1.50 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[63][5]_i_1_n_0     |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[9][5]_i_1_n_0      |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[45][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[48][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[40][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[44][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[3][5]_i_1_n_0      |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[57][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      | u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[56][5]_i_1_n_0     |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/data66_valid_i_reg_0[0]                                   | gpio_switch_IBUF[7]                                                                 |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pdcount[5]_i_2_n_0         | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pdcount[5]_i_1_n_0 |                3 |              6 |         2.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_cnt                                               | gpio_switch_IBUF[7]                                                                 |                3 |              7 |         2.33 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold[7]_i_1_n_0         | gpio_switch_IBUF[7]                                                                 |                3 |              8 |         2.67 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/E[0]                       |                                                                                     |                7 |             20 |         2.86 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_data32[31]_i_1_n_0                              | gpio_switch_IBUF[7]                                                                 |                5 |             32 |         6.40 |
|  u_pll/inst/clk_out1 |                                                                                             | gpio_switch_IBUF[7]                                                                 |               20 |             63 |         3.15 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      |                                                                                     |               29 |             67 |         2.31 |
|  u_pll/inst/clk_out1 | u_lane_original/serdes_data32_valid                                                         | gpio_switch_IBUF[7]                                                                 |               54 |            197 |         3.65 |
|  u_pll/inst/clk_out1 |                                                                                             |                                                                                     |               87 |            209 |         2.40 |
+----------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+


