{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572755011212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572755011219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 12:23:31 2019 " "Processing started: Sun Nov 03 12:23:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572755011219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572755011219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572755011219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1572755011604 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "hourCounter hourCounter.v(32) " "Verilog Module Declaration warning at hourCounter.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"hourCounter\"" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hourcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file hourcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hourCounter " "Found entity 1: hourCounter" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mincounter.v 1 1 " "Found 1 design units, including 1 entities, in source file mincounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 minCounter " "Found entity 1: minCounter" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020514 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DigitalClock.v(66) " "Verilog HDL Module Instantiation warning at DigitalClock.v(66): ignored dangling comma in List of Port Connections" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1572755020515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_funcmod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_funcmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_funcmod " "Found entity 1: smg_funcmod" {  } { { "smg_funcmod.v" "" { Text "F:/FPGAProject/DigitalClock/smg_funcmod.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020519 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "smg_encode_immdmod.v(32) " "Verilog HDL warning at smg_encode_immdmod.v(32): extended using \"x\" or \"z\"" {  } { { "smg_encode_immdmod.v" "" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1572755020520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_encode_immdmod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_encode_immdmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_encode_immdmod " "Found entity 1: smg_encode_immdmod" {  } { { "smg_encode_immdmod.v" "" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_basemod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_basemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_basemod " "Found entity 1: smg_basemod" {  } { { "smg_basemod.v" "" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frediv.v 1 1 " "Found 1 design units, including 1 entities, in source file frediv.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreDiv " "Found entity 1: FreDiv" {  } { { "FreDiv.v" "" { Text "F:/FPGAProject/DigitalClock/FreDiv.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/timerset.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/timerset.v" { { "Info" "ISGN_ENTITY_NAME" "1 timeSet " "Found entity 1: timeSet" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020526 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oclockPlay.v(43) " "Verilog HDL information at oclockPlay.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/oclockPlay.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/oclockPlay.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572755020528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oclockPlay.v(57) " "Verilog HDL information at oclockPlay.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/oclockPlay.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/oclockPlay.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572755020528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/oclockplay.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/oclockplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 oclockPlay " "Found entity 1: oclockPlay" {  } { { "output_files/oclockPlay.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/oclockPlay.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datedisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file datedisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 dateDisplay " "Found entity 1: dateDisplay" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclock.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarmClock " "Found entity 1: alarmClock" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopWatch " "Found entity 1: stopWatch" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dateset.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dateset.v" { { "Info" "ISGN_ENTITY_NAME" "1 dateSet " "Found entity 1: dateSet" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/microseccounter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/microseccounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 microSecCounter " "Found entity 1: microSecCounter" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "F:/FPGAProject/DigitalClock/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iicbasemod.v 1 1 " "Found 1 design units, including 1 entities, in source file iicbasemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 iicBasemod " "Found entity 1: iicBasemod" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020543 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "iic_savemod.v(25) " "Verilog HDL information at iic_savemod.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "iic_savemod.v" "" { Text "F:/FPGAProject/DigitalClock/iic_savemod.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572755020545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_savemod.v 1 1 " "Found 1 design units, including 1 entities, in source file iic_savemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_savemod " "Found entity 1: iic_savemod" {  } { { "iic_savemod.v" "" { Text "F:/FPGAProject/DigitalClock/iic_savemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020545 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "timerMod.v(167) " "Verilog HDL Event Control warning at timerMod.v(167): Event Control contains a complex event expression" {  } { { "timerMod.v" "" { Text "F:/FPGAProject/DigitalClock/timerMod.v" 167 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1572755020547 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timerMod.v(167) " "Verilog HDL information at timerMod.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "timerMod.v" "" { Text "F:/FPGAProject/DigitalClock/timerMod.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572755020547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timermod.v 1 1 " "Found 1 design units, including 1 entities, in source file timermod.v" { { "Info" "ISGN_ENTITY_NAME" "1 timerMod " "Found entity 1: timerMod" {  } { { "timerMod.v" "" { Text "F:/FPGAProject/DigitalClock/timerMod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalClock " "Elaborating entity \"DigitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572755020614 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_ModeRelease DigitalClock.v(213) " "Verilog HDL or VHDL warning at DigitalClock.v(213): object \"isSW_ModeRelease\" assigned a value but never read" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020615 "|DigitalClock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_SelRelease DigitalClock.v(479) " "Verilog HDL or VHDL warning at DigitalClock.v(479): object \"isSW_SelRelease\" assigned a value but never read" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 479 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020615 "|DigitalClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreDiv FreDiv:uut4 " "Elaborating entity \"FreDiv\" for hierarchy \"FreDiv:uut4\"" {  } { { "DigitalClock.v" "uut4" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hourCounter hourCounter:utt1 " "Elaborating entity \"hourCounter\" for hierarchy \"hourCounter:utt1\"" {  } { { "DigitalClock.v" "utt1" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minCounter minCounter:uut2 " "Elaborating entity \"minCounter\" for hierarchy \"minCounter:uut2\"" {  } { { "DigitalClock.v" "uut2" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_basemod smg_basemod:uut5 " "Elaborating entity \"smg_basemod\" for hierarchy \"smg_basemod:uut5\"" {  } { { "DigitalClock.v" "uut5" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_funcmod smg_basemod:uut5\|smg_funcmod:U1 " "Elaborating entity \"smg_funcmod\" for hierarchy \"smg_basemod:uut5\|smg_funcmod:U1\"" {  } { { "smg_basemod.v" "U1" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_encode_immdmod smg_basemod:uut5\|smg_encode_immdmod:U2 " "Elaborating entity \"smg_encode_immdmod\" for hierarchy \"smg_basemod:uut5\|smg_encode_immdmod:U2\"" {  } { { "smg_basemod.v" "U2" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeSet timeSet:uut6 " "Elaborating entity \"timeSet\" for hierarchy \"timeSet:uut6\"" {  } { { "DigitalClock.v" "uut6" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020673 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_SelRelease timerSet.v(33) " "Verilog HDL or VHDL warning at timerSet.v(33): object \"isSW_SelRelease\" assigned a value but never read" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020675 "|DigitalClock|timeSet:uut6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_AddRelease timerSet.v(86) " "Verilog HDL or VHDL warning at timerSet.v(86): object \"isSW_AddRelease\" assigned a value but never read" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020675 "|DigitalClock|timeSet:uut6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oclockPlay oclockPlay:uut7 " "Elaborating entity \"oclockPlay\" for hierarchy \"oclockPlay:uut7\"" {  } { { "DigitalClock.v" "uut7" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020676 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F500HZ oclockPlay.v(82) " "Verilog HDL Always Construct warning at oclockPlay.v(82): variable \"F500HZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/oclockPlay.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/oclockPlay.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572755020677 "|DigitalClock|oclockPlay:uut7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F1KHZ oclockPlay.v(87) " "Verilog HDL Always Construct warning at oclockPlay.v(87): variable \"F1KHZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/oclockPlay.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/oclockPlay.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572755020677 "|DigitalClock|oclockPlay:uut7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dateDisplay dateDisplay:utt8 " "Elaborating entity \"dateDisplay\" for hierarchy \"dateDisplay:utt8\"" {  } { { "DigitalClock.v" "utt8" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dateDisplay.v(120) " "Verilog HDL assignment warning at dateDisplay.v(120): truncated value with size 32 to match size of target (1)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "year3 dateDisplay.v(121) " "Verilog HDL Always Construct warning at dateDisplay.v(121): inferring latch(es) for variable \"year3\", which holds its previous value in one or more paths through the always construct" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "year2 dateDisplay.v(121) " "Verilog HDL Always Construct warning at dateDisplay.v(121): inferring latch(es) for variable \"year2\", which holds its previous value in one or more paths through the always construct" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year2\[0\] dateDisplay.v(121) " "Inferred latch for \"year2\[0\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year2\[1\] dateDisplay.v(121) " "Inferred latch for \"year2\[1\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year2\[2\] dateDisplay.v(121) " "Inferred latch for \"year2\[2\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year2\[3\] dateDisplay.v(121) " "Inferred latch for \"year2\[3\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year3\[0\] dateDisplay.v(121) " "Inferred latch for \"year3\[0\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year3\[1\] dateDisplay.v(121) " "Inferred latch for \"year3\[1\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year3\[2\] dateDisplay.v(121) " "Inferred latch for \"year3\[2\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year3\[3\] dateDisplay.v(121) " "Inferred latch for \"year3\[3\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755020680 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dateSet dateSet:utt9 " "Elaborating entity \"dateSet\" for hierarchy \"dateSet:utt9\"" {  } { { "DigitalClock.v" "utt9" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_SelRelease dateSet.v(35) " "Verilog HDL or VHDL warning at dateSet.v(35): object \"isSW_SelRelease\" assigned a value but never read" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020683 "|DigitalClock|dateSet:utt9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_AddRelease dateSet.v(88) " "Verilog HDL or VHDL warning at dateSet.v(88): object \"isSW_AddRelease\" assigned a value but never read" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020683 "|DigitalClock|dateSet:utt9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarmClock alarmClock:uut10 " "Elaborating entity \"alarmClock\" for hierarchy \"alarmClock:uut10\"" {  } { { "DigitalClock.v" "uut10" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_SelRelease alarmClock.v(36) " "Verilog HDL or VHDL warning at alarmClock.v(36): object \"isSW_SelRelease\" assigned a value but never read" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020685 "|DigitalClock|alarmClock:uut10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_AddRelease alarmClock.v(89) " "Verilog HDL or VHDL warning at alarmClock.v(89): object \"isSW_AddRelease\" assigned a value but never read" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020685 "|DigitalClock|alarmClock:uut10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopWatch stopWatch:uut11 " "Elaborating entity \"stopWatch\" for hierarchy \"stopWatch:uut11\"" {  } { { "DigitalClock.v" "uut11" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_StartRelease stopWatch.v(55) " "Verilog HDL or VHDL warning at stopWatch.v(55): object \"isSW_StartRelease\" assigned a value but never read" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020688 "|DigitalClock|stopWatch:uut11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_CntRelease stopWatch.v(109) " "Verilog HDL or VHDL warning at stopWatch.v(109): object \"isSW_CntRelease\" assigned a value but never read" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020688 "|DigitalClock|stopWatch:uut11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM stopWatch:uut11\|RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"stopWatch:uut11\|RAM:RAM_inst\"" {  } { { "stopWatch.v" "RAM_inst" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "F:/FPGAProject/DigitalClock/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "F:/FPGAProject/DigitalClock/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020743 ""}  } { { "RAM.v" "" { Text "F:/FPGAProject/DigitalClock/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572755020743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ef1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ef1 " "Found entity 1: altsyncram_5ef1" {  } { { "db/altsyncram_5ef1.tdf" "" { Text "F:/FPGAProject/DigitalClock/db/altsyncram_5ef1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755020793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755020793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ef1 stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_5ef1:auto_generated " "Elaborating entity \"altsyncram_5ef1\" for hierarchy \"stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_5ef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microSecCounter stopWatch:uut11\|microSecCounter:uut5 " "Elaborating entity \"microSecCounter\" for hierarchy \"stopWatch:uut11\|microSecCounter:uut5\"" {  } { { "stopWatch.v" "uut5" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iicBasemod iicBasemod:uut12 " "Elaborating entity \"iicBasemod\" for hierarchy \"iicBasemod:uut12\"" {  } { { "DigitalClock.v" "uut12" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020799 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_oDataRelease iicBasemod.v(46) " "Verilog HDL or VHDL warning at iicBasemod.v(46): object \"isSW_oDataRelease\" assigned a value but never read" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020801 "|DigitalClock|iicBasemod:uut12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_savemod iicBasemod:uut12\|iic_savemod:U1 " "Elaborating entity \"iic_savemod\" for hierarchy \"iicBasemod:uut12\|iic_savemod:U1\"" {  } { { "iicBasemod.v" "U1" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerMod timerMod:uut13 " "Elaborating entity \"timerMod\" for hierarchy \"timerMod:uut13\"" {  } { { "DigitalClock.v" "uut13" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755020804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_SelRelease timerMod.v(33) " "Verilog HDL or VHDL warning at timerMod.v(33): object \"isSW_SelRelease\" assigned a value but never read" {  } { { "timerMod.v" "" { Text "F:/FPGAProject/DigitalClock/timerMod.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020806 "|DigitalClock|timerMod:uut13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_AddRelease timerMod.v(86) " "Verilog HDL or VHDL warning at timerMod.v(86): object \"isSW_AddRelease\" assigned a value but never read" {  } { { "timerMod.v" "" { Text "F:/FPGAProject/DigitalClock/timerMod.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755020807 "|DigitalClock|timerMod:uut13"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1572755020932 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1572755020932 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1572755020932 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DIG\[7\] DIG\[7\] " "Net \"DIG\[7\]\", which fans out to \"DIG\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|DIG\[7\] " "Net is fed by \"smg_basemod:uut5\|DIG\[7\]\"" {  } { { "smg_basemod.v" "DIG\[7\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020972 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_encode_immdmod:U2\|oData\[7\] " "Net is fed by \"smg_encode_immdmod:U2\|oData\[7\]\"" {  } { { "smg_encode_immdmod.v" "oData\[7\]" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020972 ""}  } { { "DigitalClock.v" "DIG\[7\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020972 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DIG\[6\] DIG\[6\] " "Net \"DIG\[6\]\", which fans out to \"DIG\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|DIG\[6\] " "Net is fed by \"smg_basemod:uut5\|DIG\[6\]\"" {  } { { "smg_basemod.v" "DIG\[6\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020972 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_encode_immdmod:U2\|oData\[6\] " "Net is fed by \"smg_encode_immdmod:U2\|oData\[6\]\"" {  } { { "smg_encode_immdmod.v" "oData\[6\]" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020972 ""}  } { { "DigitalClock.v" "DIG\[6\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020972 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DIG\[5\] DIG\[5\] " "Net \"DIG\[5\]\", which fans out to \"DIG\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|DIG\[5\] " "Net is fed by \"smg_basemod:uut5\|DIG\[5\]\"" {  } { { "smg_basemod.v" "DIG\[5\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020973 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_encode_immdmod:U2\|oData\[5\] " "Net is fed by \"smg_encode_immdmod:U2\|oData\[5\]\"" {  } { { "smg_encode_immdmod.v" "oData\[5\]" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020973 ""}  } { { "DigitalClock.v" "DIG\[5\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020973 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DIG\[4\] DIG\[4\] " "Net \"DIG\[4\]\", which fans out to \"DIG\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|DIG\[4\] " "Net is fed by \"smg_basemod:uut5\|DIG\[4\]\"" {  } { { "smg_basemod.v" "DIG\[4\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020973 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_encode_immdmod:U2\|oData\[4\] " "Net is fed by \"smg_encode_immdmod:U2\|oData\[4\]\"" {  } { { "smg_encode_immdmod.v" "oData\[4\]" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020973 ""}  } { { "DigitalClock.v" "DIG\[4\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020973 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DIG\[3\] DIG\[3\] " "Net \"DIG\[3\]\", which fans out to \"DIG\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|DIG\[3\] " "Net is fed by \"smg_basemod:uut5\|DIG\[3\]\"" {  } { { "smg_basemod.v" "DIG\[3\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_encode_immdmod:U2\|oData\[3\] " "Net is fed by \"smg_encode_immdmod:U2\|oData\[3\]\"" {  } { { "smg_encode_immdmod.v" "oData\[3\]" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""}  } { { "DigitalClock.v" "DIG\[3\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020974 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DIG\[2\] DIG\[2\] " "Net \"DIG\[2\]\", which fans out to \"DIG\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|DIG\[2\] " "Net is fed by \"smg_basemod:uut5\|DIG\[2\]\"" {  } { { "smg_basemod.v" "DIG\[2\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_encode_immdmod:U2\|oData\[2\] " "Net is fed by \"smg_encode_immdmod:U2\|oData\[2\]\"" {  } { { "smg_encode_immdmod.v" "oData\[2\]" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""}  } { { "DigitalClock.v" "DIG\[2\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020974 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DIG\[1\] DIG\[1\] " "Net \"DIG\[1\]\", which fans out to \"DIG\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|DIG\[1\] " "Net is fed by \"smg_basemod:uut5\|DIG\[1\]\"" {  } { { "smg_basemod.v" "DIG\[1\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_encode_immdmod:U2\|oData\[1\] " "Net is fed by \"smg_encode_immdmod:U2\|oData\[1\]\"" {  } { { "smg_encode_immdmod.v" "oData\[1\]" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""}  } { { "DigitalClock.v" "DIG\[1\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020974 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DIG\[0\] DIG\[0\] " "Net \"DIG\[0\]\", which fans out to \"DIG\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|DIG\[0\] " "Net is fed by \"smg_basemod:uut5\|DIG\[0\]\"" {  } { { "smg_basemod.v" "DIG\[0\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_encode_immdmod:U2\|oData\[0\] " "Net is fed by \"smg_encode_immdmod:U2\|oData\[0\]\"" {  } { { "smg_encode_immdmod.v" "oData\[0\]" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""}  } { { "DigitalClock.v" "DIG\[0\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020974 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEL\[5\] SEL\[5\] " "Net \"SEL\[5\]\", which fans out to \"SEL\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|SEL\[5\] " "Net is fed by \"smg_basemod:uut5\|SEL\[5\]\"" {  } { { "smg_basemod.v" "SEL\[5\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_funcmod:U1\|oData\[5\] " "Net is fed by \"smg_funcmod:U1\|oData\[5\]\"" {  } { { "smg_funcmod.v" "oData\[5\]" { Text "F:/FPGAProject/DigitalClock/smg_funcmod.v" 31 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""}  } { { "DigitalClock.v" "SEL\[5\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020974 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEL\[4\] SEL\[4\] " "Net \"SEL\[4\]\", which fans out to \"SEL\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|SEL\[4\] " "Net is fed by \"smg_basemod:uut5\|SEL\[4\]\"" {  } { { "smg_basemod.v" "SEL\[4\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_funcmod:U1\|oData\[4\] " "Net is fed by \"smg_funcmod:U1\|oData\[4\]\"" {  } { { "smg_funcmod.v" "oData\[4\]" { Text "F:/FPGAProject/DigitalClock/smg_funcmod.v" 31 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020974 ""}  } { { "DigitalClock.v" "SEL\[4\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020974 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEL\[3\] SEL\[3\] " "Net \"SEL\[3\]\", which fans out to \"SEL\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|SEL\[3\] " "Net is fed by \"smg_basemod:uut5\|SEL\[3\]\"" {  } { { "smg_basemod.v" "SEL\[3\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020975 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_funcmod:U1\|oData\[3\] " "Net is fed by \"smg_funcmod:U1\|oData\[3\]\"" {  } { { "smg_funcmod.v" "oData\[3\]" { Text "F:/FPGAProject/DigitalClock/smg_funcmod.v" 31 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020975 ""}  } { { "DigitalClock.v" "SEL\[3\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020975 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEL\[2\] SEL\[2\] " "Net \"SEL\[2\]\", which fans out to \"SEL\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|SEL\[2\] " "Net is fed by \"smg_basemod:uut5\|SEL\[2\]\"" {  } { { "smg_basemod.v" "SEL\[2\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020975 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_funcmod:U1\|oData\[2\] " "Net is fed by \"smg_funcmod:U1\|oData\[2\]\"" {  } { { "smg_funcmod.v" "oData\[2\]" { Text "F:/FPGAProject/DigitalClock/smg_funcmod.v" 31 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020975 ""}  } { { "DigitalClock.v" "SEL\[2\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020975 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEL\[1\] SEL\[1\] " "Net \"SEL\[1\]\", which fans out to \"SEL\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|SEL\[1\] " "Net is fed by \"smg_basemod:uut5\|SEL\[1\]\"" {  } { { "smg_basemod.v" "SEL\[1\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020976 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_funcmod:U1\|oData\[1\] " "Net is fed by \"smg_funcmod:U1\|oData\[1\]\"" {  } { { "smg_funcmod.v" "oData\[1\]" { Text "F:/FPGAProject/DigitalClock/smg_funcmod.v" 31 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020976 ""}  } { { "DigitalClock.v" "SEL\[1\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020976 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SEL\[0\] SEL\[0\] " "Net \"SEL\[0\]\", which fans out to \"SEL\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_basemod:uut5\|SEL\[0\] " "Net is fed by \"smg_basemod:uut5\|SEL\[0\]\"" {  } { { "smg_basemod.v" "SEL\[0\]" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020976 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "smg_funcmod:U1\|oData\[0\] " "Net is fed by \"smg_funcmod:U1\|oData\[0\]\"" {  } { { "smg_funcmod.v" "oData\[0\]" { Text "F:/FPGAProject/DigitalClock/smg_funcmod.v" 31 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755020976 ""}  } { { "DigitalClock.v" "SEL\[0\]" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1572755020976 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1572755020979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGAProject/DigitalClock/output_files/DigitalClock.map.smsg " "Generated suppressed messages file F:/FPGAProject/DigitalClock/output_files/DigitalClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1572755021035 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 42 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 42 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572755021097 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 03 12:23:41 2019 " "Processing ended: Sun Nov 03 12:23:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572755021097 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572755021097 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572755021097 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572755021097 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 44 s 22 s " "Quartus II Full Compilation was unsuccessful. 44 errors, 22 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572755021750 ""}
