Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 30 23:36:41 2020
| Host         : DESKTOP-E4CP06Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.535        0.000                      0                13747        0.020        0.000                      0                13747        3.000        0.000                       0                  5022  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                     ------------       ----------      --------------
sys_clock                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_test_clk_wiz_1_0                                               {0.000 5.000}      10.000          100.000         
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q    {0.000 20.000}     40.000          25.000          
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {0.000 40.000}     80.000          12.500          
  clkfbout_test_clk_wiz_1_0                                               {0.000 5.000}      10.000          100.000         
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                      {0.000 16.666}     33.333          30.000          
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                    {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_test_clk_wiz_1_0                                                     0.535        0.000                      0                13319        0.020        0.000                      0                13319        3.750        0.000                       0                  4626  
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q         14.624        0.000                      0                  369        0.047        0.000                      0                  369       19.020        0.000                       0                   336  
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q       33.795        0.000                      0                   57        0.263        0.000                      0                   57       39.500        0.000                       0                    51  
  clkfbout_test_clk_wiz_1_0                                                                                                                                                                                                 7.845        0.000                       0                     3  
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                           11.330        0.000                      0                  370        0.047        0.000                      0                  370       15.686        0.000                       0                   338  
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                         10.501        0.000                      0                   57        0.263        0.000                      0                   57       16.166        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                            From Clock                                                            To Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                            ----------                                                            --------                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                     test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q       37.143        0.000                      0                    1       40.856        0.000                      0                    1  
**async_default**                                                     test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                     13.848        0.000                      0                    1       17.562        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_test_clk_wiz_1_0
  To Clock:  clk_out1_test_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 4.509ns (48.175%)  route 4.851ns (51.825%))
  Logic Levels:           14  (CARRY4=9 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.534    -0.978    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/Q
                         net (fo=8, routed)           0.956     0.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[27]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.150     0.584 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.609     1.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.332     1.525 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.477     2.002    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.387 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.387    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.501    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.814 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[3]
                         net (fo=3, routed)           0.620     3.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[3]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.306     3.740 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_4/O
                         net (fo=1, routed)           0.599     4.339    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.889 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.006 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.015    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.338 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.653     5.991    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.306     6.297 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2/O
                         net (fo=1, routed)           0.340     6.637    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.035 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.044    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.158    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.471 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[3]
                         net (fo=1, routed)           0.579     8.050    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[31]
    SLICE_X39Y77         LUT3 (Prop_lut3_I2_O)        0.332     8.382 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[31]_i_1/O
                         net (fo=1, routed)           0.000     8.382    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[31]
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.421     8.425    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]/C
                         clock pessimism              0.491     8.916    
                         clock uncertainty           -0.074     8.841    
    SLICE_X39Y77         FDRE (Setup_fdre_C_D)        0.075     8.916    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 4.415ns (47.270%)  route 4.925ns (52.730%))
  Logic Levels:           13  (CARRY4=8 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.534    -0.978    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/Q
                         net (fo=8, routed)           0.956     0.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[27]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.150     0.584 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.609     1.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.332     1.525 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.477     2.002    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.387 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.387    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.501    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.814 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[3]
                         net (fo=3, routed)           0.620     3.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[3]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.306     3.740 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_4/O
                         net (fo=1, routed)           0.599     4.339    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.889 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.006 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.015    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.338 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.653     5.991    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.306     6.297 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2/O
                         net (fo=1, routed)           0.340     6.637    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.035 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.044    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.378 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[1]
                         net (fo=1, routed)           0.653     8.031    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[25]
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.331     8.362 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[25]_i_1/O
                         net (fo=1, routed)           0.000     8.362    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[25]
    SLICE_X40Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.422     8.426    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]/C
                         clock pessimism              0.491     8.917    
                         clock uncertainty           -0.074     8.842    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.075     8.917    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 4.291ns (46.452%)  route 4.947ns (53.548%))
  Logic Levels:           13  (CARRY4=8 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.534    -0.978    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/Q
                         net (fo=8, routed)           0.956     0.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[27]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.150     0.584 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.609     1.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.332     1.525 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.477     2.002    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.387 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.387    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.501    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.814 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[3]
                         net (fo=3, routed)           0.620     3.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[3]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.306     3.740 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_4/O
                         net (fo=1, routed)           0.599     4.339    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.889 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.006 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.015    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.338 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.653     5.991    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.306     6.297 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2/O
                         net (fo=1, routed)           0.340     6.637    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.035 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.044    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.283 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[2]
                         net (fo=1, routed)           0.674     7.958    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[26]
    SLICE_X40Y74         LUT3 (Prop_lut3_I2_O)        0.302     8.260 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[26]_i_1/O
                         net (fo=1, routed)           0.000     8.260    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[26]
    SLICE_X40Y74         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.420     8.424    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X40Y74         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[26]/C
                         clock pessimism              0.491     8.915    
                         clock uncertainty           -0.074     8.840    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.032     8.872    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[26]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 4.385ns (47.483%)  route 4.850ns (52.517%))
  Logic Levels:           14  (CARRY4=9 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.534    -0.978    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/Q
                         net (fo=8, routed)           0.956     0.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[27]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.150     0.584 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.609     1.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.332     1.525 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.477     2.002    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.387 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.387    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.501    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.814 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[3]
                         net (fo=3, routed)           0.620     3.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[3]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.306     3.740 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_4/O
                         net (fo=1, routed)           0.599     4.339    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.889 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.006 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.015    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.338 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.653     5.991    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.306     6.297 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2/O
                         net (fo=1, routed)           0.340     6.637    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.035 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.044    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.158    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.380 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[0]
                         net (fo=1, routed)           0.578     7.958    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[28]
    SLICE_X39Y77         LUT3 (Prop_lut3_I2_O)        0.299     8.257 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[28]_i_1/O
                         net (fo=1, routed)           0.000     8.257    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[28]
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.421     8.425    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]/C
                         clock pessimism              0.491     8.916    
                         clock uncertainty           -0.074     8.841    
    SLICE_X39Y77         FDRE (Setup_fdre_C_D)        0.032     8.873    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]
  -------------------------------------------------------------------
                         required time                          8.873    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 4.197ns (45.263%)  route 5.075ns (54.737%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.534    -0.978    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/Q
                         net (fo=8, routed)           0.956     0.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[27]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.150     0.584 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.609     1.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.332     1.525 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.477     2.002    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.387 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.387    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.501    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.814 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[3]
                         net (fo=3, routed)           0.620     3.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[3]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.306     3.740 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_4/O
                         net (fo=1, routed)           0.599     4.339    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     4.981 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[3]
                         net (fo=5, routed)           0.378     5.359    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[15]
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.307     5.666 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4/O
                         net (fo=1, routed)           0.691     6.357    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.883    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.217 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/O[1]
                         net (fo=1, routed)           0.746     7.962    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[21]
    SLICE_X39Y77         LUT3 (Prop_lut3_I2_O)        0.332     8.294 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[21]_i_1/O
                         net (fo=1, routed)           0.000     8.294    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[21]
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.421     8.425    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[21]/C
                         clock pessimism              0.491     8.916    
                         clock uncertainty           -0.074     8.841    
    SLICE_X39Y77         FDRE (Setup_fdre_C_D)        0.075     8.916    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[21]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 4.494ns (48.991%)  route 4.679ns (51.009%))
  Logic Levels:           14  (CARRY4=9 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.534    -0.978    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/Q
                         net (fo=8, routed)           0.956     0.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[27]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.150     0.584 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.609     1.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.332     1.525 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.477     2.002    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.387 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.387    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.501    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.814 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[3]
                         net (fo=3, routed)           0.620     3.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[3]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.306     3.740 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_4/O
                         net (fo=1, routed)           0.599     4.339    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.889 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.006 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.015    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.338 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.653     5.991    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.306     6.297 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2/O
                         net (fo=1, routed)           0.340     6.637    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.035 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.044    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.158    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.492 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[1]
                         net (fo=1, routed)           0.407     7.899    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I2_O)        0.296     8.195 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[29]_i_1/O
                         net (fo=1, routed)           0.000     8.195    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[29]
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.421     8.425    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]/C
                         clock pessimism              0.491     8.916    
                         clock uncertainty           -0.074     8.841    
    SLICE_X39Y77         FDRE (Setup_fdre_C_D)        0.075     8.916    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 4.271ns (46.859%)  route 4.844ns (53.141%))
  Logic Levels:           13  (CARRY4=8 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.534    -0.978    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/Q
                         net (fo=8, routed)           0.956     0.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[27]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.150     0.584 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.609     1.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.332     1.525 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.477     2.002    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.387 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.387    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.501    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.814 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[3]
                         net (fo=3, routed)           0.620     3.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[3]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.306     3.740 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_4/O
                         net (fo=1, routed)           0.599     4.339    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.889 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.006 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.015    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.338 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.653     5.991    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.306     6.297 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2/O
                         net (fo=1, routed)           0.340     6.637    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.035 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.044    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.266 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[0]
                         net (fo=1, routed)           0.571     7.838    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[24]
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     8.137 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[24]_i_1/O
                         net (fo=1, routed)           0.000     8.137    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[24]
    SLICE_X40Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.422     8.426    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[24]/C
                         clock pessimism              0.491     8.917    
                         clock uncertainty           -0.074     8.842    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.031     8.873    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[24]
  -------------------------------------------------------------------
                         required time                          8.873    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 4.052ns (44.509%)  route 5.052ns (55.491%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.534    -0.978    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/Q
                         net (fo=8, routed)           0.956     0.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[27]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.150     0.584 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.609     1.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.332     1.525 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.477     2.002    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.387 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.387    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.501    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.814 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[3]
                         net (fo=3, routed)           0.620     3.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[3]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.306     3.740 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_4/O
                         net (fo=1, routed)           0.599     4.339    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     4.981 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[3]
                         net (fo=5, routed)           0.378     5.359    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[15]
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.307     5.666 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4/O
                         net (fo=1, routed)           0.691     6.357    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.883 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.883    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.105 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/O[0]
                         net (fo=1, routed)           0.722     7.827    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[20]
    SLICE_X39Y77         LUT3 (Prop_lut3_I2_O)        0.299     8.126 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[20]_i_1/O
                         net (fo=1, routed)           0.000     8.126    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[20]
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.421     8.425    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[20]/C
                         clock pessimism              0.491     8.916    
                         clock uncertainty           -0.074     8.841    
    SLICE_X39Y77         FDRE (Setup_fdre_C_D)        0.031     8.872    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[20]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 4.405ns (48.494%)  route 4.679ns (51.506%))
  Logic Levels:           14  (CARRY4=9 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.534    -0.978    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/Q
                         net (fo=8, routed)           0.956     0.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[27]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.150     0.584 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.609     1.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.332     1.525 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.477     2.002    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.387 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.387    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.501    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.814 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[3]
                         net (fo=3, routed)           0.620     3.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[3]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.306     3.740 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_4/O
                         net (fo=1, routed)           0.599     4.339    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.889 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.006 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.015    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.338 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.653     5.991    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.306     6.297 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2/O
                         net (fo=1, routed)           0.340     6.637    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.035 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.044    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.158    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.397 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[2]
                         net (fo=1, routed)           0.407     7.804    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[30]
    SLICE_X39Y77         LUT3 (Prop_lut3_I2_O)        0.302     8.106 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[30]_i_1/O
                         net (fo=1, routed)           0.000     8.106    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[30]
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.421     8.425    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X39Y77         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]/C
                         clock pessimism              0.491     8.916    
                         clock uncertainty           -0.074     8.841    
    SLICE_X39Y77         FDRE (Setup_fdre_C_D)        0.029     8.870    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 4.362ns (47.988%)  route 4.728ns (52.012%))
  Logic Levels:           13  (CARRY4=8 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.534    -0.978    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/Q
                         net (fo=8, routed)           0.956     0.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[27]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.150     0.584 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_8/O
                         net (fo=3, routed)           0.609     1.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.332     1.525 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1/O
                         net (fo=1, routed)           0.477     2.002    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.387 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.387    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.501    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.814 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[3]
                         net (fo=3, routed)           0.620     3.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[3]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.306     3.740 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_4/O
                         net (fo=1, routed)           0.599     4.339    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.889 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.006 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.015    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.338 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[1]
                         net (fo=5, routed)           0.653     5.991    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[21]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.306     6.297 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2/O
                         net (fo=1, routed)           0.340     6.637    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_2_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.035 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.044    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.357 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[3]
                         net (fo=1, routed)           0.456     7.813    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[27]
    SLICE_X40Y74         LUT3 (Prop_lut3_I2_O)        0.299     8.112 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[27]_i_1/O
                         net (fo=1, routed)           0.000     8.112    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[27]
    SLICE_X40Y74         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.420     8.424    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X40Y74         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]/C
                         clock pessimism              0.491     8.915    
                         clock uncertainty           -0.074     8.840    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.075     8.915    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  0.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.728%)  route 0.333ns (70.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.564    -0.617    test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X49Y55         FDRE                                         r  test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=2, routed)           0.333    -0.143    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X46Y49         SRLC32E                                      r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.835    -0.855    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y49         SRLC32E                                      r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.508    -0.346    
    SLICE_X46Y49         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.163    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/hash3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.437%)  route 0.214ns (50.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.551    -0.630    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/s00_axi_aclk
    SLICE_X34Y70         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/hash3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/hash3_reg[2]/Q
                         net (fo=3, routed)           0.214    -0.253    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/hash3_reg[31]_0[2]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045    -0.208 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/D[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[31]_0[2]
    SLICE_X38Y70         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.818    -0.871    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X38Y70         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[2]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.121    -0.246    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[2]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/Using_FPGA.Native/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.565    -0.616    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X44Y47         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.119    -0.356    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/M_AXI_RDATA[0]
    SLICE_X42Y47         SRLC32E                                      r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.834    -0.856    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/M_AXI_ACLK
    SLICE_X42Y47         SRLC32E                                      r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/Using_FPGA.Native/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.398    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/C_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.514%)  route 0.214ns (53.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.552    -0.629    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y79         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/C_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/C_reg[20]/Q
                         net (fo=4, routed)           0.214    -0.274    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/D_reg[31][20]
    SLICE_X35Y78         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/D[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[31]_0[20]
    SLICE_X35Y78         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.817    -0.873    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y78         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[20]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.092    -0.277    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[20]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.411%)  route 0.255ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.562    -0.619    test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y54         FDRE                                         r  test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=2, routed)           0.255    -0.236    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X46Y49         SRLC32E                                      r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.835    -0.855    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y49         SRLC32E                                      r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism              0.508    -0.346    
    SLICE_X46Y49         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061    -0.285    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.452%)  route 0.226ns (61.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.562    -0.619    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_ACLK
    SLICE_X37Y51         FDRE                                         r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR_reg[8]/Q
                         net (fo=2, routed)           0.226    -0.253    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[8]
    SLICE_X30Y51         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.830    -0.859    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y51         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.053    -0.302    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/C_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.846%)  route 0.248ns (57.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.552    -0.629    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y79         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/C_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/C_reg[26]/Q
                         net (fo=4, routed)           0.248    -0.240    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/D_reg[31][26]
    SLICE_X34Y78         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/D[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[31]_0[26]
    SLICE_X34Y78         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.817    -0.873    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X34Y78         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[26]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)         0.121    -0.248    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[26]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/C_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.689%)  route 0.221ns (54.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.551    -0.630    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X39Y78         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/C_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/C_reg[18]/Q
                         net (fo=4, routed)           0.221    -0.268    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/D_reg[31][18]
    SLICE_X35Y78         LUT3 (Prop_lut3_I2_O)        0.045    -0.223 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/D[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[31]_0[18]
    SLICE_X35Y78         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.817    -0.873    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y78         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[18]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.092    -0.277    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/D_reg[18]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.814%)  route 0.220ns (63.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.564    -0.617    test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X49Y55         FDRE                                         r  test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=2, routed)           0.220    -0.270    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[0]
    SLICE_X49Y47         FDRE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.837    -0.853    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X49Y47         FDRE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.019    -0.325    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.752%)  route 0.243ns (63.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.562    -0.619    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_ACLK
    SLICE_X37Y51         FDRE                                         r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR_reg[9]/Q
                         net (fo=2, routed)           0.243    -0.236    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[9]
    SLICE_X30Y51         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.830    -0.859    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y51         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.064    -0.291    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_test_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y33     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y33     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  To Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       14.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.624ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.986ns  (logic 0.707ns (14.179%)  route 4.279ns (85.821%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 41.775 - 40.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 22.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.974ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    19.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.568    21.137    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.233 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    23.318 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    24.118    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.242 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    25.482    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.606 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.239    27.845    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    38.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.367    38.879 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.367    40.246    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.337 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.438    41.775    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/C
                         clock pessimism              0.974    42.749    
                         clock uncertainty           -0.074    42.674    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.205    42.469    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]
  -------------------------------------------------------------------
                         required time                         42.469    
                         arrival time                         -27.845    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.624ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.986ns  (logic 0.707ns (14.179%)  route 4.279ns (85.821%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 41.775 - 40.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 22.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.974ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    19.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.568    21.137    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.233 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    23.318 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    24.118    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.242 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    25.482    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.606 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.239    27.845    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    38.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.367    38.879 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.367    40.246    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.337 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.438    41.775    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[30]/C
                         clock pessimism              0.974    42.749    
                         clock uncertainty           -0.074    42.674    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.205    42.469    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[30]
  -------------------------------------------------------------------
                         required time                         42.469    
                         arrival time                         -27.845    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.624ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.986ns  (logic 0.707ns (14.179%)  route 4.279ns (85.821%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 41.775 - 40.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 22.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.974ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    19.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.568    21.137    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.233 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    23.318 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    24.118    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.242 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    25.482    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.606 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.239    27.845    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    38.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.367    38.879 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.367    40.246    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.337 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.438    41.775    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/C
                         clock pessimism              0.974    42.749    
                         clock uncertainty           -0.074    42.674    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.205    42.469    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]
  -------------------------------------------------------------------
                         required time                         42.469    
                         arrival time                         -27.845    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.907ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.701ns  (logic 0.707ns (15.038%)  route 3.994ns (84.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 41.773 - 40.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 22.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.974ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    19.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.568    21.137    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.233 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    23.318 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    24.118    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.242 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    25.482    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.606 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.954    27.560    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X37Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    38.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.367    38.879 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.367    40.246    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.337 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    41.773    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X37Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/C
                         clock pessimism              0.974    42.747    
                         clock uncertainty           -0.074    42.672    
    SLICE_X37Y50         FDCE (Setup_fdce_C_CE)      -0.205    42.467    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]
  -------------------------------------------------------------------
                         required time                         42.467    
                         arrival time                         -27.560    
  -------------------------------------------------------------------
                         slack                                 14.907    

Slack (MET) :             14.907ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.701ns  (logic 0.707ns (15.038%)  route 3.994ns (84.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 41.773 - 40.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 22.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.974ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    19.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.568    21.137    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.233 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    23.318 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    24.118    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.242 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    25.482    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.606 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.954    27.560    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X37Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    38.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.367    38.879 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.367    40.246    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.337 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    41.773    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X37Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/C
                         clock pessimism              0.974    42.747    
                         clock uncertainty           -0.074    42.672    
    SLICE_X37Y50         FDCE (Setup_fdce_C_CE)      -0.205    42.467    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]
  -------------------------------------------------------------------
                         required time                         42.467    
                         arrival time                         -27.560    
  -------------------------------------------------------------------
                         slack                                 14.907    

Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.580ns  (logic 0.707ns (15.436%)  route 3.873ns (84.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 41.773 - 40.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 22.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    19.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.568    21.137    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.233 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    23.318 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    24.118    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.242 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    25.482    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.606 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.833    27.439    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    38.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.367    38.879 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.367    40.246    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.337 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    41.773    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
                         clock pessimism              0.903    42.675    
                         clock uncertainty           -0.074    42.601    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    42.432    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]
  -------------------------------------------------------------------
                         required time                         42.432    
                         arrival time                         -27.439    
  -------------------------------------------------------------------
                         slack                                 14.993    

Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.580ns  (logic 0.707ns (15.436%)  route 3.873ns (84.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 41.773 - 40.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 22.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    19.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.568    21.137    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.233 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    23.318 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    24.118    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.242 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    25.482    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.606 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.833    27.439    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    38.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.367    38.879 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.367    40.246    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.337 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    41.773    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/C
                         clock pessimism              0.903    42.675    
                         clock uncertainty           -0.074    42.601    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    42.432    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]
  -------------------------------------------------------------------
                         required time                         42.432    
                         arrival time                         -27.439    
  -------------------------------------------------------------------
                         slack                                 14.993    

Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.580ns  (logic 0.707ns (15.436%)  route 3.873ns (84.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 41.773 - 40.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 22.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    19.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.568    21.137    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.233 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    23.318 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    24.118    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.242 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    25.482    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.606 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.833    27.439    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    38.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.367    38.879 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.367    40.246    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.337 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    41.773    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/C
                         clock pessimism              0.903    42.675    
                         clock uncertainty           -0.074    42.601    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    42.432    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]
  -------------------------------------------------------------------
                         required time                         42.432    
                         arrival time                         -27.439    
  -------------------------------------------------------------------
                         slack                                 14.993    

Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.580ns  (logic 0.707ns (15.436%)  route 3.873ns (84.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 41.773 - 40.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 22.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    19.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.568    21.137    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.233 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    23.318 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    24.118    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.242 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    25.482    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.606 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.833    27.439    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    38.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.367    38.879 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.367    40.246    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.337 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    41.773    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/C
                         clock pessimism              0.903    42.675    
                         clock uncertainty           -0.074    42.601    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    42.432    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]
  -------------------------------------------------------------------
                         required time                         42.432    
                         arrival time                         -27.439    
  -------------------------------------------------------------------
                         slack                                 14.993    

Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.580ns  (logic 0.707ns (15.436%)  route 3.873ns (84.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 41.773 - 40.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 22.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    19.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.568    21.137    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.233 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    23.318 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    24.118    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.242 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    25.482    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.606 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.833    27.439    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    38.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.367    38.879 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.367    40.246    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.337 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    41.773    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/C
                         clock pessimism              0.903    42.675    
                         clock uncertainty           -0.074    42.601    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    42.432    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]
  -------------------------------------------------------------------
                         required time                         42.432    
                         arrival time                         -27.439    
  -------------------------------------------------------------------
                         slack                                 14.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.236%)  route 0.248ns (63.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.687     0.238    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.264 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.564     0.828    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X32Y47         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     0.969 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/Q
                         net (fo=4, routed)           0.248     1.217    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D[20]
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.175    -0.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.777     0.124    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.153 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.830     0.983    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
                         clock pessimism              0.112     1.095    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.075     1.170    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.258%)  route 0.310ns (68.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.687     0.238    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.264 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     0.859    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.000 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.310     1.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X61Y52         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.175    -0.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.777     0.124    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.153 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.863     1.015    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y52         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                         clock pessimism              0.112     1.127    
    SLICE_X61Y52         FDCE (Hold_fdce_C_D)         0.070     1.197    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.169%)  route 0.280ns (54.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.687     0.238    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.264 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.596     0.860    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X65Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.001 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/Q
                         net (fo=6, routed)           0.085     1.086    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[2]
    SLICE_X64Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[7]_i_2/O
                         net (fo=3, routed)           0.195     1.326    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[6]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.371 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.371    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_29
    SLICE_X64Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.175    -0.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.777     0.124    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.153 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.864     1.017    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X64Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism              0.112     1.129    
    SLICE_X64Y51         FDCE (Hold_fdce_C_D)         0.121     1.250    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.687     0.238    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.264 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.594     0.858    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.999 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.112     1.111    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[30]
    SLICE_X60Y46         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.175    -0.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.777     0.124    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.153 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.864     1.016    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y46         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.145     0.871    
    SLICE_X60Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.986    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.687     0.238    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.264 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     0.859    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDCE (Prop_fdce_C_Q)         0.141     1.000 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.065     1.065    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[26]
    SLICE_X62Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.175    -0.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.777     0.124    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.153 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.866     1.018    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.159     0.859    
    SLICE_X62Y46         FDPE (Hold_fdpe_C_D)         0.075     0.934    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.832%)  route 0.303ns (67.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.687     0.238    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.264 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.562     0.826    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.148     0.974 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/Q
                         net (fo=4, routed)           0.303     1.277    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D[3]
    SLICE_X36Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.175    -0.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.777     0.124    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.153 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.833     0.985    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X36Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/C
                         clock pessimism              0.112     1.097    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.017     1.114    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.687     0.238    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.264 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.594     0.858    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y52         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141     0.999 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/Q
                         net (fo=1, routed)           0.086     1.085    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[12]
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.130 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     1.130    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1_n_0
    SLICE_X63Y52         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.175    -0.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.777     0.124    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.153 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.864     1.017    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y52         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                         clock pessimism             -0.146     0.871    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.091     0.962    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.461%)  route 0.372ns (72.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.687     0.238    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.264 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.564     0.828    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X39Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     0.969 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/Q
                         net (fo=4, routed)           0.372     1.341    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D[30]
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.175    -0.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.777     0.124    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.153 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.830     0.983    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/C
                         clock pessimism              0.112     1.095    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.076     1.171    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.687     0.238    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.264 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.594     0.858    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.128     0.986 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.113     1.099    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[9]
    SLICE_X60Y46         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.175    -0.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.777     0.124    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.153 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.864     1.016    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y46         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.145     0.871    
    SLICE_X60Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.927    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.815ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.687     0.238    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.264 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.551     0.815    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y25         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.128     0.943 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.075     1.018    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X45Y25         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.175    -0.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.777     0.124    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.153 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.818     0.970    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y25         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.142     0.828    
    SLICE_X45Y25         FDCE (Hold_fdce_C_D)         0.016     0.844    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/I1
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X59Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X58Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X58Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X39Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X32Y47   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X30Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X32Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X32Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X32Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y52   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X50Y37   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X50Y37   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X50Y39   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X50Y40   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X56Y38   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X52Y37   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X52Y37   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X52Y39   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X52Y40   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y52   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.Use_Ext_Config.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  To Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       33.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.795ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.686ns  (logic 1.154ns (20.297%)  route 4.532ns (79.703%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 81.913 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    43.482 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    44.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    44.729 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    45.564    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    45.892 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    46.402    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    46.554 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.090    48.644    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.512    81.913    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              1.014    82.926    
                         clock uncertainty           -0.074    82.852    
    SLICE_X59Y34         FDCE (Setup_fdce_C_CE)      -0.413    82.439    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         82.439    
                         arrival time                         -48.644    
  -------------------------------------------------------------------
                         slack                                 33.795    

Slack (MET) :             34.074ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.405ns  (logic 1.154ns (21.351%)  route 4.251ns (78.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 81.911 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    43.482 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    44.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    44.729 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    45.564    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    45.892 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    46.402    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    46.554 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.809    48.363    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.510    81.911    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              1.014    82.924    
                         clock uncertainty           -0.074    82.850    
    SLICE_X59Y32         FDCE (Setup_fdce_C_CE)      -0.413    82.437    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.437    
                         arrival time                         -48.363    
  -------------------------------------------------------------------
                         slack                                 34.074    

Slack (MET) :             34.231ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.246ns  (logic 1.154ns (21.998%)  route 4.092ns (78.002%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 81.909 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    43.482 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    44.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    44.729 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    45.564    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    45.892 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    46.402    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    46.554 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.650    48.204    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y31         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    81.909    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y31         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              1.014    82.922    
                         clock uncertainty           -0.074    82.848    
    SLICE_X59Y31         FDCE (Setup_fdce_C_CE)      -0.413    82.435    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         82.435    
                         arrival time                         -48.204    
  -------------------------------------------------------------------
                         slack                                 34.231    

Slack (MET) :             34.231ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.246ns  (logic 1.154ns (21.999%)  route 4.092ns (78.001%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 81.909 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    43.482 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    44.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    44.729 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    45.564    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    45.892 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    46.402    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    46.554 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.650    48.204    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y31         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    81.909    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y31         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              1.014    82.922    
                         clock uncertainty           -0.074    82.848    
    SLICE_X61Y31         FDCE (Setup_fdce_C_CE)      -0.413    82.435    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         82.435    
                         arrival time                         -48.204    
  -------------------------------------------------------------------
                         slack                                 34.231    

Slack (MET) :             34.374ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.105ns  (logic 1.154ns (22.606%)  route 3.951ns (77.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 81.911 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    43.482 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    44.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    44.729 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    45.564    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    45.892 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    46.402    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    46.554 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.509    48.063    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.510    81.911    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              1.014    82.924    
                         clock uncertainty           -0.074    82.850    
    SLICE_X61Y32         FDCE (Setup_fdce_C_CE)      -0.413    82.437    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         82.437    
                         arrival time                         -48.063    
  -------------------------------------------------------------------
                         slack                                 34.374    

Slack (MET) :             34.374ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.105ns  (logic 1.154ns (22.606%)  route 3.951ns (77.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 81.911 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    43.482 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    44.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    44.729 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    45.564    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    45.892 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    46.402    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    46.554 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.509    48.063    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.510    81.911    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              1.014    82.924    
                         clock uncertainty           -0.074    82.850    
    SLICE_X61Y32         FDCE (Setup_fdce_C_CE)      -0.413    82.437    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         82.437    
                         arrival time                         -48.063    
  -------------------------------------------------------------------
                         slack                                 34.374    

Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.836ns  (logic 1.154ns (23.864%)  route 3.682ns (76.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 81.914 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    43.482 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    44.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    44.729 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    45.564    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    45.892 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    46.402    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    46.554 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.240    47.794    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.513    81.914    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              1.000    82.913    
                         clock uncertainty           -0.074    82.839    
    SLICE_X63Y34         FDCE (Setup_fdce_C_CE)      -0.413    82.426    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         82.426    
                         arrival time                         -47.794    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.670ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.796ns  (logic 1.154ns (24.060%)  route 3.642ns (75.940%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 81.913 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    43.482 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    44.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    44.729 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    45.564    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    45.892 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    46.402    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    46.554 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.200    47.755    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y33         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.512    81.913    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y33         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              1.000    82.912    
                         clock uncertainty           -0.074    82.838    
    SLICE_X62Y33         FDCE (Setup_fdce_C_CE)      -0.413    82.425    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         82.425    
                         arrival time                         -47.755    
  -------------------------------------------------------------------
                         slack                                 34.670    

Slack (MET) :             34.972ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.496ns  (logic 1.154ns (25.665%)  route 3.342ns (74.335%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 81.915 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    43.482 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    44.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    44.729 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    45.564    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    45.892 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    46.402    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    46.554 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.900    47.455    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y36         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.514    81.915    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y36         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              1.000    82.914    
                         clock uncertainty           -0.074    82.840    
    SLICE_X62Y36         FDCE (Setup_fdce_C_CE)      -0.413    82.427    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         82.427    
                         arrival time                         -47.455    
  -------------------------------------------------------------------
                         slack                                 34.972    

Slack (MET) :             35.161ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.429ns  (logic 1.081ns (24.407%)  route 3.348ns (75.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 81.908 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.920ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.422    43.380 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=14, routed)          1.787    45.167    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X60Y48         LUT5 (Prop_lut5_I0_O)        0.328    45.495 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.access_lock_i_4/O
                         net (fo=1, routed)           0.692    46.188    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.access_lock_i_4_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.331    46.519 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.access_lock_i_1/O
                         net (fo=2, routed)           0.869    47.387    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/force_lock0
    SLICE_X59Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    81.908    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg/C
                         clock pessimism              0.920    82.828    
                         clock uncertainty           -0.074    82.753    
    SLICE_X59Y53         FDCE (Setup_fdce_C_CE)      -0.205    82.548    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg
  -------------------------------------------------------------------
                         required time                         82.548    
                         arrival time                         -47.387    
  -------------------------------------------------------------------
                         slack                                 35.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660     0.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.261 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.594     0.854    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     0.995 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.164    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.209 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.209    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_23
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    -0.624 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754     0.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.159 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864     1.024    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.169     0.854    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.091     0.945    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.582%)  route 0.231ns (55.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660     0.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.261 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.594     0.854    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     0.995 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.227    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.272 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.272    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_26
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    -0.624 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754     0.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.159 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864     1.024    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.169     0.854    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.092     0.946    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    -0.589    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660     0.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.261 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.594     0.854    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     0.995 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.231     1.227    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.272 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.272    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_24
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    -0.624 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754     0.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.159 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864     1.024    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.169     0.854    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.092     0.946    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.849ns  (logic 0.236ns (27.781%)  route 0.613ns (72.219%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 41.024 - 40.000 ) 
    Source Clock Delay      (SCD):    0.852ns = ( 40.852 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    39.411    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    39.575 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660    40.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.261 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.852    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    40.998 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    41.175    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    41.220 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    41.546    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    41.591 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    41.702    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    39.172    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    39.376 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754    40.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.159 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    41.024    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.102    41.125    
    SLICE_X59Y49         FDCE (Hold_fdce_C_CE)       -0.032    41.093    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -41.093    
                         arrival time                          41.702    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.849ns  (logic 0.236ns (27.781%)  route 0.613ns (72.219%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 41.024 - 40.000 ) 
    Source Clock Delay      (SCD):    0.852ns = ( 40.852 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    39.411    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    39.575 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660    40.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.261 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.852    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    40.998 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    41.175    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    41.220 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    41.546    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    41.591 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    41.702    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    39.172    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    39.376 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754    40.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.159 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    41.024    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.102    41.125    
    SLICE_X59Y49         FDCE (Hold_fdce_C_CE)       -0.032    41.093    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -41.093    
                         arrival time                          41.702    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.849ns  (logic 0.236ns (27.781%)  route 0.613ns (72.219%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 41.024 - 40.000 ) 
    Source Clock Delay      (SCD):    0.852ns = ( 40.852 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    39.411    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    39.575 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660    40.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.261 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.852    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    40.998 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    41.175    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    41.220 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    41.546    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    41.591 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    41.702    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    39.172    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    39.376 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754    40.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.159 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    41.024    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.102    41.125    
    SLICE_X59Y49         FDCE (Hold_fdce_C_CE)       -0.032    41.093    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -41.093    
                         arrival time                          41.702    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.849ns  (logic 0.236ns (27.781%)  route 0.613ns (72.219%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 41.024 - 40.000 ) 
    Source Clock Delay      (SCD):    0.852ns = ( 40.852 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    39.411    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    39.575 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660    40.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.261 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.852    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    40.998 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    41.175    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    41.220 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    41.546    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    41.591 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    41.702    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    39.172    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    39.376 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754    40.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.159 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    41.024    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.102    41.125    
    SLICE_X59Y49         FDCE (Hold_fdce_C_CE)       -0.032    41.093    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -41.093    
                         arrival time                          41.702    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.849ns  (logic 0.236ns (27.781%)  route 0.613ns (72.219%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 41.024 - 40.000 ) 
    Source Clock Delay      (SCD):    0.852ns = ( 40.852 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    39.411    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    39.575 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660    40.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.261 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.852    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    40.998 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    41.175    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    41.220 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    41.546    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    41.591 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    41.702    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    39.172    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    39.376 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754    40.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.159 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    41.024    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.102    41.125    
    SLICE_X59Y49         FDCE (Hold_fdce_C_CE)       -0.032    41.093    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -41.093    
                         arrival time                          41.702    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.803ns  (logic 0.212ns (26.401%)  route 0.591ns (73.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 41.024 - 40.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 40.855 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    39.411    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    39.575 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660    40.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.261 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.595    40.855    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.167    41.022 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          0.419    41.441    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    41.486 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.172    41.658    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    39.172    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    39.376 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754    40.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.159 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    41.024    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.168    40.855    
    SLICE_X60Y48         FDCE (Hold_fdce_C_D)         0.063    40.918    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -40.918    
                         arrival time                          41.658    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.927ns  (logic 0.236ns (25.465%)  route 0.691ns (74.535%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 41.022 - 40.000 ) 
    Source Clock Delay      (SCD):    0.852ns = ( 40.852 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    39.411    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    39.575 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660    40.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.261 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.852    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    40.998 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    41.175    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    41.220 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    41.546    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    41.591 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.188    41.779    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    39.172    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    39.376 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754    40.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.159 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.863    41.022    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.152    40.869    
    SLICE_X60Y50         FDCE (Hold_fdce_C_CE)       -0.012    40.857    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.857    
                         arrival time                          41.779    
  -------------------------------------------------------------------
                         slack                                  0.922    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/I1
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X60Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X60Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X60Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X60Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X59Y53   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X58Y53   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X58Y53   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X58Y53   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X58Y53   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X55Y47   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y53   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y53   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y53   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y53   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X62Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X62Y33   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_test_clk_wiz_1_0
  To Clock:  clkfbout_test_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_test_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    test_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       11.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.986ns  (logic 0.707ns (14.179%)  route 4.279ns (85.821%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 36.476 - 33.333 ) 
    Source Clock Delay      (SCD):    3.598ns = ( 20.265 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.876    18.543    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.639 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    20.724 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    21.524    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    22.888    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.012 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.239    25.251    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.614    34.947    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.438    36.476    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/C
                         clock pessimism              0.345    36.821    
                         clock uncertainty           -0.035    36.786    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.205    36.581    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]
  -------------------------------------------------------------------
                         required time                         36.581    
                         arrival time                         -25.251    
  -------------------------------------------------------------------
                         slack                                 11.330    

Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.986ns  (logic 0.707ns (14.179%)  route 4.279ns (85.821%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 36.476 - 33.333 ) 
    Source Clock Delay      (SCD):    3.598ns = ( 20.265 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.876    18.543    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.639 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    20.724 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    21.524    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    22.888    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.012 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.239    25.251    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.614    34.947    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.438    36.476    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[30]/C
                         clock pessimism              0.345    36.821    
                         clock uncertainty           -0.035    36.786    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.205    36.581    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[30]
  -------------------------------------------------------------------
                         required time                         36.581    
                         arrival time                         -25.251    
  -------------------------------------------------------------------
                         slack                                 11.330    

Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.986ns  (logic 0.707ns (14.179%)  route 4.279ns (85.821%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 36.476 - 33.333 ) 
    Source Clock Delay      (SCD):    3.598ns = ( 20.265 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.876    18.543    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.639 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    20.724 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    21.524    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    22.888    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.012 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.239    25.251    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.614    34.947    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.438    36.476    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/C
                         clock pessimism              0.345    36.821    
                         clock uncertainty           -0.035    36.786    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.205    36.581    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]
  -------------------------------------------------------------------
                         required time                         36.581    
                         arrival time                         -25.251    
  -------------------------------------------------------------------
                         slack                                 11.330    

Slack (MET) :             11.613ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.701ns  (logic 0.707ns (15.038%)  route 3.994ns (84.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 36.474 - 33.333 ) 
    Source Clock Delay      (SCD):    3.598ns = ( 20.265 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.876    18.543    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.639 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    20.724 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    21.524    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    22.888    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.012 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.954    24.966    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X37Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.614    34.947    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    36.474    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X37Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/C
                         clock pessimism              0.345    36.819    
                         clock uncertainty           -0.035    36.784    
    SLICE_X37Y50         FDCE (Setup_fdce_C_CE)      -0.205    36.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]
  -------------------------------------------------------------------
                         required time                         36.579    
                         arrival time                         -24.966    
  -------------------------------------------------------------------
                         slack                                 11.613    

Slack (MET) :             11.613ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.701ns  (logic 0.707ns (15.038%)  route 3.994ns (84.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 36.474 - 33.333 ) 
    Source Clock Delay      (SCD):    3.598ns = ( 20.265 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.876    18.543    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.639 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    20.724 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    21.524    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    22.888    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.012 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.954    24.966    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X37Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.614    34.947    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    36.474    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X37Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/C
                         clock pessimism              0.345    36.819    
                         clock uncertainty           -0.035    36.784    
    SLICE_X37Y50         FDCE (Setup_fdce_C_CE)      -0.205    36.579    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]
  -------------------------------------------------------------------
                         required time                         36.579    
                         arrival time                         -24.966    
  -------------------------------------------------------------------
                         slack                                 11.613    

Slack (MET) :             11.699ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.580ns  (logic 0.707ns (15.436%)  route 3.873ns (84.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 36.474 - 33.333 ) 
    Source Clock Delay      (SCD):    3.598ns = ( 20.265 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.876    18.543    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.639 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    20.724 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    21.524    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    22.888    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.012 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.833    24.845    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.614    34.947    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    36.474    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
                         clock pessimism              0.274    36.748    
                         clock uncertainty           -0.035    36.712    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    36.543    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                         -24.845    
  -------------------------------------------------------------------
                         slack                                 11.699    

Slack (MET) :             11.699ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.580ns  (logic 0.707ns (15.436%)  route 3.873ns (84.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 36.474 - 33.333 ) 
    Source Clock Delay      (SCD):    3.598ns = ( 20.265 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.876    18.543    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.639 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    20.724 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    21.524    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    22.888    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.012 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.833    24.845    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.614    34.947    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    36.474    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/C
                         clock pessimism              0.274    36.748    
                         clock uncertainty           -0.035    36.712    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    36.543    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                         -24.845    
  -------------------------------------------------------------------
                         slack                                 11.699    

Slack (MET) :             11.699ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.580ns  (logic 0.707ns (15.436%)  route 3.873ns (84.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 36.474 - 33.333 ) 
    Source Clock Delay      (SCD):    3.598ns = ( 20.265 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.876    18.543    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.639 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    20.724 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    21.524    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    22.888    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.012 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.833    24.845    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.614    34.947    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    36.474    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/C
                         clock pessimism              0.274    36.748    
                         clock uncertainty           -0.035    36.712    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    36.543    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                         -24.845    
  -------------------------------------------------------------------
                         slack                                 11.699    

Slack (MET) :             11.699ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.580ns  (logic 0.707ns (15.436%)  route 3.873ns (84.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 36.474 - 33.333 ) 
    Source Clock Delay      (SCD):    3.598ns = ( 20.265 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.876    18.543    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.639 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    20.724 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    21.524    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    22.888    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.012 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.833    24.845    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.614    34.947    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    36.474    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/C
                         clock pessimism              0.274    36.748    
                         clock uncertainty           -0.035    36.712    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    36.543    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                         -24.845    
  -------------------------------------------------------------------
                         slack                                 11.699    

Slack (MET) :             11.699ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.580ns  (logic 0.707ns (15.436%)  route 3.873ns (84.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 36.474 - 33.333 ) 
    Source Clock Delay      (SCD):    3.598ns = ( 20.265 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.876    18.543    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.639 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y50         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.459    20.724 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.800    21.524    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.240    22.888    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.012 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.833    24.845    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.614    34.947    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.436    36.474    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/C
                         clock pessimism              0.274    36.748    
                         clock uncertainty           -0.035    36.712    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    36.543    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                         -24.845    
  -------------------------------------------------------------------
                         slack                                 11.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.236%)  route 0.248ns (63.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.763     0.763    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.789 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.564     1.353    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X32Y47         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/Q
                         net (fo=4, routed)           0.248     1.742    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D[20]
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.880     0.880    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.909 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.830     1.740    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
                         clock pessimism             -0.120     1.620    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.075     1.695    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.258%)  route 0.310ns (68.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.763     0.763    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.789 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     1.384    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.525 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.310     1.835    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X61Y52         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.880     0.880    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.909 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.863     1.772    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y52         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                         clock pessimism             -0.120     1.652    
    SLICE_X61Y52         FDCE (Hold_fdce_C_D)         0.070     1.722    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.169%)  route 0.280ns (54.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.763     0.763    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.789 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.596     1.385    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X65Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.526 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/Q
                         net (fo=6, routed)           0.085     1.611    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[2]
    SLICE_X64Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.656 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[7]_i_2/O
                         net (fo=3, routed)           0.195     1.851    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[6]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.896    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_29
    SLICE_X64Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.880     0.880    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.909 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.864     1.774    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X64Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.120     1.654    
    SLICE_X64Y51         FDCE (Hold_fdce_C_D)         0.121     1.775    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.763     0.763    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.789 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.594     1.383    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.524 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.112     1.636    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[30]
    SLICE_X60Y46         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.880     0.880    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.909 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.864     1.773    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y46         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.377     1.396    
    SLICE_X60Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.511    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.763     0.763    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.789 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     1.384    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDCE (Prop_fdce_C_Q)         0.141     1.525 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.065     1.590    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[26]
    SLICE_X62Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.880     0.880    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.909 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.866     1.775    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.391     1.384    
    SLICE_X62Y46         FDPE (Hold_fdpe_C_D)         0.075     1.459    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.832%)  route 0.303ns (67.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.763     0.763    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.789 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.562     1.351    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.148     1.499 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/Q
                         net (fo=4, routed)           0.303     1.802    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D[3]
    SLICE_X36Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.880     0.880    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.909 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.833     1.742    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X36Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/C
                         clock pessimism             -0.120     1.622    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.017     1.639    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.763     0.763    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.789 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.594     1.383    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y52         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141     1.524 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/Q
                         net (fo=1, routed)           0.086     1.609    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[12]
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.654 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     1.654    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1_n_0
    SLICE_X63Y52         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.880     0.880    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.909 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.864     1.774    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y52         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                         clock pessimism             -0.378     1.396    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.091     1.487    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.461%)  route 0.372ns (72.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.763     0.763    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.789 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.564     1.353    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X39Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/Q
                         net (fo=4, routed)           0.372     1.866    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D[30]
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.880     0.880    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.909 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.830     1.740    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/C
                         clock pessimism             -0.120     1.620    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.076     1.696    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.763     0.763    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.789 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.594     1.383    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.128     1.511 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.113     1.624    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[9]
    SLICE_X60Y46         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.880     0.880    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.909 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.864     1.773    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y46         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.377     1.396    
    SLICE_X60Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.452    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.763     0.763    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.789 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.551     1.340    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y25         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.128     1.468 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.075     1.543    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X45Y25         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.880     0.880    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.909 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.818     1.727    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y25         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.374     1.353    
    SLICE_X45Y25         FDCE (Hold_fdce_C_D)         0.016     1.369    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X59Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X58Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X58Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X39Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y47   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.Use_Ext_Config.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y42   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y42   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y43   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y42   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y42   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y43   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y43   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y42   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y42   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y43   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.501ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.686ns  (logic 1.154ns (20.297%)  route 4.532ns (79.703%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 36.312 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    20.529 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    21.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    21.776 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    22.611    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    22.939 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    23.449    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    23.601 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.090    25.691    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.512    36.312    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.328    36.640    
                         clock uncertainty           -0.035    36.604    
    SLICE_X59Y34         FDCE (Setup_fdce_C_CE)      -0.413    36.191    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.191    
                         arrival time                         -25.691    
  -------------------------------------------------------------------
                         slack                                 10.501    

Slack (MET) :             10.779ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.405ns  (logic 1.154ns (21.351%)  route 4.251ns (78.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 36.310 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    20.529 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    21.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    21.776 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    22.611    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    22.939 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    23.449    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    23.601 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.809    25.410    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.510    36.310    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.328    36.638    
                         clock uncertainty           -0.035    36.602    
    SLICE_X59Y32         FDCE (Setup_fdce_C_CE)      -0.413    36.189    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.189    
                         arrival time                         -25.410    
  -------------------------------------------------------------------
                         slack                                 10.779    

Slack (MET) :             10.936ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.246ns  (logic 1.154ns (21.998%)  route 4.092ns (78.002%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 36.308 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    20.529 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    21.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    21.776 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    22.611    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    22.939 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    23.449    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    23.601 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.650    25.251    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y31         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    36.308    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y31         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.328    36.636    
                         clock uncertainty           -0.035    36.600    
    SLICE_X59Y31         FDCE (Setup_fdce_C_CE)      -0.413    36.187    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.187    
                         arrival time                         -25.251    
  -------------------------------------------------------------------
                         slack                                 10.936    

Slack (MET) :             10.936ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.246ns  (logic 1.154ns (21.999%)  route 4.092ns (78.001%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 36.308 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    20.529 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    21.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    21.776 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    22.611    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    22.939 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    23.449    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    23.601 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.650    25.251    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y31         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    36.308    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y31         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.328    36.636    
                         clock uncertainty           -0.035    36.600    
    SLICE_X61Y31         FDCE (Setup_fdce_C_CE)      -0.413    36.187    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.187    
                         arrival time                         -25.251    
  -------------------------------------------------------------------
                         slack                                 10.936    

Slack (MET) :             11.079ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.105ns  (logic 1.154ns (22.606%)  route 3.951ns (77.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 36.310 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    20.529 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    21.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    21.776 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    22.611    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    22.939 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    23.449    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    23.601 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.509    25.110    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.510    36.310    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.328    36.638    
                         clock uncertainty           -0.035    36.602    
    SLICE_X61Y32         FDCE (Setup_fdce_C_CE)      -0.413    36.189    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.189    
                         arrival time                         -25.110    
  -------------------------------------------------------------------
                         slack                                 11.079    

Slack (MET) :             11.079ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.105ns  (logic 1.154ns (22.606%)  route 3.951ns (77.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 36.310 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    20.529 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    21.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    21.776 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    22.611    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    22.939 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    23.449    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    23.601 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.509    25.110    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.510    36.310    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y32         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.328    36.638    
                         clock uncertainty           -0.035    36.602    
    SLICE_X61Y32         FDCE (Setup_fdce_C_CE)      -0.413    36.189    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.189    
                         arrival time                         -25.110    
  -------------------------------------------------------------------
                         slack                                 11.079    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.836ns  (logic 1.154ns (23.864%)  route 3.682ns (76.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 36.313 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    20.529 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    21.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    21.776 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    22.611    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    22.939 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    23.449    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    23.601 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.240    24.841    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.513    36.313    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.627    
                         clock uncertainty           -0.035    36.591    
    SLICE_X63Y34         FDCE (Setup_fdce_C_CE)      -0.413    36.178    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -24.841    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.376ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.796ns  (logic 1.154ns (24.060%)  route 3.642ns (75.940%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 36.312 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    20.529 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    21.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    21.776 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    22.611    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    22.939 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    23.449    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    23.601 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.200    24.802    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y33         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.512    36.312    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y33         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.626    
                         clock uncertainty           -0.035    36.590    
    SLICE_X62Y33         FDCE (Setup_fdce_C_CE)      -0.413    36.177    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.177    
                         arrival time                         -24.802    
  -------------------------------------------------------------------
                         slack                                 11.376    

Slack (MET) :             11.678ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.496ns  (logic 1.154ns (25.665%)  route 3.342ns (74.335%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    20.529 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.097    21.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.150    21.776 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.835    22.611    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.328    22.939 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.511    23.449    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.152    23.601 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.900    24.502    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y36         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.514    36.314    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y36         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.628    
                         clock uncertainty           -0.035    36.592    
    SLICE_X62Y36         FDCE (Setup_fdce_C_CE)      -0.413    36.179    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.179    
                         arrival time                         -24.502    
  -------------------------------------------------------------------
                         slack                                 11.678    

Slack (MET) :             11.866ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.429ns  (logic 1.081ns (24.407%)  route 3.348ns (75.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 36.307 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.422    20.427 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=14, routed)          1.787    22.214    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X60Y48         LUT5 (Prop_lut5_I0_O)        0.328    22.542 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.access_lock_i_4/O
                         net (fo=1, routed)           0.692    23.234    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.access_lock_i_4_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.331    23.565 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.access_lock_i_1/O
                         net (fo=2, routed)           0.869    24.434    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/force_lock0
    SLICE_X59Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    36.307    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg/C
                         clock pessimism              0.234    36.541    
                         clock uncertainty           -0.035    36.506    
    SLICE_X59Y53         FDCE (Setup_fdce_C_CE)      -0.205    36.301    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg
  -------------------------------------------------------------------
                         required time                         36.301    
                         arrival time                         -24.434    
  -------------------------------------------------------------------
                         slack                                 11.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607     0.607    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.633 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.594     1.227    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     1.368 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.536    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.581 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.581    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_23
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707     0.707    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.736 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864     1.601    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.374     1.227    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.091     1.318    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.582%)  route 0.231ns (55.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607     0.607    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.633 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.594     1.227    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     1.368 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.599    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.644 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.644    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_26
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707     0.707    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.736 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864     1.601    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.374     1.227    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.092     1.319    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607     0.607    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.633 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.594     1.227    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     1.368 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.231     1.599    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.644 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.644    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_24
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707     0.707    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.736 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864     1.601    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.374     1.227    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.092     1.319    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.849ns  (logic 0.236ns (27.781%)  route 0.613ns (72.219%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 18.268 - 16.667 ) 
    Source Clock Delay      (SCD):    1.225ns = ( 17.892 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607    17.274    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.300 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    17.892    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.038 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    18.214    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    18.259 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    18.585    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    18.630 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.741    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707    17.374    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.403 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    18.268    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.103    18.165    
    SLICE_X59Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.133    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.133    
                         arrival time                          18.741    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.849ns  (logic 0.236ns (27.781%)  route 0.613ns (72.219%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 18.268 - 16.667 ) 
    Source Clock Delay      (SCD):    1.225ns = ( 17.892 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607    17.274    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.300 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    17.892    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.038 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    18.214    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    18.259 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    18.585    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    18.630 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.741    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707    17.374    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.403 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    18.268    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.103    18.165    
    SLICE_X59Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.133    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.133    
                         arrival time                          18.741    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.849ns  (logic 0.236ns (27.781%)  route 0.613ns (72.219%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 18.268 - 16.667 ) 
    Source Clock Delay      (SCD):    1.225ns = ( 17.892 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607    17.274    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.300 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    17.892    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.038 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    18.214    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    18.259 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    18.585    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    18.630 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.741    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707    17.374    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.403 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    18.268    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.103    18.165    
    SLICE_X59Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.133    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.133    
                         arrival time                          18.741    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.849ns  (logic 0.236ns (27.781%)  route 0.613ns (72.219%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 18.268 - 16.667 ) 
    Source Clock Delay      (SCD):    1.225ns = ( 17.892 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607    17.274    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.300 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    17.892    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.038 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    18.214    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    18.259 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    18.585    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    18.630 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.741    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707    17.374    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.403 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    18.268    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.103    18.165    
    SLICE_X59Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.133    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.133    
                         arrival time                          18.741    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.849ns  (logic 0.236ns (27.781%)  route 0.613ns (72.219%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 18.268 - 16.667 ) 
    Source Clock Delay      (SCD):    1.225ns = ( 17.892 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607    17.274    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.300 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    17.892    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.038 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    18.214    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    18.259 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    18.585    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    18.630 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.741    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707    17.374    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.403 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    18.268    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.103    18.165    
    SLICE_X59Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.133    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.133    
                         arrival time                          18.741    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.803ns  (logic 0.212ns (26.401%)  route 0.591ns (73.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 18.268 - 16.667 ) 
    Source Clock Delay      (SCD):    1.228ns = ( 17.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607    17.274    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.300 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.595    17.895    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.167    18.062 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          0.419    18.480    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    18.525 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.172    18.698    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707    17.374    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.403 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.865    18.268    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.373    17.895    
    SLICE_X60Y48         FDCE (Hold_fdce_C_D)         0.063    17.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.958    
                         arrival time                          18.698    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.927ns  (logic 0.236ns (25.465%)  route 0.691ns (74.535%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 18.265 - 16.667 ) 
    Source Clock Delay      (SCD):    1.225ns = ( 17.892 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607    17.274    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.300 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    17.892    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.038 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.176    18.214    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045    18.259 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.326    18.585    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045    18.630 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.188    18.818    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707    17.374    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.403 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.863    18.265    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.909    
    SLICE_X60Y50         FDCE (Hold_fdce_C_CE)       -0.012    17.897    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.897    
                         arrival time                          18.818    
  -------------------------------------------------------------------
                         slack                                  0.922    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X58Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_len_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X58Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_len_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X58Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_len_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X58Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_size_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X59Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X59Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X59Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X59Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X59Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X61Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X60Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X59Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X60Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X60Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X60Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X55Y47   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  To Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       37.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       40.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.143ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (recovery check against rising-edge clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.273ns  (logic 0.648ns (28.511%)  route 1.625ns (71.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 81.854 - 80.000 ) 
    Source Clock Delay      (SCD):    2.958ns = ( 42.958 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.625    39.113    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518    39.631 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.593    41.224    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.320 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    42.958    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    43.482 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          0.843    44.326    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    44.450 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=1, routed)           0.781    45.231    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X55Y47         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        1.508    78.512    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.418    78.930 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.379    80.309    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.400 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.453    81.854    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y47         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism              1.000    82.853    
                         clock uncertainty           -0.074    82.779    
    SLICE_X55Y47         FDCE (Recov_fdce_C_CLR)     -0.405    82.374    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         82.374    
                         arrival time                         -45.231    
  -------------------------------------------------------------------
                         slack                                 37.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.856ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (removal check against rising-edge clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.848ns  (logic 0.212ns (25.006%)  route 0.636ns (74.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.855ns = ( 40.855 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.592    39.411    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    39.575 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.660    40.235    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.261 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.595    40.855    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.167    41.022 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          0.317    41.340    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.045    41.385 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=1, routed)           0.318    41.703    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X55Y47         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4624, routed)        0.861    -0.828    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.204    -0.624 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.754     0.130    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.159 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.838     0.997    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y47         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism             -0.132     0.864    
                         clock uncertainty            0.074     0.939    
    SLICE_X55Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                          41.703    
  -------------------------------------------------------------------
                         slack                                 40.856    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.848ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (recovery check against rising-edge clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.273ns  (logic 0.648ns (28.511%)  route 1.625ns (71.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 36.253 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.604    18.271    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.367 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.638    20.005    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.524    20.529 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          0.843    21.373    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.497 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=1, routed)           0.781    22.278    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X55Y47         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.375    34.708    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.799 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.453    36.253    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y47         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism              0.314    36.567    
                         clock uncertainty           -0.035    36.531    
    SLICE_X55Y47         FDCE (Recov_fdce_C_CLR)     -0.405    36.126    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         36.126    
                         arrival time                         -22.278    
  -------------------------------------------------------------------
                         slack                                 13.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.562ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (removal check against rising-edge clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.848ns  (logic 0.212ns (25.005%)  route 0.636ns (74.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.228ns = ( 17.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.607    17.274    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.300 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.595    17.895    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y48         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.167    18.062 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          0.317    18.379    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.045    18.424 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=1, routed)           0.318    18.742    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X55Y47         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.707     0.707    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.736 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.838     1.574    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y47         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism             -0.337     1.237    
                         clock uncertainty            0.035     1.272    
    SLICE_X55Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.180    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                          18.742    
  -------------------------------------------------------------------
                         slack                                 17.562    





