{"Sze-Keung Lee": [0.00018740763334790245, ["Finite element mesh generation employing satellite graphics", ["Sze-Keung Lee", "Walter S. Reed"], "https://doi.org/10.1145/800146.804788", "dac", 1976]], "Andrew J. Rubel": [0, ["KINSYN: A minicomputer-based interactive mechanism design system", ["Andrew J. Rubel", "Roger E. Kaufman"], "https://doi.org/10.1145/800146.804789", "dac", 1976]], "Peter K. Ho": [0, ["A preprocessor for structural analysis programs", ["Peter K. Ho"], "https://doi.org/10.1145/800146.804790", "dac", 1976]], "James Mayfield": [0, ["Applications of a numerical geometry system in engineering", ["James Mayfield", "Richard M. Burkley"], "https://doi.org/10.1145/800146.804791", "dac", 1976]], "Gerald F. Rabideau": [0, ["Interactive graphics package for human engineering and layout of vehicle workspace", ["Gerald F. Rabideau", "James Farnady"], "https://doi.org/10.1145/800146.804792", "dac", 1976]], "Stephen G. Chappell": [0, ["Functional simulation in the lamp system", ["Stephen G. Chappell", "Premachandran R. Menon", "J. F. Pellegrin", "A. M. Schowe"], "https://doi.org/10.1145/800146.804793", "dac", 1976]], "G. J. Parasch": [0, ["Development and application of a designer oriented cyclic simulator", ["G. J. Parasch", "R. Leon Price"], "https://doi.org/10.1145/800146.804794", "dac", 1976]], "C. Chicoix": [0, ["An accurate time delay model for large digital network simulation", ["C. Chicoix", "J. Pedoussat", "Norbert Giambiasi"], "https://doi.org/10.1145/800146.804795", "dac", 1976]], "Ernest G. Ulrich": [0, ["Non-integral event timing for digital logic simulation", ["Ernest G. Ulrich"], "https://doi.org/10.1145/800146.804796", "dac", 1976]], "Philip S. Wilcox": [0, ["F/LOGIC - An interactive fault and logic simulator for digital circuits", ["Philip S. Wilcox", "H. Rombeek"], "https://doi.org/10.1145/800146.804797", "dac", 1976]], "William V. Herrick": [0, ["A successful automated IC design system", ["William V. Herrick", "James R. Sims"], "https://doi.org/10.1145/800146.804798", "dac", 1976]], "A. Feller": [0, ["Automatic layout of low-cost quick-turnaround random-logic custom LSI devices", ["A. Feller"], "https://doi.org/10.1145/800146.804799", "dac", 1976]], "Egon Horbst": [0, ["Engagement of interactive graphic tools in a CAD-system for digital units", ["Egon Horbst", "R. Prechtl", "Will Barker"], "https://doi.org/10.1145/800146.804800", "dac", 1976]], "Leonard Marks": [0, ["Use of an on-line, time-shared graphics system to design and document printed circuit boards", ["Leonard Marks"], "https://doi.org/10.1145/800146.804801", "dac", 1976]], "Harvey N. Lerman": [0, ["Computer aided design of printed circuit boards using remote graphics and TSO", ["Harvey N. Lerman"], "https://doi.org/10.1145/800146.804802", "dac", 1976]], "Pierre Azema": [0, ["Petri nets as a common tool for design verification and hardware simulation", ["Pierre Azema", "Robert Valette", "Michel Diaz"], "https://doi.org/10.1145/800146.804803", "dac", 1976]], "Sergio Bernstein": [0, ["Transmission line models, a unified physical network approach", ["Sergio Bernstein"], "https://doi.org/10.1145/800146.804804", "dac", 1976]], "Herman Daae": [0, ["Bandpass filter approximation by interactive graphics", ["Herman Daae"], "https://doi.org/10.1145/800146.804805", "dac", 1976]], "Allan Cytryn": [0, ["A system for computer assisted planning (Planning ADES)", ["Allan Cytryn", "William H. Parsons"], "https://doi.org/10.1145/800146.804806", "dac", 1976]], "Fatih Akben": [0, ["A language for selective distortion of spatial structures", ["Fatih Akben", "S. G. Haider"], "https://doi.org/10.1145/800146.804807", "dac", 1976]], "Wenliang Wu": [1.546609373903607e-08, ["A new routing algorithm for two-sided boards with floating vias", ["Wenliang Wu", "Douglas C. Schmidt"], "https://doi.org/10.1145/800146.804808", "dac", 1976]], "James R. Allen": [0, ["A topologically adaptable cellular router", ["James R. Allen"], "https://doi.org/10.1145/800146.804809", "dac", 1976]], "Barry D. Heller": [0, ["An organizational approach to routing printed circuit boards", ["Barry D. Heller", "Robert S. Fisher"], "https://doi.org/10.1145/800146.804810", "dac", 1976]], "R. N. Piscatelli": [0, ["A solution to closeness checking of non-orthogonal printed circuit board wiring", ["R. N. Piscatelli", "P. Tingleff"], "https://doi.org/10.1145/800146.804811", "dac", 1976]], "Lubomyr M. Zobniw": [0, ["Multi-defect real time diagnosis using a single pin probe", ["Lubomyr M. Zobniw"], "https://doi.org/10.1145/800146.804812", "dac", 1976]], "Glen D. Vaughn": [0, ["CDALGO - a test pattern generation program", ["Glen D. Vaughn"], "https://doi.org/10.1145/800146.804813", "dac", 1976]], "Robert W. Rozeboom": [0, ["An implementation of computer aided test generation techniques", ["Robert W. Rozeboom", "Jeri Jane Crowley"], "https://doi.org/10.1145/800146.804814", "dac", 1976], ["Current problems related to LSI functional testing", ["Robert W. Rozeboom"], "https://doi.org/10.1145/800146.804815", "dac", 1976]], "William A. Johnson": [0, ["An automated probing procedure for board testing", ["William A. Johnson"], "https://doi.org/10.1145/800146.804816", "dac", 1976]], "Maurice Hanan": [0, ["Some experimental results on placement techniques", ["Maurice Hanan", "Peter K. Wolff Sr.", "Barbara J. Agule"], "https://doi.org/10.1145/800146.804817", "dac", 1976]], "B. Ramakrishna Rau": [0, ["A new philosophy for interconnection on multilayer boards", ["B. Ramakrishna Rau"], "https://doi.org/10.1145/800146.804818", "dac", 1976]], "A. J. Goldstein": [0, ["Common feature techniques for discrete optimization", ["A. J. Goldstein", "A. B. Lesk"], "https://doi.org/10.1145/800146.804819", "dac", 1976]], "Ryotaro Kamikawai": [0, ["Placement and routing program for master-slice LSI's", ["Ryotaro Kamikawai", "Kuniaki Kishida", "Akira Osawa", "Isao Yasuda", "Tsuneyo Chiba"], "https://doi.org/10.1145/800146.804820", "dac", 1976]], "David C. Wilson": [0, ["An analytic technique for router comparison", ["David C. Wilson", "Robert J. Smith II"], "https://doi.org/10.1145/800146.804821", "dac", 1976]], "G. L. Patterson": [0, ["A proven operational CAD system for P.W.B. design-based on a mini-computer and featuring fully automatic placement and routing", ["G. L. Patterson", "B. H. Phillips"], "https://doi.org/10.1145/800146.804822", "dac", 1976]], "Glenn R. Case": [0, ["Analysis of actual fault mechanisms in CMOS logic gates", ["Glenn R. Case"], "https://doi.org/10.1145/800146.804823", "dac", 1976]], "Ayee Goundan": [0, ["Partitioning logic circuits to maximize fault resolution", ["Ayee Goundan", "John P. Hayes"], "https://doi.org/10.1145/800146.804824", "dac", 1976]], "Jerome L. Paul": [0, ["SEGMA - A simulation package for conception aid and fault tolerance evaluation of computing systems", ["Jerome L. Paul", "R. Troy"], "https://doi.org/10.1145/800146.804825", "dac", 1976]], "Peter L. Ciampi": [0, ["Control and integration of a CAD data base", ["Peter L. Ciampi", "A. D. Donovan", "J. D. Nash"], "https://doi.org/10.1145/800146.804826", "dac", 1976], ["Concepts in CAD data base structures", ["Peter L. Ciampi", "J. D. Nash"], "https://doi.org/10.1145/800146.804827", "dac", 1976]], "Raymond T. Yeh": [0, ["An approach to program verification", ["Raymond T. Yeh"], "https://doi.org/10.1145/800146.804828", "dac", 1976]], "Wray Lindsay Buntine": [0, ["Design rule checking and analysis of IC mask designs", ["Wray Lindsay Buntine", "Bryan Preas"], "https://doi.org/10.1145/800146.804829", "dac", 1976]], "Bryan Preas": [0, ["Automatic circuit analysis based on mask information", ["Bryan Preas", "Wray Lindsay Buntine", "Charles W. Gwyn"], "https://doi.org/10.1145/800146.804830", "dac", 1976]], "David W. Hightower": [0, ["SLEUTH - a metal-to-metal audit program in an interactive environment", ["David W. Hightower"], "https://doi.org/10.1145/800146.804831", "dac", 1976]], "Ivan Dobes": [0, ["The automatic recognition of silicon gate transistor geometries: An LSI design aid program", ["Ivan Dobes", "Ron Byrd"], "https://doi.org/10.1145/800146.804832", "dac", 1976]], "Yasuhiro Ikemoto": [0, ["Correction and wiring check-system for master-slice LSI", ["Yasuhiro Ikemoto", "Toshiki Sugiyama", "Kenichi Igarashi", "Hiroshi Kano"], "https://doi.org/10.1145/800146.804833", "dac", 1976]], "Linda C. Jones": [0, ["A quantitative assessment of IBM's programming productivity techniques", ["Linda C. Jones", "David A. Nelson"], "https://doi.org/10.1145/800146.804834", "dac", 1976]], "Norman L. Soong": [0, ["The design of program logic", ["Norman L. Soong"], "https://doi.org/10.1145/800146.804835", "dac", 1976]], "Pat Velderman": [0, ["An approach to interactive graphic programming", ["Pat Velderman", "Gregory F. Pfister", "Pyung June Min"], "https://doi.org/10.1145/800146.804836", "dac", 1976]], "Ronald D. Hubbard Jr.": [0, ["Language extensibility and program design", ["Ronald D. Hubbard Jr."], "https://doi.org/10.1145/800146.804837", "dac", 1976]], "James A. Smith": [0, ["Automatic generation of logic diagrams", ["James A. Smith", "James G. Linders"], "https://doi.org/10.1145/800146.804838", "dac", 1976]], "Roger Rutman": [0, ["Non-gridded graphic input", ["Roger Rutman"], "https://doi.org/10.1145/800146.804839", "dac", 1976]], "G. Persky": [0, ["LTX - a system for the directed automatic design of LSI circuits", ["G. Persky", "David N. Deutsch", "Daniel G. Schweikert"], "https://doi.org/10.1145/800146.804840", "dac", 1976], ["PRO - an automatic string placement program for polycell layout", ["G. Persky"], "https://doi.org/10.1145/800146.804842", "dac", 1976]], "Daniel G. Schweikert": [0, ["A 2-dimensional placement algorithm for the layout of electrical circuits", ["Daniel G. Schweikert"], "https://doi.org/10.1145/800146.804841", "dac", 1976]], "David N. Deutsch": [0, ["A \"Dogleg\" channel router", ["David N. Deutsch"], "https://doi.org/10.1145/800146.804843", "dac", 1976]], "Dave Gibson": [0, ["SLIC - Symbolic Layout of Integrated Circuits", ["Dave Gibson", "Scott Nance"], "https://doi.org/10.1145/800146.804844", "dac", 1976]], "William M. van Cleemput": [0, ["On the topological aspects of the circuit layout problem", ["William M. van Cleemput"], "https://doi.org/10.1145/800146.804845", "dac", 1976]], "A. R. Pierce": [0, ["The literature of software engineering: Description and guide", ["A. R. Pierce"], "https://doi.org/10.1145/800146.804846", "dac", 1976]], "Mathew N. Matelan": [0, ["Automating the design of microprocessor-based real time control systems", ["Mathew N. Matelan"], "https://doi.org/10.1145/800146.804847", "dac", 1976]], "Lawrence Robinson": [0, ["Specification techniques", ["Lawrence Robinson"], "https://doi.org/10.1145/800146.804848", "dac", 1976]], "Jayadev Misra": [0, ["A principle of algorithm design on limited problem domain", ["Jayadev Misra"], "https://doi.org/10.1145/800146.804849", "dac", 1976]], "Peter Freeman": [0, ["Software reliability and design: A survey", ["Peter Freeman"], "https://doi.org/10.1145/800146.804850", "dac", 1976]], "Grigore A. Cividjian": [0, ["The calculation of the dimensions for an electromagnet with a T armature", ["Grigore A. Cividjian", "Profir Degeratu", "Oleg Cernian"], "https://doi.org/10.1145/800146.804851", "dac", 1976]]}