#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  8 18:49:23 2018
# Process ID: 26894
# Current directory: /home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.runs/design_1_Count_0_0_synth_1
# Command line: vivado -log design_1_Count_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Count_0_0.tcl
# Log file: /home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.runs/design_1_Count_0_0_synth_1/design_1_Count_0_0.vds
# Journal file: /home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.runs/design_1_Count_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_Count_0_0.tcl -notrace
Command: synth_design -top design_1_Count_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1296.801 ; gain = 85.707 ; free physical = 139 ; free virtual = 3191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Count_0_0' [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_Count_0_0/synth/design_1_Count_0_0.vhd:99]
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Count' declared at '/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count.vhd:12' bound to instance 'U0' of component 'Count' [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_Count_0_0/synth/design_1_Count_0_0.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Count' [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count.vhd:58]
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count.vhd:291]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count.vhd:297]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count.vhd:299]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Count_CTRL_BUS_s_axi' declared at '/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count_CTRL_BUS_s_axi.vhd:12' bound to instance 'Count_CTRL_BUS_s_axi_U' of component 'Count_CTRL_BUS_s_axi' [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count.vhd:364]
INFO: [Synth 8-638] synthesizing module 'Count_CTRL_BUS_s_axi' [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count_CTRL_BUS_s_axi.vhd:76]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Count_CTRL_BUS_s_axi' (1#1) [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count_CTRL_BUS_s_axi.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Count' (2#1) [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ipshared/f1d9/hdl/vhdl/Count.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_Count_0_0' (3#1) [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_Count_0_0/synth/design_1_Count_0_0.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1342.426 ; gain = 131.332 ; free physical = 184 ; free virtual = 3201
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1342.426 ; gain = 131.332 ; free physical = 185 ; free virtual = 3202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1342.426 ; gain = 131.332 ; free physical = 185 ; free virtual = 3202
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_Count_0_0/constraints/Count_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_Count_0_0/constraints/Count_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.runs/design_1_Count_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.runs/design_1_Count_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1725.473 ; gain = 0.000 ; free physical = 151 ; free virtual = 2935
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 229 ; free virtual = 3018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 229 ; free virtual = 3018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.runs/design_1_Count_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 231 ; free virtual = 3019
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Count_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Count_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "inStream_V_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_dest_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_id_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_keep_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_last_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_strb_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_user_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_dest_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_id_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_keep_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_strb_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_user_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Count_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Count_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 221 ; free virtual = 3010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 44    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Count_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Count 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 201 ; free virtual = 2995
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 145 ; free virtual = 2868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 142 ; free virtual = 2856
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 142 ; free virtual = 2856
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 143 ; free virtual = 2857
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 143 ; free virtual = 2857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 143 ; free virtual = 2857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 143 ; free virtual = 2857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 143 ; free virtual = 2857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 143 ; free virtual = 2857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |     3|
|3     |LUT2   |     5|
|4     |LUT3   |   187|
|5     |LUT4   |    78|
|6     |LUT5   |    39|
|7     |LUT6   |    46|
|8     |FDRE   |   544|
|9     |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+---------------------+------+
|      |Instance                   |Module               |Cells |
+------+---------------------------+---------------------+------+
|1     |top                        |                     |   927|
|2     |  U0                       |Count                |   927|
|3     |    Count_CTRL_BUS_s_axi_U |Count_CTRL_BUS_s_axi |   260|
+------+---------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 143 ; free virtual = 2857
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1725.473 ; gain = 131.332 ; free physical = 201 ; free virtual = 2916
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1725.473 ; gain = 514.379 ; free physical = 201 ; free virtual = 2916
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1733.480 ; gain = 534.133 ; free physical = 199 ; free virtual = 2914
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.runs/design_1_Count_0_0_synth_1/design_1_Count_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_Count_0_0/design_1_Count_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/fabian/Documents/ensta/deuxieme/rob307/multicore/count/vivado/testing_mult.runs/design_1_Count_0_0_synth_1/design_1_Count_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Count_0_0_utilization_synth.rpt -pb design_1_Count_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1757.492 ; gain = 0.000 ; free physical = 199 ; free virtual = 2916
INFO: [Common 17-206] Exiting Vivado at Sat Dec  8 18:50:11 2018...
