[submodule "sub/SystemVerilog"]
	path = sub/SystemVerilog
	url = https://github.com/squared-studio/SystemVerilog.git
