Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 709B3BDB31A
	for <lists+qemu-devel@lfdr.de>; Tue, 14 Oct 2025 22:16:17 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1v8lJD-00024t-7M; Tue, 14 Oct 2025 16:07:47 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1v8lJ6-00022d-PY
 for qemu-devel@nongnu.org; Tue, 14 Oct 2025 16:07:41 -0400
Received: from mail-pg1-x534.google.com ([2607:f8b0:4864:20::534])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1v8lIs-0005Jy-Tn
 for qemu-devel@nongnu.org; Tue, 14 Oct 2025 16:07:40 -0400
Received: by mail-pg1-x534.google.com with SMTP id
 41be03b00d2f7-b6271ea3a6fso3707987a12.0
 for <qemu-devel@nongnu.org>; Tue, 14 Oct 2025 13:07:23 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1760472441; x=1761077241; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=RQFcykZzWxrbZtxjDQ1imqMK5f7bh9/0kLjg1nW4RaI=;
 b=NlOB77swLYXuNhoIDO2bjOD99/DliEYdeXJBI/jGzz4rNYOCZWeRT3Ukx4vnTArc8B
 kHDNXTzj9aSOPz+nL90eTYhxXLtcTao1EfClyGpf8p8W/GFe8NWP5tvKqW9xnQ3aT9df
 EzWLa696/56D0v2IWhyz4r8AMIxJhKnlq1qOQQ9E+J9UjkepnWAHVOvx5DtXGvTUKN5m
 xRmWKfBG8kghEO0/VdMgv160Q4XwndRJjGhN6eeEroK03m5wURzY4DXPJtbIDfwho0OE
 cncNzk0zyvdKN9Zc2LsgPKw6B2FU5AJ8YiviOgku4P6x90PMCXETHQRO8y6aAVu4Ys5a
 eM4Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1760472441; x=1761077241;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=RQFcykZzWxrbZtxjDQ1imqMK5f7bh9/0kLjg1nW4RaI=;
 b=UZxtTDtqabp2HH4R7ZLNZxGzTFYnKNeQzsY2MdoUuhK3k3t6Xxscl1SYQbCDyOzbmn
 2SJwrLrFttEoYx2BgLFA+ezo8kJZMieWTboqVhnoDMJTmvAIDq1qnR2lRwB/F+VOOKcw
 JkOVjHB2lBsLc7mFxmRLWmGx8Kk6k/JmpeExH6q+4PhRicZ6ez3CFBZ6IWiF/XIu9SM+
 /Kj1VvttUPD44WTUFaezya/scLRf1CbbTeo0Usmvjdk4icszqH2H7+mqhp8XSSb8DO95
 oj0DMEaEZezpb+P90+HaDVSejULflqb1BsY7rUYH3ZOlyKnH/UudIDUitxpmIX43HKF1
 oHEQ==
X-Gm-Message-State: AOJu0YwmY2wC9Hqoq+oz2RlzfTlatVJ/7+SKCoxT2eMdgLJdz7Hv01t6
 rqkiWiY7RfSRo+pjm/xhd6NTMCjOIDIQlTcoQ7ic2chtZIaLJ+47OvWkl92B5mnsm0SnyBiqF0M
 589cbBnk=
X-Gm-Gg: ASbGncsQW6txK/8+Nl7/FbwSjelxT3vON2OZX4jHpYhgI189nD/OlE2hY8l5RONbiz/
 f76osD/eX1t4L81N4jHHP9TKtUGCCcT+tdXCClDyPM6MbE74GYbyT+qtSMLFaoTDK3XOiTo9TFJ
 zqe4bnjWZ4soifI6Kr/5QCX7JaRhJ686oGjN6DHhulSOaKeNGOCcMwWn9yY0I46PLGnPk16tSgc
 88Boe2L3XT4UgrCvCYEnGPEQPzDZ+wa32N6/jMJD/yrd7D3w1y4e5Uz+EWpcoqp+/yBIbDil5Yr
 0d0/q1KvKnaN9uM+Lqvnu9xn+BkxKEZagHVa27aL4tOxReISvaLHHK5tUy5RXQvnFgxa/HXvFs7
 1zsfHg8Zk+3ZCABj+hVEdnhAZ6F/91ku+uGHKveG3a3vXPzH8ybA=
X-Google-Smtp-Source: AGHT+IFTekPh7oqJ8zUniHifv2uMnEIbd5Mc87XkqoE5Ja8vg1S3jEzyAj280NvyZ+C4oYWuwN0VbQ==
X-Received: by 2002:a17:903:3d0e:b0:267:a942:788c with SMTP id
 d9443c01a7336-29027216267mr338602625ad.1.1760472441359; 
 Tue, 14 Oct 2025 13:07:21 -0700 (PDT)
Received: from stoup.. ([71.212.157.132]) by smtp.gmail.com with ESMTPSA id
 d9443c01a7336-29034f93ea2sm172100975ad.126.2025.10.14.13.07.20
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 14 Oct 2025 13:07:21 -0700 (PDT)
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, Manos Pitsidianakis <manos.pitsidianakis@linaro.org>
Subject: [PATCH v2 03/37] target/arm: Update ARMCPRegInfo for 128-bit sysregs
Date: Tue, 14 Oct 2025 13:06:44 -0700
Message-ID: <20251014200718.422022-4-richard.henderson@linaro.org>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20251014200718.422022-1-richard.henderson@linaro.org>
References: <20251014200718.422022-1-richard.henderson@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::534;
 envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x534.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Add ARM_CP_128BIT for type and functions describing 128-bit access.

Reviewed-by: Manos Pitsidianakis <manos.pitsidianakis@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/cpregs.h | 24 ++++++++++++++++++++++++
 1 file changed, 24 insertions(+)

diff --git a/target/arm/cpregs.h b/target/arm/cpregs.h
index 48a406a5fb..e1d54baead 100644
--- a/target/arm/cpregs.h
+++ b/target/arm/cpregs.h
@@ -149,6 +149,8 @@ enum {
      * should not trap to EL2 when HCR_EL2.NV is set.
      */
     ARM_CP_NV_NO_TRAP            = 1 << 22,
+    /* Flag: For ARM_CP_STATE_AA64, sysreg is 128-bit. */
+    ARM_CP_128BIT                = 1 << 23,
 };
 
 /*
@@ -191,6 +193,10 @@ enum {
 #define CP_REG_AA32_NS_SHIFT     29
 #define CP_REG_AA32_NS_MASK      (1 << CP_REG_AA32_NS_SHIFT)
 
+/* Distinguish 64-bit and 128-bit views of AArch64 system registers. */
+#define CP_REG_AA64_128BIT_SHIFT 30
+#define CP_REG_AA64_128BIT_MASK  (1 << CP_REG_AA64_128BIT_SHIFT)
+
 /* Distinguish 32-bit and 64-bit views of AArch32 system registers. */
 #define CP_REG_AA32_64BIT_SHIFT  15
 #define CP_REG_AA32_64BIT_MASK   (1 << CP_REG_AA32_64BIT_SHIFT)
@@ -903,6 +909,9 @@ typedef struct ARMCPRegInfo ARMCPRegInfo;
 typedef uint64_t CPReadFn(CPUARMState *env, const ARMCPRegInfo *ri);
 typedef void CPWriteFn(CPUARMState *env, const ARMCPRegInfo *ri,
                        uint64_t value);
+typedef Int128 CPRead128Fn(CPUARMState *env, const ARMCPRegInfo *opaque);
+typedef void CPWrite128Fn(CPUARMState *env, const ARMCPRegInfo *opaque,
+                          uint64_t valuelo, uint64_t valuehi);
 /* Access permission check functions for coprocessor registers. */
 typedef CPAccessResult CPAccessFn(CPUARMState *env,
                                   const ARMCPRegInfo *ri,
@@ -991,6 +1000,11 @@ struct ARMCPRegInfo {
      *  2. both readfn and writefn are specified
      */
     ptrdiff_t fieldoffset; /* offsetof(CPUARMState, field) */
+    /*
+     * Offset of the high 64-bits of the field in CPUARMState.
+     * Similarly, may be omitted if read128fn and write128fn are set.
+     */
+    ptrdiff_t fieldoffsethi;
 
     /*
      * Offsets of the secure and non-secure fields in CPUARMState for the
@@ -1046,6 +1060,13 @@ struct ARMCPRegInfo {
      * fieldoffset is 0 then no reset will be done.
      */
     CPResetFn *resetfn;
+
+    /* For ARM_CP_128BIT, when accessed via MRRS/MSRR. */
+    CPAccessFn *access128fn;
+    CPRead128Fn *read128fn;
+    CPWrite128Fn *write128fn;
+    CPRead128Fn *raw_read128fn;
+    CPWrite128Fn *raw_write128fn;
 };
 
 void define_one_arm_cp_reg(ARMCPU *cpu, const ARMCPRegInfo *regs);
@@ -1115,6 +1136,9 @@ void arm_cp_reset_ignore(CPUARMState *env, const ARMCPRegInfo *ri);
  */
 static inline MemOp cpreg_field_type(const ARMCPRegInfo *ri)
 {
+    if (ri->type & ARM_CP_128BIT) {
+        return MO_128;
+    }
     return (ri->state == ARM_CP_STATE_AA64 || (ri->type & ARM_CP_64BIT)
             ? MO_64 : MO_32);
 }
-- 
2.43.0


