
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:

	return fd_entry->obj;
}

int z_reserve_fd(void)
{
   0:	20000c18 	.word	0x20000c18
		parm0.val = timeout;
		return (int) arch_syscall_invoke3(*(uintptr_t *)&mutex, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
   4:	00000ef9 	.word	0x00000ef9
   8:	0000318d 	.word	0x0000318d
   c:	00000f29 	.word	0x00000f29
  10:	00000f29 	.word	0x00000f29
		if (fdtable[fd].obj == NULL) {
  14:	00000f29 	.word	0x00000f29
  18:	00000f29 	.word	0x00000f29
	for (fd = 0; fd < ARRAY_SIZE(fdtable); fd++) {
  1c:	00000f29 	.word	0x00000f29
	...
	if (z_syscall_trap()) {
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
  2c:	00000e69 	.word	0x00000e69
  30:	00000f29 	.word	0x00000f29
	}

	k_mutex_unlock(&fdtable_lock);

	return fd;
}
  34:	00000000 	.word	0x00000000
		fdtable[fd].obj = FD_OBJ_RESERVED;
  38:	00000e11 	.word	0x00000e11
  3c:	0000316b 	.word	0x0000316b

00000040 <_irq_vector_table>:
  40:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  50:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  60:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  70:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  80:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  90:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  a0:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  b0:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  c0:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  d0:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  e0:	00000eb9 00000eb9 00000eb9 00000eb9     ................
  f0:	00000eb9 00000eb9 00000eb9 00000eb9     ................
 100:	00000eb9 00000eb9 00000eb9 00000eb9     ................
 110:	00000eb9 00000eb9 00000eb9 00000eb9     ................
 120:	00000eb9 00000eb9 00000eb9 00000eb9     ................
 130:	00000eb9 00000eb9 00000eb9 00000eb9     ................
 140:	00000eb9                                ....

Disassembly of section text:

00000144 <__aeabi_uldivmod>:
     144:	b953      	cbnz	r3, 15c <__aeabi_uldivmod+0x18>
     146:	b94a      	cbnz	r2, 15c <__aeabi_uldivmod+0x18>
     148:	2900      	cmp	r1, #0
     14a:	bf08      	it	eq
     14c:	2800      	cmpeq	r0, #0
     14e:	bf1c      	itt	ne
     150:	f04f 31ff 	movne.w	r1, #4294967295
     154:	f04f 30ff 	movne.w	r0, #4294967295
     158:	f000 b970 	b.w	43c <__aeabi_idiv0>
     15c:	f1ad 0c08 	sub.w	ip, sp, #8
     160:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     164:	f000 f806 	bl	174 <__udivmoddi4>
     168:	f8dd e004 	ldr.w	lr, [sp, #4]
     16c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     170:	b004      	add	sp, #16
     172:	4770      	bx	lr

00000174 <__udivmoddi4>:
     174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     178:	9e08      	ldr	r6, [sp, #32]
     17a:	460d      	mov	r5, r1
     17c:	4604      	mov	r4, r0
     17e:	468a      	mov	sl, r1
     180:	2b00      	cmp	r3, #0
     182:	d17f      	bne.n	284 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x4>
     184:	428a      	cmp	r2, r1
     186:	4617      	mov	r7, r2
     188:	d941      	bls.n	20e <CONFIG_UART_MUX_RX_STACK_SIZE+0xe>
     18a:	fab2 f282 	clz	r2, r2
     18e:	b14a      	cbz	r2, 1a4 <__udivmoddi4+0x30>
     190:	f1c2 0120 	rsb	r1, r2, #32
     194:	fa05 f302 	lsl.w	r3, r5, r2
     198:	4097      	lsls	r7, r2
     19a:	4094      	lsls	r4, r2
     19c:	fa20 f101 	lsr.w	r1, r0, r1
     1a0:	ea41 0a03 	orr.w	sl, r1, r3
     1a4:	ea4f 4817 	mov.w	r8, r7, lsr #16
     1a8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
     1ac:	fa1f f987 	uxth.w	r9, r7
     1b0:	fbba fef8 	udiv	lr, sl, r8
     1b4:	fb08 a31e 	mls	r3, r8, lr, sl
     1b8:	fb0e f109 	mul.w	r1, lr, r9
     1bc:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
     1c0:	4299      	cmp	r1, r3
     1c2:	d906      	bls.n	1d2 <__udivmoddi4+0x5e>
     1c4:	18fb      	adds	r3, r7, r3
     1c6:	d202      	bcs.n	1ce <__udivmoddi4+0x5a>
     1c8:	4299      	cmp	r1, r3
     1ca:	f200 8124 	bhi.w	416 <CONFIG_FLASH_SIZE+0x16>
     1ce:	f10e 3eff 	add.w	lr, lr, #4294967295
     1d2:	1a59      	subs	r1, r3, r1
     1d4:	b2a3      	uxth	r3, r4
     1d6:	fbb1 f0f8 	udiv	r0, r1, r8
     1da:	fb08 1110 	mls	r1, r8, r0, r1
     1de:	fb00 f909 	mul.w	r9, r0, r9
     1e2:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     1e6:	45a1      	cmp	r9, r4
     1e8:	d905      	bls.n	1f6 <__udivmoddi4+0x82>
     1ea:	193c      	adds	r4, r7, r4
     1ec:	d202      	bcs.n	1f4 <__udivmoddi4+0x80>
     1ee:	45a1      	cmp	r9, r4
     1f0:	f200 810e 	bhi.w	410 <CONFIG_FLASH_SIZE+0x10>
     1f4:	3801      	subs	r0, #1
     1f6:	eba4 0409 	sub.w	r4, r4, r9
     1fa:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     1fe:	2100      	movs	r1, #0
     200:	b11e      	cbz	r6, 20a <CONFIG_UART_MUX_RX_STACK_SIZE+0xa>
     202:	40d4      	lsrs	r4, r2
     204:	2300      	movs	r3, #0
     206:	e9c6 4300 	strd	r4, r3, [r6]
     20a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     20e:	b902      	cbnz	r2, 212 <CONFIG_UART_MUX_RX_STACK_SIZE+0x12>
     210:	deff      	udf	#255	; 0xff
     212:	fab2 f282 	clz	r2, r2
     216:	2a00      	cmp	r2, #0
     218:	d14f      	bne.n	2ba <CONFIG_PM_PARTITION_SIZE_PROVISION+0x3a>
     21a:	1bcb      	subs	r3, r1, r7
     21c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     220:	fa1f f887 	uxth.w	r8, r7
     224:	2101      	movs	r1, #1
     226:	0c25      	lsrs	r5, r4, #16
     228:	fbb3 fcfe 	udiv	ip, r3, lr
     22c:	fb0e 301c 	mls	r0, lr, ip, r3
     230:	462b      	mov	r3, r5
     232:	fb08 f90c 	mul.w	r9, r8, ip
     236:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
     23a:	45a9      	cmp	r9, r5
     23c:	d90a      	bls.n	254 <CONFIG_UART_MUX_RX_STACK_SIZE+0x54>
     23e:	197d      	adds	r5, r7, r5
     240:	bf2c      	ite	cs
     242:	2301      	movcs	r3, #1
     244:	2300      	movcc	r3, #0
     246:	45a9      	cmp	r9, r5
     248:	d902      	bls.n	250 <CONFIG_UART_MUX_RX_STACK_SIZE+0x50>
     24a:	2b00      	cmp	r3, #0
     24c:	f000 80d9 	beq.w	402 <CONFIG_FLASH_SIZE+0x2>
     250:	f10c 3cff 	add.w	ip, ip, #4294967295
     254:	eba5 0509 	sub.w	r5, r5, r9
     258:	b2a3      	uxth	r3, r4
     25a:	fbb5 f0fe 	udiv	r0, r5, lr
     25e:	fb0e 5510 	mls	r5, lr, r0, r5
     262:	fb08 f800 	mul.w	r8, r8, r0
     266:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     26a:	45a0      	cmp	r8, r4
     26c:	d905      	bls.n	27a <CONFIG_UART_MUX_RX_STACK_SIZE+0x7a>
     26e:	193c      	adds	r4, r7, r4
     270:	d202      	bcs.n	278 <CONFIG_UART_MUX_RX_STACK_SIZE+0x78>
     272:	45a0      	cmp	r8, r4
     274:	f200 80c9 	bhi.w	40a <CONFIG_FLASH_SIZE+0xa>
     278:	3801      	subs	r0, #1
     27a:	eba4 0408 	sub.w	r4, r4, r8
     27e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     282:	e7bd      	b.n	200 <CONFIG_UART_MUX_RX_STACK_SIZE>
     284:	428b      	cmp	r3, r1
     286:	d908      	bls.n	29a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1a>
     288:	2e00      	cmp	r6, #0
     28a:	f000 80b1 	beq.w	3f0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x170>
     28e:	2100      	movs	r1, #0
     290:	e9c6 0500 	strd	r0, r5, [r6]
     294:	4608      	mov	r0, r1
     296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     29a:	fab3 f183 	clz	r1, r3
     29e:	2900      	cmp	r1, #0
     2a0:	d146      	bne.n	330 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xb0>
     2a2:	42ab      	cmp	r3, r5
     2a4:	f0c0 80a7 	bcc.w	3f6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x176>
     2a8:	4282      	cmp	r2, r0
     2aa:	f240 80a4 	bls.w	3f6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x176>
     2ae:	4608      	mov	r0, r1
     2b0:	2e00      	cmp	r6, #0
     2b2:	d0aa      	beq.n	20a <CONFIG_UART_MUX_RX_STACK_SIZE+0xa>
     2b4:	e9c6 4a00 	strd	r4, sl, [r6]
     2b8:	e7a7      	b.n	20a <CONFIG_UART_MUX_RX_STACK_SIZE+0xa>
     2ba:	f1c2 0020 	rsb	r0, r2, #32
     2be:	4097      	lsls	r7, r2
     2c0:	fa01 f302 	lsl.w	r3, r1, r2
     2c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     2c8:	40c1      	lsrs	r1, r0
     2ca:	fa24 f500 	lsr.w	r5, r4, r0
     2ce:	fa1f f887 	uxth.w	r8, r7
     2d2:	4094      	lsls	r4, r2
     2d4:	431d      	orrs	r5, r3
     2d6:	fbb1 f0fe 	udiv	r0, r1, lr
     2da:	0c2b      	lsrs	r3, r5, #16
     2dc:	fb0e 1110 	mls	r1, lr, r0, r1
     2e0:	fb00 fc08 	mul.w	ip, r0, r8
     2e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2e8:	459c      	cmp	ip, r3
     2ea:	d909      	bls.n	300 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x80>
     2ec:	18fb      	adds	r3, r7, r3
     2ee:	bf2c      	ite	cs
     2f0:	2101      	movcs	r1, #1
     2f2:	2100      	movcc	r1, #0
     2f4:	459c      	cmp	ip, r3
     2f6:	d902      	bls.n	2fe <CONFIG_PM_PARTITION_SIZE_PROVISION+0x7e>
     2f8:	2900      	cmp	r1, #0
     2fa:	f000 8095 	beq.w	428 <CONFIG_FLASH_SIZE+0x28>
     2fe:	3801      	subs	r0, #1
     300:	eba3 030c 	sub.w	r3, r3, ip
     304:	b2ad      	uxth	r5, r5
     306:	fbb3 f1fe 	udiv	r1, r3, lr
     30a:	fb0e 3311 	mls	r3, lr, r1, r3
     30e:	fb01 fc08 	mul.w	ip, r1, r8
     312:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     316:	45ac      	cmp	ip, r5
     318:	d905      	bls.n	326 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa6>
     31a:	197d      	adds	r5, r7, r5
     31c:	d202      	bcs.n	324 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa4>
     31e:	45ac      	cmp	ip, r5
     320:	f200 8089 	bhi.w	436 <CONFIG_FLASH_SIZE+0x36>
     324:	3901      	subs	r1, #1
     326:	eba5 030c 	sub.w	r3, r5, ip
     32a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     32e:	e77a      	b.n	226 <CONFIG_UART_MUX_RX_STACK_SIZE+0x26>
     330:	f1c1 0420 	rsb	r4, r1, #32
     334:	408b      	lsls	r3, r1
     336:	fa02 f701 	lsl.w	r7, r2, r1
     33a:	fa05 fc01 	lsl.w	ip, r5, r1
     33e:	40e2      	lsrs	r2, r4
     340:	fa20 f804 	lsr.w	r8, r0, r4
     344:	40e5      	lsrs	r5, r4
     346:	fa00 fe01 	lsl.w	lr, r0, r1
     34a:	4313      	orrs	r3, r2
     34c:	ea48 020c 	orr.w	r2, r8, ip
     350:	ea4f 4813 	mov.w	r8, r3, lsr #16
     354:	ea4f 4c12 	mov.w	ip, r2, lsr #16
     358:	fa1f f983 	uxth.w	r9, r3
     35c:	fbb5 faf8 	udiv	sl, r5, r8
     360:	fb08 551a 	mls	r5, r8, sl, r5
     364:	fb0a f009 	mul.w	r0, sl, r9
     368:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
     36c:	4560      	cmp	r0, ip
     36e:	d90a      	bls.n	386 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x106>
     370:	eb13 0c0c 	adds.w	ip, r3, ip
     374:	bf2c      	ite	cs
     376:	2501      	movcs	r5, #1
     378:	2500      	movcc	r5, #0
     37a:	4560      	cmp	r0, ip
     37c:	d901      	bls.n	382 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x102>
     37e:	2d00      	cmp	r5, #0
     380:	d055      	beq.n	42e <CONFIG_FLASH_SIZE+0x2e>
     382:	f10a 3aff 	add.w	sl, sl, #4294967295
     386:	ebac 0c00 	sub.w	ip, ip, r0
     38a:	b292      	uxth	r2, r2
     38c:	fbbc f0f8 	udiv	r0, ip, r8
     390:	fb08 cc10 	mls	ip, r8, r0, ip
     394:	fb00 f909 	mul.w	r9, r0, r9
     398:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
     39c:	45e1      	cmp	r9, ip
     39e:	d905      	bls.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a0:	eb13 0c0c 	adds.w	ip, r3, ip
     3a4:	d201      	bcs.n	3aa <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12a>
     3a6:	45e1      	cmp	r9, ip
     3a8:	d83b      	bhi.n	422 <CONFIG_FLASH_SIZE+0x22>
     3aa:	3801      	subs	r0, #1
     3ac:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
     3b0:	ebac 0c09 	sub.w	ip, ip, r9
     3b4:	fba0 8907 	umull	r8, r9, r0, r7
     3b8:	45cc      	cmp	ip, r9
     3ba:	4645      	mov	r5, r8
     3bc:	464a      	mov	r2, r9
     3be:	d302      	bcc.n	3c6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x146>
     3c0:	d106      	bne.n	3d0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x150>
     3c2:	45c6      	cmp	lr, r8
     3c4:	d204      	bcs.n	3d0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x150>
     3c6:	3801      	subs	r0, #1
     3c8:	ebb8 0507 	subs.w	r5, r8, r7
     3cc:	eb69 0203 	sbc.w	r2, r9, r3
     3d0:	b32e      	cbz	r6, 41e <CONFIG_FLASH_SIZE+0x1e>
     3d2:	ebbe 0305 	subs.w	r3, lr, r5
     3d6:	eb6c 0c02 	sbc.w	ip, ip, r2
     3da:	fa23 f201 	lsr.w	r2, r3, r1
     3de:	fa0c f404 	lsl.w	r4, ip, r4
     3e2:	fa2c f301 	lsr.w	r3, ip, r1
     3e6:	2100      	movs	r1, #0
     3e8:	4314      	orrs	r4, r2
     3ea:	e9c6 4300 	strd	r4, r3, [r6]
     3ee:	e70c      	b.n	20a <CONFIG_UART_MUX_RX_STACK_SIZE+0xa>
     3f0:	4631      	mov	r1, r6
     3f2:	4630      	mov	r0, r6
     3f4:	e709      	b.n	20a <CONFIG_UART_MUX_RX_STACK_SIZE+0xa>
     3f6:	1a84      	subs	r4, r0, r2
     3f8:	eb65 0303 	sbc.w	r3, r5, r3
     3fc:	2001      	movs	r0, #1
     3fe:	469a      	mov	sl, r3
     400:	e756      	b.n	2b0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x30>
     402:	f1ac 0c02 	sub.w	ip, ip, #2
     406:	443d      	add	r5, r7
     408:	e724      	b.n	254 <CONFIG_UART_MUX_RX_STACK_SIZE+0x54>
     40a:	3802      	subs	r0, #2
     40c:	443c      	add	r4, r7
     40e:	e734      	b.n	27a <CONFIG_UART_MUX_RX_STACK_SIZE+0x7a>
     410:	3802      	subs	r0, #2
     412:	443c      	add	r4, r7
     414:	e6ef      	b.n	1f6 <__udivmoddi4+0x82>
     416:	f1ae 0e02 	sub.w	lr, lr, #2
     41a:	443b      	add	r3, r7
     41c:	e6d9      	b.n	1d2 <__udivmoddi4+0x5e>
     41e:	4631      	mov	r1, r6
     420:	e6f3      	b.n	20a <CONFIG_UART_MUX_RX_STACK_SIZE+0xa>
     422:	3802      	subs	r0, #2
     424:	449c      	add	ip, r3
     426:	e7c1      	b.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     428:	3802      	subs	r0, #2
     42a:	443b      	add	r3, r7
     42c:	e768      	b.n	300 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x80>
     42e:	f1aa 0a02 	sub.w	sl, sl, #2
     432:	449c      	add	ip, r3
     434:	e7a7      	b.n	386 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x106>
     436:	3902      	subs	r1, #2
     438:	443d      	add	r5, r7
     43a:	e774      	b.n	326 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa6>

0000043c <__aeabi_idiv0>:
     43c:	4770      	bx	lr
     43e:	bf00      	nop

00000440 <main>:
#define SLEEP_TIME_MS   1000

u32_t lectura;

void main(void)
{
     440:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (z_syscall_trap()) {
		return (struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     442:	481e      	ldr	r0, [pc, #120]	; (4bc <main+0x7c>)
     444:	f001 fc1a 	bl	1c7c <z_impl_device_get_binding>
     448:	4604      	mov	r4, r0
        struct device *dev;
	dev = device_get_binding("GPIO_0");
	/* Set LED pin as output */
	gpio_pin_configure(dev, 2, GPIO_DIR_OUT); //p0.03 == LED1
     44a:	f44f 7200 	mov.w	r2, #512	; 0x200
     44e:	2102      	movs	r1, #2
     450:	f002 fcec 	bl	2e2c <gpio_pin_configure>
	gpio_pin_configure(dev, 6, GPIO_DIR_IN | 1); //BUTTON1
     454:	f240 1201 	movw	r2, #257	; 0x101
     458:	2106      	movs	r1, #6
     45a:	4620      	mov	r0, r4
     45c:	f002 fce6 	bl	2e2c <gpio_pin_configure>
					     u32_t *value)
{
	int rv = gpio_pin_get(port, pin);

	if (rv >= 0) {
		*value = rv;
     460:	4d17      	ldr	r5, [pc, #92]	; (4c0 <main+0x80>)

        while(1){
          int valor = gpio_pin_read(dev, 6, &lectura);
          printk("%d \n", lectura);
     462:	4e18      	ldr	r6, [pc, #96]	; (4c4 <main+0x84>)
	const struct gpio_driver_data *const data =
     464:	68e7      	ldr	r7, [r4, #12]
	return api->port_get_raw(port, value);
     466:	68a3      	ldr	r3, [r4, #8]
     468:	4620      	mov	r0, r4
     46a:	685b      	ldr	r3, [r3, #4]
     46c:	a901      	add	r1, sp, #4
     46e:	4798      	blx	r3
	if (ret == 0) {
     470:	2800      	cmp	r0, #0
     472:	d120      	bne.n	4b6 <main+0x76>
		*value ^= data->invert;
     474:	683b      	ldr	r3, [r7, #0]
     476:	9801      	ldr	r0, [sp, #4]
     478:	4058      	eors	r0, r3
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
     47a:	f3c0 1080 	ubfx	r0, r0, #6, #1
		*value = rv;
     47e:	6028      	str	r0, [r5, #0]
     480:	4630      	mov	r0, r6
     482:	6829      	ldr	r1, [r5, #0]
     484:	f002 fcf5 	bl	2e72 <printk>

        if(lectura == 1){
     488:	682b      	ldr	r3, [r5, #0]
     48a:	2b01      	cmp	r3, #1
     48c:	68e3      	ldr	r3, [r4, #12]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
     48e:	681b      	ldr	r3, [r3, #0]
     490:	d10c      	bne.n	4ac <main+0x6c>
     492:	075a      	lsls	r2, r3, #29
     494:	d40c      	bmi.n	4b0 <main+0x70>
	return api->port_set_bits_raw(port, pins);
     496:	68a3      	ldr	r3, [r4, #8]
     498:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
     49a:	2104      	movs	r1, #4
     49c:	4620      	mov	r0, r4
     49e:	4798      	blx	r3
	return z_impl_k_sleep(timeout);
     4a0:	2100      	movs	r1, #0
     4a2:	f44f 70a4 	mov.w	r0, #328	; 0x148
     4a6:	f002 f959 	bl	275c <z_impl_k_sleep>
        while(1){
     4aa:	e7db      	b.n	464 <main+0x24>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
     4ac:	075b      	lsls	r3, r3, #29
     4ae:	d4f2      	bmi.n	496 <main+0x56>
	return api->port_clear_bits_raw(port, pins);
     4b0:	68a3      	ldr	r3, [r4, #8]
     4b2:	691b      	ldr	r3, [r3, #16]
     4b4:	e7f1      	b.n	49a <main+0x5a>
	if (rv >= 0) {
     4b6:	dbe3      	blt.n	480 <main+0x40>
     4b8:	e7e1      	b.n	47e <main+0x3e>
     4ba:	bf00      	nop
     4bc:	00003b0c 	.word	0x00003b0c
     4c0:	20000160 	.word	0x20000160
     4c4:	00003b13 	.word	0x00003b13

000004c8 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     4c8:	680b      	ldr	r3, [r1, #0]
     4ca:	3301      	adds	r3, #1
     4cc:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     4ce:	4b01      	ldr	r3, [pc, #4]	; (4d4 <char_out+0xc>)
     4d0:	681b      	ldr	r3, [r3, #0]
     4d2:	4718      	bx	r3
     4d4:	20000000 	.word	0x20000000

000004d8 <_printk_dec_ulong>:
 * @return N/A
 */
static void _printk_dec_ulong(out_func_t out, void *ctx,
			      const unsigned long num, enum pad_type padding,
			      int min_width)
{
     4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     4dc:	b085      	sub	sp, #20
     4de:	9c0e      	ldr	r4, [sp, #56]	; 0x38
     4e0:	469b      	mov	fp, r3
     4e2:	2c01      	cmp	r4, #1
     4e4:	bfb8      	it	lt
     4e6:	2401      	movlt	r4, #1
     4e8:	2b01      	cmp	r3, #1
     4ea:	bf0c      	ite	eq
     4ec:	2330      	moveq	r3, #48	; 0x30
     4ee:	2320      	movne	r3, #32
     4f0:	4615      	mov	r5, r2
     4f2:	4606      	mov	r6, r0
     4f4:	468a      	mov	sl, r1
     4f6:	2701      	movs	r7, #1
     4f8:	f04f 080a 	mov.w	r8, #10
     4fc:	2200      	movs	r2, #0
     4fe:	f8df 9070 	ldr.w	r9, [pc, #112]	; 570 <_printk_dec_ulong+0x98>
     502:	9302      	str	r3, [sp, #8]
	if (min_width <= 0) {
		min_width = 1;
	}

	while (pos >= 10) {
		if (found_largest_digit != 0 || remainder >= pos) {
     504:	fbb5 f3f9 	udiv	r3, r5, r9
     508:	9301      	str	r3, [sp, #4]
     50a:	b90a      	cbnz	r2, 510 <_printk_dec_ulong+0x38>
     50c:	45a9      	cmp	r9, r5
     50e:	d81e      	bhi.n	54e <_printk_dec_ulong+0x76>
			found_largest_digit = 1;
			out((int)(remainder / pos + 48), ctx);
     510:	9b01      	ldr	r3, [sp, #4]
     512:	4651      	mov	r1, sl
     514:	f103 0030 	add.w	r0, r3, #48	; 0x30
     518:	47b0      	blx	r6
			found_largest_digit = 1;
     51a:	2201      	movs	r2, #1
			digits++;
     51c:	3701      	adds	r7, #1
				&& padding < PAD_SPACE_AFTER) {
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
			digits++;
		}
		remaining--;
		remainder %= pos;
     51e:	9b01      	ldr	r3, [sp, #4]
		remaining--;
     520:	f108 38ff 	add.w	r8, r8, #4294967295
		remainder %= pos;
     524:	fb09 5513 	mls	r5, r9, r3, r5
		pos /= 10;
     528:	230a      	movs	r3, #10
	while (pos >= 10) {
     52a:	f1b8 0f01 	cmp.w	r8, #1
		pos /= 10;
     52e:	fbb9 f9f3 	udiv	r9, r9, r3
	while (pos >= 10) {
     532:	d1e7      	bne.n	504 <_printk_dec_ulong+0x2c>
	}
	out((int)(remainder + 48), ctx);
     534:	4651      	mov	r1, sl
     536:	f105 0030 	add.w	r0, r5, #48	; 0x30
     53a:	47b0      	blx	r6

	if (padding == PAD_SPACE_AFTER) {
     53c:	f1bb 0f03 	cmp.w	fp, #3
     540:	d102      	bne.n	548 <_printk_dec_ulong+0x70>
		remaining = min_width - digits;
     542:	1be4      	subs	r4, r4, r7
		while (remaining-- > 0) {
     544:	2c00      	cmp	r4, #0
     546:	dc0e      	bgt.n	566 <_printk_dec_ulong+0x8e>
			out(' ', ctx);
		}
	}
}
     548:	b005      	add	sp, #20
     54a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		} else if (remaining <= min_width
     54e:	4544      	cmp	r4, r8
     550:	dbe5      	blt.n	51e <_printk_dec_ulong+0x46>
				&& padding < PAD_SPACE_AFTER) {
     552:	f1bb 0f02 	cmp.w	fp, #2
     556:	d8e2      	bhi.n	51e <_printk_dec_ulong+0x46>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
     558:	4651      	mov	r1, sl
     55a:	9802      	ldr	r0, [sp, #8]
     55c:	9203      	str	r2, [sp, #12]
			digits++;
     55e:	3701      	adds	r7, #1
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
     560:	47b0      	blx	r6
			digits++;
     562:	9a03      	ldr	r2, [sp, #12]
     564:	e7db      	b.n	51e <_printk_dec_ulong+0x46>
			out(' ', ctx);
     566:	4651      	mov	r1, sl
     568:	2020      	movs	r0, #32
     56a:	47b0      	blx	r6
     56c:	3c01      	subs	r4, #1
     56e:	e7e9      	b.n	544 <_printk_dec_ulong+0x6c>
     570:	3b9aca00 	.word	0x3b9aca00

00000574 <__printk_hook_install>:
	_char_out = fn;
     574:	4b01      	ldr	r3, [pc, #4]	; (57c <__printk_hook_install+0x8>)
     576:	6018      	str	r0, [r3, #0]
}
     578:	4770      	bx	lr
     57a:	bf00      	nop
     57c:	20000000 	.word	0x20000000

00000580 <z_vprintk>:
{
     580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char length_mod = 0;
     584:	2700      	movs	r7, #0
{
     586:	4605      	mov	r5, r0
     588:	468b      	mov	fp, r1
	int min_width = -1;
     58a:	f04f 39ff 	mov.w	r9, #4294967295
	enum pad_type padding = PAD_NONE;
     58e:	46b8      	mov	r8, r7
{
     590:	461c      	mov	r4, r3
     592:	b08d      	sub	sp, #52	; 0x34
     594:	1e53      	subs	r3, r2, #1
     596:	9303      	str	r3, [sp, #12]
			might_format = 0;
     598:	2600      	movs	r6, #0
					break;
     59a:	e005      	b.n	5a8 <z_vprintk+0x28>
		if (!might_format) {
     59c:	b96e      	cbnz	r6, 5ba <z_vprintk+0x3a>
			if (*fmt != '%') {
     59e:	2825      	cmp	r0, #37	; 0x25
     5a0:	f000 8171 	beq.w	886 <CONFIG_ISR_STACK_SIZE+0x86>
				out((int)*fmt, ctx);
     5a4:	4659      	mov	r1, fp
     5a6:	47a8      	blx	r5
	while (*fmt) {
     5a8:	9b03      	ldr	r3, [sp, #12]
     5aa:	f813 0f01 	ldrb.w	r0, [r3, #1]!
     5ae:	9303      	str	r3, [sp, #12]
     5b0:	2800      	cmp	r0, #0
     5b2:	d1f3      	bne.n	59c <z_vprintk+0x1c>
}
     5b4:	b00d      	add	sp, #52	; 0x34
     5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			switch (*fmt) {
     5ba:	287a      	cmp	r0, #122	; 0x7a
     5bc:	d80a      	bhi.n	5d4 <z_vprintk+0x54>
     5be:	2862      	cmp	r0, #98	; 0x62
     5c0:	d810      	bhi.n	5e4 <z_vprintk+0x64>
     5c2:	2830      	cmp	r0, #48	; 0x30
     5c4:	d054      	beq.n	670 <z_vprintk+0xf0>
     5c6:	d845      	bhi.n	654 <z_vprintk+0xd4>
     5c8:	2825      	cmp	r0, #37	; 0x25
     5ca:	f000 815a 	beq.w	882 <CONFIG_ISR_STACK_SIZE+0x82>
     5ce:	282d      	cmp	r0, #45	; 0x2d
     5d0:	f000 815f 	beq.w	892 <CONFIG_ISR_STACK_SIZE+0x92>
					out((int)'%', ctx);
     5d4:	4659      	mov	r1, fp
     5d6:	2025      	movs	r0, #37	; 0x25
     5d8:	47a8      	blx	r5
					out((int)*fmt, ctx);
     5da:	4659      	mov	r1, fp
     5dc:	9b03      	ldr	r3, [sp, #12]
     5de:	7818      	ldrb	r0, [r3, #0]
     5e0:	47a8      	blx	r5
     5e2:	e7d9      	b.n	598 <z_vprintk+0x18>
     5e4:	f1a0 0363 	sub.w	r3, r0, #99	; 0x63
     5e8:	2b17      	cmp	r3, #23
     5ea:	d8f3      	bhi.n	5d4 <z_vprintk+0x54>
     5ec:	a201      	add	r2, pc, #4	; (adr r2, 5f4 <z_vprintk+0x74>)
     5ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     5f2:	bf00      	nop
     5f4:	0000087b 	.word	0x0000087b
     5f8:	000006bf 	.word	0x000006bf
     5fc:	000005d5 	.word	0x000005d5
     600:	000005d5 	.word	0x000005d5
     604:	000005d5 	.word	0x000005d5
     608:	000006a1 	.word	0x000006a1
     60c:	000006bf 	.word	0x000006bf
     610:	000005d5 	.word	0x000005d5
     614:	000005d5 	.word	0x000005d5
     618:	000006a1 	.word	0x000006a1
     61c:	000005d5 	.word	0x000005d5
     620:	000005d5 	.word	0x000005d5
     624:	000005d5 	.word	0x000005d5
     628:	00000761 	.word	0x00000761
     62c:	000005d5 	.word	0x000005d5
     630:	000005d5 	.word	0x000005d5
     634:	0000084b 	.word	0x0000084b
     638:	000005d5 	.word	0x000005d5
     63c:	0000072f 	.word	0x0000072f
     640:	000005d5 	.word	0x000005d5
     644:	000005d5 	.word	0x000005d5
     648:	0000065d 	.word	0x0000065d
     64c:	000005d5 	.word	0x000005d5
     650:	000006a1 	.word	0x000006a1
			switch (*fmt) {
     654:	2839      	cmp	r0, #57	; 0x39
     656:	d91a      	bls.n	68e <z_vprintk+0x10e>
     658:	2858      	cmp	r0, #88	; 0x58
     65a:	d1bb      	bne.n	5d4 <z_vprintk+0x54>
				if (*fmt == 'p') {
     65c:	9b03      	ldr	r3, [sp, #12]
     65e:	781b      	ldrb	r3, [r3, #0]
     660:	2b70      	cmp	r3, #112	; 0x70
     662:	f040 8088 	bne.w	776 <z_vprintk+0x1f6>
					x = va_arg(ap, unsigned int);
     666:	f854 3b04 	ldr.w	r3, [r4], #4
     66a:	2200      	movs	r2, #0
     66c:	9306      	str	r3, [sp, #24]
     66e:	e090      	b.n	792 <z_vprintk+0x212>
				if (min_width < 0 && padding == PAD_NONE) {
     670:	f1b9 0f00 	cmp.w	r9, #0
     674:	da0e      	bge.n	694 <z_vprintk+0x114>
     676:	f1b8 0f00 	cmp.w	r8, #0
     67a:	f000 810d 	beq.w	898 <CONFIG_ISR_STACK_SIZE+0x98>
					min_width = *fmt - '0';
     67e:	f1a0 0930 	sub.w	r9, r0, #48	; 0x30
					padding = PAD_SPACE_BEFORE;
     682:	f1b8 0f00 	cmp.w	r8, #0
     686:	bf08      	it	eq
     688:	f04f 0802 	moveq.w	r8, #2
     68c:	e78c      	b.n	5a8 <z_vprintk+0x28>
				if (min_width < 0) {
     68e:	f1b9 0f00 	cmp.w	r9, #0
     692:	dbf4      	blt.n	67e <z_vprintk+0xfe>
					min_width = 10 * min_width + *fmt - '0';
     694:	230a      	movs	r3, #10
     696:	fb03 0909 	mla	r9, r3, r9, r0
     69a:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
     69e:	e7f0      	b.n	682 <z_vprintk+0x102>
				if (*fmt == 'h' && length_mod == 'h') {
     6a0:	2868      	cmp	r0, #104	; 0x68
     6a2:	d103      	bne.n	6ac <z_vprintk+0x12c>
     6a4:	2f68      	cmp	r7, #104	; 0x68
     6a6:	d106      	bne.n	6b6 <z_vprintk+0x136>
					length_mod = 'H';
     6a8:	2748      	movs	r7, #72	; 0x48
     6aa:	e77d      	b.n	5a8 <z_vprintk+0x28>
				} else if (*fmt == 'l' && length_mod == 'l') {
     6ac:	286c      	cmp	r0, #108	; 0x6c
     6ae:	d102      	bne.n	6b6 <z_vprintk+0x136>
     6b0:	2f6c      	cmp	r7, #108	; 0x6c
     6b2:	f000 80f4 	beq.w	89e <CONFIG_ISR_STACK_SIZE+0x9e>
				} else if (length_mod == 0) {
     6b6:	2f00      	cmp	r7, #0
     6b8:	d18c      	bne.n	5d4 <z_vprintk+0x54>
     6ba:	4607      	mov	r7, r0
     6bc:	e774      	b.n	5a8 <z_vprintk+0x28>
				if (length_mod == 'z') {
     6be:	2f7a      	cmp	r7, #122	; 0x7a
     6c0:	d102      	bne.n	6c8 <z_vprintk+0x148>
					d = va_arg(ap, int);
     6c2:	f854 6b04 	ldr.w	r6, [r4], #4
     6c6:	e021      	b.n	70c <z_vprintk+0x18c>
				} else if (length_mod == 'l') {
     6c8:	2f6c      	cmp	r7, #108	; 0x6c
     6ca:	d0fa      	beq.n	6c2 <z_vprintk+0x142>
				} else if (length_mod == 'L') {
     6cc:	2f4c      	cmp	r7, #76	; 0x4c
     6ce:	d1f8      	bne.n	6c2 <z_vprintk+0x142>
					long long lld = va_arg(ap, long long);
     6d0:	3407      	adds	r4, #7
     6d2:	f024 0407 	bic.w	r4, r4, #7
     6d6:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     6da:	e9cd 2304 	strd	r2, r3, [sp, #16]
					if (lld > __LONG_MAX__ ||
     6de:	9b04      	ldr	r3, [sp, #16]
     6e0:	f04f 30ff 	mov.w	r0, #4294967295
     6e4:	f113 4100 	adds.w	r1, r3, #2147483648	; 0x80000000
     6e8:	9b05      	ldr	r3, [sp, #20]
     6ea:	9108      	str	r1, [sp, #32]
     6ec:	f143 0100 	adc.w	r1, r3, #0
     6f0:	9109      	str	r1, [sp, #36]	; 0x24
     6f2:	2100      	movs	r1, #0
     6f4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
     6f8:	4299      	cmp	r1, r3
     6fa:	bf08      	it	eq
     6fc:	4290      	cmpeq	r0, r2
     6fe:	d204      	bcs.n	70a <z_vprintk+0x18a>
						print_err(out, ctx);
     700:	4659      	mov	r1, fp
     702:	4628      	mov	r0, r5
     704:	f002 fba7 	bl	2e56 <print_err>
						break;
     708:	e746      	b.n	598 <z_vprintk+0x18>
					d = lld;
     70a:	9e04      	ldr	r6, [sp, #16]
				if (d < 0) {
     70c:	2e00      	cmp	r6, #0
     70e:	da05      	bge.n	71c <z_vprintk+0x19c>
					out((int)'-', ctx);
     710:	4659      	mov	r1, fp
     712:	202d      	movs	r0, #45	; 0x2d
     714:	47a8      	blx	r5
					d = -d;
     716:	4276      	negs	r6, r6
					min_width--;
     718:	f109 39ff 	add.w	r9, r9, #4294967295
				_printk_dec_ulong(out, ctx, d, padding,
     71c:	4643      	mov	r3, r8
     71e:	4632      	mov	r2, r6
     720:	f8cd 9000 	str.w	r9, [sp]
				_printk_dec_ulong(out, ctx, u, padding,
     724:	4659      	mov	r1, fp
     726:	4628      	mov	r0, r5
     728:	f7ff fed6 	bl	4d8 <_printk_dec_ulong>
				break;
     72c:	e734      	b.n	598 <z_vprintk+0x18>
				if (length_mod == 'z') {
     72e:	2f7a      	cmp	r7, #122	; 0x7a
     730:	d102      	bne.n	738 <z_vprintk+0x1b8>
					u = va_arg(ap, unsigned int);
     732:	f854 2b04 	ldr.w	r2, [r4], #4
     736:	e00f      	b.n	758 <z_vprintk+0x1d8>
				} else if (length_mod == 'l') {
     738:	2f6c      	cmp	r7, #108	; 0x6c
     73a:	d0fa      	beq.n	732 <z_vprintk+0x1b2>
				} else if (length_mod == 'L') {
     73c:	2f4c      	cmp	r7, #76	; 0x4c
     73e:	d1f8      	bne.n	732 <z_vprintk+0x1b2>
					if (llu > ~0UL) {
     740:	2100      	movs	r1, #0
     742:	f04f 30ff 	mov.w	r0, #4294967295
					unsigned long long llu =
     746:	3407      	adds	r4, #7
     748:	f024 0407 	bic.w	r4, r4, #7
     74c:	e8f4 2302 	ldrd	r2, r3, [r4], #8
					if (llu > ~0UL) {
     750:	4299      	cmp	r1, r3
     752:	bf08      	it	eq
     754:	4290      	cmpeq	r0, r2
     756:	d3d3      	bcc.n	700 <z_vprintk+0x180>
				_printk_dec_ulong(out, ctx, u, padding,
     758:	4643      	mov	r3, r8
     75a:	f8cd 9000 	str.w	r9, [sp]
     75e:	e7e1      	b.n	724 <z_vprintk+0x1a4>
				out('0', ctx);
     760:	4659      	mov	r1, fp
     762:	2030      	movs	r0, #48	; 0x30
     764:	47a8      	blx	r5
				out('x', ctx);
     766:	4659      	mov	r1, fp
     768:	2078      	movs	r0, #120	; 0x78
     76a:	47a8      	blx	r5
					min_width = 8;
     76c:	f04f 0908 	mov.w	r9, #8
				padding = PAD_ZERO_BEFORE;
     770:	f04f 0801 	mov.w	r8, #1
     774:	e772      	b.n	65c <z_vprintk+0xdc>
				} else if (length_mod == 'l') {
     776:	2f6c      	cmp	r7, #108	; 0x6c
     778:	f43f af75 	beq.w	666 <z_vprintk+0xe6>
				} else if (length_mod == 'L') {
     77c:	2f4c      	cmp	r7, #76	; 0x4c
     77e:	f47f af72 	bne.w	666 <z_vprintk+0xe6>
					x = va_arg(ap, unsigned long long);
     782:	1de3      	adds	r3, r4, #7
     784:	f023 0307 	bic.w	r3, r3, #7
     788:	461c      	mov	r4, r3
     78a:	f854 2b08 	ldr.w	r2, [r4], #8
     78e:	9206      	str	r2, [sp, #24]
     790:	685a      	ldr	r2, [r3, #4]
	int digits = 0;
     792:	2100      	movs	r1, #0
	int remaining = 16; /* 16 digits max */
     794:	2310      	movs	r3, #16
	int shift = sizeof(num) * 8;
     796:	f04f 0a40 	mov.w	sl, #64	; 0x40
	int digits = 0;
     79a:	9104      	str	r1, [sp, #16]
	int found_largest_digit = 0;
     79c:	9107      	str	r1, [sp, #28]
		shift -= 4;
     79e:	f1aa 0a04 	sub.w	sl, sl, #4
		nibble = (num >> shift) & 0xf;
     7a2:	9906      	ldr	r1, [sp, #24]
     7a4:	f1ca 0e20 	rsb	lr, sl, #32
     7a8:	f1aa 0c20 	sub.w	ip, sl, #32
     7ac:	fa21 f00a 	lsr.w	r0, r1, sl
     7b0:	fa02 fe0e 	lsl.w	lr, r2, lr
     7b4:	ea40 000e 	orr.w	r0, r0, lr
     7b8:	fa22 fc0c 	lsr.w	ip, r2, ip
     7bc:	ea40 000c 	orr.w	r0, r0, ip
		if (nibble != 0 || found_largest_digit != 0 || shift == 0) {
     7c0:	f010 000f 	ands.w	r0, r0, #15
     7c4:	d107      	bne.n	7d6 <z_vprintk+0x256>
     7c6:	9907      	ldr	r1, [sp, #28]
     7c8:	b911      	cbnz	r1, 7d0 <z_vprintk+0x250>
     7ca:	f1ba 0f00 	cmp.w	sl, #0
     7ce:	d125      	bne.n	81c <CONFIG_ISR_STACK_SIZE+0x1c>
			nibble += nibble > 9 ? 87 : 48;
     7d0:	f04f 0c30 	mov.w	ip, #48	; 0x30
     7d4:	e005      	b.n	7e2 <z_vprintk+0x262>
     7d6:	2809      	cmp	r0, #9
     7d8:	bf8c      	ite	hi
     7da:	f04f 0c57 	movhi.w	ip, #87	; 0x57
     7de:	f04f 0c30 	movls.w	ip, #48	; 0x30
     7e2:	4460      	add	r0, ip
			out((int)nibble, ctx);
     7e4:	4659      	mov	r1, fp
     7e6:	b240      	sxtb	r0, r0
     7e8:	920a      	str	r2, [sp, #40]	; 0x28
     7ea:	9307      	str	r3, [sp, #28]
     7ec:	47a8      	blx	r5
			digits++;
     7ee:	9b04      	ldr	r3, [sp, #16]
	while (shift >= 4) {
     7f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
			digits++;
     7f2:	3301      	adds	r3, #1
     7f4:	9304      	str	r3, [sp, #16]
	while (shift >= 4) {
     7f6:	9b07      	ldr	r3, [sp, #28]
     7f8:	f1ba 0f00 	cmp.w	sl, #0
     7fc:	d123      	bne.n	846 <CONFIG_ISR_STACK_SIZE+0x46>
	if (padding == PAD_SPACE_AFTER) {
     7fe:	f1b8 0f03 	cmp.w	r8, #3
     802:	f47f aec9 	bne.w	598 <z_vprintk+0x18>
		remaining = min_width * 2 - digits;
     806:	9b04      	ldr	r3, [sp, #16]
     808:	ebc3 0649 	rsb	r6, r3, r9, lsl #1
		while (remaining-- > 0) {
     80c:	2e00      	cmp	r6, #0
     80e:	f77f aec3 	ble.w	598 <z_vprintk+0x18>
			out(' ', ctx);
     812:	4659      	mov	r1, fp
     814:	2020      	movs	r0, #32
     816:	47a8      	blx	r5
     818:	3e01      	subs	r6, #1
     81a:	e7f7      	b.n	80c <CONFIG_ISR_STACK_SIZE+0xc>
		if (remaining-- <= min_width) {
     81c:	1e59      	subs	r1, r3, #1
     81e:	4599      	cmp	r9, r3
     820:	910a      	str	r1, [sp, #40]	; 0x28
     822:	db07      	blt.n	834 <CONFIG_ISR_STACK_SIZE+0x34>
			if (padding == PAD_ZERO_BEFORE) {
     824:	f1b8 0f01 	cmp.w	r8, #1
     828:	d106      	bne.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
				out('0', ctx);
     82a:	4659      	mov	r1, fp
     82c:	2030      	movs	r0, #48	; 0x30
     82e:	920b      	str	r2, [sp, #44]	; 0x2c
				out(' ', ctx);
     830:	47a8      	blx	r5
     832:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
			nibble += nibble > 9 ? 87 : 48;
     834:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     836:	e7b2      	b.n	79e <z_vprintk+0x21e>
			} else if (padding == PAD_SPACE_BEFORE) {
     838:	f1b8 0f02 	cmp.w	r8, #2
     83c:	d1fa      	bne.n	834 <CONFIG_ISR_STACK_SIZE+0x34>
				out(' ', ctx);
     83e:	4659      	mov	r1, fp
     840:	2020      	movs	r0, #32
     842:	920b      	str	r2, [sp, #44]	; 0x2c
     844:	e7f4      	b.n	830 <CONFIG_ISR_STACK_SIZE+0x30>
			found_largest_digit = 1;
     846:	9607      	str	r6, [sp, #28]
     848:	e7a9      	b.n	79e <z_vprintk+0x21e>
				char *s = va_arg(ap, char *);
     84a:	f854 6b04 	ldr.w	r6, [r4], #4
				while (*s) {
     84e:	46b2      	mov	sl, r6
     850:	4653      	mov	r3, sl
     852:	f81a 0b01 	ldrb.w	r0, [sl], #1
     856:	b968      	cbnz	r0, 874 <CONFIG_ISR_STACK_SIZE+0x74>
				if (padding == PAD_SPACE_AFTER) {
     858:	f1b8 0f03 	cmp.w	r8, #3
     85c:	d121      	bne.n	8a2 <CONFIG_ISR_STACK_SIZE+0xa2>
					int remaining = min_width - (s - start);
     85e:	1b9e      	subs	r6, r3, r6
     860:	eba9 0606 	sub.w	r6, r9, r6
					while (remaining-- > 0) {
     864:	2e00      	cmp	r6, #0
     866:	f77f ae97 	ble.w	598 <z_vprintk+0x18>
						out(' ', ctx);
     86a:	4659      	mov	r1, fp
     86c:	2020      	movs	r0, #32
     86e:	47a8      	blx	r5
     870:	3e01      	subs	r6, #1
     872:	e7f7      	b.n	864 <CONFIG_ISR_STACK_SIZE+0x64>
					out((int)(*s++), ctx);
     874:	4659      	mov	r1, fp
     876:	47a8      	blx	r5
     878:	e7ea      	b.n	850 <CONFIG_ISR_STACK_SIZE+0x50>
				out(c, ctx);
     87a:	4659      	mov	r1, fp
     87c:	f854 0b04 	ldr.w	r0, [r4], #4
     880:	e6ae      	b.n	5e0 <z_vprintk+0x60>
				out((int)'%', ctx);
     882:	4659      	mov	r1, fp
     884:	e6ac      	b.n	5e0 <z_vprintk+0x60>
				length_mod = 0;
     886:	4637      	mov	r7, r6
				padding = PAD_NONE;
     888:	46b0      	mov	r8, r6
				min_width = -1;
     88a:	f04f 39ff 	mov.w	r9, #4294967295
				might_format = 1;
     88e:	2601      	movs	r6, #1
     890:	e68a      	b.n	5a8 <z_vprintk+0x28>
			switch (*fmt) {
     892:	f04f 0803 	mov.w	r8, #3
     896:	e687      	b.n	5a8 <z_vprintk+0x28>
					padding = PAD_ZERO_BEFORE;
     898:	f04f 0801 	mov.w	r8, #1
     89c:	e684      	b.n	5a8 <z_vprintk+0x28>
					length_mod = 'L';
     89e:	274c      	movs	r7, #76	; 0x4c
     8a0:	e682      	b.n	5a8 <z_vprintk+0x28>
			might_format = 0;
     8a2:	4606      	mov	r6, r0
		++fmt;
     8a4:	e680      	b.n	5a8 <z_vprintk+0x28>
     8a6:	bf00      	nop

000008a8 <vprintk>:
{
     8a8:	b507      	push	{r0, r1, r2, lr}
     8aa:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
     8ac:	2100      	movs	r1, #0
{
     8ae:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
     8b0:	9101      	str	r1, [sp, #4]
	z_vprintk(char_out, &ctx, fmt, ap);
     8b2:	4803      	ldr	r0, [pc, #12]	; (8c0 <vprintk+0x18>)
     8b4:	a901      	add	r1, sp, #4
     8b6:	f7ff fe63 	bl	580 <z_vprintk>
}
     8ba:	b003      	add	sp, #12
     8bc:	f85d fb04 	ldr.w	pc, [sp], #4
     8c0:	000004c9 	.word	0x000004c9

000008c4 <nordicsemi_nrf91_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
     8c4:	f04f 0220 	mov.w	r2, #32
     8c8:	f3ef 8311 	mrs	r3, BASEPRI
     8cc:	f382 8811 	msr	BASEPRI, r2
     8d0:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
     8d4:	2101      	movs	r1, #1
     8d6:	4a04      	ldr	r2, [pc, #16]	; (8e8 <nordicsemi_nrf91_init+0x24>)
     8d8:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     8dc:	f383 8811 	msr	BASEPRI, r3
     8e0:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     8e4:	2000      	movs	r0, #0
     8e6:	4770      	bx	lr
     8e8:	50039000 	.word	0x50039000

000008ec <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
     8ec:	b120      	cbz	r0, 8f8 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
     8ee:	4b03      	ldr	r3, [pc, #12]	; (8fc <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
     8f0:	0180      	lsls	r0, r0, #6
     8f2:	f043 0301 	orr.w	r3, r3, #1
     8f6:	4718      	bx	r3

void arch_busy_wait(u32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
     8f8:	4770      	bx	lr
     8fa:	bf00      	nop
     8fc:	000039a0 	.word	0x000039a0

00000900 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(struct device *arg)
{
     900:	b510      	push	{r4, lr}
     902:	4807      	ldr	r0, [pc, #28]	; (920 <uart_console_init+0x20>)
     904:	f001 f9ba 	bl	1c7c <z_impl_device_get_binding>
	__stdout_hook_install(console_out);
     908:	4c06      	ldr	r4, [pc, #24]	; (924 <uart_console_init+0x24>)

	ARG_UNUSED(arg);

	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
     90a:	4b07      	ldr	r3, [pc, #28]	; (928 <uart_console_init+0x28>)
     90c:	6018      	str	r0, [r3, #0]
	__stdout_hook_install(console_out);
     90e:	4620      	mov	r0, r4
     910:	f000 fdae 	bl	1470 <__stdout_hook_install>
	__printk_hook_install(console_out);
     914:	4620      	mov	r0, r4
     916:	f7ff fe2d 	bl	574 <__printk_hook_install>
#endif

	uart_console_hook_install();

	return 0;
}
     91a:	2000      	movs	r0, #0
     91c:	bd10      	pop	{r4, pc}
     91e:	bf00      	nop
     920:	00003b18 	.word	0x00003b18
     924:	0000092d 	.word	0x0000092d
     928:	20000164 	.word	0x20000164

0000092c <console_out>:
	if ('\n' == c) {
     92c:	280a      	cmp	r0, #10
{
     92e:	b538      	push	{r3, r4, r5, lr}
     930:	4604      	mov	r4, r0
     932:	4d07      	ldr	r5, [pc, #28]	; (950 <console_out+0x24>)
	if ('\n' == c) {
     934:	d104      	bne.n	940 <console_out+0x14>
     936:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->driver_api;

	api->poll_out(dev, out_char);
     938:	6883      	ldr	r3, [r0, #8]
     93a:	210d      	movs	r1, #13
     93c:	685b      	ldr	r3, [r3, #4]
     93e:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
     940:	6828      	ldr	r0, [r5, #0]
     942:	6883      	ldr	r3, [r0, #8]
     944:	b2e1      	uxtb	r1, r4
     946:	685b      	ldr	r3, [r3, #4]
     948:	4798      	blx	r3
}
     94a:	4620      	mov	r0, r4
     94c:	bd38      	pop	{r3, r4, r5, pc}
     94e:	bf00      	nop
     950:	20000164 	.word	0x20000164

00000954 <clkstarted_handle.constprop.0>:
DEVICE_AND_API_INIT(clock_nrf, DT_INST_LABEL(0),
		    clk_init, &data, &config, PRE_KERNEL_1,
		    CONFIG_KERNEL_INIT_PRIORITY_DEVICE,
		    &clock_control_api);

static void clkstarted_handle(struct device *dev,
     954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
{
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
	struct clock_control_async_data *async_data;

	DBG(dev, type, "Clock started");
	sub_data->started = true;
     956:	240c      	movs	r4, #12
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
     958:	4e11      	ldr	r6, [pc, #68]	; (9a0 <clkstarted_handle.constprop.0+0x4c>)
static void clkstarted_handle(struct device *dev,
     95a:	4605      	mov	r5, r0
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
     95c:	68f3      	ldr	r3, [r6, #12]
	sub_data->started = true;
     95e:	fb04 3400 	mla	r4, r4, r0, r3
     962:	2301      	movs	r3, #1
     964:	7263      	strb	r3, [r4, #9]
	__asm__ volatile(
     966:	f04f 0320 	mov.w	r3, #32
     96a:	f3ef 8111 	mrs	r1, BASEPRI
     96e:	f383 8811 	msr	BASEPRI, r3
     972:	f3bf 8f6f 	isb	sy
 *
 * @return a boolean, true if it's empty, false otherwise
 */
static inline bool sys_slist_is_empty(sys_slist_t *list);

Z_GENLIST_IS_EMPTY(slist)
     976:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
     978:	b12b      	cbz	r3, 986 <clkstarted_handle.constprop.0+0x32>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
     97a:	6860      	ldr	r0, [r4, #4]
     97c:	681a      	ldr	r2, [r3, #0]
     97e:	4283      	cmp	r3, r0
	list->head = node;
     980:	6022      	str	r2, [r4, #0]
	list->tail = node;
     982:	bf08      	it	eq
     984:	6062      	streq	r2, [r4, #4]
	__asm__ volatile(
     986:	f381 8811 	msr	BASEPRI, r1
     98a:	f3bf 8f6f 	isb	sy

	while ((async_data = list_get(&sub_data->list)) != NULL) {
     98e:	b903      	cbnz	r3, 992 <clkstarted_handle.constprop.0+0x3e>
		async_data->cb(dev, (clock_control_subsys_t)type,
				async_data->user_data);
	}
}
     990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		async_data->cb(dev, (clock_control_subsys_t)type,
     992:	4629      	mov	r1, r5
     994:	e9d3 7201 	ldrd	r7, r2, [r3, #4]
     998:	4630      	mov	r0, r6
     99a:	47b8      	blx	r7
     99c:	e7e3      	b.n	966 <clkstarted_handle.constprop.0+0x12>
     99e:	bf00      	nop
     9a0:	20000094 	.word	0x20000094

000009a4 <nrf_power_clock_isr>:
	}
#endif
}

void nrf_power_clock_isr(void *arg)
{
     9a4:	b508      	push	{r3, lr}
#endif
}

NRF_STATIC_INLINE bool nrf_clock_event_check(NRF_CLOCK_Type const * p_reg, nrf_clock_event_t event)
{
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     9a6:	4b11      	ldr	r3, [pc, #68]	; (9ec <nrf_power_clock_isr+0x48>)
     9a8:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
     9aa:	b16a      	cbz	r2, 9c8 <nrf_power_clock_isr+0x24>
    return p_reg->INTENSET & mask;
     9ac:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     9b0:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
     9b4:	07d1      	lsls	r1, r2, #31
     9b6:	d507      	bpl.n	9c8 <nrf_power_clock_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     9b8:	2200      	movs	r2, #0
     9ba:	601a      	str	r2, [r3, #0]
	struct device *dev = DEVICE_GET(clock_nrf);

	if (clock_event_check_and_clean(NRF_CLOCK_EVENT_HFCLKSTARTED,
					NRF_CLOCK_INT_HF_STARTED_MASK)) {
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
     9bc:	4b0c      	ldr	r3, [pc, #48]	; (9f0 <nrf_power_clock_isr+0x4c>)

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (!data->started) {
     9be:	68db      	ldr	r3, [r3, #12]
     9c0:	7a58      	ldrb	r0, [r3, #9]
     9c2:	b908      	cbnz	r0, 9c8 <nrf_power_clock_isr+0x24>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
     9c4:	f7ff ffc6 	bl	954 <clkstarted_handle.constprop.0>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     9c8:	4b0a      	ldr	r3, [pc, #40]	; (9f4 <nrf_power_clock_isr+0x50>)
     9ca:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
     9cc:	b162      	cbz	r2, 9e8 <nrf_power_clock_isr+0x44>
    return p_reg->INTENSET & mask;
     9ce:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     9d2:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
     9d6:	0792      	lsls	r2, r2, #30
     9d8:	d506      	bpl.n	9e8 <nrf_power_clock_isr+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     9da:	2200      	movs	r2, #0
					NRF_CLOCK_INT_LF_STARTED_MASK)) {
		if (IS_ENABLED(
			CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
			z_nrf_clock_calibration_lfclk_started();
		}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
     9dc:	2001      	movs	r0, #1
     9de:	601a      	str	r2, [r3, #0]
	usb_power_isr();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
		z_nrf_clock_calibration_isr();
	}
}
     9e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
     9e4:	f7ff bfb6 	b.w	954 <clkstarted_handle.constprop.0>
}
     9e8:	bd08      	pop	{r3, pc}
     9ea:	bf00      	nop
     9ec:	50005100 	.word	0x50005100
     9f0:	20000094 	.word	0x20000094
     9f4:	50005104 	.word	0x50005104

000009f8 <handle_next_tick_case>:
 * counter progresses during that time it means that 1 tick elapsed and
 * interrupt is set pending.
 */
static void handle_next_tick_case(u32_t t)
{
	set_comparator(t + 2);
     9f8:	1c82      	adds	r2, r0, #2

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
     9fa:	4b08      	ldr	r3, [pc, #32]	; (a1c <handle_next_tick_case+0x24>)
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     9fc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
     a00:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
#endif
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
     a04:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
	while (t != counter()) {
     a08:	4290      	cmp	r0, r2
     a0a:	d100      	bne.n	a0e <handle_next_tick_case+0x16>
		 * generated. Trigger interrupt.
		 */
		t = counter();
		set_comparator(t + 2);
	}
}
     a0c:	4770      	bx	lr
     a0e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		set_comparator(t + 2);
     a12:	1c82      	adds	r2, r0, #2
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     a14:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
     a18:	e7f2      	b.n	a00 <handle_next_tick_case+0x8>
     a1a:	bf00      	nop
     a1c:	50015000 	.word	0x50015000

00000a20 <rtc1_nrf_isr>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     a20:	2200      	movs	r2, #0
     a22:	4b06      	ldr	r3, [pc, #24]	; (a3c <rtc1_nrf_isr+0x1c>)
     a24:	601a      	str	r2, [r3, #0]
{
	ARG_UNUSED(arg);
	event_clear();

	u32_t t = get_comparator();
	u32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
     a26:	4a06      	ldr	r2, [pc, #24]	; (a40 <rtc1_nrf_isr+0x20>)
    return p_reg->CC[ch];
     a28:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
     a2c:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
     a2e:	1ac0      	subs	r0, r0, r3
     a30:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
     a34:	4403      	add	r3, r0
     a36:	6013      	str	r3, [r2, #0]
		 * so it won't get preempted by the interrupt.
		 */
		set_absolute_ticks(last_count + CYC_PER_TICK);
	}

	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
     a38:	f001 bff2 	b.w	2a20 <z_clock_announce>
     a3c:	50015140 	.word	0x50015140
     a40:	20000180 	.word	0x20000180

00000a44 <z_clock_driver_init>:
}

int z_clock_driver_init(struct device *device)
{
     a44:	b538      	push	{r3, r4, r5, lr}
     a46:	4814      	ldr	r0, [pc, #80]	; (a98 <z_clock_driver_init+0x54>)
     a48:	f001 f918 	bl	1c7c <z_impl_device_get_binding>
	struct device *clock;

	ARG_UNUSED(device);

	clock = device_get_binding(DT_LABEL(DT_INST(0, nordic_nrf_clock)));
	if (!clock) {
     a4c:	b300      	cbz	r0, a90 <z_clock_driver_init+0x4c>
				   clock_control_subsys_t sys)
{
	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->driver_api;

	return api->on(dev, sys);
     a4e:	6883      	ldr	r3, [r0, #8]
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
     a50:	2400      	movs	r4, #0
     a52:	2101      	movs	r1, #1
     a54:	681b      	ldr	r3, [r3, #0]
     a56:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     a58:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     a5c:	4d0f      	ldr	r5, [pc, #60]	; (a9c <z_clock_driver_init+0x58>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     a5e:	4b10      	ldr	r3, [pc, #64]	; (aa0 <z_clock_driver_init+0x5c>)
    p_reg->PRESCALER = val;
     a60:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     a64:	601c      	str	r4, [r3, #0]
     a66:	4b0f      	ldr	r3, [pc, #60]	; (aa4 <z_clock_driver_init+0x60>)
	nrf_rtc_prescaler_set(RTC, 0);
	event_clear();
	NVIC_ClearPendingIRQ(RTC1_IRQn);
	int_enable();

	IRQ_CONNECT(RTC1_IRQn, 1, rtc1_nrf_isr, 0, 0);
     a68:	2101      	movs	r1, #1
     a6a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    p_reg->INTENSET = mask;
     a6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
     a72:	4622      	mov	r2, r4
     a74:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
     a78:	2015      	movs	r0, #21
     a7a:	f000 f959 	bl	d30 <z_arm_irq_priority_set>
	irq_enable(RTC1_IRQn);
     a7e:	2015      	movs	r0, #21
     a80:	f000 f946 	bl	d10 <arch_irq_enable>
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
     a84:	2301      	movs	r3, #1

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
	}

	return 0;
     a86:	4620      	mov	r0, r4
     a88:	4a07      	ldr	r2, [pc, #28]	; (aa8 <z_clock_driver_init+0x64>)
     a8a:	6013      	str	r3, [r2, #0]
     a8c:	602b      	str	r3, [r5, #0]
}
     a8e:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
     a90:	f04f 30ff 	mov.w	r0, #4294967295
     a94:	e7fb      	b.n	a8e <z_clock_driver_init+0x4a>
     a96:	bf00      	nop
     a98:	00003b1f 	.word	0x00003b1f
     a9c:	50015000 	.word	0x50015000
     aa0:	50015140 	.word	0x50015140
     aa4:	e000e100 	.word	0xe000e100
     aa8:	50015008 	.word	0x50015008

00000aac <z_clock_set_timeout>:

void z_clock_set_timeout(s32_t ticks, bool idle)
{
     aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     return p_reg->COUNTER;
     aae:	4b2c      	ldr	r3, [pc, #176]	; (b60 <z_clock_set_timeout+0xb4>)

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
     ab0:	4c2c      	ldr	r4, [pc, #176]	; (b64 <z_clock_set_timeout+0xb8>)
     ab2:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);

	u32_t unannounced = counter_sub(counter(), last_count);
     ab6:	4b2c      	ldr	r3, [pc, #176]	; (b68 <z_clock_set_timeout+0xbc>)
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
     ab8:	f1b0 3fff 	cmp.w	r0, #4294967295
     abc:	bf08      	it	eq
     abe:	4620      	moveq	r0, r4
	u32_t unannounced = counter_sub(counter(), last_count);
     ac0:	6819      	ldr	r1, [r3, #0]
	return (a - b) & COUNTER_MAX;
     ac2:	1a52      	subs	r2, r2, r1
     ac4:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
     ac8:	0212      	lsls	r2, r2, #8
     aca:	d436      	bmi.n	b3a <z_clock_set_timeout+0x8e>
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
     acc:	3801      	subs	r0, #1
     ace:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
     ad2:	42a0      	cmp	r0, r4
     ad4:	bfa8      	it	ge
     ad6:	4620      	movge	r0, r4
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
     ad8:	3301      	adds	r3, #1
     ada:	4418      	add	r0, r3
	 */
	if (cyc > MAX_CYCLES) {
		cyc = MAX_CYCLES;
	}

	cyc += last_count;
     adc:	42a0      	cmp	r0, r4
     ade:	bf94      	ite	ls
     ae0:	180c      	addls	r4, r1, r0
     ae2:	190c      	addhi	r4, r1, r4
    p_reg->INTENCLR = mask;
     ae4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     ae8:	2700      	movs	r7, #0
    p_reg->INTENCLR = mask;
     aea:	4b1d      	ldr	r3, [pc, #116]	; (b60 <z_clock_set_timeout+0xb4>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     aec:	4e1f      	ldr	r6, [pc, #124]	; (b6c <z_clock_set_timeout+0xc0>)
    p_reg->INTENCLR = mask;
     aee:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
     return p_reg->COUNTER;
     af2:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
    return p_reg->CC[ch];
     af6:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     afa:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	return (a - b) & COUNTER_MAX;
     afe:	1a52      	subs	r2, r2, r1
     b00:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
	if (counter_sub(prev_val, now) == 1) {
     b04:	2a01      	cmp	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     b06:	6037      	str	r7, [r6, #0]
    p_reg->CC[ch] = cc_val;
     b08:	f8c3 5540 	str.w	r5, [r3, #1344]	; 0x540
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
     b0c:	461d      	mov	r5, r3
     b0e:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
     b12:	d103      	bne.n	b1c <z_clock_set_timeout+0x70>
	z_impl_k_busy_wait(usec_to_wait);
     b14:	200f      	movs	r0, #15
     b16:	f002 fda9 	bl	366c <z_impl_k_busy_wait>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     b1a:	6037      	str	r7, [r6, #0]
     b1c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     b20:	4b13      	ldr	r3, [pc, #76]	; (b70 <z_clock_set_timeout+0xc4>)
     b22:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
     return p_reg->COUNTER;
     b26:	f8d5 0504 	ldr.w	r0, [r5, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
     b2a:	1a23      	subs	r3, r4, r0
     b2c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	if (diff == 1) {
     b30:	2b01      	cmp	r3, #1
     b32:	d104      	bne.n	b3e <z_clock_set_timeout+0x92>
		handle_next_tick_case(t);
     b34:	f7ff ff60 	bl	9f8 <handle_next_tick_case>
     b38:	e00b      	b.n	b52 <z_clock_set_timeout+0xa6>
		ticks = 0;
     b3a:	2000      	movs	r0, #0
     b3c:	e7cc      	b.n	ad8 <z_clock_set_timeout+0x2c>
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     b3e:	f024 437f 	bic.w	r3, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
     b42:	f8c5 3540 	str.w	r3, [r5, #1344]	; 0x540
     return p_reg->COUNTER;
     b46:	f8d5 0504 	ldr.w	r0, [r5, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
     b4a:	1a24      	subs	r4, r4, r0
     b4c:	3c02      	subs	r4, #2
	if (diff > MAX_TICKS) {
     b4e:	0223      	lsls	r3, r4, #8
     b50:	d4f0      	bmi.n	b34 <z_clock_set_timeout+0x88>
    p_reg->INTENSET = mask;
     b52:	f44f 3280 	mov.w	r2, #65536	; 0x10000
     b56:	4b02      	ldr	r3, [pc, #8]	; (b60 <z_clock_set_timeout+0xb4>)
     b58:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	set_protected_absolute_ticks(cyc);
}
     b5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     b5e:	bf00      	nop
     b60:	50015000 	.word	0x50015000
     b64:	007fffff 	.word	0x007fffff
     b68:	20000180 	.word	0x20000180
     b6c:	50015140 	.word	0x50015140
     b70:	e000e100 	.word	0xe000e100

00000b74 <z_clock_elapsed>:
	__asm__ volatile(
     b74:	f04f 0220 	mov.w	r2, #32
     b78:	f3ef 8311 	mrs	r3, BASEPRI
     b7c:	f382 8811 	msr	BASEPRI, r2
     b80:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
     b84:	4a06      	ldr	r2, [pc, #24]	; (ba0 <z_clock_elapsed+0x2c>)
     b86:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
     b8a:	4a06      	ldr	r2, [pc, #24]	; (ba4 <z_clock_elapsed+0x30>)
	return (a - b) & COUNTER_MAX;
     b8c:	6812      	ldr	r2, [r2, #0]
     b8e:	1a80      	subs	r0, r0, r2
     b90:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	__asm__ volatile(
     b94:	f383 8811 	msr	BASEPRI, r3
     b98:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
     b9c:	4770      	bx	lr
     b9e:	bf00      	nop
     ba0:	50015000 	.word	0x50015000
     ba4:	20000180 	.word	0x20000180

00000ba8 <nrf_cc310_platform_abort_init>:

/** @brief Function to initialize the nrf_cc310_platform abort APIs.
 */
void nrf_cc310_platform_abort_init(void)
{
	nrf_cc310_platform_set_abort(&apis);
     ba8:	4801      	ldr	r0, [pc, #4]	; (bb0 <nrf_cc310_platform_abort_init+0x8>)
     baa:	f001 bfeb 	b.w	2b84 <nrf_cc310_platform_set_abort>
     bae:	bf00      	nop
     bb0:	000039bc 	.word	0x000039bc

00000bb4 <mutex_unlock>:
}


/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock(nrf_cc310_platform_mutex_t *mutex) {
     bb4:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
     bb6:	b130      	cbz	r0, bc6 <mutex_unlock+0x12>
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
    }

    /* Ensure that the mutex has been initialized */
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
     bb8:	6843      	ldr	r3, [r0, #4]
     bba:	b13b      	cbz	r3, bcc <mutex_unlock+0x18>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    }

    p_mutex = (struct k_mutex *)mutex->mutex;
     bbc:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
     bbe:	f001 fa5d 	bl	207c <z_impl_k_mutex_unlock>

    k_mutex_unlock(p_mutex);
    return NRF_CC310_PLATFORM_SUCCESS;
     bc2:	2000      	movs	r0, #0
}
     bc4:	bd08      	pop	{r3, pc}
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
     bc6:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
     bca:	e7fb      	b.n	bc4 <mutex_unlock+0x10>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
     bcc:	4800      	ldr	r0, [pc, #0]	; (bd0 <mutex_unlock+0x1c>)
     bce:	e7f9      	b.n	bc4 <mutex_unlock+0x10>
     bd0:	ffff8fea 	.word	0xffff8fea

00000bd4 <mutex_free>:
static void mutex_free(nrf_cc310_platform_mutex_t *mutex) {
     bd4:	b538      	push	{r3, r4, r5, lr}
    if (mutex == NULL) {
     bd6:	4604      	mov	r4, r0
     bd8:	b918      	cbnz	r0, be2 <mutex_free+0xe>
        platform_abort_apis.abort_fn(
     bda:	4b0b      	ldr	r3, [pc, #44]	; (c08 <mutex_free+0x34>)
     bdc:	480b      	ldr	r0, [pc, #44]	; (c0c <mutex_free+0x38>)
     bde:	685b      	ldr	r3, [r3, #4]
     be0:	4798      	blx	r3
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
     be2:	6865      	ldr	r5, [r4, #4]
     be4:	b155      	cbz	r5, bfc <mutex_free+0x28>
    if ((mutex->flags & NRF_CC310_PLATFORM_MUTEX_MASK_IS_ALLOCATED) == 0) {
     be6:	f015 0502 	ands.w	r5, r5, #2
     bea:	6820      	ldr	r0, [r4, #0]
     bec:	d107      	bne.n	bfe <mutex_free+0x2a>
        k_mem_slab_free(&mutex_slab, mutex->mutex);
     bee:	4601      	mov	r1, r0
     bf0:	4807      	ldr	r0, [pc, #28]	; (c10 <mutex_free+0x3c>)
     bf2:	f001 f9a1 	bl	1f38 <k_mem_slab_free>
        mutex->mutex = NULL;
     bf6:	6025      	str	r5, [r4, #0]
    mutex->flags = NRF_CC310_PLATFORM_MUTEX_MASK_INVALID;
     bf8:	2300      	movs	r3, #0
     bfa:	6063      	str	r3, [r4, #4]
}
     bfc:	bd38      	pop	{r3, r4, r5, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
     bfe:	2214      	movs	r2, #20
     c00:	2100      	movs	r1, #0
     c02:	f002 fb2a 	bl	325a <memset>
     c06:	e7f7      	b.n	bf8 <mutex_free+0x24>
     c08:	20000054 	.word	0x20000054
     c0c:	00003b2f 	.word	0x00003b2f
     c10:	20000184 	.word	0x20000184

00000c14 <mutex_init>:
static void mutex_init(nrf_cc310_platform_mutex_t *mutex) {
     c14:	b510      	push	{r4, lr}
    if (mutex == NULL) {
     c16:	4604      	mov	r4, r0
     c18:	b918      	cbnz	r0, c22 <mutex_init+0xe>
        platform_abort_apis.abort_fn(
     c1a:	4b14      	ldr	r3, [pc, #80]	; (c6c <mutex_init+0x58>)
     c1c:	4814      	ldr	r0, [pc, #80]	; (c70 <mutex_init+0x5c>)
     c1e:	685b      	ldr	r3, [r3, #4]
     c20:	4798      	blx	r3
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID &&
     c22:	6863      	ldr	r3, [r4, #4]
     c24:	b9cb      	cbnz	r3, c5a <mutex_init+0x46>
     c26:	6823      	ldr	r3, [r4, #0]
     c28:	b9bb      	cbnz	r3, c5a <mutex_init+0x46>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
     c2a:	f04f 32ff 	mov.w	r2, #4294967295
     c2e:	f04f 33ff 	mov.w	r3, #4294967295
     c32:	4621      	mov	r1, r4
     c34:	480f      	ldr	r0, [pc, #60]	; (c74 <mutex_init+0x60>)
     c36:	f001 f94d 	bl	1ed4 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
     c3a:	b908      	cbnz	r0, c40 <mutex_init+0x2c>
     c3c:	6823      	ldr	r3, [r4, #0]
     c3e:	b91b      	cbnz	r3, c48 <mutex_init+0x34>
            platform_abort_apis.abort_fn(
     c40:	4b0a      	ldr	r3, [pc, #40]	; (c6c <mutex_init+0x58>)
     c42:	480d      	ldr	r0, [pc, #52]	; (c78 <mutex_init+0x64>)
     c44:	685b      	ldr	r3, [r3, #4]
     c46:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
     c48:	2214      	movs	r2, #20
     c4a:	2100      	movs	r1, #0
     c4c:	6820      	ldr	r0, [r4, #0]
     c4e:	f002 fb04 	bl	325a <memset>
        mutex->flags |= NRF_CC310_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
     c52:	6863      	ldr	r3, [r4, #4]
     c54:	f043 0302 	orr.w	r3, r3, #2
     c58:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
     c5a:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
     c5c:	f002 fc2b 	bl	34b6 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC310_PLATFORM_MUTEX_MASK_IS_VALID;
     c60:	6863      	ldr	r3, [r4, #4]
     c62:	f043 0301 	orr.w	r3, r3, #1
     c66:	6063      	str	r3, [r4, #4]
}
     c68:	bd10      	pop	{r4, pc}
     c6a:	bf00      	nop
     c6c:	20000054 	.word	0x20000054
     c70:	00003b2f 	.word	0x00003b2f
     c74:	20000184 	.word	0x20000184
     c78:	00003b55 	.word	0x00003b55

00000c7c <mutex_lock>:
static int32_t mutex_lock(nrf_cc310_platform_mutex_t *mutex) {
     c7c:	b508      	push	{r3, lr}
    if(mutex == NULL) {
     c7e:	b168      	cbz	r0, c9c <mutex_lock+0x20>
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
     c80:	6843      	ldr	r3, [r0, #4]
     c82:	b173      	cbz	r3, ca2 <mutex_lock+0x26>
    p_mutex = (struct k_mutex *)mutex->mutex;
     c84:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
     c86:	f04f 33ff 	mov.w	r3, #4294967295
     c8a:	f04f 32ff 	mov.w	r2, #4294967295
     c8e:	f001 f97d 	bl	1f8c <z_impl_k_mutex_lock>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_FAILED;
     c92:	4b05      	ldr	r3, [pc, #20]	; (ca8 <mutex_lock+0x2c>)
    if (ret == 0) {
     c94:	2800      	cmp	r0, #0
        return NRF_CC310_PLATFORM_ERROR_MUTEX_FAILED;
     c96:	bf18      	it	ne
     c98:	4618      	movne	r0, r3
}
     c9a:	bd08      	pop	{r3, pc}
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
     c9c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
     ca0:	e7fb      	b.n	c9a <mutex_lock+0x1e>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
     ca2:	4802      	ldr	r0, [pc, #8]	; (cac <mutex_lock+0x30>)
     ca4:	e7f9      	b.n	c9a <mutex_lock+0x1e>
     ca6:	bf00      	nop
     ca8:	ffff8fe9 	.word	0xffff8fe9
     cac:	ffff8fea 	.word	0xffff8fea

00000cb0 <nrf_cc310_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc310_platform mutex APIs
 */
void nrf_cc310_platform_mutex_init(void)
{
     cb0:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
     cb2:	4906      	ldr	r1, [pc, #24]	; (ccc <nrf_cc310_platform_mutex_init+0x1c>)
     cb4:	2340      	movs	r3, #64	; 0x40
     cb6:	2214      	movs	r2, #20
     cb8:	4805      	ldr	r0, [pc, #20]	; (cd0 <nrf_cc310_platform_mutex_init+0x20>)
     cba:	f002 fbe1 	bl	3480 <k_mem_slab_init>
            mutex_slab_buffer,
            sizeof(struct k_mutex),
            NUM_MUTEXES);

    nrf_cc310_platform_set_mutexes(&mutex_apis, &mutexes);
}
     cbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc310_platform_set_mutexes(&mutex_apis, &mutexes);
     cc2:	4904      	ldr	r1, [pc, #16]	; (cd4 <nrf_cc310_platform_mutex_init+0x24>)
     cc4:	4804      	ldr	r0, [pc, #16]	; (cd8 <nrf_cc310_platform_mutex_init+0x28>)
     cc6:	f001 bf95 	b.w	2bf4 <nrf_cc310_platform_set_mutexes>
     cca:	bf00      	nop
     ccc:	200001a0 	.word	0x200001a0
     cd0:	20000184 	.word	0x20000184
     cd4:	000039d4 	.word	0x000039d4
     cd8:	000039c4 	.word	0x000039c4

00000cdc <arch_swap>:
#ifdef CONFIG_EXECUTION_BENCHMARKING
	read_timer_start_of_swap();
#endif

	/* store off key and return value */
	_current->arch.basepri = key;
     cdc:	4a09      	ldr	r2, [pc, #36]	; (d04 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
     cde:	490a      	ldr	r1, [pc, #40]	; (d08 <arch_swap+0x2c>)
	_current->arch.basepri = key;
     ce0:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
     ce2:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
     ce4:	66d8      	str	r0, [r3, #108]	; 0x6c
	_current->arch.swap_return_value = _k_neg_eagain;
     ce6:	6719      	str	r1, [r3, #112]	; 0x70

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
     ce8:	4908      	ldr	r1, [pc, #32]	; (d0c <arch_swap+0x30>)
     cea:	684b      	ldr	r3, [r1, #4]
     cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
     cf0:	604b      	str	r3, [r1, #4]
     cf2:	2300      	movs	r3, #0
     cf4:	f383 8811 	msr	BASEPRI, r3
     cf8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
     cfc:	6893      	ldr	r3, [r2, #8]
}
     cfe:	6f18      	ldr	r0, [r3, #112]	; 0x70
     d00:	4770      	bx	lr
     d02:	bf00      	nop
     d04:	200007bc 	.word	0x200007bc
     d08:	00003a80 	.word	0x00003a80
     d0c:	e000ed00 	.word	0xe000ed00

00000d10 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
     d10:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
     d12:	2b00      	cmp	r3, #0
     d14:	db08      	blt.n	d28 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     d16:	2201      	movs	r2, #1
     d18:	f000 001f 	and.w	r0, r0, #31
     d1c:	fa02 f000 	lsl.w	r0, r2, r0
     d20:	4a02      	ldr	r2, [pc, #8]	; (d2c <arch_irq_enable+0x1c>)
     d22:	095b      	lsrs	r3, r3, #5
     d24:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
     d28:	4770      	bx	lr
     d2a:	bf00      	nop
     d2c:	e000e100 	.word	0xe000e100

00000d30 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
     d30:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
     d32:	2b00      	cmp	r3, #0
	prio += _IRQ_PRIO_OFFSET;
     d34:	f101 0101 	add.w	r1, r1, #1
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     d38:	bfac      	ite	ge
     d3a:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     d3e:	4b06      	ldrlt	r3, [pc, #24]	; (d58 <z_arm_irq_priority_set+0x28>)
     d40:	ea4f 1141 	mov.w	r1, r1, lsl #5
     d44:	b2c9      	uxtb	r1, r1
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     d46:	bfab      	itete	ge
     d48:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     d4c:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     d50:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     d54:	5419      	strblt	r1, [r3, r0]
}
     d56:	4770      	bx	lr
     d58:	e000ed14 	.word	0xe000ed14

00000d5c <arch_new_thread>:
#ifdef CONFIG_INIT_STACKS
	memset(stack, 0xaa, stack_size);
#endif
#if defined(CONFIG_THREAD_STACK_INFO)
	thread->stack_info.start = (uintptr_t)stack;
	thread->stack_info.size = stack_size;
     d5c:	e9c0 1218 	strd	r1, r2, [r0, #96]	; 0x60
			- MPU_GUARD_ALIGN_AND_SIZE;
		stackSize -= MPU_GUARD_ALIGN_AND_SIZE_FLOAT
			- MPU_GUARD_ALIGN_AND_SIZE;
	}
#endif
	stackEnd = pStackMem + stackSize;
     d60:	440a      	add	r2, r1
	 *
	 * The initial carved stack frame only needs to contain the basic
	 * stack frame (state context), because no FP operations have been
	 * performed yet for this thread.
	 */
	pInitCtx = (struct __esf *)(Z_STACK_PTR_ALIGN(stackEnd -
     d62:	3a20      	subs	r2, #32
     d64:	f022 0207 	bic.w	r2, r2, #7
#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	pInitCtx->basic.pc &= 0xfffffffe;
#endif

	pInitCtx->basic.a1 = (u32_t)pEntry;
     d68:	6013      	str	r3, [r2, #0]
	pInitCtx->basic.a2 = (u32_t)parameter1;
     d6a:	9b00      	ldr	r3, [sp, #0]
	pInitCtx->basic.pc &= 0xfffffffe;
     d6c:	4907      	ldr	r1, [pc, #28]	; (d8c <arch_new_thread+0x30>)
	pInitCtx->basic.a2 = (u32_t)parameter1;
     d6e:	6053      	str	r3, [r2, #4]
	pInitCtx->basic.a3 = (u32_t)parameter2;
     d70:	9b01      	ldr	r3, [sp, #4]
	pInitCtx->basic.pc &= 0xfffffffe;
     d72:	f021 0101 	bic.w	r1, r1, #1
	pInitCtx->basic.a3 = (u32_t)parameter2;
     d76:	6093      	str	r3, [r2, #8]
	pInitCtx->basic.a4 = (u32_t)parameter3;
     d78:	9b02      	ldr	r3, [sp, #8]
	pInitCtx->basic.pc &= 0xfffffffe;
     d7a:	6191      	str	r1, [r2, #24]
	pInitCtx->basic.a4 = (u32_t)parameter3;
     d7c:	60d3      	str	r3, [r2, #12]

#if defined(CONFIG_CPU_CORTEX_M)
	pInitCtx->basic.xpsr =
     d7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
     d82:	61d3      	str	r3, [r2, #28]
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (u32_t)pInitCtx;

	thread->arch.basepri = 0;
     d84:	2300      	movs	r3, #0
	thread->callee_saved.psp = (u32_t)pInitCtx;
     d86:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
     d88:	66c3      	str	r3, [r0, #108]	; 0x6c

	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
     d8a:	4770      	bx	lr
     d8c:	00002e8d 	.word	0x00002e8d

00000d90 <arch_switch_to_main_thread>:

void arch_switch_to_main_thread(struct k_thread *main_thread,
				k_thread_stack_t *main_stack,
				size_t main_stack_size,
				k_thread_entry_t _main)
{
     d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d92:	460d      	mov	r5, r1
     d94:	4614      	mov	r4, r2
     d96:	4607      	mov	r7, r0
     d98:	461e      	mov	r6, r3
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
     d9a:	f000 f9f1 	bl	1180 <z_arm_configure_static_mpu_regions>
	start_of_main_stack =
		Z_THREAD_STACK_BUFFER(main_stack) + main_stack_size;

	start_of_main_stack = (char *)Z_STACK_PTR_ALIGN(start_of_main_stack);

	_current = main_thread;
     d9e:	4b0a      	ldr	r3, [pc, #40]	; (dc8 <arch_switch_to_main_thread+0x38>)
	start_of_main_stack =
     da0:	442c      	add	r4, r5
	start_of_main_stack = (char *)Z_STACK_PTR_ALIGN(start_of_main_stack);
     da2:	f024 0407 	bic.w	r4, r4, #7
	_current = main_thread;
     da6:	609f      	str	r7, [r3, #8]
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
     da8:	f385 880b 	msr	PSPLIM, r5

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
     dac:	4630      	mov	r0, r6
     dae:	f384 8809 	msr	PSP, r4
     db2:	2100      	movs	r1, #0
     db4:	b663      	cpsie	if
     db6:	f381 8811 	msr	BASEPRI, r1
     dba:	f3bf 8f6f 	isb	sy
     dbe:	2200      	movs	r2, #0
     dc0:	2300      	movs	r3, #0
     dc2:	f002 f863 	bl	2e8c <z_thread_entry>
	:
	: "r" (_main), "r" (start_of_main_stack)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
     dc6:	bf00      	nop
     dc8:	200007bc 	.word	0x200007bc

00000dcc <z_arm_prep_c>:
#else
#define VECTOR_ADDRESS CONFIG_SRAM_BASE_ADDRESS
#endif
static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
     dcc:	4a0e      	ldr	r2, [pc, #56]	; (e08 <z_arm_prep_c+0x3c>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
     dce:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
     dd0:	4b0e      	ldr	r3, [pc, #56]	; (e0c <z_arm_prep_c+0x40>)
     dd2:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     dd6:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     dd8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     ddc:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
     de0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     de4:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
     de8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("MRS %0, control" : "=r" (result) );
     dec:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
     df0:	f023 0304 	bic.w	r3, r3, #4
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
     df4:	f383 8814 	msr	CONTROL, r3
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
     df8:	f000 ff7e 	bl	1cf8 <z_bss_zero>
	z_data_copy();
     dfc:	f000 ff86 	bl	1d0c <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
     e00:	f000 f98c 	bl	111c <z_arm_interrupt_init>
	z_cstart();
     e04:	f000 ffc0 	bl	1d88 <z_cstart>
     e08:	00000000 	.word	0x00000000
     e0c:	e000ed00 	.word	0xe000ed00

00000e10 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
     e10:	4913      	ldr	r1, [pc, #76]	; (e60 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
     e12:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
     e14:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
     e18:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
     e1a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
     e1e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
     e22:	2020      	movs	r0, #32
    msr BASEPRI, r0
     e24:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
     e28:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
     e2c:	4f0d      	ldr	r7, [pc, #52]	; (e64 <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
     e2e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
     e32:	6a4a      	ldr	r2, [r1, #36]	; 0x24

    str r2, [r1, #_kernel_offset_to_current]
     e34:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
     e36:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
     e38:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
    movs r3, #0
     e3a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
     e3c:	66d3      	str	r3, [r2, #108]	; 0x6c
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
     e3e:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
     e42:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
     e46:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
     e4a:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
     e4e:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
     e52:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
     e54:	f002 f990 	bl	3178 <configure_builtin_stack_guard>
    pop {r2, lr}
     e58:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
     e5c:	4770      	bx	lr
     e5e:	0000      	.short	0x0000
    ldr r1, =_kernel
     e60:	200007bc 	.word	0x200007bc
    ldr v4, =_SCS_ICSR
     e64:	e000ed04 	.word	0xe000ed04

00000e68 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
     e68:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
     e6c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
     e6e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
     e72:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
     e76:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
     e78:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
     e7c:	2902      	cmp	r1, #2
    beq _oops
     e7e:	d0ff      	beq.n	e80 <_oops>

00000e80 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
     e80:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
     e82:	f002 f97f 	bl	3184 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
     e86:	bd01      	pop	{r0, pc}

00000e88 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
     e88:	4901      	ldr	r1, [pc, #4]	; (e90 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
     e8a:	2210      	movs	r2, #16
	str	r2, [r1]
     e8c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
     e8e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
     e90:	e000ed10 	.word	0xe000ed10

00000e94 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
     e94:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
     e96:	4040      	eors	r0, r0
	msr	BASEPRI, r0
     e98:	f380 8811 	msr	BASEPRI, r0
	isb
     e9c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
     ea0:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
     ea4:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
     ea6:	b662      	cpsie	i
	isb
     ea8:	f3bf 8f6f 	isb	sy

	bx	lr
     eac:	4770      	bx	lr
     eae:	bf00      	nop

00000eb0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
     eb0:	bf30      	wfi
    b z_SysNmiOnReset
     eb2:	f7ff bffd 	b.w	eb0 <z_SysNmiOnReset>
     eb6:	bf00      	nop

00000eb8 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
     eb8:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
     eba:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
     ebc:	4a0b      	ldr	r2, [pc, #44]	; (eec <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
     ebe:	6a10      	ldr	r0, [r2, #32]
	cmp r0, #0
     ec0:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_sys_power_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
     ec2:	bf1e      	ittt	ne
	movne	r1, #0
     ec4:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
     ec6:	6211      	strne	r1, [r2, #32]
		blne	z_sys_power_save_idle_exit
     ec8:	f002 fad8 	blne	347c <z_sys_power_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
     ecc:	b662      	cpsie	i
#endif

#endif /* CONFIG_SYS_POWER_MANAGEMENT */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
     ece:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
     ed2:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
     ed6:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 * interface function.
	 */
	cpsie i
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
     eda:	4905      	ldr	r1, [pc, #20]	; (ef0 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
     edc:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
     ede:	c909      	ldmia	r1!, {r0, r3}
#ifdef CONFIG_EXECUTION_BENCHMARKING
	push {r0, r3}	/* Save r0 and r3 into stack */
	bl read_timer_end_of_isr
	pop {r0, r3}	/* Restore r0 and r3 regs */
#endif /* CONFIG_EXECUTION_BENCHMARKING */
	blx r3		/* call ISR */
     ee0:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
     ee2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
     ee6:	4903      	ldr	r1, [pc, #12]	; (ef4 <_isr_wrapper+0x3c>)
	bx r1
     ee8:	4708      	bx	r1
     eea:	0000      	.short	0x0000
	ldr r2, =_kernel
     eec:	200007bc 	.word	0x200007bc
	ldr r1, =_sw_isr_table
     ef0:	0000376c 	.word	0x0000376c
	ldr r1, =z_arm_int_exit
     ef4:	00000f3d 	.word	0x00000f3d

00000ef8 <__start>:
 * search for a __start symbol instead, so create that alias here.
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
     ef8:	f002 f87d 	bl	2ff6 <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
     efc:	2020      	movs	r0, #32
    msr BASEPRI, r0
     efe:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
     f02:	4808      	ldr	r0, [pc, #32]	; (f24 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE
     f04:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
     f08:	1840      	adds	r0, r0, r1
    msr PSP, r0
     f0a:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
     f0e:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
     f12:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
     f14:	4308      	orrs	r0, r1
    msr CONTROL, r0
     f16:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
     f1a:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
     f1e:	f7ff ff55 	bl	dcc <z_arm_prep_c>
     f22:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
     f24:	20000d58 	.word	0x20000d58

00000f28 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
     f28:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
     f2c:	f3ef 8109 	mrs	r1, PSP
	mov r2, lr /* EXC_RETURN */
     f30:	4672      	mov	r2, lr

	push {r0, lr}
     f32:	b501      	push	{r0, lr}

	bl z_arm_fault
     f34:	f000 f860 	bl	ff8 <z_arm_fault>

	pop {r0, pc}
     f38:	bd01      	pop	{r0, pc}
     f3a:	bf00      	nop

00000f3c <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
     f3c:	4b04      	ldr	r3, [pc, #16]	; (f50 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
     f3e:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
     f40:	6a58      	ldr	r0, [r3, #36]	; 0x24
	cmp r0, r1
     f42:	4288      	cmp	r0, r1
	beq _EXIT_EXC
     f44:	d003      	beq.n	f4e <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
     f46:	4903      	ldr	r1, [pc, #12]	; (f54 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
     f48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
     f4c:	600a      	str	r2, [r1, #0]

00000f4e <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
     f4e:	4770      	bx	lr
	ldr r3, =_kernel
     f50:	200007bc 	.word	0x200007bc
	ldr r1, =_SCS_ICSR
     f54:	e000ed04 	.word	0xe000ed04

00000f58 <mem_manage_fault.isra.0>:
	u32_t reason = K_ERR_CPU_EXCEPTION;
	u32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
     f58:	4b0c      	ldr	r3, [pc, #48]	; (f8c <mem_manage_fault.isra.0+0x34>)
     f5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
     f5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
     f5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     f60:	0792      	lsls	r2, r2, #30
     f62:	d508      	bpl.n	f76 <mem_manage_fault.isra.0+0x1e>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
     f64:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
     f66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     f68:	0612      	lsls	r2, r2, #24
     f6a:	d504      	bpl.n	f76 <mem_manage_fault.isra.0+0x1e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
     f6c:	b118      	cbz	r0, f76 <mem_manage_fault.isra.0+0x1e>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
     f6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     f70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
     f74:	629a      	str	r2, [r3, #40]	; 0x28

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
     f76:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
     f78:	4b04      	ldr	r3, [pc, #16]	; (f8c <mem_manage_fault.isra.0+0x34>)
     f7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
     f7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
     f7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
     f80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     f82:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
     f86:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
     f88:	7008      	strb	r0, [r1, #0]

	return reason;
}
     f8a:	4770      	bx	lr
     f8c:	e000ed00 	.word	0xe000ed00

00000f90 <bus_fault.isra.0>:
{
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
     f90:	4b0d      	ldr	r3, [pc, #52]	; (fc8 <bus_fault.isra.0+0x38>)
     f92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
     f94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
     f96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     f98:	0592      	lsls	r2, r2, #22
     f9a:	d508      	bpl.n	fae <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
     f9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
     f9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     fa0:	0412      	lsls	r2, r2, #16
     fa2:	d504      	bpl.n	fae <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
     fa4:	b118      	cbz	r0, fae <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
     fa6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     fa8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
     fac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf);
     fae:	2000      	movs	r0, #0
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
     fb0:	4b05      	ldr	r3, [pc, #20]	; (fc8 <bus_fault.isra.0+0x38>)
     fb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
     fb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     fb6:	05d2      	lsls	r2, r2, #23
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
     fb8:	bf58      	it	pl
     fba:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
     fbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     fbe:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
     fc2:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
     fc4:	7008      	strb	r0, [r1, #0]

	return reason;
}
     fc6:	4770      	bx	lr
     fc8:	e000ed00 	.word	0xe000ed00

00000fcc <usage_fault.isra.0>:
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
     fcc:	4b09      	ldr	r3, [pc, #36]	; (ff4 <usage_fault.isra.0+0x28>)
     fce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
     fd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
     fd2:	6a98      	ldr	r0, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
     fd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
     fd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
     fd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
     fda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
     fdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
     fde:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
     fe2:	ea6f 4202 	mvn.w	r2, r2, lsl #16
     fe6:	ea6f 4212 	mvn.w	r2, r2, lsr #16

	return reason;
}
     fea:	bf18      	it	ne
     fec:	2002      	movne	r0, #2
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
     fee:	629a      	str	r2, [r3, #40]	; 0x28
}
     ff0:	4770      	bx	lr
     ff2:	bf00      	nop
     ff4:	e000ed00 	.word	0xe000ed00

00000ff8 <z_arm_fault>:
 * @param psp PSP value immediately after the exception occurred
 * @param exc_return EXC_RETURN value present in LR after exception entry.
 *
 */
void z_arm_fault(u32_t msp, u32_t psp, u32_t exc_return)
{
     ff8:	b570      	push	{r4, r5, r6, lr}
	u32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
     ffa:	4b36      	ldr	r3, [pc, #216]	; (10d4 <z_arm_fault+0xdc>)
{
     ffc:	460e      	mov	r6, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
     ffe:	685b      	ldr	r3, [r3, #4]
    1000:	2500      	movs	r5, #0
{
    1002:	b08a      	sub	sp, #40	; 0x28
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1004:	f3c3 0308 	ubfx	r3, r3, #0, #9
    1008:	f385 8811 	msr	BASEPRI, r5
    100c:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1010:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    1014:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    1018:	d111      	bne.n	103e <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    101a:	f002 010c 	and.w	r1, r2, #12
    101e:	2908      	cmp	r1, #8
    1020:	d00d      	beq.n	103e <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1022:	0711      	lsls	r1, r2, #28
    1024:	d401      	bmi.n	102a <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    1026:	4606      	mov	r6, r0
			*nested_exc = true;
    1028:	2501      	movs	r5, #1
	*recoverable = false;
    102a:	2200      	movs	r2, #0
    102c:	3b03      	subs	r3, #3
    102e:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    1032:	2b03      	cmp	r3, #3
    1034:	d847      	bhi.n	10c6 <z_arm_fault+0xce>
    1036:	e8df f003 	tbb	[pc, r3]
    103a:	3e04      	.short	0x3e04
    103c:	3b42      	.short	0x3b42
		return NULL;
    103e:	462e      	mov	r6, r5
    1040:	e7f3      	b.n	102a <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1042:	4b24      	ldr	r3, [pc, #144]	; (10d4 <z_arm_fault+0xdc>)
    1044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1046:	0792      	lsls	r2, r2, #30
    1048:	d43d      	bmi.n	10c6 <z_arm_fault+0xce>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    104a:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    104c:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    1050:	d008      	beq.n	1064 <z_arm_fault+0x6c>
		if (SCB_MMFSR != 0) {
    1052:	3328      	adds	r3, #40	; 0x28
    1054:	781b      	ldrb	r3, [r3, #0]
    1056:	b1eb      	cbz	r3, 1094 <z_arm_fault+0x9c>
			reason = mem_manage_fault(esf, 1, recoverable);
    1058:	2001      	movs	r0, #1
    105a:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    105e:	f7ff ff7b 	bl	f58 <mem_manage_fault.isra.0>
		reason = usage_fault(esf);
    1062:	4604      	mov	r4, r0
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
		"ESF could not be retrieved successfully. Shall never occur.");

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    1064:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1068:	b993      	cbnz	r3, 1090 <z_arm_fault+0x98>
		return;
	}

	/* Copy ESF */
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    106a:	2220      	movs	r2, #32
    106c:	4631      	mov	r1, r6
    106e:	a802      	add	r0, sp, #8
    1070:	f002 f8c8 	bl	3204 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    1074:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1076:	b345      	cbz	r5, 10ca <z_arm_fault+0xd2>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1078:	f3c3 0208 	ubfx	r2, r3, #0, #9
    107c:	b922      	cbnz	r2, 1088 <z_arm_fault+0x90>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    107e:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1082:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1086:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1088:	4620      	mov	r0, r4
    108a:	a902      	add	r1, sp, #8
    108c:	f002 f878 	bl	3180 <z_arm_fatal_error>
}
    1090:	b00a      	add	sp, #40	; 0x28
    1092:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    1094:	4b10      	ldr	r3, [pc, #64]	; (10d8 <z_arm_fault+0xe0>)
    1096:	781b      	ldrb	r3, [r3, #0]
    1098:	b12b      	cbz	r3, 10a6 <z_arm_fault+0xae>
			reason = bus_fault(esf, 1, recoverable);
    109a:	2001      	movs	r0, #1
    109c:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    10a0:	f7ff ff76 	bl	f90 <bus_fault.isra.0>
    10a4:	e7dd      	b.n	1062 <z_arm_fault+0x6a>
		} else if (SCB_UFSR != 0) {
    10a6:	4b0d      	ldr	r3, [pc, #52]	; (10dc <z_arm_fault+0xe4>)
    10a8:	8818      	ldrh	r0, [r3, #0]
    10aa:	b284      	uxth	r4, r0
    10ac:	2c00      	cmp	r4, #0
    10ae:	d0d9      	beq.n	1064 <z_arm_fault+0x6c>
		reason = usage_fault(esf);
    10b0:	f7ff ff8c 	bl	fcc <usage_fault.isra.0>
    10b4:	e7d5      	b.n	1062 <z_arm_fault+0x6a>
		reason = mem_manage_fault(esf, 0, recoverable);
    10b6:	2000      	movs	r0, #0
    10b8:	f10d 0107 	add.w	r1, sp, #7
    10bc:	e7cf      	b.n	105e <z_arm_fault+0x66>
		reason = bus_fault(esf, 0, recoverable);
    10be:	2000      	movs	r0, #0
    10c0:	f10d 0107 	add.w	r1, sp, #7
    10c4:	e7ec      	b.n	10a0 <z_arm_fault+0xa8>
	u32_t reason = K_ERR_CPU_EXCEPTION;
    10c6:	2400      	movs	r4, #0
    10c8:	e7cc      	b.n	1064 <z_arm_fault+0x6c>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    10ca:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    10ce:	f023 0301 	bic.w	r3, r3, #1
    10d2:	e7d8      	b.n	1086 <z_arm_fault+0x8e>
    10d4:	e000ed00 	.word	0xe000ed00
    10d8:	e000ed29 	.word	0xe000ed29
    10dc:	e000ed2a 	.word	0xe000ed2a

000010e0 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    10e0:	4b04      	ldr	r3, [pc, #16]	; (10f4 <z_arm_fault_init+0x14>)
    10e2:	695a      	ldr	r2, [r3, #20]
    10e4:	f042 0210 	orr.w	r2, r2, #16
    10e8:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    10ea:	695a      	ldr	r2, [r3, #20]
    10ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    10f0:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    10f2:	4770      	bx	lr
    10f4:	e000ed00 	.word	0xe000ed00

000010f8 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    10f8:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    10fc:	4905      	ldr	r1, [pc, #20]	; (1114 <sys_arch_reboot+0x1c>)
    10fe:	4b06      	ldr	r3, [pc, #24]	; (1118 <sys_arch_reboot+0x20>)
    1100:	68ca      	ldr	r2, [r1, #12]
    1102:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1106:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1108:	60cb      	str	r3, [r1, #12]
    110a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    110e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1110:	e7fd      	b.n	110e <sys_arch_reboot+0x16>
    1112:	bf00      	nop
    1114:	e000ed00 	.word	0xe000ed00
    1118:	05fa0004 	.word	0x05fa0004

0000111c <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    111c:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    111e:	2120      	movs	r1, #32
    1120:	4803      	ldr	r0, [pc, #12]	; (1130 <z_arm_interrupt_init+0x14>)
    1122:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1124:	3301      	adds	r3, #1
    1126:	2b41      	cmp	r3, #65	; 0x41
    1128:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    112c:	d1f9      	bne.n	1122 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    112e:	4770      	bx	lr
    1130:	e000e100 	.word	0xe000e100

00001134 <z_impl_k_thread_abort>:
#include <sys/__assert.h>

extern void z_thread_single_abort(struct k_thread *thread);

void z_impl_k_thread_abort(k_tid_t thread)
{
    1134:	b538      	push	{r3, r4, r5, lr}
    1136:	4604      	mov	r4, r0
	__asm__ volatile(
    1138:	f04f 0320 	mov.w	r3, #32
    113c:	f3ef 8511 	mrs	r5, BASEPRI
    1140:	f383 8811 	msr	BASEPRI, r3
    1144:	f3bf 8f6f 	isb	sy
	key = irq_lock();

	__ASSERT(!(thread->base.user_options & K_ESSENTIAL),
		 "essential thread aborted");

	z_thread_single_abort(thread);
    1148:	f001 f98c 	bl	2464 <z_thread_single_abort>
	z_thread_monitor_exit(thread);

	if (_current == thread) {
    114c:	4b0a      	ldr	r3, [pc, #40]	; (1178 <z_impl_k_thread_abort+0x44>)
    114e:	689b      	ldr	r3, [r3, #8]
    1150:	42a3      	cmp	r3, r4
    1152:	d10b      	bne.n	116c <z_impl_k_thread_abort+0x38>
		if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
    1154:	4b09      	ldr	r3, [pc, #36]	; (117c <z_impl_k_thread_abort+0x48>)
    1156:	685a      	ldr	r2, [r3, #4]
    1158:	f3c2 0208 	ubfx	r2, r2, #0, #9
    115c:	b912      	cbnz	r2, 1164 <z_impl_k_thread_abort+0x30>
	int ret;
	z_check_stack_sentinel();
#ifndef CONFIG_ARM
	sys_trace_thread_switched_out();
#endif
	ret = arch_swap(key);
    115e:	4628      	mov	r0, r5
    1160:	f7ff fdbc 	bl	cdc <arch_swap>
			(void)z_swap_irqlock(key);
			CODE_UNREACHABLE;
		} else {
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1164:	685a      	ldr	r2, [r3, #4]
    1166:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    116a:	605a      	str	r2, [r3, #4]
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_irqlock(key);
    116c:	4628      	mov	r0, r5
}
    116e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_irqlock(key);
    1172:	f002 b9b2 	b.w	34da <z_reschedule_irqlock>
    1176:	bf00      	nop
    1178:	200007bc 	.word	0x200007bc
    117c:	e000ed00 	.word	0xe000ed00

00001180 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    1180:	b510      	push	{r4, lr}
		.size = (u32_t)&_nocache_ram_size,
		.attr = K_MEM_PARTITION_P_RW_U_NA_NOCACHE,
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
    1182:	4b0e      	ldr	r3, [pc, #56]	; (11bc <z_arm_configure_static_mpu_regions+0x3c>)
{
    1184:	b088      	sub	sp, #32
		const struct k_mem_partition ramfunc_region =
    1186:	9302      	str	r3, [sp, #8]
    1188:	4b0d      	ldr	r3, [pc, #52]	; (11c0 <z_arm_configure_static_mpu_regions+0x40>)
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    118a:	4c0e      	ldr	r4, [pc, #56]	; (11c4 <z_arm_configure_static_mpu_regions+0x44>)
		const struct k_mem_partition ramfunc_region =
    118c:	9303      	str	r3, [sp, #12]
    118e:	4b0e      	ldr	r3, [pc, #56]	; (11c8 <z_arm_configure_static_mpu_regions+0x48>)
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1190:	4a0e      	ldr	r2, [pc, #56]	; (11cc <z_arm_configure_static_mpu_regions+0x4c>)
		const struct k_mem_partition ramfunc_region =
    1192:	9304      	str	r3, [sp, #16]
	const struct k_mem_partition *static_regions[] = {
    1194:	ab02      	add	r3, sp, #8
    1196:	9301      	str	r3, [sp, #4]
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1198:	a801      	add	r0, sp, #4
    119a:	4623      	mov	r3, r4
    119c:	2101      	movs	r1, #1
    119e:	f000 f907 	bl	13b0 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of k_mem_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct k_mem_partition dyn_region_areas[] = {
    11a2:	2300      	movs	r3, #0
    11a4:	9307      	str	r3, [sp, #28]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    11a6:	4b0a      	ldr	r3, [pc, #40]	; (11d0 <z_arm_configure_static_mpu_regions+0x50>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    11a8:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    11aa:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    11ac:	a805      	add	r0, sp, #20
	const struct k_mem_partition dyn_region_areas[] = {
    11ae:	9305      	str	r3, [sp, #20]
    11b0:	9406      	str	r4, [sp, #24]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    11b2:	f000 f907 	bl	13c4 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    11b6:	b008      	add	sp, #32
    11b8:	bd10      	pop	{r4, pc}
    11ba:	bf00      	nop
    11bc:	20000000 	.word	0x20000000
    11c0:	00000000 	.word	0x00000000
    11c4:	20010000 	.word	0x20010000
    11c8:	00010006 	.word	0x00010006
    11cc:	20000000 	.word	0x20000000
    11d0:	20000158 	.word	0x20000158

000011d4 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const u32_t index,
	const struct arm_mpu_region *region_conf)
{
    11d4:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    11d6:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    11d8:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    11da:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    11de:	f004 031f 	and.w	r3, r4, #31
    11e2:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    11e4:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    11e6:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    11e8:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    11ec:	4904      	ldr	r1, [pc, #16]	; (1200 <region_init+0x2c>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    11ee:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    11f2:	f043 0301 	orr.w	r3, r3, #1
    11f6:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    11f8:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    11fa:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    11fc:	bd10      	pop	{r4, pc}
    11fe:	bf00      	nop
    1200:	e000ed90 	.word	0xe000ed90

00001204 <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct k_mem_partition
    1204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1208:	4607      	mov	r7, r0
    120a:	4688      	mov	r8, r1
    120c:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    120e:	2600      	movs	r6, #0
	MPU->RNR = index;
    1210:	4d4a      	ldr	r5, [pc, #296]	; (133c <mpu_configure_regions_and_partition.constprop.0+0x138>)
static int mpu_configure_regions_and_partition(const struct k_mem_partition
    1212:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    1214:	4546      	cmp	r6, r8
    1216:	da0b      	bge.n	1230 <mpu_configure_regions_and_partition.constprop.0+0x2c>
		if (regions[i]->size == 0U) {
    1218:	f857 3026 	ldr.w	r3, [r7, r6, lsl #2]
    121c:	f8d3 9004 	ldr.w	r9, [r3, #4]
    1220:	f1b9 0f00 	cmp.w	r9, #0
    1224:	d03a      	beq.n	129c <mpu_configure_regions_and_partition.constprop.0+0x98>
		&&
    1226:	f1b9 0f1f 	cmp.w	r9, #31
    122a:	d805      	bhi.n	1238 <mpu_configure_regions_and_partition.constprop.0+0x34>

			reg_index =
				mpu_configure_region(reg_index, regions[i]);

			if (reg_index == -EINVAL) {
				return reg_index;
    122c:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    1230:	4620      	mov	r0, r4
    1232:	b005      	add	sp, #20
    1234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		&&
    1238:	f019 0f1f 	tst.w	r9, #31
    123c:	d1f6      	bne.n	122c <mpu_configure_regions_and_partition.constprop.0+0x28>
		((part->start &
    123e:	f8d3 a000 	ldr.w	sl, [r3]
		&&
    1242:	f01a 0f1f 	tst.w	sl, #31
    1246:	d1f1      	bne.n	122c <mpu_configure_regions_and_partition.constprop.0+0x28>
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1248:	4650      	mov	r0, sl
    124a:	f001 ffc6 	bl	31da <arm_cmse_mpu_region_get>
    124e:	4683      	mov	fp, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1250:	eb09 000a 	add.w	r0, r9, sl
    1254:	3801      	subs	r0, #1
    1256:	f001 ffc0 	bl	31da <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    125a:	4583      	cmp	fp, r0
    125c:	d1e6      	bne.n	122c <mpu_configure_regions_and_partition.constprop.0+0x28>
		if ((u_reg_index == -EINVAL) ||
    125e:	f11b 0f16 	cmn.w	fp, #22
    1262:	d0e3      	beq.n	122c <mpu_configure_regions_and_partition.constprop.0+0x28>
			(u_reg_index > (reg_index - 1))) {
    1264:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    1266:	455b      	cmp	r3, fp
    1268:	dbe0      	blt.n	122c <mpu_configure_regions_and_partition.constprop.0+0x28>
	MPU->RNR = index;
    126a:	f8c5 b008 	str.w	fp, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    126e:	68e8      	ldr	r0, [r5, #12]
	MPU->RNR = index;
    1270:	f8c5 b008 	str.w	fp, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    1274:	692b      	ldr	r3, [r5, #16]
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    1276:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    127a:	f020 001f 	bic.w	r0, r0, #31
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    127e:	f043 0a1f 	orr.w	sl, r3, #31
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    1282:	e9d1 3200 	ldrd	r3, r2, [r1]
    1286:	441a      	add	r2, r3
		if ((regions[i]->start == u_reg_base) &&
    1288:	4298      	cmp	r0, r3
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    128a:	f102 39ff 	add.w	r9, r2, #4294967295
		if ((regions[i]->start == u_reg_base) &&
    128e:	d118      	bne.n	12c2 <mpu_configure_regions_and_partition.constprop.0+0xbe>
    1290:	45ca      	cmp	sl, r9
    1292:	d105      	bne.n	12a0 <mpu_configure_regions_and_partition.constprop.0+0x9c>
			mpu_configure_region(u_reg_index, regions[i]);
    1294:	fa5f f08b 	uxtb.w	r0, fp
    1298:	f001 ff7f 	bl	319a <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    129c:	3601      	adds	r6, #1
    129e:	e7b9      	b.n	1214 <mpu_configure_regions_and_partition.constprop.0+0x10>
	MPU->RNR = index;
    12a0:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    12a4:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    12a6:	f022 021f 	bic.w	r2, r2, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    12aa:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    12ae:	431a      	orrs	r2, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    12b0:	60ea      	str	r2, [r5, #12]
				mpu_configure_region(reg_index, regions[i]);
    12b2:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, regions[i]);
    12b4:	f001 ff71 	bl	319a <mpu_configure_region>
			if (reg_index == -EINVAL) {
    12b8:	f110 0f16 	cmn.w	r0, #22
    12bc:	d0b6      	beq.n	122c <mpu_configure_regions_and_partition.constprop.0+0x28>
			reg_index++;
    12be:	1c44      	adds	r4, r0, #1
    12c0:	e7ec      	b.n	129c <mpu_configure_regions_and_partition.constprop.0+0x98>
	MPU->RNR = index;
    12c2:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    12c6:	692a      	ldr	r2, [r5, #16]
    12c8:	3b01      	subs	r3, #1
    12ca:	f023 031f 	bic.w	r3, r3, #31
    12ce:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    12d2:	4313      	orrs	r3, r2
		} else if (reg_last == u_reg_last) {
    12d4:	45ca      	cmp	sl, r9
    12d6:	b2e0      	uxtb	r0, r4
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    12d8:	612b      	str	r3, [r5, #16]
		} else if (reg_last == u_reg_last) {
    12da:	d0eb      	beq.n	12b4 <mpu_configure_regions_and_partition.constprop.0+0xb0>
				mpu_configure_region(reg_index, regions[i]);
    12dc:	f001 ff5d 	bl	319a <mpu_configure_region>
			if (reg_index == -EINVAL) {
    12e0:	f110 0f16 	cmn.w	r0, #22
    12e4:	d0a2      	beq.n	122c <mpu_configure_regions_and_partition.constprop.0+0x28>
	MPU->RNR = index;
    12e6:	f8c5 b008 	str.w	fp, [r5, #8]
	attr->rbar = MPU->RBAR &
    12ea:	68ea      	ldr	r2, [r5, #12]
    12ec:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i]->start +
    12f0:	f10a 3aff 	add.w	sl, sl, #4294967295
	attr->rbar = MPU->RBAR &
    12f4:	f362 0304 	bfi	r3, r2, #0, #5
    12f8:	f88d 3008 	strb.w	r3, [sp, #8]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    12fc:	692b      	ldr	r3, [r5, #16]
    12fe:	f89d 2008 	ldrb.w	r2, [sp, #8]
    1302:	085b      	lsrs	r3, r3, #1
    1304:	f363 1247 	bfi	r2, r3, #5, #3
			fill_region.base = regions[i]->start +
    1308:	f857 3026 	ldr.w	r3, [r7, r6, lsl #2]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    130c:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i]->start +
    1310:	e9d3 1300 	ldrd	r1, r3, [r3]
    1314:	440b      	add	r3, r1
    1316:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i]->start +
    1318:	f023 031f 	bic.w	r3, r3, #31
			reg_index++;
    131c:	3001      	adds	r0, #1
			REGION_LIMIT_ADDR((regions[i]->start +
    131e:	4453      	add	r3, sl
    1320:	eba3 0309 	sub.w	r3, r3, r9
    1324:	b2c0      	uxtb	r0, r0
    1326:	f023 031f 	bic.w	r3, r3, #31

static int region_allocate_and_init(const u8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1)) {
    132a:	280f      	cmp	r0, #15
			fill_region.attr.r_limit =
    132c:	9303      	str	r3, [sp, #12]
    132e:	f63f af7d 	bhi.w	122c <mpu_configure_regions_and_partition.constprop.0+0x28>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    1332:	4669      	mov	r1, sp
    1334:	f7ff ff4e 	bl	11d4 <region_init>
    1338:	e7c1      	b.n	12be <mpu_configure_regions_and_partition.constprop.0+0xba>
    133a:	bf00      	nop
    133c:	e000ed90 	.word	0xe000ed90

00001340 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1340:	2205      	movs	r2, #5
    1342:	4b03      	ldr	r3, [pc, #12]	; (1350 <arm_core_mpu_enable+0x10>)
    1344:	605a      	str	r2, [r3, #4]
    1346:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    134a:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    134e:	4770      	bx	lr
    1350:	e000ed90 	.word	0xe000ed90

00001354 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1354:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1358:	2200      	movs	r2, #0
    135a:	4b01      	ldr	r3, [pc, #4]	; (1360 <arm_core_mpu_disable+0xc>)
    135c:	605a      	str	r2, [r3, #4]
}
    135e:	4770      	bx	lr
    1360:	e000ed90 	.word	0xe000ed90

00001364 <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(struct device *arg)
{
    1364:	b538      	push	{r3, r4, r5, lr}
	u32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1366:	4c0e      	ldr	r4, [pc, #56]	; (13a0 <arm_mpu_init+0x3c>)
    1368:	6825      	ldr	r5, [r4, #0]
    136a:	2d10      	cmp	r5, #16
    136c:	d814      	bhi.n	1398 <arm_mpu_init+0x34>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    136e:	f7ff fff1 	bl	1354 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1372:	2000      	movs	r0, #0
	MPU->MAIR0 =
    1374:	4b0b      	ldr	r3, [pc, #44]	; (13a4 <arm_mpu_init+0x40>)
    1376:	4a0c      	ldr	r2, [pc, #48]	; (13a8 <arm_mpu_init+0x44>)
    1378:	631a      	str	r2, [r3, #48]	; 0x30
    137a:	4285      	cmp	r5, r0
    137c:	d105      	bne.n	138a <arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    137e:	4b0b      	ldr	r3, [pc, #44]	; (13ac <arm_mpu_init+0x48>)
    1380:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    1382:	f7ff ffdd 	bl	1340 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    1386:	2000      	movs	r0, #0
}
    1388:	bd38      	pop	{r3, r4, r5, pc}
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    138a:	6861      	ldr	r1, [r4, #4]
    138c:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    1390:	f7ff ff20 	bl	11d4 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1394:	3001      	adds	r0, #1
    1396:	e7f0      	b.n	137a <arm_mpu_init+0x16>
		return -1;
    1398:	f04f 30ff 	mov.w	r0, #4294967295
    139c:	e7f4      	b.n	1388 <arm_mpu_init+0x24>
    139e:	bf00      	nop
    13a0:	000039e8 	.word	0x000039e8
    13a4:	e000ed90 	.word	0xe000ed90
    13a8:	0044ffaa 	.word	0x0044ffaa
    13ac:	20000814 	.word	0x20000814

000013b0 <arm_core_mpu_configure_static_mpu_regions>:
{
    13b0:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const u8_t regions_num,
	const u32_t background_area_base,
	const u32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    13b2:	4c03      	ldr	r4, [pc, #12]	; (13c0 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    13b4:	7822      	ldrb	r2, [r4, #0]
    13b6:	f7ff ff25 	bl	1204 <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    13ba:	7020      	strb	r0, [r4, #0]
}
    13bc:	bd10      	pop	{r4, pc}
    13be:	bf00      	nop
    13c0:	20000814 	.word	0x20000814

000013c4 <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    13c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    13c8:	4d26      	ldr	r5, [pc, #152]	; (1464 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa0>)
    13ca:	468a      	mov	sl, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    13cc:	4606      	mov	r6, r0
    13ce:	f04f 0800 	mov.w	r8, #0
    13d2:	46ab      	mov	fp, r5
	MPU->RNR = index;
    13d4:	4f24      	ldr	r7, [pc, #144]	; (1468 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa4>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    13d6:	45d0      	cmp	r8, sl
    13d8:	da1b      	bge.n	1412 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    13da:	f8d6 9004 	ldr.w	r9, [r6, #4]
    13de:	f1b9 0f00 	cmp.w	r9, #0
    13e2:	d039      	beq.n	1458 <arm_core_mpu_mark_areas_for_dynamic_regions+0x94>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    13e4:	6831      	ldr	r1, [r6, #0]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    13e6:	4608      	mov	r0, r1
    13e8:	9101      	str	r1, [sp, #4]
    13ea:	f001 fef6 	bl	31da <arm_cmse_mpu_region_get>
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    13ee:	9901      	ldr	r1, [sp, #4]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    13f0:	4604      	mov	r4, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    13f2:	eb09 0001 	add.w	r0, r9, r1
    13f6:	3801      	subs	r0, #1
    13f8:	f001 feef 	bl	31da <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    13fc:	4284      	cmp	r4, r0
    13fe:	f04f 0214 	mov.w	r2, #20
    1402:	4b1a      	ldr	r3, [pc, #104]	; (146c <arm_core_mpu_mark_areas_for_dynamic_regions+0xa8>)
    1404:	d008      	beq.n	1418 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
		dyn_reg_info[i].index =
    1406:	f06f 0315 	mvn.w	r3, #21
    140a:	fb02 f808 	mul.w	r8, r2, r8
    140e:	f84b 3008 	str.w	r3, [fp, r8]
}
    1412:	b003      	add	sp, #12
    1414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    1418:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
    141c:	602c      	str	r4, [r5, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    141e:	d0f8      	beq.n	1412 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    1420:	7819      	ldrb	r1, [r3, #0]
    1422:	42a1      	cmp	r1, r4
    1424:	ddf5      	ble.n	1412 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
	attr->rbar = MPU->RBAR &
    1426:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = index;
    142a:	60bc      	str	r4, [r7, #8]
	MPU->RNR = index;
    142c:	60bc      	str	r4, [r7, #8]
	attr->rbar = MPU->RBAR &
    142e:	68fc      	ldr	r4, [r7, #12]
    1430:	f100 0108 	add.w	r1, r0, #8
    1434:	7b00      	ldrb	r0, [r0, #12]
    1436:	f364 0004 	bfi	r0, r4, #0, #5
    143a:	7108      	strb	r0, [r1, #4]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    143c:	6938      	ldr	r0, [r7, #16]
    143e:	790c      	ldrb	r4, [r1, #4]
    1440:	0840      	lsrs	r0, r0, #1
    1442:	f360 1447 	bfi	r4, r0, #5, #3
    1446:	710c      	strb	r4, [r1, #4]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    1448:	68f9      	ldr	r1, [r7, #12]
    144a:	f021 011f 	bic.w	r1, r1, #31
    144e:	6069      	str	r1, [r5, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    1450:	6939      	ldr	r1, [r7, #16]
    1452:	f021 011f 	bic.w	r1, r1, #31
    1456:	6129      	str	r1, [r5, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1458:	f108 0801 	add.w	r8, r8, #1
    145c:	3514      	adds	r5, #20
    145e:	360c      	adds	r6, #12
    1460:	e7b9      	b.n	13d6 <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
    1462:	bf00      	nop
    1464:	200006a0 	.word	0x200006a0
    1468:	e000ed90 	.word	0xe000ed90
    146c:	20000814 	.word	0x20000814

00001470 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    1470:	4b01      	ldr	r3, [pc, #4]	; (1478 <__stdout_hook_install+0x8>)
    1472:	6018      	str	r0, [r3, #0]
}
    1474:	4770      	bx	lr
    1476:	bf00      	nop
    1478:	20000024 	.word	0x20000024

0000147c <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(struct device *port)
{
    147c:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    147e:	4b09      	ldr	r3, [pc, #36]	; (14a4 <gpio_nrfx_init+0x28>)
    1480:	781a      	ldrb	r2, [r3, #0]
    1482:	b96a      	cbnz	r2, 14a0 <gpio_nrfx_init+0x24>
		gpio_initialized = true;
    1484:	2101      	movs	r1, #1
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1486:	200d      	movs	r0, #13
		gpio_initialized = true;
    1488:	7019      	strb	r1, [r3, #0]
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    148a:	2105      	movs	r1, #5
    148c:	f7ff fc50 	bl	d30 <z_arm_irq_priority_set>
			    gpiote_event_handler, NULL, 0);

		irq_enable(DT_IRQN(GPIOTE_NODE));
    1490:	200d      	movs	r0, #13
    1492:	f7ff fc3d 	bl	d10 <arch_irq_enable>
    return ((uint32_t)p_reg + event);
}

NRF_STATIC_INLINE void nrf_gpiote_int_enable(NRF_GPIOTE_Type * p_reg, uint32_t mask)
{
    p_reg->INTENSET = mask;
    1496:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    149a:	4b03      	ldr	r3, [pc, #12]	; (14a8 <gpio_nrfx_init+0x2c>)
    149c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    14a0:	2000      	movs	r0, #0
    14a2:	bd08      	pop	{r3, pc}
    14a4:	20000815 	.word	0x20000815
    14a8:	5000d000 	.word	0x5000d000

000014ac <gpio_nrfx_config>:
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    14ac:	4b29      	ldr	r3, [pc, #164]	; (1554 <gpio_nrfx_config+0xa8>)
{
    14ae:	b5f0      	push	{r4, r5, r6, r7, lr}
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    14b0:	6846      	ldr	r6, [r0, #4]
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    14b2:	4829      	ldr	r0, [pc, #164]	; (1558 <gpio_nrfx_config+0xac>)
    14b4:	4013      	ands	r3, r2
    14b6:	4283      	cmp	r3, r0
    14b8:	d03d      	beq.n	1536 <gpio_nrfx_config+0x8a>
    14ba:	d80d      	bhi.n	14d8 <gpio_nrfx_config+0x2c>
    14bc:	2b06      	cmp	r3, #6
    14be:	d015      	beq.n	14ec <gpio_nrfx_config+0x40>
    14c0:	d805      	bhi.n	14ce <gpio_nrfx_config+0x22>
    14c2:	b19b      	cbz	r3, 14ec <gpio_nrfx_config+0x40>
    14c4:	2b02      	cmp	r3, #2
    14c6:	d038      	beq.n	153a <gpio_nrfx_config+0x8e>
    14c8:	f06f 0015 	mvn.w	r0, #21
    14cc:	e032      	b.n	1534 <gpio_nrfx_config+0x88>
    14ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    14d2:	d1f9      	bne.n	14c8 <gpio_nrfx_config+0x1c>
		drive = NRF_GPIO_PIN_H0S1;
    14d4:	2301      	movs	r3, #1
    14d6:	e009      	b.n	14ec <gpio_nrfx_config+0x40>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    14d8:	4820      	ldr	r0, [pc, #128]	; (155c <gpio_nrfx_config+0xb0>)
    14da:	4283      	cmp	r3, r0
    14dc:	d02f      	beq.n	153e <gpio_nrfx_config+0x92>
    14de:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    14e2:	d02e      	beq.n	1542 <gpio_nrfx_config+0x96>
    14e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    14e8:	d1ee      	bne.n	14c8 <gpio_nrfx_config+0x1c>
		drive = NRF_GPIO_PIN_S0H1;
    14ea:	2302      	movs	r3, #2
	if ((flags & GPIO_PULL_UP) != 0) {
    14ec:	06d0      	lsls	r0, r2, #27
		pull = NRF_GPIO_PIN_PULLUP;
    14ee:	bf4c      	ite	mi
    14f0:	2503      	movmi	r5, #3
		pull = NRF_GPIO_PIN_NOPULL;
    14f2:	f3c2 1540 	ubfxpl	r5, r2, #5, #1
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    14f6:	f482 7480 	eor.w	r4, r2, #256	; 0x100
	if ((flags & GPIO_OUTPUT) != 0) {
    14fa:	0597      	lsls	r7, r2, #22
	dir = ((flags & GPIO_OUTPUT) != 0)
    14fc:	f3c2 2040 	ubfx	r0, r2, #9, #1
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    1500:	f3c4 2400 	ubfx	r4, r4, #8, #1
	if ((flags & GPIO_OUTPUT) != 0) {
    1504:	d506      	bpl.n	1514 <gpio_nrfx_config+0x68>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    1506:	f412 6f00 	tst.w	r2, #2048	; 0x800
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    150a:	6877      	ldr	r7, [r6, #4]
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    150c:	d01b      	beq.n	1546 <gpio_nrfx_config+0x9a>
			nrf_gpio_port_out_set(reg, BIT(pin));
    150e:	2201      	movs	r2, #1
    1510:	408a      	lsls	r2, r1
}


NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask)
{
    p_reg->OUTSET = set_mask;
    1512:	60ba      	str	r2, [r7, #8]
	nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin),
    1514:	7a32      	ldrb	r2, [r6, #8]
    1516:	f001 011f 	and.w	r1, r1, #31
    151a:	ea41 1142 	orr.w	r1, r1, r2, lsl #5
                               | ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)
    151e:	ea40 0244 	orr.w	r2, r0, r4, lsl #1
	return 0;
    1522:	2000      	movs	r0, #0
    1524:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1528:	4a0d      	ldr	r2, [pc, #52]	; (1560 <gpio_nrfx_config+0xb4>)
                               | ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)
    152a:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    152e:	3180      	adds	r1, #128	; 0x80
    1530:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    1534:	bdf0      	pop	{r4, r5, r6, r7, pc}
		drive = NRF_GPIO_PIN_H0D1;
    1536:	2307      	movs	r3, #7
    1538:	e7d8      	b.n	14ec <gpio_nrfx_config+0x40>
		drive = NRF_GPIO_PIN_D0S1;
    153a:	2304      	movs	r3, #4
    153c:	e7d6      	b.n	14ec <gpio_nrfx_config+0x40>
		drive = NRF_GPIO_PIN_D0H1;
    153e:	2305      	movs	r3, #5
    1540:	e7d4      	b.n	14ec <gpio_nrfx_config+0x40>
		drive = NRF_GPIO_PIN_H0H1;
    1542:	2303      	movs	r3, #3
    1544:	e7d2      	b.n	14ec <gpio_nrfx_config+0x40>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    1546:	0552      	lsls	r2, r2, #21
			nrf_gpio_port_out_clear(reg, BIT(pin));
    1548:	bf42      	ittt	mi
    154a:	2201      	movmi	r2, #1
    154c:	408a      	lslmi	r2, r1
}


NRF_STATIC_INLINE void nrf_gpio_port_out_clear(NRF_GPIO_Type * p_reg, uint32_t clr_mask)
{
    p_reg->OUTCLR = clr_mask;
    154e:	60fa      	strmi	r2, [r7, #12]
}
    1550:	e7e0      	b.n	1514 <gpio_nrfx_config+0x68>
    1552:	bf00      	nop
    1554:	00f00006 	.word	0x00f00006
    1558:	00100006 	.word	0x00100006
    155c:	00400002 	.word	0x00400002
    1560:	50842500 	.word	0x50842500

00001564 <gpiote_pin_int_cfg>:
{
    1564:	b570      	push	{r4, r5, r6, lr}
	u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1566:	6843      	ldr	r3, [r0, #4]
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    1568:	4c4c      	ldr	r4, [pc, #304]	; (169c <gpiote_pin_int_cfg+0x138>)
    156a:	7a1a      	ldrb	r2, [r3, #8]
    156c:	f001 031f 	and.w	r3, r1, #31
    1570:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    1574:	2200      	movs	r2, #0
	struct gpio_nrfx_data *data = get_port_data(port);
    1576:	68c5      	ldr	r5, [r0, #12]
    1578:	f8d4 0304 	ldr.w	r0, [r4, #772]	; 0x304
    157c:	b2c0      	uxtb	r0, r0
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    157e:	f502 76a2 	add.w	r6, r2, #324	; 0x144
    1582:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
    1586:	f3c6 2604 	ubfx	r6, r6, #8, #5
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    158a:	42b3      	cmp	r3, r6
    158c:	d16d      	bne.n	166a <gpiote_pin_int_cfg+0x106>
		    && (intenset & BIT(i))) {
    158e:	fa20 f602 	lsr.w	r6, r0, r2
    1592:	07f6      	lsls	r6, r6, #31
    1594:	d569      	bpl.n	166a <gpiote_pin_int_cfg+0x106>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    1596:	0090      	lsls	r0, r2, #2
    1598:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
    159c:	f500 4050 	add.w	r0, r0, #53248	; 0xd000
    15a0:	f8d0 6510 	ldr.w	r6, [r0, #1296]	; 0x510
    15a4:	f026 0601 	bic.w	r6, r6, #1
    15a8:	f8c0 6510 	str.w	r6, [r0, #1296]	; 0x510
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    15ac:	2001      	movs	r0, #1
    15ae:	fa00 f202 	lsl.w	r2, r0, r2
    p_reg->INTENCLR = mask;
    15b2:	f8c4 2308 	str.w	r2, [r4, #776]	; 0x308
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    15b6:	4c3a      	ldr	r4, [pc, #232]	; (16a0 <gpiote_pin_int_cfg+0x13c>)
	if ((data->pin_int_en & BIT(pin)) && (data->int_en & BIT(pin))) {
    15b8:	68e8      	ldr	r0, [r5, #12]
    15ba:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    15be:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
    15c2:	40c8      	lsrs	r0, r1
    15c4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    15c8:	f010 0001 	ands.w	r0, r0, #1
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    15cc:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
    15d0:	d04a      	beq.n	1668 <gpiote_pin_int_cfg+0x104>
    15d2:	6928      	ldr	r0, [r5, #16]
    15d4:	40c8      	lsrs	r0, r1
    15d6:	f010 0001 	ands.w	r0, r0, #1
    15da:	d045      	beq.n	1668 <gpiote_pin_int_cfg+0x104>
		if (data->trig_edge & BIT(pin)) {
    15dc:	69a8      	ldr	r0, [r5, #24]
    15de:	40c8      	lsrs	r0, r1
    15e0:	f010 0001 	ands.w	r0, r0, #1
    15e4:	d04b      	beq.n	167e <gpiote_pin_int_cfg+0x11a>
			if (data->double_edge & BIT(pin)) {
    15e6:	69ea      	ldr	r2, [r5, #28]
				pol = NRF_GPIOTE_POLARITY_TOGGLE;
    15e8:	2400      	movs	r4, #0
			if (data->double_edge & BIT(pin)) {
    15ea:	40ca      	lsrs	r2, r1
    15ec:	07d2      	lsls	r2, r2, #31
				pol = NRF_GPIOTE_POLARITY_TOGGLE;
    15ee:	bf4c      	ite	mi
    15f0:	2203      	movmi	r2, #3
			} else if ((data->int_active_level & BIT(pin)) != 0U) {
    15f2:	696a      	ldrpl	r2, [r5, #20]
    p_reg->CONFIG[idx] = 0;
}

NRF_STATIC_INLINE bool nrf_gpiote_te_is_enabled(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return (p_reg->CONFIG[idx] & GPIOTE_CONFIG_MODE_Msk) != GPIOTE_CONFIG_MODE_Disabled;
    15f4:	4d29      	ldr	r5, [pc, #164]	; (169c <gpiote_pin_int_cfg+0x138>)
    15f6:	bf5f      	itttt	pl
    15f8:	40ca      	lsrpl	r2, r1
    15fa:	f002 0201 	andpl.w	r2, r2, #1
    15fe:	f1c2 0202 	rsbpl	r2, r2, #2
    1602:	b2d2      	uxtbpl	r2, r2
    1604:	f504 71a2 	add.w	r1, r4, #324	; 0x144
    1608:	f855 0021 	ldr.w	r0, [r5, r1, lsl #2]
		if (!nrf_gpiote_te_is_enabled(NRF_GPIOTE, channel)) {
    160c:	f010 0003 	ands.w	r0, r0, #3
    1610:	d12f      	bne.n	1672 <gpiote_pin_int_cfg+0x10e>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    1612:	00a1      	lsls	r1, r4, #2
    1614:	f101 41a0 	add.w	r1, r1, #1342177280	; 0x50000000
    1618:	f501 4150 	add.w	r1, r1, #53248	; 0xd000
    161c:	f8d1 6510 	ldr.w	r6, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    1620:	021b      	lsls	r3, r3, #8
    1622:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    1626:	f426 3647 	bic.w	r6, r6, #203776	; 0x31c00
    162a:	f426 7640 	bic.w	r6, r6, #768	; 0x300
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    162e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
			nrf_gpiote_event_t evt =
    1632:	f104 0340 	add.w	r3, r4, #64	; 0x40
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    1636:	f8c1 6510 	str.w	r6, [r1, #1296]	; 0x510
    163a:	009b      	lsls	r3, r3, #2
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    163c:	f8d1 6510 	ldr.w	r6, [r1, #1296]	; 0x510
    return ((uint32_t)p_reg + event);
    1640:	b29b      	uxth	r3, r3
    1642:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    1646:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    164a:	4332      	orrs	r2, r6
    164c:	f8c1 2510 	str.w	r2, [r1, #1296]	; 0x510
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    1650:	6018      	str	r0, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    1652:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
    1656:	f043 0301 	orr.w	r3, r3, #1
    165a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
			nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    165e:	2301      	movs	r3, #1
    1660:	fa03 f404 	lsl.w	r4, r3, r4
    p_reg->INTENSET = mask;
    1664:	f8c5 4304 	str.w	r4, [r5, #772]	; 0x304
}
    1668:	bd70      	pop	{r4, r5, r6, pc}
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    166a:	3201      	adds	r2, #1
    166c:	2a08      	cmp	r2, #8
    166e:	d186      	bne.n	157e <gpiote_pin_int_cfg+0x1a>
    1670:	e7a1      	b.n	15b6 <gpiote_pin_int_cfg+0x52>
	for (u8_t channel = 0; channel < GPIOTE_CH_NUM; ++channel) {
    1672:	3401      	adds	r4, #1
    1674:	2c08      	cmp	r4, #8
    1676:	d1c5      	bne.n	1604 <gpiote_pin_int_cfg+0xa0>
	return -ENODEV;
    1678:	f06f 0012 	mvn.w	r0, #18
    167c:	e7f4      	b.n	1668 <gpiote_pin_int_cfg+0x104>
	if ((BIT(pin) & data->int_active_level) != 0U) {
    167e:	696a      	ldr	r2, [r5, #20]
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    1680:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
    1684:	40ca      	lsrs	r2, r1
    1686:	f002 0201 	and.w	r2, r2, #1
    168a:	f1c2 0203 	rsb	r2, r2, #3
    168e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    1692:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
    1696:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
}
    169a:	e7e5      	b.n	1668 <gpiote_pin_int_cfg+0x104>
    169c:	5000d000 	.word	0x5000d000
    16a0:	50842500 	.word	0x50842500

000016a4 <gpio_nrfx_pin_interrupt_configure>:
	if ((mode == GPIO_INT_MODE_EDGE) &&
    16a4:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
{
    16a8:	b470      	push	{r4, r5, r6}
	struct gpio_nrfx_data *data = get_port_data(port);
    16aa:	68c4      	ldr	r4, [r0, #12]
	if ((mode == GPIO_INT_MODE_EDGE) &&
    16ac:	d10f      	bne.n	16ce <gpio_nrfx_pin_interrupt_configure+0x2a>
	u32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    16ae:	6845      	ldr	r5, [r0, #4]
    16b0:	7a2e      	ldrb	r6, [r5, #8]
    16b2:	f001 051f 	and.w	r5, r1, #31
    16b6:	ea45 1546 	orr.w	r5, r5, r6, lsl #5
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    16ba:	4e1d      	ldr	r6, [pc, #116]	; (1730 <gpio_nrfx_pin_interrupt_configure+0x8c>)
    16bc:	3580      	adds	r5, #128	; 0x80
    16be:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
	if ((mode == GPIO_INT_MODE_EDGE) &&
    16c2:	07ed      	lsls	r5, r5, #31
    16c4:	d507      	bpl.n	16d6 <gpio_nrfx_pin_interrupt_configure+0x32>
}
    16c6:	f06f 0022 	mvn.w	r0, #34	; 0x22
    16ca:	bc70      	pop	{r4, r5, r6}
    16cc:	4770      	bx	lr
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    16ce:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    16d2:	68e5      	ldr	r5, [r4, #12]
    16d4:	d026      	beq.n	1724 <gpio_nrfx_pin_interrupt_configure+0x80>
    16d6:	2501      	movs	r5, #1
    16d8:	68e6      	ldr	r6, [r4, #12]
    16da:	408d      	lsls	r5, r1
    16dc:	4335      	orrs	r5, r6
    16de:	60e5      	str	r5, [r4, #12]
	WRITE_BIT(data->int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    16e0:	2501      	movs	r5, #1
    16e2:	6926      	ldr	r6, [r4, #16]
    16e4:	408d      	lsls	r5, r1
    16e6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    16ea:	bf14      	ite	ne
    16ec:	432e      	orrne	r6, r5
    16ee:	43ae      	biceq	r6, r5
    16f0:	6126      	str	r6, [r4, #16]
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    16f2:	69a6      	ldr	r6, [r4, #24]
    16f4:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    16f8:	69e2      	ldr	r2, [r4, #28]
    16fa:	bf0c      	ite	eq
    16fc:	432e      	orreq	r6, r5
    16fe:	43ae      	bicne	r6, r5
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    1700:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    1704:	bf0c      	ite	eq
    1706:	432a      	orreq	r2, r5
    1708:	43aa      	bicne	r2, r5
    170a:	61e2      	str	r2, [r4, #28]
    170c:	6962      	ldr	r2, [r4, #20]
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    170e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    1712:	bf0c      	ite	eq
    1714:	4315      	orreq	r5, r2
    1716:	ea22 0505 	bicne.w	r5, r2, r5
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    171a:	61a6      	str	r6, [r4, #24]
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    171c:	6165      	str	r5, [r4, #20]
}
    171e:	bc70      	pop	{r4, r5, r6}
	return gpiote_pin_int_cfg(port, pin);
    1720:	f7ff bf20 	b.w	1564 <gpiote_pin_int_cfg>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    1724:	2601      	movs	r6, #1
    1726:	408e      	lsls	r6, r1
    1728:	ea25 0506 	bic.w	r5, r5, r6
    172c:	e7d7      	b.n	16de <gpio_nrfx_pin_interrupt_configure+0x3a>
    172e:	bf00      	nop
    1730:	50842500 	.word	0x50842500

00001734 <gpiote_event_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    1734:	4950      	ldr	r1, [pc, #320]	; (1878 <gpiote_event_handler+0x144>)
{
    1736:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    173a:	680e      	ldr	r6, [r1, #0]
	if (port_event) {
    173c:	2e00      	cmp	r6, #0
    173e:	d05f      	beq.n	1800 <gpiote_event_handler+0xcc>
	struct gpio_nrfx_data *data = get_port_data(port);
    1740:	4b4e      	ldr	r3, [pc, #312]	; (187c <gpiote_event_handler+0x148>)
	u32_t pin = 0U;
    1742:	2500      	movs	r5, #0
	struct gpio_nrfx_data *data = get_port_data(port);
    1744:	68da      	ldr	r2, [r3, #12]
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    1746:	f8d3 c004 	ldr.w	ip, [r3, #4]
	u32_t out = data->int_en & data->pin_int_en;
    174a:	e9d2 0303 	ldrd	r0, r3, [r2, #12]
    174e:	4003      	ands	r3, r0
	out &= ~data->trig_edge & ~data->double_edge;
    1750:	e9d2 0406 	ldrd	r0, r4, [r2, #24]
    1754:	4320      	orrs	r0, r4
    1756:	ea23 0300 	bic.w	r3, r3, r0
	u32_t port_in = nrf_gpio_port_in_read(cfg->port);
    175a:	f8dc 0004 	ldr.w	r0, [ip, #4]
	u32_t pin_states = ~(port_in ^ data->int_active_level);
    175e:	6952      	ldr	r2, [r2, #20]
    return p_reg->IN;
    1760:	6904      	ldr	r4, [r0, #16]
	u32_t bit = 1U << pin;
    1762:	2001      	movs	r0, #1
	u32_t pin_states = ~(port_in ^ data->int_active_level);
    1764:	4054      	eors	r4, r2
    1766:	f8df e11c 	ldr.w	lr, [pc, #284]	; 1884 <gpiote_event_handler+0x150>
	u32_t out = pin_states & level_pins;
    176a:	ea23 0404 	bic.w	r4, r3, r4
	while (level_pins) {
    176e:	bb93      	cbnz	r3, 17d6 <gpiote_event_handler+0xa2>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    1770:	600b      	str	r3, [r1, #0]
	u32_t fired_triggers[GPIO_COUNT] = {0};
    1772:	2300      	movs	r3, #0
		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    1774:	2501      	movs	r5, #1
    1776:	461f      	mov	r7, r3
    return p_reg->INTENSET & mask;
    1778:	4841      	ldr	r0, [pc, #260]	; (1880 <gpiote_event_handler+0x14c>)
    177a:	f8d0 2304 	ldr.w	r2, [r0, #772]	; 0x304
    177e:	fa05 f103 	lsl.w	r1, r5, r3
    1782:	4211      	tst	r1, r2
    1784:	d010      	beq.n	17a8 <gpiote_event_handler+0x74>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    1786:	009a      	lsls	r2, r3, #2
    1788:	f102 42a0 	add.w	r2, r2, #1342177280	; 0x50000000
    178c:	f502 4251 	add.w	r2, r2, #53504	; 0xd100
    1790:	6811      	ldr	r1, [r2, #0]
    1792:	b149      	cbz	r1, 17a8 <gpiote_event_handler+0x74>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    1794:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    1798:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    179c:	6017      	str	r7, [r2, #0]
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    179e:	f3c1 2104 	ubfx	r1, r1, #8, #5
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    17a2:	fa05 f101 	lsl.w	r1, r5, r1
    17a6:	430c      	orrs	r4, r1
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    17a8:	3301      	adds	r3, #1
    17aa:	2b08      	cmp	r3, #8
    17ac:	d1e5      	bne.n	177a <gpiote_event_handler+0x46>
	if (fired_triggers[0]) {
    17ae:	bb4c      	cbnz	r4, 1804 <gpiote_event_handler+0xd0>
	if (port_event) {
    17b0:	b17e      	cbz	r6, 17d2 <gpiote_event_handler+0x9e>
	u32_t bit = 1U << pin;
    17b2:	2401      	movs	r4, #1
	u32_t pin = 0U;
    17b4:	2500      	movs	r5, #0
	const struct gpio_nrfx_data *data = get_port_data(port);
    17b6:	4b31      	ldr	r3, [pc, #196]	; (187c <gpiote_event_handler+0x148>)
    17b8:	4f32      	ldr	r7, [pc, #200]	; (1884 <gpiote_event_handler+0x150>)
    17ba:	68d8      	ldr	r0, [r3, #12]
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    17bc:	685e      	ldr	r6, [r3, #4]
	u32_t out = data->int_en & data->pin_int_en;
    17be:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
    17c2:	4013      	ands	r3, r2
	out &= ~data->trig_edge & ~data->double_edge;
    17c4:	e9d0 2106 	ldrd	r2, r1, [r0, #24]
    17c8:	430a      	orrs	r2, r1
    17ca:	ea23 0302 	bic.w	r3, r3, r2
	while (level_pins) {
    17ce:	2b00      	cmp	r3, #0
    17d0:	d135      	bne.n	183e <gpiote_event_handler+0x10a>
}
    17d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (level_pins & bit) {
    17d6:	4203      	tst	r3, r0
    17d8:	d00f      	beq.n	17fa <gpiote_event_handler+0xc6>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    17da:	f89c 7008 	ldrb.w	r7, [ip, #8]
    17de:	f005 021f 	and.w	r2, r5, #31
    17e2:	ea42 1247 	orr.w	r2, r2, r7, lsl #5
    17e6:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    17ea:	f8d2 7200 	ldr.w	r7, [r2, #512]	; 0x200
			level_pins &= ~bit;
    17ee:	ea23 0300 	bic.w	r3, r3, r0
    17f2:	f427 3740 	bic.w	r7, r7, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    17f6:	f8c2 7200 	str.w	r7, [r2, #512]	; 0x200
		++pin;
    17fa:	3501      	adds	r5, #1
		bit <<= 1;
    17fc:	0040      	lsls	r0, r0, #1
    17fe:	e7b6      	b.n	176e <gpiote_event_handler+0x3a>
	u32_t fired_triggers[GPIO_COUNT] = {0};
    1800:	4634      	mov	r4, r6
    1802:	e7b6      	b.n	1772 <gpiote_event_handler+0x3e>
	struct gpio_nrfx_data *data = get_port_data(port);
    1804:	4f1d      	ldr	r7, [pc, #116]	; (187c <gpiote_event_handler+0x148>)
    1806:	f8d7 800c 	ldr.w	r8, [r7, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    180a:	f8d8 1004 	ldr.w	r1, [r8, #4]
    180e:	2900      	cmp	r1, #0
    1810:	d0ce      	beq.n	17b0 <gpiote_event_handler+0x7c>
	return node->next;
    1812:	680d      	ldr	r5, [r1, #0]
    1814:	2d00      	cmp	r5, #0
    1816:	bf38      	it	cc
    1818:	2500      	movcc	r5, #0
		if ((cb->pin_mask & pins) & data->int_en) {
    181a:	688a      	ldr	r2, [r1, #8]
    181c:	f8d8 3010 	ldr.w	r3, [r8, #16]
    1820:	4022      	ands	r2, r4
    1822:	421a      	tst	r2, r3
    1824:	d002      	beq.n	182c <gpiote_event_handler+0xf8>
			cb->handler(port, cb, cb->pin_mask & pins);
    1826:	4638      	mov	r0, r7
    1828:	684b      	ldr	r3, [r1, #4]
    182a:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    182c:	2d00      	cmp	r5, #0
    182e:	d0bf      	beq.n	17b0 <gpiote_event_handler+0x7c>
    1830:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1832:	4629      	mov	r1, r5
    1834:	2b00      	cmp	r3, #0
    1836:	bf38      	it	cc
    1838:	2300      	movcc	r3, #0
    183a:	461d      	mov	r5, r3
    183c:	e7ed      	b.n	181a <gpiote_event_handler+0xe6>
		if (level_pins & bit) {
    183e:	421c      	tst	r4, r3
    1840:	d016      	beq.n	1870 <gpiote_event_handler+0x13c>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1842:	7a32      	ldrb	r2, [r6, #8]
    1844:	f005 011f 	and.w	r1, r5, #31
    1848:	ea41 1142 	orr.w	r1, r1, r2, lsl #5
	if ((BIT(pin) & data->int_active_level) != 0U) {
    184c:	6942      	ldr	r2, [r0, #20]
    184e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    1852:	f8d1 c200 	ldr.w	ip, [r1, #512]	; 0x200
    1856:	40ea      	lsrs	r2, r5
    1858:	f002 0201 	and.w	r2, r2, #1
    185c:	f1c2 0203 	rsb	r2, r2, #3
    1860:	f42c 3c40 	bic.w	ip, ip, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    1864:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
    1868:	f8c1 2200 	str.w	r2, [r1, #512]	; 0x200
			level_pins &= ~bit;
    186c:	ea23 0304 	bic.w	r3, r3, r4
		++pin;
    1870:	3501      	adds	r5, #1
		bit <<= 1;
    1872:	0064      	lsls	r4, r4, #1
    1874:	e7ab      	b.n	17ce <gpiote_event_handler+0x9a>
    1876:	bf00      	nop
    1878:	5000d17c 	.word	0x5000d17c
    187c:	200000d4 	.word	0x200000d4
    1880:	5000d000 	.word	0x5000d000
    1884:	50842500 	.word	0x50842500

00001888 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(struct device *dev,
				const struct uart_config *cfg)
{
    1888:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    188a:	794b      	ldrb	r3, [r1, #5]
    188c:	2b01      	cmp	r3, #1
    188e:	d029      	beq.n	18e4 <uarte_nrfx_configure+0x5c>
    1890:	2b03      	cmp	r3, #3
    1892:	d124      	bne.n	18de <uarte_nrfx_configure+0x56>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    1894:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    1896:	798b      	ldrb	r3, [r1, #6]
    1898:	2b03      	cmp	r3, #3
    189a:	d120      	bne.n	18de <uarte_nrfx_configure+0x56>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    189c:	79cc      	ldrb	r4, [r1, #7]
    189e:	b124      	cbz	r4, 18aa <uarte_nrfx_configure+0x22>
    18a0:	2c01      	cmp	r4, #1
    18a2:	d11c      	bne.n	18de <uarte_nrfx_configure+0x56>
	case UART_CFG_FLOW_CTRL_NONE:
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
		break;
	case UART_CFG_FLOW_CTRL_RTS_CTS:
		if (get_dev_config(dev)->rts_cts_pins_set) {
    18a4:	6843      	ldr	r3, [r0, #4]
    18a6:	791b      	ldrb	r3, [r3, #4]
    18a8:	b1cb      	cbz	r3, 18de <uarte_nrfx_configure+0x56>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    18aa:	790a      	ldrb	r2, [r1, #4]
    18ac:	b112      	cbz	r2, 18b4 <uarte_nrfx_configure+0x2c>
    18ae:	2a02      	cmp	r2, #2
    18b0:	d115      	bne.n	18de <uarte_nrfx_configure+0x56>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    18b2:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    18b4:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    18b6:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    18b8:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    18bc:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    18be:	d064      	beq.n	198a <uarte_nrfx_configure+0x102>
    18c0:	d82d      	bhi.n	191e <uarte_nrfx_configure+0x96>
    18c2:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    18c6:	d063      	beq.n	1990 <uarte_nrfx_configure+0x108>
    18c8:	d816      	bhi.n	18f8 <uarte_nrfx_configure+0x70>
    18ca:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    18ce:	d061      	beq.n	1994 <uarte_nrfx_configure+0x10c>
    18d0:	d80a      	bhi.n	18e8 <uarte_nrfx_configure+0x60>
    18d2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    18d6:	d060      	beq.n	199a <uarte_nrfx_configure+0x112>
    18d8:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    18dc:	d060      	beq.n	19a0 <uarte_nrfx_configure+0x118>
    18de:	f06f 0022 	mvn.w	r0, #34	; 0x22
    18e2:	e051      	b.n	1988 <uarte_nrfx_configure+0x100>
	switch (cfg->stop_bits) {
    18e4:	2600      	movs	r6, #0
    18e6:	e7d6      	b.n	1896 <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    18e8:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    18ec:	d05b      	beq.n	19a6 <uarte_nrfx_configure+0x11e>
    18ee:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    18f2:	d1f4      	bne.n	18de <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    18f4:	4b36      	ldr	r3, [pc, #216]	; (19d0 <uarte_nrfx_configure+0x148>)
    18f6:	e03c      	b.n	1972 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    18f8:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    18fc:	d056      	beq.n	19ac <uarte_nrfx_configure+0x124>
    18fe:	d807      	bhi.n	1910 <uarte_nrfx_configure+0x88>
    1900:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    1904:	d054      	beq.n	19b0 <uarte_nrfx_configure+0x128>
    1906:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    190a:	d1e8      	bne.n	18de <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    190c:	4b31      	ldr	r3, [pc, #196]	; (19d4 <uarte_nrfx_configure+0x14c>)
    190e:	e030      	b.n	1972 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    1910:	f647 2712 	movw	r7, #31250	; 0x7a12
    1914:	42bb      	cmp	r3, r7
    1916:	d1e2      	bne.n	18de <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    1918:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    191c:	e029      	b.n	1972 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    191e:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    1922:	d047      	beq.n	19b4 <uarte_nrfx_configure+0x12c>
    1924:	d813      	bhi.n	194e <uarte_nrfx_configure+0xc6>
    1926:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    192a:	d046      	beq.n	19ba <uarte_nrfx_configure+0x132>
    192c:	d809      	bhi.n	1942 <uarte_nrfx_configure+0xba>
    192e:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    1932:	42bb      	cmp	r3, r7
    1934:	d043      	beq.n	19be <uarte_nrfx_configure+0x136>
    1936:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    193a:	d1d0      	bne.n	18de <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    193c:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    1940:	e017      	b.n	1972 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    1942:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    1946:	d1ca      	bne.n	18de <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    1948:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    194c:	e011      	b.n	1972 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    194e:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    1952:	d037      	beq.n	19c4 <uarte_nrfx_configure+0x13c>
    1954:	d808      	bhi.n	1968 <uarte_nrfx_configure+0xe0>
    1956:	4f20      	ldr	r7, [pc, #128]	; (19d8 <uarte_nrfx_configure+0x150>)
    1958:	42bb      	cmp	r3, r7
    195a:	d036      	beq.n	19ca <uarte_nrfx_configure+0x142>
    195c:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    1960:	d1bd      	bne.n	18de <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    1962:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    1966:	e004      	b.n	1972 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    1968:	4f1c      	ldr	r7, [pc, #112]	; (19dc <uarte_nrfx_configure+0x154>)
    196a:	42bb      	cmp	r3, r7
    196c:	d1b7      	bne.n	18de <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    196e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    1972:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
                    | (uint32_t)p_cfg->hwfc;
    1976:	4334      	orrs	r4, r6
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    1978:	68c3      	ldr	r3, [r0, #12]
    197a:	4322      	orrs	r2, r4
    197c:	c903      	ldmia	r1, {r0, r1}
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    197e:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    1982:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    1986:	2000      	movs	r0, #0
}
    1988:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    198a:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    198e:	e7f0      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    1990:	4b13      	ldr	r3, [pc, #76]	; (19e0 <uarte_nrfx_configure+0x158>)
    1992:	e7ee      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    1994:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    1998:	e7eb      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = 0x00014000;
    199a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    199e:	e7e8      	b.n	1972 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    19a0:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    19a4:	e7e5      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    19a6:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    19aa:	e7e2      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    19ac:	4b0d      	ldr	r3, [pc, #52]	; (19e4 <uarte_nrfx_configure+0x15c>)
    19ae:	e7e0      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    19b0:	4b0d      	ldr	r3, [pc, #52]	; (19e8 <uarte_nrfx_configure+0x160>)
    19b2:	e7de      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    19b4:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    19b8:	e7db      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    19ba:	4b0c      	ldr	r3, [pc, #48]	; (19ec <uarte_nrfx_configure+0x164>)
    19bc:	e7d9      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    19be:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    19c2:	e7d6      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    19c4:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    19c8:	e7d3      	b.n	1972 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    19ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    19ce:	e7d0      	b.n	1972 <uarte_nrfx_configure+0xea>
    19d0:	0013b000 	.word	0x0013b000
    19d4:	004ea000 	.word	0x004ea000
    19d8:	0003d090 	.word	0x0003d090
    19dc:	000f4240 	.word	0x000f4240
    19e0:	00275000 	.word	0x00275000
    19e4:	0075c000 	.word	0x0075c000
    19e8:	003af000 	.word	0x003af000
    19ec:	013a9000 	.word	0x013a9000

000019f0 <uarte_instance_init.isra.0>:
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    19f0:	2201      	movs	r2, #1
	.irq_update		= uarte_nrfx_irq_update,
	.irq_callback_set	= uarte_nrfx_irq_callback_set,
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int uarte_instance_init(struct device *dev,
    19f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    19f4:	2703      	movs	r7, #3
    19f6:	460d      	mov	r5, r1
	return config->uarte_regs;
    19f8:	6843      	ldr	r3, [r0, #4]
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);

	nrf_gpio_pin_write(config->pseltxd, 1);
    19fa:	6809      	ldr	r1, [r1, #0]
	return config->uarte_regs;
    19fc:	681c      	ldr	r4, [r3, #0]
    p_reg->OUTSET = set_mask;
    19fe:	4b21      	ldr	r3, [pc, #132]	; (1a84 <uarte_instance_init.isra.0+0x94>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    1a00:	408a      	lsls	r2, r1
	struct uarte_nrfx_data *data = get_dev_data(dev);
    1a02:	68c6      	ldr	r6, [r0, #12]
    p_reg->OUTSET = set_mask;
    1a04:	609a      	str	r2, [r3, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1a06:	f101 0280 	add.w	r2, r1, #128	; 0x80
    1a0a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
	nrf_gpio_cfg_output(config->pseltxd);

	if (config->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    1a0e:	686a      	ldr	r2, [r5, #4]
    1a10:	1c57      	adds	r7, r2, #1
    1a12:	bf1e      	ittt	ne
    1a14:	f04f 0c00 	movne.w	ip, #0
    1a18:	f102 0780 	addne.w	r7, r2, #128	; 0x80
    1a1c:	f843 c027 	strne.w	ip, [r3, r7, lsl #2]
    p_reg->PSEL.TXD = pseltxd;
    1a20:	f8c4 150c 	str.w	r1, [r4, #1292]	; 0x50c
		nrf_gpio_cfg_input(config->pselrxd, NRF_GPIO_PIN_NOPULL);
	}

	nrf_uarte_txrx_pins_set(uarte, config->pseltxd, config->pselrxd);

	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED &&
    1a24:	68a9      	ldr	r1, [r5, #8]
    p_reg->PSEL.RXD = pselrxd;
    1a26:	f8c4 2514 	str.w	r2, [r4, #1300]	; 0x514
    1a2a:	1c4a      	adds	r2, r1, #1
    1a2c:	d015      	beq.n	1a5a <uarte_instance_init.isra.0+0x6a>
	    config->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    1a2e:	68ea      	ldr	r2, [r5, #12]
	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED &&
    1a30:	1c57      	adds	r7, r2, #1
    1a32:	d012      	beq.n	1a5a <uarte_instance_init.isra.0+0x6a>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    1a34:	2701      	movs	r7, #1
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1a36:	f04f 0c03 	mov.w	ip, #3
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    1a3a:	4097      	lsls	r7, r2
    p_reg->OUTSET = set_mask;
    1a3c:	609f      	str	r7, [r3, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1a3e:	f102 0780 	add.w	r7, r2, #128	; 0x80
    1a42:	f843 c027 	str.w	ip, [r3, r7, lsl #2]
    1a46:	f04f 0c00 	mov.w	ip, #0
    1a4a:	f101 0780 	add.w	r7, r1, #128	; 0x80
    1a4e:	f843 c027 	str.w	ip, [r3, r7, lsl #2]
    p_reg->PSEL.RTS = pselrts;
    1a52:	f8c4 2508 	str.w	r2, [r4, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    1a56:	f8c4 1510 	str.w	r1, [r4, #1296]	; 0x510
		nrf_uarte_hwfc_pins_set(uarte,
					config->pselrts,
					config->pselcts);
	}

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    1a5a:	4631      	mov	r1, r6
    1a5c:	f7ff ff14 	bl	1888 <uarte_nrfx_configure>
	if (err) {
    1a60:	b970      	cbnz	r0, 1a80 <uarte_instance_init.isra.0+0x90>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    1a62:	2308      	movs	r3, #8
    1a64:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	}
#endif
	/* Enable receiver and transmitter */
	nrf_uarte_enable(uarte);

	if (config->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    1a68:	686b      	ldr	r3, [r5, #4]
    1a6a:	3301      	adds	r3, #1
    1a6c:	d008      	beq.n	1a80 <uarte_instance_init.isra.0+0x90>
NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    p_reg->RXD.MAXCNT = length;
    1a6e:	2301      	movs	r3, #1
		nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

		nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    1a70:	360c      	adds	r6, #12
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1a72:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    1a76:	f8c4 6534 	str.w	r6, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    1a7a:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1a7e:	6023      	str	r3, [r4, #0]
		/* switch off transmitter to save an energy */
		nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);
	}
#endif
	return 0;
}
    1a80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a82:	bf00      	nop
    1a84:	50842500 	.word	0x50842500

00001a88 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    1a88:	b530      	push	{r4, r5, lr}
    1a8a:	b085      	sub	sp, #20
    1a8c:	4605      	mov	r5, r0
    1a8e:	466c      	mov	r4, sp
    1a90:	4b04      	ldr	r3, [pc, #16]	; (1aa4 <uarte_0_init+0x1c>)
    1a92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1a94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1a98:	4621      	mov	r1, r4
    1a9a:	4628      	mov	r0, r5
    1a9c:	f7ff ffa8 	bl	19f0 <uarte_instance_init.isra.0>
    1aa0:	b005      	add	sp, #20
    1aa2:	bd30      	pop	{r4, r5, pc}
    1aa4:	00003980 	.word	0x00003980

00001aa8 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    1aa8:	b530      	push	{r4, r5, lr}
    1aaa:	b085      	sub	sp, #20
    1aac:	4605      	mov	r5, r0
    1aae:	466c      	mov	r4, sp
    1ab0:	4b04      	ldr	r3, [pc, #16]	; (1ac4 <uarte_1_init+0x1c>)
    1ab2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1ab4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1ab8:	4621      	mov	r1, r4
    1aba:	4628      	mov	r0, r5
    1abc:	f7ff ff98 	bl	19f0 <uarte_instance_init.isra.0>
    1ac0:	b005      	add	sp, #20
    1ac2:	bd30      	pop	{r4, r5, pc}
    1ac4:	00003990 	.word	0x00003990

00001ac8 <nrf91_errata_31>:
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    1ac8:	4b06      	ldr	r3, [pc, #24]	; (1ae4 <nrf91_errata_31+0x1c>)
    1aca:	6818      	ldr	r0, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    1acc:	3b04      	subs	r3, #4
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    1ace:	681b      	ldr	r3, [r3, #0]
    1ad0:	2b09      	cmp	r3, #9
    1ad2:	d105      	bne.n	1ae0 <nrf91_errata_31+0x18>
            {
                switch(var2)
    1ad4:	3801      	subs	r0, #1
    1ad6:	2801      	cmp	r0, #1
    1ad8:	bf8c      	ite	hi
    1ada:	2000      	movhi	r0, #0
    1adc:	2001      	movls	r0, #1
    1ade:	4770      	bx	lr
                    case 0x02ul:
                        return true;
                }
            }
        #endif
        return false;
    1ae0:	2000      	movs	r0, #0
    #endif
}
    1ae2:	4770      	bx	lr
    1ae4:	00ff0134 	.word	0x00ff0134

00001ae8 <nrf91_errata_14>:
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    1ae8:	4b05      	ldr	r3, [pc, #20]	; (1b00 <nrf91_errata_14+0x18>)
    1aea:	6818      	ldr	r0, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    1aec:	3b04      	subs	r3, #4
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    1aee:	681b      	ldr	r3, [r3, #0]
    1af0:	2b09      	cmp	r3, #9
    1af2:	d103      	bne.n	1afc <nrf91_errata_14+0x14>
            {
                switch(var2)
    1af4:	1e43      	subs	r3, r0, #1
    1af6:	4258      	negs	r0, r3
    1af8:	4158      	adcs	r0, r3
    1afa:	4770      	bx	lr
                    case 0x02ul:
                        return false;
                }
            }
        #endif
        return false;
    1afc:	2000      	movs	r0, #0
    #endif
}
    1afe:	4770      	bx	lr
    1b00:	00ff0134 	.word	0x00ff0134

00001b04 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK;
}

void SystemInit(void)
{
    1b04:	b508      	push	{r3, lr}
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
        #endif
        
        /* Workaround for Errata 6 "POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_6()){
    1b06:	f7ff ffdf 	bl	1ac8 <nrf91_errata_31>
    1b0a:	b130      	cbz	r0, 1b1a <SystemInit+0x16>
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    1b0c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1b10:	2200      	movs	r2, #0
    1b12:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    1b16:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
        }

        /* Workaround for Errata 14 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_14()){
    1b1a:	f7ff ffe5 	bl	1ae8 <nrf91_errata_14>
    1b1e:	b130      	cbz	r0, 1b2e <SystemInit+0x2a>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    1b20:	2301      	movs	r3, #1
    1b22:	4a3f      	ldr	r2, [pc, #252]	; (1c20 <SystemInit+0x11c>)
    1b24:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    1b26:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    1b2a:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    1b2e:	4b3d      	ldr	r3, [pc, #244]	; (1c24 <SystemInit+0x120>)
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    1b30:	681b      	ldr	r3, [r3, #0]
    1b32:	2b09      	cmp	r3, #9
    1b34:	d107      	bne.n	1b46 <SystemInit+0x42>
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    1b36:	4b3c      	ldr	r3, [pc, #240]	; (1c28 <SystemInit+0x124>)
            {
                switch(var2)
    1b38:	681b      	ldr	r3, [r3, #0]
    1b3a:	2b02      	cmp	r3, #2
        }

        /* Workaround for Errata 15 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_15()){
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    1b3c:	bf02      	ittt	eq
    1b3e:	2201      	moveq	r2, #1
    1b40:	4b3a      	ldreq	r3, [pc, #232]	; (1c2c <SystemInit+0x128>)
    1b42:	f8c3 2578 	streq.w	r2, [r3, #1400]	; 0x578
        }

        /* Workaround for Errata 20 "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_20()){
    1b46:	f7ff ffcf 	bl	1ae8 <nrf91_errata_14>
    1b4a:	b110      	cbz	r0, 1b52 <SystemInit+0x4e>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    1b4c:	220e      	movs	r2, #14
    1b4e:	4b38      	ldr	r3, [pc, #224]	; (1c30 <SystemInit+0x12c>)
    1b50:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 31 "XOSC32k Startup Failure" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_31()){
    1b52:	f7ff ffb9 	bl	1ac8 <nrf91_errata_31>
    1b56:	b120      	cbz	r0, 1b62 <SystemInit+0x5e>
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    1b58:	2200      	movs	r2, #0
    1b5a:	4b36      	ldr	r3, [pc, #216]	; (1c34 <SystemInit+0x130>)
    1b5c:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    1b5e:	2201      	movs	r2, #1
    1b60:	605a      	str	r2, [r3, #4]
{
    1b62:	2200      	movs	r2, #0
    1b64:	00d3      	lsls	r3, r2, #3
    1b66:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    1b6a:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    1b6e:	3101      	adds	r1, #1
    1b70:	d008      	beq.n	1b84 <SystemInit+0x80>
          #if defined ( __ICCARM__ )
              #pragma diag_suppress=Pa082
          #endif
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    1b72:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    1b76:	3201      	adds	r2, #1
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    1b78:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    1b7c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    1b80:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    1b82:	d1ef      	bne.n	1b64 <SystemInit+0x60>
    }
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    1b84:	4b2c      	ldr	r3, [pc, #176]	; (1c38 <SystemInit+0x134>)
    1b86:	69da      	ldr	r2, [r3, #28]
        if (uicr_HFXOSRC_erased() || uicr_HFXOCNT_erased()) {
    1b88:	07d1      	lsls	r1, r2, #31
    1b8a:	d53b      	bpl.n	1c04 <SystemInit+0x100>
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1b8c:	4b2b      	ldr	r3, [pc, #172]	; (1c3c <SystemInit+0x138>)
    1b8e:	4619      	mov	r1, r3
    1b90:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    1b94:	2a01      	cmp	r2, #1
    1b96:	d1fb      	bne.n	1b90 <SystemInit+0x8c>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    1b98:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1b9c:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    1ba0:	2b01      	cmp	r3, #1
    1ba2:	d1fb      	bne.n	1b9c <SystemInit+0x98>
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    1ba4:	4b24      	ldr	r3, [pc, #144]	; (1c38 <SystemInit+0x134>)
    1ba6:	69da      	ldr	r2, [r3, #28]
          if (uicr_HFXOSRC_erased()){
    1ba8:	07d2      	lsls	r2, r2, #31
    1baa:	d508      	bpl.n	1bbe <SystemInit+0xba>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    1bac:	69da      	ldr	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1bae:	4923      	ldr	r1, [pc, #140]	; (1c3c <SystemInit+0x138>)
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    1bb0:	f022 0201 	bic.w	r2, r2, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    1bb4:	61da      	str	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1bb6:	f8d1 2400 	ldr.w	r2, [r1, #1024]	; 0x400
    1bba:	2a01      	cmp	r2, #1
    1bbc:	d1fb      	bne.n	1bb6 <SystemInit+0xb2>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    1bbe:	6a1a      	ldr	r2, [r3, #32]
    1bc0:	3201      	adds	r2, #1
    1bc2:	d10a      	bne.n	1bda <SystemInit+0xd6>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    1bc4:	6a1a      	ldr	r2, [r3, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    1bc6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
    1bca:	f042 0220 	orr.w	r2, r2, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    1bce:	621a      	str	r2, [r3, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1bd0:	4a1a      	ldr	r2, [pc, #104]	; (1c3c <SystemInit+0x138>)
    1bd2:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    1bd6:	2b01      	cmp	r3, #1
    1bd8:	d1fb      	bne.n	1bd2 <SystemInit+0xce>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    1bda:	2200      	movs	r2, #0
    1bdc:	4b17      	ldr	r3, [pc, #92]	; (1c3c <SystemInit+0x138>)
    1bde:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1be2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    1be6:	2a01      	cmp	r2, #1
    1be8:	d1fb      	bne.n	1be2 <SystemInit+0xde>
  __ASM volatile ("dsb 0xF":::"memory");
    1bea:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1bee:	4914      	ldr	r1, [pc, #80]	; (1c40 <SystemInit+0x13c>)
    1bf0:	4b14      	ldr	r3, [pc, #80]	; (1c44 <SystemInit+0x140>)
    1bf2:	68ca      	ldr	r2, [r1, #12]
    1bf4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1bf8:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1bfa:	60cb      	str	r3, [r1, #12]
    1bfc:	f3bf 8f4f 	dsb	sy
    __NOP();
    1c00:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1c02:	e7fd      	b.n	1c00 <SystemInit+0xfc>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    1c04:	6a1b      	ldr	r3, [r3, #32]
    1c06:	3301      	adds	r3, #1
    1c08:	d0c0      	beq.n	1b8c <SystemInit+0x88>
        SCB->NSACR |= (3UL << 10);
    1c0a:	4a0d      	ldr	r2, [pc, #52]	; (1c40 <SystemInit+0x13c>)
    1c0c:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    1c10:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    1c14:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    SystemCoreClock = __SYSTEM_CLOCK;
    1c18:	4b0b      	ldr	r3, [pc, #44]	; (1c48 <SystemInit+0x144>)
    1c1a:	4a0c      	ldr	r2, [pc, #48]	; (1c4c <SystemInit+0x148>)
    1c1c:	601a      	str	r2, [r3, #0]
}
    1c1e:	bd08      	pop	{r3, pc}
    1c20:	50004a38 	.word	0x50004a38
    1c24:	00ff0130 	.word	0x00ff0130
    1c28:	00ff0134 	.word	0x00ff0134
    1c2c:	50004000 	.word	0x50004000
    1c30:	5003aee4 	.word	0x5003aee4
    1c34:	5000470c 	.word	0x5000470c
    1c38:	00ff8000 	.word	0x00ff8000
    1c3c:	50039000 	.word	0x50039000
    1c40:	e000ed00 	.word	0xe000ed00
    1c44:	05fa0004 	.word	0x05fa0004
    1c48:	20000048 	.word	0x20000048
    1c4c:	03d09000 	.word	0x03d09000

00001c50 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(s32_t level)
{
    1c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if (dev) {
				/* Initialization failed. Clear the API struct
				 * so that device_get_binding() will not succeed
				 * for it.
				 */
				dev->driver_api = NULL;
    1c52:	2700      	movs	r7, #0
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    1c54:	4b08      	ldr	r3, [pc, #32]	; (1c78 <z_sys_init_run_level+0x28>)
    1c56:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    1c5a:	3001      	adds	r0, #1
    1c5c:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    1c60:	42a6      	cmp	r6, r4
    1c62:	d800      	bhi.n	1c66 <z_sys_init_run_level+0x16>
			}
		}
	}
}
    1c64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		retval = entry->init(dev);
    1c66:	e9d4 3500 	ldrd	r3, r5, [r4]
    1c6a:	4628      	mov	r0, r5
    1c6c:	4798      	blx	r3
		if (retval != 0) {
    1c6e:	b108      	cbz	r0, 1c74 <z_sys_init_run_level+0x24>
			if (dev) {
    1c70:	b105      	cbz	r5, 1c74 <z_sys_init_run_level+0x24>
				dev->driver_api = NULL;
    1c72:	60af      	str	r7, [r5, #8]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    1c74:	3408      	adds	r4, #8
    1c76:	e7f3      	b.n	1c60 <z_sys_init_run_level+0x10>
    1c78:	00003a6c 	.word	0x00003a6c

00001c7c <z_impl_device_get_binding>:
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed. Reserve string comparisons for a fallback.
	 */
	for (dev = __device_start; dev != __device_end; dev++) {
    1c7c:	4b0f      	ldr	r3, [pc, #60]	; (1cbc <z_impl_device_get_binding+0x40>)
{
    1c7e:	b570      	push	{r4, r5, r6, lr}
    1c80:	4605      	mov	r5, r0
    1c82:	461e      	mov	r6, r3
	for (dev = __device_start; dev != __device_end; dev++) {
    1c84:	4c0e      	ldr	r4, [pc, #56]	; (1cc0 <z_impl_device_get_binding+0x44>)
    1c86:	429c      	cmp	r4, r3
    1c88:	d104      	bne.n	1c94 <z_impl_device_get_binding+0x18>
		    (dev->name == name)) {
			return dev;
		}
	}

	for (dev = __device_start; dev != __device_end; dev++) {
    1c8a:	4c0d      	ldr	r4, [pc, #52]	; (1cc0 <z_impl_device_get_binding+0x44>)
    1c8c:	42b4      	cmp	r4, r6
    1c8e:	d108      	bne.n	1ca2 <z_impl_device_get_binding+0x26>
		    (strcmp(name, dev->name) == 0)) {
			return dev;
		}
	}

	return NULL;
    1c90:	2400      	movs	r4, #0
    1c92:	e010      	b.n	1cb6 <z_impl_device_get_binding+0x3a>
		if ((dev->driver_api != NULL) &&
    1c94:	68a2      	ldr	r2, [r4, #8]
    1c96:	b112      	cbz	r2, 1c9e <z_impl_device_get_binding+0x22>
    1c98:	6822      	ldr	r2, [r4, #0]
    1c9a:	42aa      	cmp	r2, r5
    1c9c:	d00b      	beq.n	1cb6 <z_impl_device_get_binding+0x3a>
	for (dev = __device_start; dev != __device_end; dev++) {
    1c9e:	3410      	adds	r4, #16
    1ca0:	e7f1      	b.n	1c86 <z_impl_device_get_binding+0xa>
		if ((dev->driver_api != NULL) &&
    1ca2:	68a3      	ldr	r3, [r4, #8]
    1ca4:	b90b      	cbnz	r3, 1caa <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    1ca6:	3410      	adds	r4, #16
    1ca8:	e7f0      	b.n	1c8c <z_impl_device_get_binding+0x10>
		    (strcmp(name, dev->name) == 0)) {
    1caa:	4628      	mov	r0, r5
    1cac:	6821      	ldr	r1, [r4, #0]
    1cae:	f001 fa9d 	bl	31ec <strcmp>
		if ((dev->driver_api != NULL) &&
    1cb2:	2800      	cmp	r0, #0
    1cb4:	d1f7      	bne.n	1ca6 <z_impl_device_get_binding+0x2a>
}
    1cb6:	4620      	mov	r0, r4
    1cb8:	bd70      	pop	{r4, r5, r6, pc}
    1cba:	bf00      	nop
    1cbc:	200000f4 	.word	0x200000f4
    1cc0:	20000094 	.word	0x20000094

00001cc4 <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *unused1, void *unused2, void *unused3)
{
    1cc4:	b508      	push	{r3, lr}
	_kernel.idle = ticks;
    1cc6:	4d0b      	ldr	r5, [pc, #44]	; (1cf4 <idle+0x30>)
    1cc8:	f04f 0220 	mov.w	r2, #32
    1ccc:	f3ef 8311 	mrs	r3, BASEPRI
    1cd0:	f382 8811 	msr	BASEPRI, r2
    1cd4:	f3bf 8f6f 	isb	sy
	s32_t ticks = z_get_next_timeout_expiry();
    1cd8:	f001 fce0 	bl	369c <z_get_next_timeout_expiry>
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    1cdc:	2101      	movs	r1, #1
	s32_t ticks = z_get_next_timeout_expiry();
    1cde:	4604      	mov	r4, r0
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    1ce0:	2802      	cmp	r0, #2
    1ce2:	bfd8      	it	le
    1ce4:	4608      	movle	r0, r1
    1ce6:	f001 fce9 	bl	36bc <z_set_timeout_expiry>
	_kernel.idle = ticks;
    1cea:	622c      	str	r4, [r5, #32]
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1cec:	f7ff f8d2 	bl	e94 <arch_cpu_idle>
}
    1cf0:	e7ea      	b.n	1cc8 <idle+0x4>
    1cf2:	bf00      	nop
    1cf4:	200007bc 	.word	0x200007bc

00001cf8 <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    1cf8:	4802      	ldr	r0, [pc, #8]	; (1d04 <z_bss_zero+0xc>)
    1cfa:	4a03      	ldr	r2, [pc, #12]	; (1d08 <z_bss_zero+0x10>)
    1cfc:	2100      	movs	r1, #0
    1cfe:	1a12      	subs	r2, r2, r0
    1d00:	f001 baab 	b.w	325a <memset>
    1d04:	20000158 	.word	0x20000158
    1d08:	20000818 	.word	0x20000818

00001d0c <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    1d0c:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    1d0e:	4806      	ldr	r0, [pc, #24]	; (1d28 <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    1d10:	4a06      	ldr	r2, [pc, #24]	; (1d2c <z_data_copy+0x20>)
    1d12:	4907      	ldr	r1, [pc, #28]	; (1d30 <z_data_copy+0x24>)
    1d14:	1a12      	subs	r2, r2, r0
    1d16:	f001 fa75 	bl	3204 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    1d1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    1d1e:	4a05      	ldr	r2, [pc, #20]	; (1d34 <z_data_copy+0x28>)
    1d20:	4905      	ldr	r1, [pc, #20]	; (1d38 <z_data_copy+0x2c>)
    1d22:	4806      	ldr	r0, [pc, #24]	; (1d3c <z_data_copy+0x30>)
    1d24:	f001 ba6e 	b.w	3204 <memcpy>
    1d28:	20000000 	.word	0x20000000
    1d2c:	20000158 	.word	0x20000158
    1d30:	00003be0 	.word	0x00003be0
    1d34:	00000000 	.word	0x00000000
    1d38:	00003be0 	.word	0x00003be0
    1d3c:	20000000 	.word	0x20000000

00001d40 <bg_thread_main>:
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_post_kernel = true;
    1d40:	2201      	movs	r2, #1
{
    1d42:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    1d44:	4b0b      	ldr	r3, [pc, #44]	; (1d74 <bg_thread_main+0x34>)

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    1d46:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    1d48:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    1d4a:	f7ff ff81 	bl	1c50 <z_sys_init_run_level>
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    1d4e:	4a0a      	ldr	r2, [pc, #40]	; (1d78 <bg_thread_main+0x38>)
    1d50:	490a      	ldr	r1, [pc, #40]	; (1d7c <bg_thread_main+0x3c>)
    1d52:	480b      	ldr	r0, [pc, #44]	; (1d80 <bg_thread_main+0x40>)
    1d54:	f001 f88d 	bl	2e72 <printk>
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    1d58:	2003      	movs	r0, #3
    1d5a:	f7ff ff79 	bl	1c50 <z_sys_init_run_level>

	z_init_static_threads();
    1d5e:	f000 fd49 	bl	27f4 <z_init_static_threads>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    1d62:	f7fe fb6d 	bl	440 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    1d66:	4a07      	ldr	r2, [pc, #28]	; (1d84 <bg_thread_main+0x44>)
    1d68:	7b13      	ldrb	r3, [r2, #12]
    1d6a:	f023 0301 	bic.w	r3, r3, #1
    1d6e:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    1d70:	bd08      	pop	{r3, pc}
    1d72:	bf00      	nop
    1d74:	20000816 	.word	0x20000816
    1d78:	00003b17 	.word	0x00003b17
    1d7c:	00003ba3 	.word	0x00003ba3
    1d80:	00003bb3 	.word	0x00003bb3
    1d84:	20000748 	.word	0x20000748

00001d88 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    1d88:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	u32_t msp = (u32_t)(Z_THREAD_STACK_BUFFER(z_interrupt_stacks[0])) +
    1d8c:	4b36      	ldr	r3, [pc, #216]	; (1e68 <z_cstart+0xe0>)
    1d8e:	b0a5      	sub	sp, #148	; 0x94
    1d90:	f503 6900 	add.w	r9, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    1d94:	f389 8808 	msr	MSP, r9
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    1d98:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1d9c:	2400      	movs	r4, #0
    1d9e:	23e0      	movs	r3, #224	; 0xe0
    1da0:	4d32      	ldr	r5, [pc, #200]	; (1e6c <z_cstart+0xe4>)
	z_setup_new_thread(&z_main_thread, z_main_stack,
    1da2:	f04f 0b01 	mov.w	fp, #1
    1da6:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    1daa:	77ec      	strb	r4, [r5, #31]
    1dac:	762c      	strb	r4, [r5, #24]
    1dae:	766c      	strb	r4, [r5, #25]
    1db0:	76ac      	strb	r4, [r5, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    1db2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	_kernel.ready_q.cache = &z_main_thread;
    1db4:	4e2e      	ldr	r6, [pc, #184]	; (1e70 <z_cstart+0xe8>)
    1db6:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    1dba:	626b      	str	r3, [r5, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    1dbc:	f7ff f990 	bl	10e0 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    1dc0:	f7ff f862 	bl	e88 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    1dc4:	f04f 33ff 	mov.w	r3, #4294967295
    1dc8:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    1dca:	62eb      	str	r3, [r5, #44]	; 0x2c
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    1dcc:	f240 1301 	movw	r3, #257	; 0x101
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = 0;
#endif

	_current_cpu->current = dummy_thread;
    1dd0:	4d28      	ldr	r5, [pc, #160]	; (1e74 <z_cstart+0xec>)
	dummy_thread->base.user_options = K_ESSENTIAL;
    1dd2:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
	_current_cpu->current = dummy_thread;
    1dd6:	ab07      	add	r3, sp, #28
    1dd8:	60ab      	str	r3, [r5, #8]

	z_dummy_thread_init(&dummy_thread);
#endif

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    1dda:	4620      	mov	r0, r4
	dummy_thread->stack_info.size = 0U;
    1ddc:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
    1de0:	f7ff ff36 	bl	1c50 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    1de4:	2001      	movs	r0, #1
    1de6:	f7ff ff33 	bl	1c50 <z_sys_init_run_level>
	z_setup_new_thread(&z_main_thread, z_main_stack,
    1dea:	f8df a09c 	ldr.w	sl, [pc, #156]	; 1e88 <z_cstart+0x100>
	z_sched_init();
    1dee:	f000 fc5b 	bl	26a8 <z_sched_init>
	z_setup_new_thread(&z_main_thread, z_main_stack,
    1df2:	f8df 8098 	ldr.w	r8, [pc, #152]	; 1e8c <z_cstart+0x104>
    1df6:	4b20      	ldr	r3, [pc, #128]	; (1e78 <z_cstart+0xf0>)
	_kernel.ready_q.cache = &z_main_thread;
    1df8:	626e      	str	r6, [r5, #36]	; 0x24
	z_setup_new_thread(&z_main_thread, z_main_stack,
    1dfa:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1dfe:	4641      	mov	r1, r8
    1e00:	4630      	mov	r0, r6
    1e02:	9305      	str	r3, [sp, #20]
    1e04:	e9cd 4b03 	strd	r4, fp, [sp, #12]
    1e08:	4653      	mov	r3, sl
    1e0a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    1e0e:	9400      	str	r4, [sp, #0]
    1e10:	f000 fcca 	bl	27a8 <z_setup_new_thread>
	sys_trace_thread_resume(thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    1e14:	7b73      	ldrb	r3, [r6, #13]
	z_ready_thread(&z_main_thread);
    1e16:	4630      	mov	r0, r6
    1e18:	f023 0304 	bic.w	r3, r3, #4
    1e1c:	7373      	strb	r3, [r6, #13]
    1e1e:	f001 fb7c 	bl	351a <z_ready_thread>
	z_setup_new_thread(thread, stack,
    1e22:	230f      	movs	r3, #15
    1e24:	4f15      	ldr	r7, [pc, #84]	; (1e7c <z_cstart+0xf4>)
    1e26:	f44f 72a0 	mov.w	r2, #320	; 0x140
    1e2a:	4638      	mov	r0, r7
    1e2c:	e9cd 4302 	strd	r4, r3, [sp, #8]
    1e30:	4913      	ldr	r1, [pc, #76]	; (1e80 <z_cstart+0xf8>)
    1e32:	4b14      	ldr	r3, [pc, #80]	; (1e84 <z_cstart+0xfc>)
    1e34:	e9cd b404 	strd	fp, r4, [sp, #16]
    1e38:	e9cd 4400 	strd	r4, r4, [sp]
    1e3c:	f000 fcb4 	bl	27a8 <z_setup_new_thread>
    1e40:	7b7b      	ldrb	r3, [r7, #13]
	arch_switch_to_main_thread(&z_main_thread, z_main_stack,
    1e42:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1e46:	f023 0304 	bic.w	r3, r3, #4
    1e4a:	737b      	strb	r3, [r7, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    1e4c:	f105 0318 	add.w	r3, r5, #24
	list->tail = (sys_dnode_t *)list;
    1e50:	e9c5 3306 	strd	r3, r3, [r5, #24]
    1e54:	4641      	mov	r1, r8
    1e56:	4653      	mov	r3, sl
    1e58:	4630      	mov	r0, r6
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    1e5a:	60ef      	str	r7, [r5, #12]
		_kernel.cpus[i].id = i;
    1e5c:	752c      	strb	r4, [r5, #20]
		_kernel.cpus[i].irq_stack =
    1e5e:	f8c5 9004 	str.w	r9, [r5, #4]
	arch_switch_to_main_thread(&z_main_thread, z_main_stack,
    1e62:	f7fe ff95 	bl	d90 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    1e66:	bf00      	nop
    1e68:	20000d58 	.word	0x20000d58
    1e6c:	e000ed00 	.word	0xe000ed00
    1e70:	20000748 	.word	0x20000748
    1e74:	200007bc 	.word	0x200007bc
    1e78:	00003bda 	.word	0x00003bda
    1e7c:	200006d4 	.word	0x200006d4
    1e80:	20000c18 	.word	0x20000c18
    1e84:	00001cc5 	.word	0x00001cc5
    1e88:	00001d41 	.word	0x00001d41
    1e8c:	20000818 	.word	0x20000818

00001e90 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(struct device *dev)
{
    1e90:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    1e92:	4b0e      	ldr	r3, [pc, #56]	; (1ecc <init_mem_slab_module+0x3c>)
    1e94:	4c0e      	ldr	r4, [pc, #56]	; (1ed0 <init_mem_slab_module+0x40>)
    1e96:	42a3      	cmp	r3, r4
    1e98:	d301      	bcc.n	1e9e <init_mem_slab_module+0xe>
		}
		SYS_TRACING_OBJ_INIT(k_mem_slab, slab);
		z_object_init(slab);
	}

out:
    1e9a:	2000      	movs	r0, #0
	return rc;
}
    1e9c:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    1e9e:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    1ea2:	ea41 0200 	orr.w	r2, r1, r0
    1ea6:	f012 0203 	ands.w	r2, r2, #3
    1eaa:	d10b      	bne.n	1ec4 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    1eac:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    1eae:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    1eb0:	42aa      	cmp	r2, r5
    1eb2:	d101      	bne.n	1eb8 <init_mem_slab_module+0x28>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    1eb4:	331c      	adds	r3, #28
    1eb6:	e7ee      	b.n	1e96 <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    1eb8:	695e      	ldr	r6, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    1eba:	3201      	adds	r2, #1
		*(char **)p = slab->free_list;
    1ebc:	600e      	str	r6, [r1, #0]
		slab->free_list = p;
    1ebe:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    1ec0:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    1ec2:	e7f5      	b.n	1eb0 <init_mem_slab_module+0x20>
		return -EINVAL;
    1ec4:	f06f 0015 	mvn.w	r0, #21
	return rc;
    1ec8:	e7e8      	b.n	1e9c <init_mem_slab_module+0xc>
    1eca:	bf00      	nop
    1ecc:	200000f4 	.word	0x200000f4
    1ed0:	200000f4 	.word	0x200000f4

00001ed4 <k_mem_slab_alloc>:
out:
	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    1ed4:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
    1ed6:	460c      	mov	r4, r1
    1ed8:	4616      	mov	r6, r2
    1eda:	461f      	mov	r7, r3
    1edc:	f04f 0320 	mov.w	r3, #32
    1ee0:	f3ef 8111 	mrs	r1, BASEPRI
    1ee4:	f383 8811 	msr	BASEPRI, r3
    1ee8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	int result;

	if (slab->free_list != NULL) {
    1eec:	6943      	ldr	r3, [r0, #20]
    1eee:	b15b      	cbz	r3, 1f08 <k_mem_slab_alloc+0x34>
		/* take a free block */
		*mem = slab->free_list;
    1ef0:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    1ef2:	681b      	ldr	r3, [r3, #0]
    1ef4:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    1ef6:	6983      	ldr	r3, [r0, #24]
    1ef8:	3301      	adds	r3, #1
    1efa:	6183      	str	r3, [r0, #24]
		result = 0;
    1efc:	2000      	movs	r0, #0
	__asm__ volatile(
    1efe:	f381 8811 	msr	BASEPRI, r1
    1f02:	f3bf 8f6f 	isb	sy
		return result;
	}

	k_spin_unlock(&lock, key);

	return result;
    1f06:	e011      	b.n	1f2c <k_mem_slab_alloc+0x58>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    1f08:	ea56 0207 	orrs.w	r2, r6, r7
    1f0c:	d103      	bne.n	1f16 <k_mem_slab_alloc+0x42>
		result = -ENOMEM;
    1f0e:	f06f 000b 	mvn.w	r0, #11
		*mem = NULL;
    1f12:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    1f14:	e7f3      	b.n	1efe <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&lock, key, &slab->wait_q, timeout);
    1f16:	4602      	mov	r2, r0
    1f18:	e9cd 6700 	strd	r6, r7, [sp]
    1f1c:	4804      	ldr	r0, [pc, #16]	; (1f30 <k_mem_slab_alloc+0x5c>)
    1f1e:	f000 fb6b 	bl	25f8 <z_pend_curr>
		if (result == 0) {
    1f22:	b918      	cbnz	r0, 1f2c <k_mem_slab_alloc+0x58>
			*mem = _current->base.swap_data;
    1f24:	4b03      	ldr	r3, [pc, #12]	; (1f34 <k_mem_slab_alloc+0x60>)
    1f26:	689b      	ldr	r3, [r3, #8]
    1f28:	695b      	ldr	r3, [r3, #20]
    1f2a:	6023      	str	r3, [r4, #0]
}
    1f2c:	b002      	add	sp, #8
    1f2e:	bdd0      	pop	{r4, r6, r7, pc}
    1f30:	20000817 	.word	0x20000817
    1f34:	200007bc 	.word	0x200007bc

00001f38 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    1f38:	b570      	push	{r4, r5, r6, lr}
    1f3a:	4604      	mov	r4, r0
    1f3c:	460d      	mov	r5, r1
	__asm__ volatile(
    1f3e:	f04f 0320 	mov.w	r3, #32
    1f42:	f3ef 8611 	mrs	r6, BASEPRI
    1f46:	f383 8811 	msr	BASEPRI, r3
    1f4a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    1f4e:	f001 fb5a 	bl	3606 <z_unpend_first_thread>

	if (pending_thread != NULL) {
    1f52:	b158      	cbz	r0, 1f6c <k_mem_slab_free+0x34>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    1f54:	2100      	movs	r1, #0
		z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    1f56:	682a      	ldr	r2, [r5, #0]
    1f58:	6701      	str	r1, [r0, #112]	; 0x70
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    1f5a:	6142      	str	r2, [r0, #20]
		z_ready_thread(pending_thread);
    1f5c:	f001 fadd 	bl	351a <z_ready_thread>
		z_reschedule(&lock, key);
    1f60:	4631      	mov	r1, r6
		**(char ***)mem = slab->free_list;
		slab->free_list = *(char **)mem;
		slab->num_used--;
		k_spin_unlock(&lock, key);
	}
}
    1f62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule(&lock, key);
    1f66:	4808      	ldr	r0, [pc, #32]	; (1f88 <k_mem_slab_free+0x50>)
    1f68:	f001 baac 	b.w	34c4 <z_reschedule>
		**(char ***)mem = slab->free_list;
    1f6c:	682b      	ldr	r3, [r5, #0]
    1f6e:	6962      	ldr	r2, [r4, #20]
    1f70:	601a      	str	r2, [r3, #0]
		slab->free_list = *(char **)mem;
    1f72:	682b      	ldr	r3, [r5, #0]
    1f74:	6163      	str	r3, [r4, #20]
		slab->num_used--;
    1f76:	69a3      	ldr	r3, [r4, #24]
    1f78:	3b01      	subs	r3, #1
    1f7a:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    1f7c:	f386 8811 	msr	BASEPRI, r6
    1f80:	f3bf 8f6f 	isb	sy
}
    1f84:	bd70      	pop	{r4, r5, r6, pc}
    1f86:	bf00      	nop
    1f88:	20000817 	.word	0x20000817

00001f8c <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    1f8c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    1f90:	4604      	mov	r4, r0
    1f92:	4616      	mov	r6, r2
    1f94:	461f      	mov	r7, r3
	__asm__ volatile(
    1f96:	f04f 0320 	mov.w	r3, #32
    1f9a:	f3ef 8811 	mrs	r8, BASEPRI
    1f9e:	f383 8811 	msr	BASEPRI, r3
    1fa2:	f3bf 8f6f 	isb	sy
	bool resched = false;

	sys_trace_void(SYS_TRACE_ID_MUTEX_LOCK);
	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    1fa6:	68c3      	ldr	r3, [r0, #12]
    1fa8:	4a32      	ldr	r2, [pc, #200]	; (2074 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x74>)
    1faa:	b16b      	cbz	r3, 1fc8 <z_impl_k_mutex_lock+0x3c>
    1fac:	6880      	ldr	r0, [r0, #8]
    1fae:	6891      	ldr	r1, [r2, #8]
    1fb0:	4288      	cmp	r0, r1
    1fb2:	d019      	beq.n	1fe8 <z_impl_k_mutex_lock+0x5c>
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    1fb4:	ea56 0307 	orrs.w	r3, r6, r7
    1fb8:	d118      	bne.n	1fec <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    1fba:	f388 8811 	msr	BASEPRI, r8
    1fbe:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
		return -EBUSY;
    1fc2:	f06f 000f 	mvn.w	r0, #15
    1fc6:	e00c      	b.n	1fe2 <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    1fc8:	6891      	ldr	r1, [r2, #8]
    1fca:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
    1fce:	3301      	adds	r3, #1
    1fd0:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    1fd2:	6893      	ldr	r3, [r2, #8]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    1fd4:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
    1fd6:	60a3      	str	r3, [r4, #8]
    1fd8:	f388 8811 	msr	BASEPRI, r8
    1fdc:	f3bf 8f6f 	isb	sy
		return 0;
    1fe0:	2000      	movs	r0, #0
		k_spin_unlock(&lock, key);
	}

	sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
	return -EAGAIN;
}
    1fe2:	b002      	add	sp, #8
    1fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    1fe8:	6921      	ldr	r1, [r4, #16]
    1fea:	e7f0      	b.n	1fce <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    1fec:	f990 300e 	ldrsb.w	r3, [r0, #14]
    1ff0:	f991 100e 	ldrsb.w	r1, [r1, #14]
    1ff4:	4299      	cmp	r1, r3
    1ff6:	bfa8      	it	ge
    1ff8:	4619      	movge	r1, r3
    1ffa:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    1ffe:	428b      	cmp	r3, r1
    2000:	dd2c      	ble.n	205c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5c>
		return z_set_prio(mutex->owner, new_prio);
    2002:	f000 fb0d 	bl	2620 <z_set_prio>
    2006:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    2008:	4622      	mov	r2, r4
    200a:	4641      	mov	r1, r8
    200c:	e9cd 6700 	strd	r6, r7, [sp]
    2010:	4819      	ldr	r0, [pc, #100]	; (2078 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x78>)
    2012:	f000 faf1 	bl	25f8 <z_pend_curr>
	if (got_mutex == 0) {
    2016:	2800      	cmp	r0, #0
    2018:	d0e3      	beq.n	1fe2 <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    201a:	f04f 0320 	mov.w	r3, #32
    201e:	f3ef 8611 	mrs	r6, BASEPRI
    2022:	f383 8811 	msr	BASEPRI, r3
    2026:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    202a:	6823      	ldr	r3, [r4, #0]
    202c:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    202e:	429c      	cmp	r4, r3
    2030:	d007      	beq.n	2042 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x42>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    2032:	b133      	cbz	r3, 2042 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x42>
    2034:	f993 300e 	ldrsb.w	r3, [r3, #14]
    2038:	4299      	cmp	r1, r3
    203a:	bfa8      	it	ge
    203c:	4619      	movge	r1, r3
    203e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    2042:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    2044:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2048:	4299      	cmp	r1, r3
    204a:	d109      	bne.n	2060 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x60>
	if (resched) {
    204c:	b16d      	cbz	r5, 206a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x6a>
		z_reschedule(&lock, key);
    204e:	4631      	mov	r1, r6
    2050:	4809      	ldr	r0, [pc, #36]	; (2078 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x78>)
    2052:	f001 fa37 	bl	34c4 <z_reschedule>
	return -EAGAIN;
    2056:	f06f 000a 	mvn.w	r0, #10
    205a:	e7c2      	b.n	1fe2 <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    205c:	2500      	movs	r5, #0
    205e:	e7d3      	b.n	2008 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8>
		return z_set_prio(mutex->owner, new_prio);
    2060:	f000 fade 	bl	2620 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    2064:	2800      	cmp	r0, #0
    2066:	d1f2      	bne.n	204e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4e>
    2068:	e7f0      	b.n	204c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4c>
	__asm__ volatile(
    206a:	f386 8811 	msr	BASEPRI, r6
    206e:	f3bf 8f6f 	isb	sy
    2072:	e7f0      	b.n	2056 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x56>
    2074:	200007bc 	.word	0x200007bc
    2078:	20000817 	.word	0x20000817

0000207c <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    207c:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *new_owner;

	CHECKIF(mutex->owner == NULL) {
    207e:	6883      	ldr	r3, [r0, #8]
{
    2080:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    2082:	2b00      	cmp	r3, #0
    2084:	d036      	beq.n	20f4 <z_impl_k_mutex_unlock+0x78>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    2086:	4a1e      	ldr	r2, [pc, #120]	; (2100 <z_impl_k_mutex_unlock+0x84>)
    2088:	6892      	ldr	r2, [r2, #8]
    208a:	4293      	cmp	r3, r2
    208c:	d135      	bne.n	20fa <z_impl_k_mutex_unlock+0x7e>
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
    208e:	7bda      	ldrb	r2, [r3, #15]
    2090:	3a01      	subs	r2, #1
    2092:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count - 1U != 0U) {
    2094:	68c3      	ldr	r3, [r0, #12]
    2096:	2b01      	cmp	r3, #1
    2098:	d005      	beq.n	20a6 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    209a:	3b01      	subs	r3, #1
    209c:	60c3      	str	r3, [r0, #12]
		k_spin_unlock(&lock, key);
	}


k_mutex_unlock_return:
	k_sched_unlock();
    209e:	f000 f8c3 	bl	2228 <k_sched_unlock>
	sys_trace_end_call(SYS_TRACE_ID_MUTEX_UNLOCK);

	return 0;
    20a2:	2000      	movs	r0, #0
}
    20a4:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    20a6:	f04f 0320 	mov.w	r3, #32
    20aa:	f3ef 8511 	mrs	r5, BASEPRI
    20ae:	f383 8811 	msr	BASEPRI, r3
    20b2:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    20b6:	6901      	ldr	r1, [r0, #16]
    20b8:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    20ba:	f990 300e 	ldrsb.w	r3, [r0, #14]
    20be:	4299      	cmp	r1, r3
    20c0:	d001      	beq.n	20c6 <z_impl_k_mutex_unlock+0x4a>
		return z_set_prio(mutex->owner, new_prio);
    20c2:	f000 faad 	bl	2620 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    20c6:	4620      	mov	r0, r4
    20c8:	f001 fa9d 	bl	3606 <z_unpend_first_thread>
	mutex->owner = new_owner;
    20cc:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    20ce:	b158      	cbz	r0, 20e8 <z_impl_k_mutex_unlock+0x6c>
		mutex->owner_orig_prio = new_owner->base.prio;
    20d0:	f990 200e 	ldrsb.w	r2, [r0, #14]
    20d4:	6122      	str	r2, [r4, #16]
    20d6:	2200      	movs	r2, #0
    20d8:	6702      	str	r2, [r0, #112]	; 0x70
		z_ready_thread(new_owner);
    20da:	f001 fa1e 	bl	351a <z_ready_thread>
		z_reschedule(&lock, key);
    20de:	4629      	mov	r1, r5
    20e0:	4808      	ldr	r0, [pc, #32]	; (2104 <z_impl_k_mutex_unlock+0x88>)
    20e2:	f001 f9ef 	bl	34c4 <z_reschedule>
    20e6:	e7da      	b.n	209e <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    20e8:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    20ea:	f385 8811 	msr	BASEPRI, r5
    20ee:	f3bf 8f6f 	isb	sy
    20f2:	e7d4      	b.n	209e <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    20f4:	f06f 0015 	mvn.w	r0, #21
    20f8:	e7d4      	b.n	20a4 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    20fa:	f04f 30ff 	mov.w	r0, #4294967295
    20fe:	e7d1      	b.n	20a4 <z_impl_k_mutex_unlock+0x28>
    2100:	200007bc 	.word	0x200007bc
    2104:	20000817 	.word	0x20000817

00002108 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    2108:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    210a:	4c08      	ldr	r4, [pc, #32]	; (212c <z_reset_time_slice+0x24>)
    210c:	6823      	ldr	r3, [r4, #0]
    210e:	b15b      	cbz	r3, 2128 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    2110:	f7fe fd30 	bl	b74 <z_clock_elapsed>
    2114:	4603      	mov	r3, r0
    2116:	6820      	ldr	r0, [r4, #0]
    2118:	4a05      	ldr	r2, [pc, #20]	; (2130 <z_reset_time_slice+0x28>)
    211a:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
    211c:	2100      	movs	r1, #0
	}
}
    211e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    2122:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    2124:	f001 baca 	b.w	36bc <z_set_timeout_expiry>
}
    2128:	bd10      	pop	{r4, pc}
    212a:	bf00      	nop
    212c:	200007f4 	.word	0x200007f4
    2130:	200007bc 	.word	0x200007bc

00002134 <k_sched_time_slice_set>:

void k_sched_time_slice_set(s32_t slice, int prio)
{
    2134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2136:	4605      	mov	r5, r0
    2138:	460c      	mov	r4, r1
	__asm__ volatile(
    213a:	f04f 0320 	mov.w	r3, #32
    213e:	f3ef 8611 	mrs	r6, BASEPRI
    2142:	f383 8811 	msr	BASEPRI, r3
    2146:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    214a:	2200      	movs	r2, #0
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (u32_t)((t * to_hz + off) / from_hz);
    214c:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    2150:	f240 30e7 	movw	r0, #999	; 0x3e7
    2154:	2100      	movs	r1, #0
    2156:	4b0a      	ldr	r3, [pc, #40]	; (2180 <k_sched_time_slice_set+0x4c>)
    2158:	fbe7 0105 	umlal	r0, r1, r7, r5
    215c:	611a      	str	r2, [r3, #16]
    215e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    2162:	2300      	movs	r3, #0
    2164:	f7fd ffee 	bl	144 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    2168:	4b06      	ldr	r3, [pc, #24]	; (2184 <k_sched_time_slice_set+0x50>)
    216a:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    216c:	4b06      	ldr	r3, [pc, #24]	; (2188 <k_sched_time_slice_set+0x54>)
    216e:	601c      	str	r4, [r3, #0]
		z_reset_time_slice();
    2170:	f7ff ffca 	bl	2108 <z_reset_time_slice>
	__asm__ volatile(
    2174:	f386 8811 	msr	BASEPRI, r6
    2178:	f3bf 8f6f 	isb	sy
	}
}
    217c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    217e:	bf00      	nop
    2180:	200007bc 	.word	0x200007bc
    2184:	200007f4 	.word	0x200007f4
    2188:	200007f0 	.word	0x200007f0

0000218c <k_sched_lock>:
	__asm__ volatile(
    218c:	f04f 0320 	mov.w	r3, #32
    2190:	f3ef 8111 	mrs	r1, BASEPRI
    2194:	f383 8811 	msr	BASEPRI, r3
    2198:	f3bf 8f6f 	isb	sy
    219c:	4b04      	ldr	r3, [pc, #16]	; (21b0 <k_sched_lock+0x24>)
    219e:	689a      	ldr	r2, [r3, #8]
    21a0:	7bd3      	ldrb	r3, [r2, #15]
    21a2:	3b01      	subs	r3, #1
    21a4:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    21a6:	f381 8811 	msr	BASEPRI, r1
    21aa:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
    21ae:	4770      	bx	lr
    21b0:	200007bc 	.word	0x200007bc

000021b4 <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    21b4:	4b09      	ldr	r3, [pc, #36]	; (21dc <z_priq_dumb_remove+0x28>)
    21b6:	f103 0228 	add.w	r2, r3, #40	; 0x28
    21ba:	4282      	cmp	r2, r0
    21bc:	d105      	bne.n	21ca <z_priq_dumb_remove+0x16>
    21be:	689b      	ldr	r3, [r3, #8]
    21c0:	428b      	cmp	r3, r1
    21c2:	d102      	bne.n	21ca <z_priq_dumb_remove+0x16>
    21c4:	7b4b      	ldrb	r3, [r1, #13]
    21c6:	06db      	lsls	r3, r3, #27
    21c8:	d106      	bne.n	21d8 <z_priq_dumb_remove+0x24>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    21ca:	e9d1 3200 	ldrd	r3, r2, [r1]
    21ce:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    21d0:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    21d2:	2300      	movs	r3, #0
	node->prev = NULL;
    21d4:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    21d8:	4770      	bx	lr
    21da:	bf00      	nop
    21dc:	200007bc 	.word	0x200007bc

000021e0 <update_cache>:
{
    21e0:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    21e2:	4c10      	ldr	r4, [pc, #64]	; (2224 <update_cache+0x44>)
{
    21e4:	4606      	mov	r6, r0
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    21e6:	f104 0028 	add.w	r0, r4, #40	; 0x28
    21ea:	f001 f98c 	bl	3506 <z_priq_dumb_best>
    21ee:	4605      	mov	r5, r0
	if (_current->base.thread_state & _THREAD_ABORTING) {
    21f0:	68a3      	ldr	r3, [r4, #8]
    21f2:	7b59      	ldrb	r1, [r3, #13]
    21f4:	0688      	lsls	r0, r1, #26
		_current->base.thread_state |= _THREAD_DEAD;
    21f6:	bf44      	itt	mi
    21f8:	f041 0108 	orrmi.w	r1, r1, #8
    21fc:	7359      	strbmi	r1, [r3, #13]
	return thread ? thread : _current_cpu->idle_thread;
    21fe:	b905      	cbnz	r5, 2202 <update_cache+0x22>
    2200:	68e5      	ldr	r5, [r4, #12]
	if (preempt_ok != 0) {
    2202:	b94e      	cbnz	r6, 2218 <update_cache+0x38>
	if (z_is_thread_prevented_from_running(_current)) {
    2204:	7b5a      	ldrb	r2, [r3, #13]
    2206:	06d2      	lsls	r2, r2, #27
    2208:	d106      	bne.n	2218 <update_cache+0x38>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    220a:	69aa      	ldr	r2, [r5, #24]
    220c:	b922      	cbnz	r2, 2218 <update_cache+0x38>
	if (is_preempt(_current) || is_metairq(thread)) {
    220e:	89da      	ldrh	r2, [r3, #14]
    2210:	2a7f      	cmp	r2, #127	; 0x7f
    2212:	d901      	bls.n	2218 <update_cache+0x38>
		_kernel.ready_q.cache = _current;
    2214:	6263      	str	r3, [r4, #36]	; 0x24
}
    2216:	bd70      	pop	{r4, r5, r6, pc}
		if (thread != _current) {
    2218:	42ab      	cmp	r3, r5
    221a:	d001      	beq.n	2220 <update_cache+0x40>
			z_reset_time_slice();
    221c:	f7ff ff74 	bl	2108 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    2220:	6265      	str	r5, [r4, #36]	; 0x24
}
    2222:	e7f8      	b.n	2216 <update_cache+0x36>
    2224:	200007bc 	.word	0x200007bc

00002228 <k_sched_unlock>:
{
    2228:	b510      	push	{r4, lr}
	__asm__ volatile(
    222a:	f04f 0320 	mov.w	r3, #32
    222e:	f3ef 8411 	mrs	r4, BASEPRI
    2232:	f383 8811 	msr	BASEPRI, r3
    2236:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    223a:	4b08      	ldr	r3, [pc, #32]	; (225c <k_sched_unlock+0x34>)
		update_cache(0);
    223c:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    223e:	689a      	ldr	r2, [r3, #8]
    2240:	7bd3      	ldrb	r3, [r2, #15]
    2242:	3301      	adds	r3, #1
    2244:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    2246:	f7ff ffcb 	bl	21e0 <update_cache>
	__asm__ volatile(
    224a:	f384 8811 	msr	BASEPRI, r4
    224e:	f3bf 8f6f 	isb	sy
}
    2252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    2256:	f001 b94c 	b.w	34f2 <z_reschedule_unlocked>
    225a:	bf00      	nop
    225c:	200007bc 	.word	0x200007bc

00002260 <ready_thread>:
{
    2260:	b470      	push	{r4, r5, r6}
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2262:	7b43      	ldrb	r3, [r0, #13]
    2264:	06db      	lsls	r3, r3, #27
    2266:	d12a      	bne.n	22be <ready_thread+0x5e>

int z_abort_timeout(struct _timeout *to);

static inline bool z_is_inactive_timeout(struct _timeout *t)
{
	return !sys_dnode_is_linked(&t->node);
    2268:	6983      	ldr	r3, [r0, #24]
	if (z_is_thread_ready(thread)) {
    226a:	bb43      	cbnz	r3, 22be <ready_thread+0x5e>
	return list->head == list;
    226c:	4a15      	ldr	r2, [pc, #84]	; (22c4 <ready_thread+0x64>)
    226e:	4611      	mov	r1, r2
    2270:	f851 4f28 	ldr.w	r4, [r1, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2274:	428c      	cmp	r4, r1
    2276:	bf18      	it	ne
    2278:	4623      	movne	r3, r4
    227a:	2b00      	cmp	r3, #0
    227c:	bf38      	it	cc
    227e:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    2280:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2282:	b1b3      	cbz	r3, 22b2 <ready_thread+0x52>
	if (thread_1->base.prio < thread_2->base.prio) {
    2284:	f990 600e 	ldrsb.w	r6, [r0, #14]
    2288:	f993 500e 	ldrsb.w	r5, [r3, #14]
    228c:	42ae      	cmp	r6, r5
    228e:	db03      	blt.n	2298 <ready_thread+0x38>
	return (node == list->tail) ? NULL : node->next;
    2290:	42a3      	cmp	r3, r4
    2292:	d00e      	beq.n	22b2 <ready_thread+0x52>
    2294:	681b      	ldr	r3, [r3, #0]
    2296:	e7f4      	b.n	2282 <ready_thread+0x22>
	node->prev = successor->prev;
    2298:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    229a:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
    229e:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    22a0:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
    22a2:	7b43      	ldrb	r3, [r0, #13]
    22a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    22a8:	7343      	strb	r3, [r0, #13]
}
    22aa:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    22ac:	2000      	movs	r0, #0
    22ae:	f7ff bf97 	b.w	21e0 <update_cache>
	node->prev = list->tail;
    22b2:	e9c0 1400 	strd	r1, r4, [r0]
	list->tail->next = node;
    22b6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    22b8:	6018      	str	r0, [r3, #0]
	list->tail = node;
    22ba:	62d0      	str	r0, [r2, #44]	; 0x2c
}
    22bc:	e7f1      	b.n	22a2 <ready_thread+0x42>
}
    22be:	bc70      	pop	{r4, r5, r6}
    22c0:	4770      	bx	lr
    22c2:	bf00      	nop
    22c4:	200007bc 	.word	0x200007bc

000022c8 <z_sched_start>:
{
    22c8:	b510      	push	{r4, lr}
	__asm__ volatile(
    22ca:	f04f 0220 	mov.w	r2, #32
    22ce:	f3ef 8411 	mrs	r4, BASEPRI
    22d2:	f382 8811 	msr	BASEPRI, r2
    22d6:	f3bf 8f6f 	isb	sy
	if (z_has_thread_started(thread)) {
    22da:	7b42      	ldrb	r2, [r0, #13]
    22dc:	0751      	lsls	r1, r2, #29
    22de:	d404      	bmi.n	22ea <z_sched_start+0x22>
	__asm__ volatile(
    22e0:	f384 8811 	msr	BASEPRI, r4
    22e4:	f3bf 8f6f 	isb	sy
}
    22e8:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    22ea:	f022 0204 	bic.w	r2, r2, #4
    22ee:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    22f0:	f7ff ffb6 	bl	2260 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    22f4:	4621      	mov	r1, r4
}
    22f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    22fa:	4801      	ldr	r0, [pc, #4]	; (2300 <z_sched_start+0x38>)
    22fc:	f001 b8e2 	b.w	34c4 <z_reschedule>
    2300:	20000817 	.word	0x20000817

00002304 <z_move_thread_to_end_of_prio_q>:
{
    2304:	4601      	mov	r1, r0
    2306:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    2308:	f04f 0320 	mov.w	r3, #32
    230c:	f3ef 8411 	mrs	r4, BASEPRI
    2310:	f383 8811 	msr	BASEPRI, r3
    2314:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    2318:	f990 300d 	ldrsb.w	r3, [r0, #13]
    231c:	2b00      	cmp	r3, #0
    231e:	da02      	bge.n	2326 <z_move_thread_to_end_of_prio_q+0x22>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    2320:	4819      	ldr	r0, [pc, #100]	; (2388 <z_move_thread_to_end_of_prio_q+0x84>)
    2322:	f7ff ff47 	bl	21b4 <z_priq_dumb_remove>
	return list->head == list;
    2326:	4a19      	ldr	r2, [pc, #100]	; (238c <z_move_thread_to_end_of_prio_q+0x88>)
    2328:	4610      	mov	r0, r2
    232a:	f850 3f28 	ldr.w	r3, [r0, #40]!
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    232e:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2330:	4283      	cmp	r3, r0
    2332:	bf08      	it	eq
    2334:	2300      	moveq	r3, #0
    2336:	2b00      	cmp	r3, #0
    2338:	bf38      	it	cc
    233a:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    233c:	b1eb      	cbz	r3, 237a <z_move_thread_to_end_of_prio_q+0x76>
	if (thread_1->base.prio < thread_2->base.prio) {
    233e:	f991 700e 	ldrsb.w	r7, [r1, #14]
    2342:	f993 600e 	ldrsb.w	r6, [r3, #14]
    2346:	42b7      	cmp	r7, r6
    2348:	db03      	blt.n	2352 <z_move_thread_to_end_of_prio_q+0x4e>
	return (node == list->tail) ? NULL : node->next;
    234a:	429d      	cmp	r5, r3
    234c:	d015      	beq.n	237a <z_move_thread_to_end_of_prio_q+0x76>
    234e:	681b      	ldr	r3, [r3, #0]
    2350:	e7f4      	b.n	233c <z_move_thread_to_end_of_prio_q+0x38>
	node->prev = successor->prev;
    2352:	6858      	ldr	r0, [r3, #4]
	node->next = successor;
    2354:	e9c1 3000 	strd	r3, r0, [r1]
	successor->prev->next = node;
    2358:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    235a:	6059      	str	r1, [r3, #4]
	thread->base.thread_state |= states;
    235c:	7b4b      	ldrb	r3, [r1, #13]
		update_cache(thread == _current);
    235e:	6890      	ldr	r0, [r2, #8]
    2360:	f063 037f 	orn	r3, r3, #127	; 0x7f
    2364:	734b      	strb	r3, [r1, #13]
    2366:	1a43      	subs	r3, r0, r1
    2368:	4258      	negs	r0, r3
    236a:	4158      	adcs	r0, r3
    236c:	f7ff ff38 	bl	21e0 <update_cache>
	__asm__ volatile(
    2370:	f384 8811 	msr	BASEPRI, r4
    2374:	f3bf 8f6f 	isb	sy
}
    2378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	node->prev = list->tail;
    237a:	e9c1 0500 	strd	r0, r5, [r1]
	list->tail->next = node;
    237e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2380:	6019      	str	r1, [r3, #0]
	list->tail = node;
    2382:	62d1      	str	r1, [r2, #44]	; 0x2c
}
    2384:	e7ea      	b.n	235c <z_move_thread_to_end_of_prio_q+0x58>
    2386:	bf00      	nop
    2388:	200007e4 	.word	0x200007e4
    238c:	200007bc 	.word	0x200007bc

00002390 <z_time_slice>:
{
    2390:	b538      	push	{r3, r4, r5, lr}
	if (pending_current == _current) {
    2392:	4a15      	ldr	r2, [pc, #84]	; (23e8 <z_time_slice+0x58>)
    2394:	4b15      	ldr	r3, [pc, #84]	; (23ec <z_time_slice+0x5c>)
    2396:	6814      	ldr	r4, [r2, #0]
{
    2398:	4601      	mov	r1, r0
	if (pending_current == _current) {
    239a:	6898      	ldr	r0, [r3, #8]
    239c:	42a0      	cmp	r0, r4
    239e:	461c      	mov	r4, r3
    23a0:	d103      	bne.n	23aa <z_time_slice+0x1a>
}
    23a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			z_reset_time_slice();
    23a6:	f7ff beaf 	b.w	2108 <z_reset_time_slice>
	pending_current = NULL;
    23aa:	2500      	movs	r5, #0
    23ac:	6015      	str	r5, [r2, #0]
	if (slice_time && sliceable(_current)) {
    23ae:	4a10      	ldr	r2, [pc, #64]	; (23f0 <z_time_slice+0x60>)
    23b0:	6812      	ldr	r2, [r2, #0]
    23b2:	b1b2      	cbz	r2, 23e2 <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(thread);
    23b4:	89c2      	ldrh	r2, [r0, #14]
    23b6:	2a7f      	cmp	r2, #127	; 0x7f
    23b8:	d813      	bhi.n	23e2 <z_time_slice+0x52>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    23ba:	4a0e      	ldr	r2, [pc, #56]	; (23f4 <z_time_slice+0x64>)
    23bc:	f990 500e 	ldrsb.w	r5, [r0, #14]
    23c0:	6812      	ldr	r2, [r2, #0]
    23c2:	4295      	cmp	r5, r2
    23c4:	db0d      	blt.n	23e2 <z_time_slice+0x52>
		&& !z_is_idle_thread_object(thread)
    23c6:	4a0c      	ldr	r2, [pc, #48]	; (23f8 <z_time_slice+0x68>)
    23c8:	4290      	cmp	r0, r2
    23ca:	d00a      	beq.n	23e2 <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(thread);
    23cc:	6982      	ldr	r2, [r0, #24]
    23ce:	b942      	cbnz	r2, 23e2 <z_time_slice+0x52>
		if (ticks >= _current_cpu->slice_ticks) {
    23d0:	691a      	ldr	r2, [r3, #16]
    23d2:	428a      	cmp	r2, r1
    23d4:	dc02      	bgt.n	23dc <z_time_slice+0x4c>
			z_move_thread_to_end_of_prio_q(_current);
    23d6:	f7ff ff95 	bl	2304 <z_move_thread_to_end_of_prio_q>
    23da:	e7e2      	b.n	23a2 <z_time_slice+0x12>
			_current_cpu->slice_ticks -= ticks;
    23dc:	1a52      	subs	r2, r2, r1
    23de:	611a      	str	r2, [r3, #16]
}
    23e0:	bd38      	pop	{r3, r4, r5, pc}
		_current_cpu->slice_ticks = 0;
    23e2:	2300      	movs	r3, #0
    23e4:	6123      	str	r3, [r4, #16]
    23e6:	e7fb      	b.n	23e0 <z_time_slice+0x50>
    23e8:	200007ec 	.word	0x200007ec
    23ec:	200007bc 	.word	0x200007bc
    23f0:	200007f4 	.word	0x200007f4
    23f4:	200007f0 	.word	0x200007f0
    23f8:	200006d4 	.word	0x200006d4

000023fc <z_impl_k_thread_suspend>:
{
    23fc:	b570      	push	{r4, r5, r6, lr}
    23fe:	4604      	mov	r4, r0
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    2400:	3018      	adds	r0, #24
    2402:	f001 f935 	bl	3670 <z_abort_timeout>
	__asm__ volatile(
    2406:	f04f 0320 	mov.w	r3, #32
    240a:	f3ef 8611 	mrs	r6, BASEPRI
    240e:	f383 8811 	msr	BASEPRI, r3
    2412:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    2416:	f994 300d 	ldrsb.w	r3, [r4, #13]
    241a:	2b00      	cmp	r3, #0
    241c:	da07      	bge.n	242e <z_impl_k_thread_suspend+0x32>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    241e:	4621      	mov	r1, r4
    2420:	480e      	ldr	r0, [pc, #56]	; (245c <z_impl_k_thread_suspend+0x60>)
    2422:	f7ff fec7 	bl	21b4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    2426:	7b63      	ldrb	r3, [r4, #13]
    2428:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    242c:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    242e:	4d0c      	ldr	r5, [pc, #48]	; (2460 <z_impl_k_thread_suspend+0x64>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    2430:	7b63      	ldrb	r3, [r4, #13]
    2432:	68a8      	ldr	r0, [r5, #8]
    2434:	f043 0310 	orr.w	r3, r3, #16
    2438:	7363      	strb	r3, [r4, #13]
    243a:	1b03      	subs	r3, r0, r4
    243c:	4258      	negs	r0, r3
    243e:	4158      	adcs	r0, r3
    2440:	f7ff fece 	bl	21e0 <update_cache>
	__asm__ volatile(
    2444:	f386 8811 	msr	BASEPRI, r6
    2448:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    244c:	68ab      	ldr	r3, [r5, #8]
    244e:	42a3      	cmp	r3, r4
    2450:	d103      	bne.n	245a <z_impl_k_thread_suspend+0x5e>
}
    2452:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    2456:	f001 b84c 	b.w	34f2 <z_reschedule_unlocked>
}
    245a:	bd70      	pop	{r4, r5, r6, pc}
    245c:	200007e4 	.word	0x200007e4
    2460:	200007bc 	.word	0x200007bc

00002464 <z_thread_single_abort>:
	if (thread->fn_abort != NULL) {
    2464:	6d83      	ldr	r3, [r0, #88]	; 0x58
{
    2466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    246a:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
    246c:	b103      	cbz	r3, 2470 <z_thread_single_abort+0xc>
		thread->fn_abort();
    246e:	4798      	blx	r3
    2470:	f104 0018 	add.w	r0, r4, #24
    2474:	f001 f8fc 	bl	3670 <z_abort_timeout>
	__asm__ volatile(
    2478:	f04f 0320 	mov.w	r3, #32
    247c:	f3ef 8611 	mrs	r6, BASEPRI
    2480:	f383 8811 	msr	BASEPRI, r3
    2484:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2488:	7b63      	ldrb	r3, [r4, #13]
    248a:	06d8      	lsls	r0, r3, #27
    248c:	d123      	bne.n	24d6 <z_thread_single_abort+0x72>
		if (z_is_thread_ready(thread)) {
    248e:	69a2      	ldr	r2, [r4, #24]
    2490:	bb0a      	cbnz	r2, 24d6 <z_thread_single_abort+0x72>
			if (z_is_thread_queued(thread)) {
    2492:	0619      	lsls	r1, r3, #24
    2494:	d507      	bpl.n	24a6 <z_thread_single_abort+0x42>
				_priq_run_remove(&_kernel.ready_q.runq,
    2496:	4621      	mov	r1, r4
    2498:	481e      	ldr	r0, [pc, #120]	; (2514 <z_thread_single_abort+0xb0>)
    249a:	f7ff fe8b 	bl	21b4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    249e:	7b63      	ldrb	r3, [r4, #13]
    24a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    24a4:	7363      	strb	r3, [r4, #13]
			update_cache(thread == _current);
    24a6:	4b1c      	ldr	r3, [pc, #112]	; (2518 <z_thread_single_abort+0xb4>)
    24a8:	6898      	ldr	r0, [r3, #8]
    24aa:	1b02      	subs	r2, r0, r4
    24ac:	4250      	negs	r0, r2
    24ae:	4150      	adcs	r0, r2
    24b0:	f7ff fe96 	bl	21e0 <update_cache>
			waiter->base.pended_on = NULL;
    24b4:	2700      	movs	r7, #0
		thread->base.thread_state |= mask;
    24b6:	7b63      	ldrb	r3, [r4, #13]
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    24b8:	f104 0828 	add.w	r8, r4, #40	; 0x28
    24bc:	f043 0308 	orr.w	r3, r3, #8
    24c0:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    24c2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
    24c4:	4545      	cmp	r5, r8
    24c6:	d000      	beq.n	24ca <z_thread_single_abort+0x66>
		while ((waiter = z_waitq_head(&thread->base.join_waiters)) !=
    24c8:	b995      	cbnz	r5, 24f0 <z_thread_single_abort+0x8c>
	__asm__ volatile(
    24ca:	f386 8811 	msr	BASEPRI, r6
    24ce:	f3bf 8f6f 	isb	sy
}
    24d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (z_is_thread_pending(thread)) {
    24d6:	079b      	lsls	r3, r3, #30
    24d8:	d5ec      	bpl.n	24b4 <z_thread_single_abort+0x50>
				_priq_wait_remove(&pended_on(thread)->waitq,
    24da:	4621      	mov	r1, r4
    24dc:	68a0      	ldr	r0, [r4, #8]
    24de:	f7ff fe69 	bl	21b4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    24e2:	7b63      	ldrb	r3, [r4, #13]
    24e4:	f023 0302 	bic.w	r3, r3, #2
    24e8:	7363      	strb	r3, [r4, #13]
				thread->base.pended_on = NULL;
    24ea:	2300      	movs	r3, #0
    24ec:	60a3      	str	r3, [r4, #8]
    24ee:	e7e1      	b.n	24b4 <z_thread_single_abort+0x50>
    24f0:	f105 0018 	add.w	r0, r5, #24
    24f4:	f001 f8bc 	bl	3670 <z_abort_timeout>
			_priq_wait_remove(&pended_on(waiter)->waitq, waiter);
    24f8:	68a8      	ldr	r0, [r5, #8]
    24fa:	4629      	mov	r1, r5
    24fc:	f7ff fe5a 	bl	21b4 <z_priq_dumb_remove>
    2500:	7b6b      	ldrb	r3, [r5, #13]
			ready_thread(waiter);
    2502:	4628      	mov	r0, r5
    2504:	f023 0302 	bic.w	r3, r3, #2
    2508:	736b      	strb	r3, [r5, #13]
			waiter->base.pended_on = NULL;
    250a:	60af      	str	r7, [r5, #8]
    250c:	672f      	str	r7, [r5, #112]	; 0x70
			ready_thread(waiter);
    250e:	f7ff fea7 	bl	2260 <ready_thread>
    2512:	e7d6      	b.n	24c2 <z_thread_single_abort+0x5e>
    2514:	200007e4 	.word	0x200007e4
    2518:	200007bc 	.word	0x200007bc

0000251c <unready_thread>:
{
    251c:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    251e:	f990 300d 	ldrsb.w	r3, [r0, #13]
{
    2522:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    2524:	2b00      	cmp	r3, #0
    2526:	da06      	bge.n	2536 <unready_thread+0x1a>
		_priq_run_remove(&_kernel.ready_q.runq, thread);
    2528:	4807      	ldr	r0, [pc, #28]	; (2548 <unready_thread+0x2c>)
    252a:	f7ff fe43 	bl	21b4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    252e:	7b4b      	ldrb	r3, [r1, #13]
    2530:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    2534:	734b      	strb	r3, [r1, #13]
	update_cache(thread == _current);
    2536:	4b05      	ldr	r3, [pc, #20]	; (254c <unready_thread+0x30>)
    2538:	6898      	ldr	r0, [r3, #8]
    253a:	1a43      	subs	r3, r0, r1
    253c:	4258      	negs	r0, r3
    253e:	4158      	adcs	r0, r3
}
    2540:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    2544:	f7ff be4c 	b.w	21e0 <update_cache>
    2548:	200007e4 	.word	0x200007e4
    254c:	200007bc 	.word	0x200007bc

00002550 <z_tick_sleep.part.0>:
	z_impl_k_yield();
}
#include <syscalls/k_yield_mrsh.c>
#endif

static s32_t z_tick_sleep(s32_t ticks)
    2550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2552:	4605      	mov	r5, r0
#else
	ticks += _TICK_ALIGN;
	timeout = (k_ticks_t) ticks;
#endif

	expected_wakeup_time = ticks + z_tick_get_32();
    2554:	f001 f8cc 	bl	36f0 <z_tick_get_32>
    2558:	182c      	adds	r4, r5, r0
	__asm__ volatile(
    255a:	f04f 0320 	mov.w	r3, #32
    255e:	f3ef 8711 	mrs	r7, BASEPRI
    2562:	f383 8811 	msr	BASEPRI, r3
    2566:	f3bf 8f6f 	isb	sy
	 */
	struct k_spinlock local_lock = {};
	k_spinlock_key_t key = k_spin_lock(&local_lock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    256a:	4e0d      	ldr	r6, [pc, #52]	; (25a0 <z_tick_sleep.part.0+0x50>)
    256c:	4b0d      	ldr	r3, [pc, #52]	; (25a4 <z_tick_sleep.part.0+0x54>)
    256e:	68b0      	ldr	r0, [r6, #8]
    2570:	6018      	str	r0, [r3, #0]
#endif
	z_remove_thread_from_ready_q(_current);
    2572:	f001 f80d 	bl	3590 <z_remove_thread_from_ready_q>
	z_add_thread_timeout(_current, timeout);
    2576:	68b0      	ldr	r0, [r6, #8]
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    2578:	490b      	ldr	r1, [pc, #44]	; (25a8 <z_tick_sleep.part.0+0x58>)
    257a:	462a      	mov	r2, r5
    257c:	17eb      	asrs	r3, r5, #31
    257e:	3018      	adds	r0, #24
    2580:	f000 f9d4 	bl	292c <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    2584:	68b2      	ldr	r2, [r6, #8]
	ret = arch_swap(key);
    2586:	4638      	mov	r0, r7
	thread->base.thread_state |= _THREAD_SUSPENDED;
    2588:	7b53      	ldrb	r3, [r2, #13]
    258a:	f043 0310 	orr.w	r3, r3, #16
    258e:	7353      	strb	r3, [r2, #13]
    2590:	f7fe fba4 	bl	cdc <arch_swap>

	(void)z_swap(&local_lock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = expected_wakeup_time - z_tick_get_32();
    2594:	f001 f8ac 	bl	36f0 <z_tick_get_32>
    2598:	1a20      	subs	r0, r4, r0
		return ticks;
	}
#endif

	return 0;
}
    259a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    259e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    25a0:	200007bc 	.word	0x200007bc
    25a4:	200007ec 	.word	0x200007ec
    25a8:	0000353b 	.word	0x0000353b

000025ac <pend>:
{
    25ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    25b0:	4606      	mov	r6, r0
    25b2:	4614      	mov	r4, r2
    25b4:	461d      	mov	r5, r3
    25b6:	f04f 0320 	mov.w	r3, #32
    25ba:	f3ef 8711 	mrs	r7, BASEPRI
    25be:	f383 8811 	msr	BASEPRI, r3
    25c2:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    25c6:	f000 fff3 	bl	35b0 <add_to_waitq_locked>
	__asm__ volatile(
    25ca:	f387 8811 	msr	BASEPRI, r7
    25ce:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    25d2:	1c6b      	adds	r3, r5, #1
    25d4:	bf08      	it	eq
    25d6:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    25da:	d008      	beq.n	25ee <pend+0x42>
    25dc:	4622      	mov	r2, r4
    25de:	462b      	mov	r3, r5
    25e0:	f106 0018 	add.w	r0, r6, #24
    25e4:	4903      	ldr	r1, [pc, #12]	; (25f4 <pend+0x48>)
}
    25e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    25ea:	f000 b99f 	b.w	292c <z_add_timeout>
    25ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    25f2:	bf00      	nop
    25f4:	0000353b 	.word	0x0000353b

000025f8 <z_pend_curr>:
{
    25f8:	b510      	push	{r4, lr}
    25fa:	460c      	mov	r4, r1
	pending_current = _current;
    25fc:	4b06      	ldr	r3, [pc, #24]	; (2618 <z_pend_curr+0x20>)
{
    25fe:	4611      	mov	r1, r2
	pending_current = _current;
    2600:	6898      	ldr	r0, [r3, #8]
    2602:	4b06      	ldr	r3, [pc, #24]	; (261c <z_pend_curr+0x24>)
    2604:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    2606:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    260a:	f7ff ffcf 	bl	25ac <pend>
    260e:	4620      	mov	r0, r4
}
    2610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2614:	f7fe bb62 	b.w	cdc <arch_swap>
    2618:	200007bc 	.word	0x200007bc
    261c:	200007ec 	.word	0x200007ec

00002620 <z_set_prio>:
{
    2620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2624:	4604      	mov	r4, r0
	__asm__ volatile(
    2626:	f04f 0320 	mov.w	r3, #32
    262a:	f3ef 8811 	mrs	r8, BASEPRI
    262e:	f383 8811 	msr	BASEPRI, r3
    2632:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2636:	7b43      	ldrb	r3, [r0, #13]
    2638:	b24e      	sxtb	r6, r1
    263a:	06db      	lsls	r3, r3, #27
    263c:	d12e      	bne.n	269c <z_set_prio+0x7c>
	return !sys_dnode_is_linked(&t->node);
    263e:	6985      	ldr	r5, [r0, #24]
		if (need_sched) {
    2640:	bb65      	cbnz	r5, 269c <z_set_prio+0x7c>
				_priq_run_remove(&_kernel.ready_q.runq, thread);
    2642:	4f18      	ldr	r7, [pc, #96]	; (26a4 <z_set_prio+0x84>)
    2644:	4621      	mov	r1, r4
    2646:	f107 0028 	add.w	r0, r7, #40	; 0x28
    264a:	f7ff fdb3 	bl	21b4 <z_priq_dumb_remove>
	return list->head == list;
    264e:	6abb      	ldr	r3, [r7, #40]	; 0x28
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    2650:	6afa      	ldr	r2, [r7, #44]	; 0x2c
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2652:	4283      	cmp	r3, r0
    2654:	bf18      	it	ne
    2656:	461d      	movne	r5, r3
    2658:	2d00      	cmp	r5, #0
    265a:	bf38      	it	cc
    265c:	2500      	movcc	r5, #0
				thread->base.prio = prio;
    265e:	73a6      	strb	r6, [r4, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2660:	b1b5      	cbz	r5, 2690 <z_set_prio+0x70>
	if (thread_1->base.prio < thread_2->base.prio) {
    2662:	f995 100e 	ldrsb.w	r1, [r5, #14]
    2666:	42b1      	cmp	r1, r6
    2668:	dc03      	bgt.n	2672 <z_set_prio+0x52>
	return (node == list->tail) ? NULL : node->next;
    266a:	42aa      	cmp	r2, r5
    266c:	d010      	beq.n	2690 <z_set_prio+0x70>
    266e:	682d      	ldr	r5, [r5, #0]
    2670:	e7f6      	b.n	2660 <z_set_prio+0x40>
	node->prev = successor->prev;
    2672:	686a      	ldr	r2, [r5, #4]
	node->next = successor;
    2674:	e9c4 5200 	strd	r5, r2, [r4]
	successor->prev->next = node;
    2678:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    267a:	606c      	str	r4, [r5, #4]
			update_cache(1);
    267c:	2001      	movs	r0, #1
    267e:	f7ff fdaf 	bl	21e0 <update_cache>
    2682:	2001      	movs	r0, #1
	__asm__ volatile(
    2684:	f388 8811 	msr	BASEPRI, r8
    2688:	f3bf 8f6f 	isb	sy
}
    268c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	node->prev = list->tail;
    2690:	e9c4 0200 	strd	r0, r2, [r4]
	list->tail->next = node;
    2694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2696:	601c      	str	r4, [r3, #0]
	list->tail = node;
    2698:	62fc      	str	r4, [r7, #44]	; 0x2c
}
    269a:	e7ef      	b.n	267c <z_set_prio+0x5c>
			thread->base.prio = prio;
    269c:	2000      	movs	r0, #0
    269e:	73a6      	strb	r6, [r4, #14]
    26a0:	e7f0      	b.n	2684 <z_set_prio+0x64>
    26a2:	bf00      	nop
    26a4:	200007bc 	.word	0x200007bc

000026a8 <z_sched_init>:
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    26a8:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    26aa:	4b04      	ldr	r3, [pc, #16]	; (26bc <z_sched_init+0x14>)
    26ac:	4608      	mov	r0, r1
    26ae:	f103 0228 	add.w	r2, r3, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    26b2:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
    26b6:	f7ff bd3d 	b.w	2134 <k_sched_time_slice_set>
    26ba:	bf00      	nop
    26bc:	200007bc 	.word	0x200007bc

000026c0 <z_impl_k_yield>:
{
    26c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!z_is_idle_thread_object(_current)) {
    26c2:	4c24      	ldr	r4, [pc, #144]	; (2754 <z_impl_k_yield+0x94>)
    26c4:	4b24      	ldr	r3, [pc, #144]	; (2758 <z_impl_k_yield+0x98>)
    26c6:	68a2      	ldr	r2, [r4, #8]
    26c8:	429a      	cmp	r2, r3
    26ca:	d030      	beq.n	272e <z_impl_k_yield+0x6e>
	__asm__ volatile(
    26cc:	f04f 0320 	mov.w	r3, #32
    26d0:	f3ef 8511 	mrs	r5, BASEPRI
    26d4:	f383 8811 	msr	BASEPRI, r3
    26d8:	f3bf 8f6f 	isb	sy
				_priq_run_remove(&_kernel.ready_q.runq,
    26dc:	68a1      	ldr	r1, [r4, #8]
    26de:	f104 0028 	add.w	r0, r4, #40	; 0x28
    26e2:	f7ff fd67 	bl	21b4 <z_priq_dumb_remove>
	return list->head == list;
    26e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
			_priq_run_add(&_kernel.ready_q.runq, _current);
    26e8:	68a2      	ldr	r2, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    26ea:	4283      	cmp	r3, r0
    26ec:	bf08      	it	eq
    26ee:	2300      	moveq	r3, #0
    26f0:	2b00      	cmp	r3, #0
    26f2:	bf38      	it	cc
    26f4:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    26f6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    26f8:	b32b      	cbz	r3, 2746 <z_impl_k_yield+0x86>
	if (thread_1->base.prio < thread_2->base.prio) {
    26fa:	f992 700e 	ldrsb.w	r7, [r2, #14]
    26fe:	f993 600e 	ldrsb.w	r6, [r3, #14]
    2702:	42b7      	cmp	r7, r6
    2704:	db03      	blt.n	270e <z_impl_k_yield+0x4e>
	return (node == list->tail) ? NULL : node->next;
    2706:	428b      	cmp	r3, r1
    2708:	d01d      	beq.n	2746 <z_impl_k_yield+0x86>
    270a:	681b      	ldr	r3, [r3, #0]
    270c:	e7f4      	b.n	26f8 <z_impl_k_yield+0x38>
	node->prev = successor->prev;
    270e:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    2710:	e9c2 3100 	strd	r3, r1, [r2]
	successor->prev->next = node;
    2714:	600a      	str	r2, [r1, #0]
	successor->prev = node;
    2716:	605a      	str	r2, [r3, #4]
	thread->base.thread_state |= states;
    2718:	7b53      	ldrb	r3, [r2, #13]
			update_cache(1);
    271a:	2001      	movs	r0, #1
    271c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    2720:	7353      	strb	r3, [r2, #13]
    2722:	f7ff fd5d 	bl	21e0 <update_cache>
	__asm__ volatile(
    2726:	f385 8811 	msr	BASEPRI, r5
    272a:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    272e:	f04f 0320 	mov.w	r3, #32
    2732:	f3ef 8011 	mrs	r0, BASEPRI
    2736:	f383 8811 	msr	BASEPRI, r3
    273a:	f3bf 8f6f 	isb	sy
}
    273e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    2742:	f7fe bacb 	b.w	cdc <arch_swap>
	node->prev = list->tail;
    2746:	e9c2 0100 	strd	r0, r1, [r2]
	list->tail->next = node;
    274a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    274c:	601a      	str	r2, [r3, #0]
	list->tail = node;
    274e:	62e2      	str	r2, [r4, #44]	; 0x2c
}
    2750:	e7e2      	b.n	2718 <z_impl_k_yield+0x58>
    2752:	bf00      	nop
    2754:	200007bc 	.word	0x200007bc
    2758:	200006d4 	.word	0x200006d4

0000275c <z_impl_k_sleep>:

s32_t z_impl_k_sleep(k_timeout_t timeout)
{
    275c:	460b      	mov	r3, r1
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    275e:	3301      	adds	r3, #1
    2760:	bf08      	it	eq
    2762:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    2766:	b510      	push	{r4, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    2768:	d106      	bne.n	2778 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    276a:	4b0b      	ldr	r3, [pc, #44]	; (2798 <z_impl_k_sleep+0x3c>)
    276c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    276e:	f7ff fe45 	bl	23fc <z_impl_k_thread_suspend>
		return (s32_t) K_TICKS_FOREVER;
    2772:	f04f 30ff 	mov.w	r0, #4294967295
	ticks = timeout.ticks;
#endif

	ticks = z_tick_sleep(ticks);
	return k_ticks_to_ms_floor64(ticks);
}
    2776:	bd10      	pop	{r4, pc}
	ticks = z_tick_sleep(ticks);
    2778:	4604      	mov	r4, r0
	if (ticks == 0) {
    277a:	b948      	cbnz	r0, 2790 <z_impl_k_sleep+0x34>
	z_impl_k_yield();
    277c:	f7ff ffa0 	bl	26c0 <z_impl_k_yield>
		} else {
			return (t * to_hz + off) / from_hz;
    2780:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    2784:	fb84 3400 	smull	r3, r4, r4, r0
    2788:	0bd8      	lsrs	r0, r3, #15
    278a:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return k_ticks_to_ms_floor64(ticks);
    278e:	e7f2      	b.n	2776 <z_impl_k_sleep+0x1a>
    2790:	f7ff fede 	bl	2550 <z_tick_sleep.part.0>
    2794:	4604      	mov	r4, r0
    2796:	e7f3      	b.n	2780 <z_impl_k_sleep+0x24>
    2798:	200007bc 	.word	0x200007bc

0000279c <z_impl_k_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    279c:	4b01      	ldr	r3, [pc, #4]	; (27a4 <z_impl_k_current_get+0x8>)
    279e:	6898      	ldr	r0, [r3, #8]
    27a0:	4770      	bx	lr
    27a2:	bf00      	nop
    27a4:	200007bc 	.word	0x200007bc

000027a8 <z_setup_new_thread>:
void z_setup_new_thread(struct k_thread *new_thread,
		       k_thread_stack_t *stack, size_t stack_size,
		       k_thread_entry_t entry,
		       void *p1, void *p2, void *p3,
		       int prio, u32_t options, const char *name)
{
    27a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	sys_dlist_init(&w->waitq);
    27aa:	f100 0528 	add.w	r5, r0, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    27ae:	e9c0 550a 	strd	r5, r5, [r0, #40]	; 0x28
		       u32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (u8_t)options;
	thread_base->thread_state = (u8_t)initial_state;
    27b2:	2504      	movs	r5, #4
    27b4:	7345      	strb	r5, [r0, #13]

	thread_base->prio = priority;

	thread_base->sched_locked = 0U;
    27b6:	2500      	movs	r5, #0
{
    27b8:	4604      	mov	r4, r0
    27ba:	b087      	sub	sp, #28
    27bc:	e9dd 670f 	ldrd	r6, r7, [sp, #60]	; 0x3c
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    27c0:	e9cd 6703 	strd	r6, r7, [sp, #12]
	thread_base->prio = priority;
    27c4:	7386      	strb	r6, [r0, #14]
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    27c6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	node->prev = NULL;
    27c8:	e9c0 5506 	strd	r5, r5, [r0, #24]
    27cc:	9602      	str	r6, [sp, #8]
    27ce:	9e0d      	ldr	r6, [sp, #52]	; 0x34
	thread_base->user_options = (u8_t)options;
    27d0:	7307      	strb	r7, [r0, #12]
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    27d2:	9601      	str	r6, [sp, #4]
    27d4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	thread_base->sched_locked = 0U;
    27d6:	73c5      	strb	r5, [r0, #15]
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    27d8:	9600      	str	r6, [sp, #0]
    27da:	f7fe fabf 	bl	d5c <arch_new_thread>
	if (!_current) {
    27de:	4b04      	ldr	r3, [pc, #16]	; (27f0 <z_setup_new_thread+0x48>)
	new_thread->fn_abort = NULL;
    27e0:	e9c4 5515 	strd	r5, r5, [r4, #84]	; 0x54
	if (!_current) {
    27e4:	689b      	ldr	r3, [r3, #8]
    27e6:	b103      	cbz	r3, 27ea <z_setup_new_thread+0x42>
	new_thread->resource_pool = _current->resource_pool;
    27e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    27ea:	66a3      	str	r3, [r4, #104]	; 0x68
}
    27ec:	b007      	add	sp, #28
    27ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    27f0:	200007bc 	.word	0x200007bc

000027f4 <z_init_static_threads>:
{
    27f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    27f8:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 28b0 <z_init_static_threads+0xbc>
    27fc:	4d2b      	ldr	r5, [pc, #172]	; (28ac <z_init_static_threads+0xb8>)
    27fe:	46c8      	mov	r8, r9
{
    2800:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    2802:	454d      	cmp	r5, r9
    2804:	f105 0430 	add.w	r4, r5, #48	; 0x30
    2808:	d30d      	bcc.n	2826 <z_init_static_threads+0x32>
	k_sched_lock();
    280a:	f7ff fcbf 	bl	218c <k_sched_lock>
			return (u32_t)((t * to_hz + off) / from_hz);
    280e:	f44f 4900 	mov.w	r9, #32768	; 0x8000
	_FOREACH_STATIC_THREAD(thread_data) {
    2812:	4c26      	ldr	r4, [pc, #152]	; (28ac <z_init_static_threads+0xb8>)
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    2814:	f8df a09c 	ldr.w	sl, [pc, #156]	; 28b4 <z_init_static_threads+0xc0>
    2818:	4544      	cmp	r4, r8
    281a:	d321      	bcc.n	2860 <z_init_static_threads+0x6c>
}
    281c:	b007      	add	sp, #28
    281e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	k_sched_unlock();
    2822:	f7ff bd01 	b.w	2228 <k_sched_unlock>
		z_setup_new_thread(
    2826:	f854 3c04 	ldr.w	r3, [r4, #-4]
    282a:	9305      	str	r3, [sp, #20]
    282c:	f854 3c10 	ldr.w	r3, [r4, #-16]
    2830:	9304      	str	r3, [sp, #16]
    2832:	f854 3c14 	ldr.w	r3, [r4, #-20]
    2836:	9303      	str	r3, [sp, #12]
    2838:	f854 3c18 	ldr.w	r3, [r4, #-24]
    283c:	9302      	str	r3, [sp, #8]
    283e:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2842:	9301      	str	r3, [sp, #4]
    2844:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2848:	9300      	str	r3, [sp, #0]
    284a:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    284e:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    2852:	f7ff ffa9 	bl	27a8 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    2856:	f854 3c30 	ldr.w	r3, [r4, #-48]
    285a:	655d      	str	r5, [r3, #84]	; 0x54
    285c:	4625      	mov	r5, r4
    285e:	e7d0      	b.n	2802 <z_init_static_threads+0xe>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    2860:	6a61      	ldr	r1, [r4, #36]	; 0x24
    2862:	1c4b      	adds	r3, r1, #1
    2864:	d017      	beq.n	2896 <z_init_static_threads+0xa2>
    2866:	f240 3be7 	movw	fp, #999	; 0x3e7
    286a:	f04f 0c00 	mov.w	ip, #0
					    K_MSEC(thread_data->init_delay));
    286e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    2872:	fbc9 bc01 	smlal	fp, ip, r9, r1
    2876:	2300      	movs	r3, #0
    2878:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    287c:	4658      	mov	r0, fp
    287e:	4661      	mov	r1, ip
    2880:	f7fd fc60 	bl	144 <__aeabi_uldivmod>
    2884:	2700      	movs	r7, #0
    2886:	4606      	mov	r6, r0
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    2888:	ea56 0307 	orrs.w	r3, r6, r7
			schedule_new_thread(thread_data->init_thread,
    288c:	6825      	ldr	r5, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    288e:	d104      	bne.n	289a <z_init_static_threads+0xa6>
	z_sched_start(thread);
    2890:	4628      	mov	r0, r5
    2892:	f7ff fd19 	bl	22c8 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    2896:	3430      	adds	r4, #48	; 0x30
    2898:	e7be      	b.n	2818 <z_init_static_threads+0x24>
    289a:	4602      	mov	r2, r0
    289c:	463b      	mov	r3, r7
    289e:	4651      	mov	r1, sl
    28a0:	f105 0018 	add.w	r0, r5, #24
    28a4:	f000 f842 	bl	292c <z_add_timeout>
    28a8:	e7f5      	b.n	2896 <z_init_static_threads+0xa2>
    28aa:	bf00      	nop
    28ac:	200000f4 	.word	0x200000f4
    28b0:	200000f4 	.word	0x200000f4
    28b4:	0000353b 	.word	0x0000353b

000028b8 <elapsed>:
	sys_dlist_remove(&t->node);
}

static s32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    28b8:	4b03      	ldr	r3, [pc, #12]	; (28c8 <elapsed+0x10>)
    28ba:	681b      	ldr	r3, [r3, #0]
    28bc:	b90b      	cbnz	r3, 28c2 <elapsed+0xa>
    28be:	f7fe b959 	b.w	b74 <z_clock_elapsed>
}
    28c2:	2000      	movs	r0, #0
    28c4:	4770      	bx	lr
    28c6:	bf00      	nop
    28c8:	200007f8 	.word	0x200007f8

000028cc <remove_timeout>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    28cc:	6803      	ldr	r3, [r0, #0]
    28ce:	b140      	cbz	r0, 28e2 <remove_timeout+0x16>
    28d0:	4a07      	ldr	r2, [pc, #28]	; (28f0 <remove_timeout+0x24>)
	return (node == list->tail) ? NULL : node->next;
    28d2:	6852      	ldr	r2, [r2, #4]
    28d4:	4290      	cmp	r0, r2
    28d6:	d004      	beq.n	28e2 <remove_timeout+0x16>
	if (next(t) != NULL) {
    28d8:	b11b      	cbz	r3, 28e2 <remove_timeout+0x16>
		next(t)->dticks += t->dticks;
    28da:	689a      	ldr	r2, [r3, #8]
    28dc:	6881      	ldr	r1, [r0, #8]
    28de:	440a      	add	r2, r1
    28e0:	609a      	str	r2, [r3, #8]
	node->prev->next = node->next;
    28e2:	6842      	ldr	r2, [r0, #4]
    28e4:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    28e6:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    28e8:	2300      	movs	r3, #0
	node->prev = NULL;
    28ea:	e9c0 3300 	strd	r3, r3, [r0]
}
    28ee:	4770      	bx	lr
    28f0:	2000004c 	.word	0x2000004c

000028f4 <next_timeout>:
	return list->head == list;
    28f4:	4b0b      	ldr	r3, [pc, #44]	; (2924 <next_timeout+0x30>)

static s32_t next_timeout(void)
{
    28f6:	b510      	push	{r4, lr}
    28f8:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    28fa:	429c      	cmp	r4, r3
    28fc:	bf08      	it	eq
    28fe:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	s32_t ticks_elapsed = elapsed();
    2900:	f7ff ffda 	bl	28b8 <elapsed>
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    2904:	b154      	cbz	r4, 291c <next_timeout+0x28>
    2906:	68a3      	ldr	r3, [r4, #8]
    2908:	1a18      	subs	r0, r3, r0
    290a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    290e:	4b06      	ldr	r3, [pc, #24]	; (2928 <next_timeout+0x34>)
    2910:	691b      	ldr	r3, [r3, #16]
    2912:	b113      	cbz	r3, 291a <next_timeout+0x26>
    2914:	4298      	cmp	r0, r3
    2916:	bfa8      	it	ge
    2918:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    291a:	bd10      	pop	{r4, pc}
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    291c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    2920:	e7f5      	b.n	290e <next_timeout+0x1a>
    2922:	bf00      	nop
    2924:	2000004c 	.word	0x2000004c
    2928:	200007bc 	.word	0x200007bc

0000292c <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    292c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2930:	9101      	str	r1, [sp, #4]
    2932:	4619      	mov	r1, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    2934:	1c4b      	adds	r3, r1, #1
    2936:	bf08      	it	eq
    2938:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    293c:	4682      	mov	sl, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    293e:	d061      	beq.n	2a04 <z_add_timeout+0xd8>
#ifdef CONFIG_LEGACY_TIMEOUT_API
	k_ticks_t ticks = timeout;
#else
	k_ticks_t ticks = timeout.ticks + 1;

	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
    2940:	f06f 0301 	mvn.w	r3, #1
    2944:	f04f 3bff 	mov.w	fp, #4294967295
	k_ticks_t ticks = timeout.ticks + 1;
    2948:	1c54      	adds	r4, r2, #1
    294a:	f141 0500 	adc.w	r5, r1, #0
	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
    294e:	ebb3 0804 	subs.w	r8, r3, r4
    2952:	eb6b 0905 	sbc.w	r9, fp, r5
    2956:	f1b8 0f00 	cmp.w	r8, #0
    295a:	f179 0300 	sbcs.w	r3, r9, #0
    295e:	db0f      	blt.n	2980 <z_add_timeout+0x54>
		ticks = Z_TICK_ABS(ticks) - (curr_tick + elapsed());
    2960:	f7ff ffaa 	bl	28b8 <elapsed>
    2964:	f06f 0301 	mvn.w	r3, #1
    2968:	4a2b      	ldr	r2, [pc, #172]	; (2a18 <z_add_timeout+0xec>)
    296a:	e9d2 1c00 	ldrd	r1, ip, [r2]
    296e:	1a5b      	subs	r3, r3, r1
    2970:	eb6b 020c 	sbc.w	r2, fp, ip
    2974:	1b1e      	subs	r6, r3, r4
    2976:	eb62 0705 	sbc.w	r7, r2, r5
    297a:	1a34      	subs	r4, r6, r0
    297c:	eb67 75e0 	sbc.w	r5, r7, r0, asr #31
	}
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    2980:	9b01      	ldr	r3, [sp, #4]
    2982:	f8ca 300c 	str.w	r3, [sl, #12]
    2986:	f04f 0320 	mov.w	r3, #32
    298a:	f3ef 8611 	mrs	r6, BASEPRI
    298e:	f383 8811 	msr	BASEPRI, r3
    2992:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
    2996:	f7ff ff8f 	bl	28b8 <elapsed>
	ticks = MAX(1, ticks);
    299a:	2c01      	cmp	r4, #1
    299c:	f175 0300 	sbcs.w	r3, r5, #0
    29a0:	bfb8      	it	lt
    29a2:	2401      	movlt	r4, #1
	return list->head == list;
    29a4:	4b1d      	ldr	r3, [pc, #116]	; (2a1c <z_add_timeout+0xf0>)
		to->dticks = ticks + elapsed();
    29a6:	4404      	add	r4, r0
    29a8:	681a      	ldr	r2, [r3, #0]
    29aa:	f8ca 4008 	str.w	r4, [sl, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    29ae:	429a      	cmp	r2, r3
    29b0:	d001      	beq.n	29b6 <z_add_timeout+0x8a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    29b2:	685c      	ldr	r4, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
    29b4:	b952      	cbnz	r2, 29cc <z_add_timeout+0xa0>
	node->prev = list->tail;
    29b6:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    29b8:	f8ca 3000 	str.w	r3, [sl]
	node->prev = list->tail;
    29bc:	f8ca 2004 	str.w	r2, [sl, #4]
	list->tail->next = node;
    29c0:	685a      	ldr	r2, [r3, #4]
    29c2:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    29c6:	f8c3 a004 	str.w	sl, [r3, #4]
}
    29ca:	e00d      	b.n	29e8 <z_add_timeout+0xbc>
			__ASSERT(t->dticks >= 0, "");

			if (t->dticks > to->dticks) {
    29cc:	6890      	ldr	r0, [r2, #8]
    29ce:	f8da 1008 	ldr.w	r1, [sl, #8]
    29d2:	4288      	cmp	r0, r1
    29d4:	dd19      	ble.n	2a0a <z_add_timeout+0xde>
				t->dticks -= to->dticks;
    29d6:	1a41      	subs	r1, r0, r1
    29d8:	6091      	str	r1, [r2, #8]
	node->prev = successor->prev;
    29da:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    29dc:	e9ca 2100 	strd	r2, r1, [sl]
	successor->prev->next = node;
    29e0:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    29e4:	f8c2 a004 	str.w	sl, [r2, #4]
	return list->head == list;
    29e8:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    29ea:	429a      	cmp	r2, r3
    29ec:	d006      	beq.n	29fc <z_add_timeout+0xd0>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    29ee:	4592      	cmp	sl, r2
    29f0:	d104      	bne.n	29fc <z_add_timeout+0xd0>
			z_clock_set_timeout(next_timeout(), false);
    29f2:	f7ff ff7f 	bl	28f4 <next_timeout>
    29f6:	2100      	movs	r1, #0
    29f8:	f7fe f858 	bl	aac <z_clock_set_timeout>
	__asm__ volatile(
    29fc:	f386 8811 	msr	BASEPRI, r6
    2a00:	f3bf 8f6f 	isb	sy
		}
	}
}
    2a04:	b003      	add	sp, #12
    2a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			to->dticks -= t->dticks;
    2a0a:	1a09      	subs	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    2a0c:	4294      	cmp	r4, r2
    2a0e:	f8ca 1008 	str.w	r1, [sl, #8]
    2a12:	d0d0      	beq.n	29b6 <z_add_timeout+0x8a>
    2a14:	6812      	ldr	r2, [r2, #0]
    2a16:	e7cd      	b.n	29b4 <z_add_timeout+0x88>
    2a18:	20000158 	.word	0x20000158
    2a1c:	2000004c 	.word	0x2000004c

00002a20 <z_clock_announce>:
		}
	}
}

void z_clock_announce(s32_t ticks)
{
    2a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2a24:	4606      	mov	r6, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    2a26:	f7ff fcb3 	bl	2390 <z_time_slice>
	__asm__ volatile(
    2a2a:	f04f 0320 	mov.w	r3, #32
    2a2e:	f3ef 8411 	mrs	r4, BASEPRI
    2a32:	f383 8811 	msr	BASEPRI, r3
    2a36:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    2a3a:	f8df 8084 	ldr.w	r8, [pc, #132]	; 2ac0 <z_clock_announce+0xa0>
    2a3e:	4d1f      	ldr	r5, [pc, #124]	; (2abc <z_clock_announce+0x9c>)
    2a40:	46c1      	mov	r9, r8
	return list->head == list;
    2a42:	f8df a080 	ldr.w	sl, [pc, #128]	; 2ac4 <z_clock_announce+0xa4>
    2a46:	602e      	str	r6, [r5, #0]
    2a48:	f8da 0000 	ldr.w	r0, [sl]
    2a4c:	682a      	ldr	r2, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2a4e:	4550      	cmp	r0, sl
    2a50:	e9d8 6700 	ldrd	r6, r7, [r8]
    2a54:	d005      	beq.n	2a62 <z_clock_announce+0x42>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    2a56:	b120      	cbz	r0, 2a62 <z_clock_announce+0x42>
    2a58:	6883      	ldr	r3, [r0, #8]
    2a5a:	4293      	cmp	r3, r2
    2a5c:	dd13      	ble.n	2a86 <z_clock_announce+0x66>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    2a5e:	1a9b      	subs	r3, r3, r2
    2a60:	6083      	str	r3, [r0, #8]
	}

	curr_tick += announce_remaining;
    2a62:	18b6      	adds	r6, r6, r2
    2a64:	eb47 77e2 	adc.w	r7, r7, r2, asr #31
    2a68:	e9c9 6700 	strd	r6, r7, [r9]
	announce_remaining = 0;
    2a6c:	2600      	movs	r6, #0
    2a6e:	602e      	str	r6, [r5, #0]

	z_clock_set_timeout(next_timeout(), false);
    2a70:	f7ff ff40 	bl	28f4 <next_timeout>
    2a74:	4631      	mov	r1, r6
    2a76:	f7fe f819 	bl	aac <z_clock_set_timeout>
	__asm__ volatile(
    2a7a:	f384 8811 	msr	BASEPRI, r4
    2a7e:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    2a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_tick += dt;
    2a86:	18f6      	adds	r6, r6, r3
    2a88:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
		announce_remaining -= dt;
    2a8c:	1ad3      	subs	r3, r2, r3
    2a8e:	602b      	str	r3, [r5, #0]
		t->dticks = 0;
    2a90:	2300      	movs	r3, #0
    2a92:	6083      	str	r3, [r0, #8]
		curr_tick += dt;
    2a94:	e9c8 6700 	strd	r6, r7, [r8]
		remove_timeout(t);
    2a98:	f7ff ff18 	bl	28cc <remove_timeout>
    2a9c:	f384 8811 	msr	BASEPRI, r4
    2aa0:	f3bf 8f6f 	isb	sy
		t->fn(t);
    2aa4:	68c3      	ldr	r3, [r0, #12]
    2aa6:	4798      	blx	r3
	__asm__ volatile(
    2aa8:	f04f 0320 	mov.w	r3, #32
    2aac:	f3ef 8411 	mrs	r4, BASEPRI
    2ab0:	f383 8811 	msr	BASEPRI, r3
    2ab4:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    2ab8:	e7c6      	b.n	2a48 <z_clock_announce+0x28>
    2aba:	bf00      	nop
    2abc:	200007f8 	.word	0x200007f8
    2ac0:	20000158 	.word	0x20000158
    2ac4:	2000004c 	.word	0x2000004c

00002ac8 <z_tick_get>:

s64_t z_tick_get(void)
{
    2ac8:	b510      	push	{r4, lr}
    2aca:	f04f 0320 	mov.w	r3, #32
    2ace:	f3ef 8411 	mrs	r4, BASEPRI
    2ad2:	f383 8811 	msr	BASEPRI, r3
    2ad6:	f3bf 8f6f 	isb	sy
	u64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + z_clock_elapsed();
    2ada:	f7fe f84b 	bl	b74 <z_clock_elapsed>
    2ade:	4b06      	ldr	r3, [pc, #24]	; (2af8 <z_tick_get+0x30>)
    2ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
    2ae4:	1812      	adds	r2, r2, r0
    2ae6:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    2aea:	f384 8811 	msr	BASEPRI, r4
    2aee:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    2af2:	4610      	mov	r0, r2
    2af4:	4619      	mov	r1, r3
    2af6:	bd10      	pop	{r4, pc}
    2af8:	20000158 	.word	0x20000158

00002afc <statics_init>:
	z_waitq_init(&h->wait_q);
	sys_heap_init(&h->heap, mem, bytes);
}

static int statics_init(struct device *unused)
{
    2afc:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    2afe:	4c06      	ldr	r4, [pc, #24]	; (2b18 <statics_init+0x1c>)
    2b00:	4d06      	ldr	r5, [pc, #24]	; (2b1c <statics_init+0x20>)
    2b02:	42ac      	cmp	r4, r5
    2b04:	d301      	bcc.n	2b0a <statics_init+0xe>
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
	}
	return 0;
}
    2b06:	2000      	movs	r0, #0
    2b08:	bd38      	pop	{r3, r4, r5, pc}
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    2b0a:	4620      	mov	r0, r4
    2b0c:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    2b10:	f000 fdf2 	bl	36f8 <k_heap_init>
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    2b14:	3414      	adds	r4, #20
    2b16:	e7f4      	b.n	2b02 <statics_init+0x6>
    2b18:	200000f4 	.word	0x200000f4
    2b1c:	200000f4 	.word	0x200000f4

00002b20 <nrf_cc310_platform_init_no_rng>:
    2b20:	b510      	push	{r4, lr}
    2b22:	4c09      	ldr	r4, [pc, #36]	; (2b48 <nrf_cc310_platform_init_no_rng+0x28>)
    2b24:	6823      	ldr	r3, [r4, #0]
    2b26:	b11b      	cbz	r3, 2b30 <nrf_cc310_platform_init_no_rng+0x10>
    2b28:	2301      	movs	r3, #1
    2b2a:	2000      	movs	r0, #0
    2b2c:	6023      	str	r3, [r4, #0]
    2b2e:	bd10      	pop	{r4, pc}
    2b30:	f000 f87c 	bl	2c2c <CC_LibInitNoRng>
    2b34:	2800      	cmp	r0, #0
    2b36:	d0f7      	beq.n	2b28 <nrf_cc310_platform_init_no_rng+0x8>
    2b38:	3801      	subs	r0, #1
    2b3a:	2806      	cmp	r0, #6
    2b3c:	bf96      	itet	ls
    2b3e:	4b03      	ldrls	r3, [pc, #12]	; (2b4c <nrf_cc310_platform_init_no_rng+0x2c>)
    2b40:	4803      	ldrhi	r0, [pc, #12]	; (2b50 <nrf_cc310_platform_init_no_rng+0x30>)
    2b42:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
    2b46:	bd10      	pop	{r4, pc}
    2b48:	200007fc 	.word	0x200007fc
    2b4c:	00003a84 	.word	0x00003a84
    2b50:	ffff8ffe 	.word	0xffff8ffe

00002b54 <nrf_cc310_platform_abort>:
    2b54:	f3bf 8f4f 	dsb	sy
    2b58:	4905      	ldr	r1, [pc, #20]	; (2b70 <nrf_cc310_platform_abort+0x1c>)
    2b5a:	4b06      	ldr	r3, [pc, #24]	; (2b74 <nrf_cc310_platform_abort+0x20>)
    2b5c:	68ca      	ldr	r2, [r1, #12]
    2b5e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2b62:	4313      	orrs	r3, r2
    2b64:	60cb      	str	r3, [r1, #12]
    2b66:	f3bf 8f4f 	dsb	sy
    2b6a:	bf00      	nop
    2b6c:	e7fd      	b.n	2b6a <nrf_cc310_platform_abort+0x16>
    2b6e:	bf00      	nop
    2b70:	e000ed00 	.word	0xe000ed00
    2b74:	05fa0004 	.word	0x05fa0004

00002b78 <CC_PalAbort>:
    2b78:	4b01      	ldr	r3, [pc, #4]	; (2b80 <CC_PalAbort+0x8>)
    2b7a:	685b      	ldr	r3, [r3, #4]
    2b7c:	4718      	bx	r3
    2b7e:	bf00      	nop
    2b80:	20000054 	.word	0x20000054

00002b84 <nrf_cc310_platform_set_abort>:
    2b84:	4b02      	ldr	r3, [pc, #8]	; (2b90 <nrf_cc310_platform_set_abort+0xc>)
    2b86:	e9d0 1200 	ldrd	r1, r2, [r0]
    2b8a:	e9c3 1200 	strd	r1, r2, [r3]
    2b8e:	4770      	bx	lr
    2b90:	20000054 	.word	0x20000054

00002b94 <mutex_free>:
    2b94:	4770      	bx	lr
    2b96:	bf00      	nop

00002b98 <mutex_unlock>:
    2b98:	b510      	push	{r4, lr}
    2b9a:	4604      	mov	r4, r0
    2b9c:	b120      	cbz	r0, 2ba8 <mutex_unlock+0x10>
    2b9e:	f3bf 8f5f 	dmb	sy
    2ba2:	2000      	movs	r0, #0
    2ba4:	6020      	str	r0, [r4, #0]
    2ba6:	bd10      	pop	{r4, pc}
    2ba8:	4803      	ldr	r0, [pc, #12]	; (2bb8 <mutex_unlock+0x20>)
    2baa:	f7ff ffe5 	bl	2b78 <CC_PalAbort>
    2bae:	f3bf 8f5f 	dmb	sy
    2bb2:	2000      	movs	r0, #0
    2bb4:	6020      	str	r0, [r4, #0]
    2bb6:	bd10      	pop	{r4, pc}
    2bb8:	00003ac4 	.word	0x00003ac4

00002bbc <mutex_init>:
    2bbc:	b510      	push	{r4, lr}
    2bbe:	4604      	mov	r4, r0
    2bc0:	b110      	cbz	r0, 2bc8 <mutex_init+0xc>
    2bc2:	2300      	movs	r3, #0
    2bc4:	6023      	str	r3, [r4, #0]
    2bc6:	bd10      	pop	{r4, pc}
    2bc8:	4802      	ldr	r0, [pc, #8]	; (2bd4 <mutex_init+0x18>)
    2bca:	f7ff ffd5 	bl	2b78 <CC_PalAbort>
    2bce:	2300      	movs	r3, #0
    2bd0:	6023      	str	r3, [r4, #0]
    2bd2:	bd10      	pop	{r4, pc}
    2bd4:	00003aa0 	.word	0x00003aa0

00002bd8 <mutex_lock>:
    2bd8:	b150      	cbz	r0, 2bf0 <mutex_lock+0x18>
    2bda:	2201      	movs	r2, #1
    2bdc:	e8d0 3fef 	ldaex	r3, [r0]
    2be0:	e8c0 2fe1 	stlex	r1, r2, [r0]
    2be4:	2900      	cmp	r1, #0
    2be6:	d1f9      	bne.n	2bdc <mutex_lock+0x4>
    2be8:	2b01      	cmp	r3, #1
    2bea:	d0f7      	beq.n	2bdc <mutex_lock+0x4>
    2bec:	f3bf 8f5f 	dmb	sy
    2bf0:	2000      	movs	r0, #0
    2bf2:	4770      	bx	lr

00002bf4 <nrf_cc310_platform_set_mutexes>:
    2bf4:	b470      	push	{r4, r5, r6}
    2bf6:	4b0b      	ldr	r3, [pc, #44]	; (2c24 <nrf_cc310_platform_set_mutexes+0x30>)
    2bf8:	6806      	ldr	r6, [r0, #0]
    2bfa:	68c2      	ldr	r2, [r0, #12]
    2bfc:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
    2c00:	e9c3 4202 	strd	r4, r2, [r3, #8]
    2c04:	e9c3 6500 	strd	r6, r5, [r3]
    2c08:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
    2c0c:	680e      	ldr	r6, [r1, #0]
    2c0e:	4b06      	ldr	r3, [pc, #24]	; (2c28 <nrf_cc310_platform_set_mutexes+0x34>)
    2c10:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
    2c14:	e9c3 6500 	strd	r6, r5, [r3]
    2c18:	e9c3 4002 	strd	r4, r0, [r3, #8]
    2c1c:	611a      	str	r2, [r3, #16]
    2c1e:	bc70      	pop	{r4, r5, r6}
    2c20:	4770      	bx	lr
    2c22:	bf00      	nop
    2c24:	2000005c 	.word	0x2000005c
    2c28:	2000006c 	.word	0x2000006c

00002c2c <CC_LibInitNoRng>:
    2c2c:	b510      	push	{r4, lr}
    2c2e:	f000 f833 	bl	2c98 <CC_HalInit>
    2c32:	b970      	cbnz	r0, 2c52 <CC_LibInitNoRng+0x26>
    2c34:	f000 f83a 	bl	2cac <CC_PalInit>
    2c38:	b980      	cbnz	r0, 2c5c <CC_LibInitNoRng+0x30>
    2c3a:	f000 f8b5 	bl	2da8 <CC_PalPowerSaveModeSelect>
    2c3e:	b980      	cbnz	r0, 2c62 <CC_LibInitNoRng+0x36>
    2c40:	4b11      	ldr	r3, [pc, #68]	; (2c88 <CC_LibInitNoRng+0x5c>)
    2c42:	681b      	ldr	r3, [r3, #0]
    2c44:	0e1b      	lsrs	r3, r3, #24
    2c46:	2bf0      	cmp	r3, #240	; 0xf0
    2c48:	d00d      	beq.n	2c66 <CC_LibInitNoRng+0x3a>
    2c4a:	2406      	movs	r4, #6
    2c4c:	f000 f826 	bl	2c9c <CC_HalTerminate>
    2c50:	e000      	b.n	2c54 <CC_LibInitNoRng+0x28>
    2c52:	2403      	movs	r4, #3
    2c54:	f000 f858 	bl	2d08 <CC_PalTerminate>
    2c58:	4620      	mov	r0, r4
    2c5a:	bd10      	pop	{r4, pc}
    2c5c:	2404      	movs	r4, #4
    2c5e:	4620      	mov	r0, r4
    2c60:	bd10      	pop	{r4, pc}
    2c62:	2400      	movs	r4, #0
    2c64:	e7f2      	b.n	2c4c <CC_LibInitNoRng+0x20>
    2c66:	4a09      	ldr	r2, [pc, #36]	; (2c8c <CC_LibInitNoRng+0x60>)
    2c68:	4b09      	ldr	r3, [pc, #36]	; (2c90 <CC_LibInitNoRng+0x64>)
    2c6a:	6812      	ldr	r2, [r2, #0]
    2c6c:	429a      	cmp	r2, r3
    2c6e:	d001      	beq.n	2c74 <CC_LibInitNoRng+0x48>
    2c70:	2407      	movs	r4, #7
    2c72:	e7eb      	b.n	2c4c <CC_LibInitNoRng+0x20>
    2c74:	2001      	movs	r0, #1
    2c76:	f000 f897 	bl	2da8 <CC_PalPowerSaveModeSelect>
    2c7a:	2800      	cmp	r0, #0
    2c7c:	d1f1      	bne.n	2c62 <CC_LibInitNoRng+0x36>
    2c7e:	4b05      	ldr	r3, [pc, #20]	; (2c94 <CC_LibInitNoRng+0x68>)
    2c80:	4604      	mov	r4, r0
    2c82:	6018      	str	r0, [r3, #0]
    2c84:	e7e8      	b.n	2c58 <CC_LibInitNoRng+0x2c>
    2c86:	bf00      	nop
    2c88:	50841928 	.word	0x50841928
    2c8c:	50841a24 	.word	0x50841a24
    2c90:	20e00000 	.word	0x20e00000
    2c94:	50841a0c 	.word	0x50841a0c

00002c98 <CC_HalInit>:
    2c98:	2000      	movs	r0, #0
    2c9a:	4770      	bx	lr

00002c9c <CC_HalTerminate>:
    2c9c:	2000      	movs	r0, #0
    2c9e:	4770      	bx	lr

00002ca0 <CC_HalMaskInterrupt>:
    2ca0:	4b01      	ldr	r3, [pc, #4]	; (2ca8 <CC_HalMaskInterrupt+0x8>)
    2ca2:	6018      	str	r0, [r3, #0]
    2ca4:	4770      	bx	lr
    2ca6:	bf00      	nop
    2ca8:	50841a04 	.word	0x50841a04

00002cac <CC_PalInit>:
    2cac:	b510      	push	{r4, lr}
    2cae:	4811      	ldr	r0, [pc, #68]	; (2cf4 <CC_PalInit+0x48>)
    2cb0:	f000 f848 	bl	2d44 <CC_PalMutexCreate>
    2cb4:	b100      	cbz	r0, 2cb8 <CC_PalInit+0xc>
    2cb6:	bd10      	pop	{r4, pc}
    2cb8:	480f      	ldr	r0, [pc, #60]	; (2cf8 <CC_PalInit+0x4c>)
    2cba:	f000 f843 	bl	2d44 <CC_PalMutexCreate>
    2cbe:	2800      	cmp	r0, #0
    2cc0:	d1f9      	bne.n	2cb6 <CC_PalInit+0xa>
    2cc2:	4c0e      	ldr	r4, [pc, #56]	; (2cfc <CC_PalInit+0x50>)
    2cc4:	4620      	mov	r0, r4
    2cc6:	f000 f83d 	bl	2d44 <CC_PalMutexCreate>
    2cca:	2800      	cmp	r0, #0
    2ccc:	d1f3      	bne.n	2cb6 <CC_PalInit+0xa>
    2cce:	4b0c      	ldr	r3, [pc, #48]	; (2d00 <CC_PalInit+0x54>)
    2cd0:	480c      	ldr	r0, [pc, #48]	; (2d04 <CC_PalInit+0x58>)
    2cd2:	601c      	str	r4, [r3, #0]
    2cd4:	f000 f836 	bl	2d44 <CC_PalMutexCreate>
    2cd8:	4601      	mov	r1, r0
    2cda:	2800      	cmp	r0, #0
    2cdc:	d1eb      	bne.n	2cb6 <CC_PalInit+0xa>
    2cde:	f000 f82d 	bl	2d3c <CC_PalDmaInit>
    2ce2:	4604      	mov	r4, r0
    2ce4:	b108      	cbz	r0, 2cea <CC_PalInit+0x3e>
    2ce6:	4620      	mov	r0, r4
    2ce8:	bd10      	pop	{r4, pc}
    2cea:	f000 f83f 	bl	2d6c <CC_PalPowerSaveModeInit>
    2cee:	4620      	mov	r0, r4
    2cf0:	e7fa      	b.n	2ce8 <CC_PalInit+0x3c>
    2cf2:	bf00      	nop
    2cf4:	2000008c 	.word	0x2000008c
    2cf8:	20000080 	.word	0x20000080
    2cfc:	20000088 	.word	0x20000088
    2d00:	20000090 	.word	0x20000090
    2d04:	20000084 	.word	0x20000084

00002d08 <CC_PalTerminate>:
    2d08:	b508      	push	{r3, lr}
    2d0a:	4808      	ldr	r0, [pc, #32]	; (2d2c <CC_PalTerminate+0x24>)
    2d0c:	f000 f824 	bl	2d58 <CC_PalMutexDestroy>
    2d10:	4807      	ldr	r0, [pc, #28]	; (2d30 <CC_PalTerminate+0x28>)
    2d12:	f000 f821 	bl	2d58 <CC_PalMutexDestroy>
    2d16:	4807      	ldr	r0, [pc, #28]	; (2d34 <CC_PalTerminate+0x2c>)
    2d18:	f000 f81e 	bl	2d58 <CC_PalMutexDestroy>
    2d1c:	4806      	ldr	r0, [pc, #24]	; (2d38 <CC_PalTerminate+0x30>)
    2d1e:	f000 f81b 	bl	2d58 <CC_PalMutexDestroy>
    2d22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    2d26:	f000 b80b 	b.w	2d40 <CC_PalDmaTerminate>
    2d2a:	bf00      	nop
    2d2c:	2000008c 	.word	0x2000008c
    2d30:	20000080 	.word	0x20000080
    2d34:	20000088 	.word	0x20000088
    2d38:	20000084 	.word	0x20000084

00002d3c <CC_PalDmaInit>:
    2d3c:	2000      	movs	r0, #0
    2d3e:	4770      	bx	lr

00002d40 <CC_PalDmaTerminate>:
    2d40:	4770      	bx	lr
    2d42:	bf00      	nop

00002d44 <CC_PalMutexCreate>:
    2d44:	b508      	push	{r3, lr}
    2d46:	4b03      	ldr	r3, [pc, #12]	; (2d54 <CC_PalMutexCreate+0x10>)
    2d48:	6802      	ldr	r2, [r0, #0]
    2d4a:	681b      	ldr	r3, [r3, #0]
    2d4c:	6810      	ldr	r0, [r2, #0]
    2d4e:	4798      	blx	r3
    2d50:	2000      	movs	r0, #0
    2d52:	bd08      	pop	{r3, pc}
    2d54:	2000005c 	.word	0x2000005c

00002d58 <CC_PalMutexDestroy>:
    2d58:	b508      	push	{r3, lr}
    2d5a:	4b03      	ldr	r3, [pc, #12]	; (2d68 <CC_PalMutexDestroy+0x10>)
    2d5c:	6802      	ldr	r2, [r0, #0]
    2d5e:	685b      	ldr	r3, [r3, #4]
    2d60:	6810      	ldr	r0, [r2, #0]
    2d62:	4798      	blx	r3
    2d64:	2000      	movs	r0, #0
    2d66:	bd08      	pop	{r3, pc}
    2d68:	2000005c 	.word	0x2000005c

00002d6c <CC_PalPowerSaveModeInit>:
    2d6c:	b570      	push	{r4, r5, r6, lr}
    2d6e:	4c09      	ldr	r4, [pc, #36]	; (2d94 <CC_PalPowerSaveModeInit+0x28>)
    2d70:	4d09      	ldr	r5, [pc, #36]	; (2d98 <CC_PalPowerSaveModeInit+0x2c>)
    2d72:	6920      	ldr	r0, [r4, #16]
    2d74:	68ab      	ldr	r3, [r5, #8]
    2d76:	4798      	blx	r3
    2d78:	b118      	cbz	r0, 2d82 <CC_PalPowerSaveModeInit+0x16>
    2d7a:	4b08      	ldr	r3, [pc, #32]	; (2d9c <CC_PalPowerSaveModeInit+0x30>)
    2d7c:	4808      	ldr	r0, [pc, #32]	; (2da0 <CC_PalPowerSaveModeInit+0x34>)
    2d7e:	685b      	ldr	r3, [r3, #4]
    2d80:	4798      	blx	r3
    2d82:	2100      	movs	r1, #0
    2d84:	4a07      	ldr	r2, [pc, #28]	; (2da4 <CC_PalPowerSaveModeInit+0x38>)
    2d86:	68eb      	ldr	r3, [r5, #12]
    2d88:	6011      	str	r1, [r2, #0]
    2d8a:	6920      	ldr	r0, [r4, #16]
    2d8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    2d90:	4718      	bx	r3
    2d92:	bf00      	nop
    2d94:	2000006c 	.word	0x2000006c
    2d98:	2000005c 	.word	0x2000005c
    2d9c:	20000054 	.word	0x20000054
    2da0:	00003ae4 	.word	0x00003ae4
    2da4:	20000810 	.word	0x20000810

00002da8 <CC_PalPowerSaveModeSelect>:
    2da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2daa:	4c1a      	ldr	r4, [pc, #104]	; (2e14 <CC_PalPowerSaveModeSelect+0x6c>)
    2dac:	4d1a      	ldr	r5, [pc, #104]	; (2e18 <CC_PalPowerSaveModeSelect+0x70>)
    2dae:	4607      	mov	r7, r0
    2db0:	68ab      	ldr	r3, [r5, #8]
    2db2:	6920      	ldr	r0, [r4, #16]
    2db4:	4798      	blx	r3
    2db6:	b9e8      	cbnz	r0, 2df4 <CC_PalPowerSaveModeSelect+0x4c>
    2db8:	4e18      	ldr	r6, [pc, #96]	; (2e1c <CC_PalPowerSaveModeSelect+0x74>)
    2dba:	6833      	ldr	r3, [r6, #0]
    2dbc:	b97f      	cbnz	r7, 2dde <CC_PalPowerSaveModeSelect+0x36>
    2dbe:	b93b      	cbnz	r3, 2dd0 <CC_PalPowerSaveModeSelect+0x28>
    2dc0:	2001      	movs	r0, #1
    2dc2:	4a17      	ldr	r2, [pc, #92]	; (2e20 <CC_PalPowerSaveModeSelect+0x78>)
    2dc4:	4917      	ldr	r1, [pc, #92]	; (2e24 <CC_PalPowerSaveModeSelect+0x7c>)
    2dc6:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    2dca:	680a      	ldr	r2, [r1, #0]
    2dcc:	2a00      	cmp	r2, #0
    2dce:	d1fc      	bne.n	2dca <CC_PalPowerSaveModeSelect+0x22>
    2dd0:	3301      	adds	r3, #1
    2dd2:	6033      	str	r3, [r6, #0]
    2dd4:	68eb      	ldr	r3, [r5, #12]
    2dd6:	6920      	ldr	r0, [r4, #16]
    2dd8:	4798      	blx	r3
    2dda:	2000      	movs	r0, #0
    2ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2dde:	2b00      	cmp	r3, #0
    2de0:	d0f8      	beq.n	2dd4 <CC_PalPowerSaveModeSelect+0x2c>
    2de2:	2b01      	cmp	r3, #1
    2de4:	d008      	beq.n	2df8 <CC_PalPowerSaveModeSelect+0x50>
    2de6:	3b01      	subs	r3, #1
    2de8:	6033      	str	r3, [r6, #0]
    2dea:	6920      	ldr	r0, [r4, #16]
    2dec:	68eb      	ldr	r3, [r5, #12]
    2dee:	4798      	blx	r3
    2df0:	2000      	movs	r0, #0
    2df2:	e7f3      	b.n	2ddc <CC_PalPowerSaveModeSelect+0x34>
    2df4:	480c      	ldr	r0, [pc, #48]	; (2e28 <CC_PalPowerSaveModeSelect+0x80>)
    2df6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2df8:	4a0a      	ldr	r2, [pc, #40]	; (2e24 <CC_PalPowerSaveModeSelect+0x7c>)
    2dfa:	6813      	ldr	r3, [r2, #0]
    2dfc:	2b00      	cmp	r3, #0
    2dfe:	d1fc      	bne.n	2dfa <CC_PalPowerSaveModeSelect+0x52>
    2e00:	4a07      	ldr	r2, [pc, #28]	; (2e20 <CC_PalPowerSaveModeSelect+0x78>)
    2e02:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    2e06:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    2e0a:	f7ff ff49 	bl	2ca0 <CC_HalMaskInterrupt>
    2e0e:	6833      	ldr	r3, [r6, #0]
    2e10:	e7e9      	b.n	2de6 <CC_PalPowerSaveModeSelect+0x3e>
    2e12:	bf00      	nop
    2e14:	2000006c 	.word	0x2000006c
    2e18:	2000005c 	.word	0x2000005c
    2e1c:	20000810 	.word	0x20000810
    2e20:	50840000 	.word	0x50840000
    2e24:	50841910 	.word	0x50841910
    2e28:	ffff8fe9 	.word	0xffff8fe9

00002e2c <gpio_pin_configure>:
{
    2e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2e2e:	460f      	mov	r7, r1
    2e30:	4616      	mov	r6, r2
	struct gpio_driver_data *data =
    2e32:	68c5      	ldr	r5, [r0, #12]
	return api->pin_configure(port, pin, flags);
    2e34:	6883      	ldr	r3, [r0, #8]
    2e36:	681b      	ldr	r3, [r3, #0]
    2e38:	4798      	blx	r3
	if (ret != 0) {
    2e3a:	b948      	cbnz	r0, 2e50 <gpio_pin_configure+0x24>
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    2e3c:	2301      	movs	r3, #1
    2e3e:	682c      	ldr	r4, [r5, #0]
    2e40:	fa03 f107 	lsl.w	r1, r3, r7
    2e44:	07f3      	lsls	r3, r6, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    2e46:	bf4c      	ite	mi
    2e48:	4321      	orrmi	r1, r4
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    2e4a:	ea24 0101 	bicpl.w	r1, r4, r1
    2e4e:	6029      	str	r1, [r5, #0]
}
    2e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00002e52 <arch_printk_char_out>:
}
    2e52:	2000      	movs	r0, #0
    2e54:	4770      	bx	lr

00002e56 <print_err>:
{
    2e56:	b570      	push	{r4, r5, r6, lr}
    2e58:	460d      	mov	r5, r1
    2e5a:	4604      	mov	r4, r0
	out('E', ctx);
    2e5c:	2045      	movs	r0, #69	; 0x45
    2e5e:	47a0      	blx	r4
	out('R', ctx);
    2e60:	4629      	mov	r1, r5
    2e62:	2052      	movs	r0, #82	; 0x52
    2e64:	47a0      	blx	r4
	out('R', ctx);
    2e66:	4629      	mov	r1, r5
    2e68:	4623      	mov	r3, r4
}
    2e6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	out('R', ctx);
    2e6e:	2052      	movs	r0, #82	; 0x52
    2e70:	4718      	bx	r3

00002e72 <printk>:
{
    2e72:	b40f      	push	{r0, r1, r2, r3}
    2e74:	b507      	push	{r0, r1, r2, lr}
    2e76:	a904      	add	r1, sp, #16
    2e78:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    2e7c:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    2e7e:	f7fd fd13 	bl	8a8 <vprintk>
}
    2e82:	b003      	add	sp, #12
    2e84:	f85d eb04 	ldr.w	lr, [sp], #4
    2e88:	b004      	add	sp, #16
    2e8a:	4770      	bx	lr

00002e8c <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    2e8c:	4604      	mov	r4, r0
    2e8e:	b508      	push	{r3, lr}
    2e90:	4608      	mov	r0, r1
    2e92:	4611      	mov	r1, r2
	entry(p1, p2, p3);
    2e94:	461a      	mov	r2, r3
    2e96:	47a0      	blx	r4
	return z_impl_k_current_get();
    2e98:	f7ff fc80 	bl	279c <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
    2e9c:	f7fe f94a 	bl	1134 <z_impl_k_thread_abort>

00002ea0 <chunk_field>:
}

static inline size_t chunk_field(struct z_heap *h, chunkid_t c,
				 enum chunk_fields f)
{
	void *cmem = &h->buf[c];
    2ea0:	6803      	ldr	r3, [r0, #0]
    2ea2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3

	if (big_heap(h)) {
    2ea6:	6883      	ldr	r3, [r0, #8]
    2ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		return ((u32_t *)cmem)[f];
    2eac:	bf2c      	ite	cs
    2eae:	f851 0022 	ldrcs.w	r0, [r1, r2, lsl #2]
	} else {
		return ((u16_t *)cmem)[f];
    2eb2:	f831 0012 	ldrhcc.w	r0, [r1, r2, lsl #1]
	}
}
    2eb6:	4770      	bx	lr

00002eb8 <chunk_set>:

static inline void chunk_set(struct z_heap *h, chunkid_t c,
			     enum chunk_fields f, chunkid_t val)
{
    2eb8:	b510      	push	{r4, lr}
	CHECK(c >= h->chunk0 && c < h->len);
	CHECK((val & ~((h->size_mask << 1) + 1)) == 0);
	CHECK((val & h->size_mask) < h->len);

	void *cmem = &h->buf[c];
    2eba:	6804      	ldr	r4, [r0, #0]

	if (big_heap(h)) {
    2ebc:	6880      	ldr	r0, [r0, #8]
	void *cmem = &h->buf[c];
    2ebe:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
	if (big_heap(h)) {
    2ec2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
		((u32_t *)cmem)[f] = (u32_t) val;
    2ec6:	bf2c      	ite	cs
    2ec8:	f841 3022 	strcs.w	r3, [r1, r2, lsl #2]
	} else {
		((u16_t *)cmem)[f] = (u16_t) val;
    2ecc:	f821 3012 	strhcc.w	r3, [r1, r2, lsl #1]
	}
}
    2ed0:	bd10      	pop	{r4, pc}

00002ed2 <free_list_add>:
		chunk_set(h, second, FREE_PREV, first);
	}
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    2ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2ed6:	4604      	mov	r4, r0
	return (chunk_field(h, c, SIZE_AND_USED) & ~h->size_mask) != 0;
}

static ALWAYS_INLINE chunkid_t size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) & h->size_mask;
    2ed8:	2200      	movs	r2, #0
    2eda:	460d      	mov	r5, r1
    2edc:	f7ff ffe0 	bl	2ea0 <chunk_field>
    2ee0:	68e2      	ldr	r2, [r4, #12]
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    2ee2:	68a3      	ldr	r3, [r4, #8]
	return chunk_field(h, c, SIZE_AND_USED) & h->size_mask;
    2ee4:	4010      	ands	r0, r2
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    2ee6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
}

static int bucket_idx(struct z_heap *h, size_t sz)
{
	/* A chunk of size 2 is the minimum size on big heaps */
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
    2eea:	fab0 f280 	clz	r2, r0
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    2eee:	bf34      	ite	cc
    2ef0:	2000      	movcc	r0, #0
    2ef2:	2001      	movcs	r0, #1
	int b = bucket_idx(h, size(h, c));

	if (h->buckets[b].list_size++ == 0) {
    2ef4:	6863      	ldr	r3, [r4, #4]
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
    2ef6:	f1c0 001f 	rsb	r0, r0, #31
    2efa:	1a80      	subs	r0, r0, r2
    2efc:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
    2f00:	684a      	ldr	r2, [r1, #4]
    2f02:	1c56      	adds	r6, r2, #1
    2f04:	604e      	str	r6, [r1, #4]
    2f06:	b9a2      	cbnz	r2, 2f32 <free_list_add+0x60>
		CHECK(h->buckets[b].next == 0);
		CHECK((h->avail_buckets & (1 << b)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << b);
    2f08:	2201      	movs	r2, #1
    2f0a:	fa02 f100 	lsl.w	r1, r2, r0
    2f0e:	6962      	ldr	r2, [r4, #20]
    2f10:	430a      	orrs	r2, r1
    2f12:	6162      	str	r2, [r4, #20]
		h->buckets[b].next = c;
		chunk_set(h, c, FREE_PREV, c);
    2f14:	4629      	mov	r1, r5
		h->buckets[b].next = c;
    2f16:	f843 5030 	str.w	r5, [r3, r0, lsl #3]
		chunk_set(h, c, FREE_PREV, c);
    2f1a:	2202      	movs	r2, #2
    2f1c:	462b      	mov	r3, r5
    2f1e:	4620      	mov	r0, r4
    2f20:	f7ff ffca 	bl	2eb8 <chunk_set>
		chunk_set(h, c, FREE_NEXT, c);
    2f24:	2203      	movs	r2, #3
    2f26:	4629      	mov	r1, r5
		chunkid_t first = free_prev(h, second);

		chunk_set(h, c, FREE_PREV, first);
		chunk_set(h, c, FREE_NEXT, second);
		chunk_set(h, first, FREE_NEXT, c);
		chunk_set(h, second, FREE_PREV, c);
    2f28:	4620      	mov	r0, r4
	}

	CHECK(h->avail_buckets & (1 << bucket_idx(h, size(h, c))));
}
    2f2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		chunk_set(h, second, FREE_PREV, c);
    2f2e:	f7ff bfc3 	b.w	2eb8 <chunk_set>
		chunkid_t second = h->buckets[b].next;
    2f32:	f853 7030 	ldr.w	r7, [r3, r0, lsl #3]
	return chunk_field(h, c, FREE_PREV);
    2f36:	2202      	movs	r2, #2
    2f38:	4639      	mov	r1, r7
    2f3a:	4620      	mov	r0, r4
    2f3c:	f7ff ffb0 	bl	2ea0 <chunk_field>
    2f40:	4606      	mov	r6, r0
		chunk_set(h, c, FREE_PREV, first);
    2f42:	4603      	mov	r3, r0
    2f44:	2202      	movs	r2, #2
    2f46:	4629      	mov	r1, r5
    2f48:	4620      	mov	r0, r4
    2f4a:	f7ff ffb5 	bl	2eb8 <chunk_set>
		chunk_set(h, c, FREE_NEXT, second);
    2f4e:	463b      	mov	r3, r7
    2f50:	2203      	movs	r2, #3
    2f52:	4629      	mov	r1, r5
    2f54:	4620      	mov	r0, r4
    2f56:	f7ff ffaf 	bl	2eb8 <chunk_set>
		chunk_set(h, first, FREE_NEXT, c);
    2f5a:	2203      	movs	r2, #3
    2f5c:	4631      	mov	r1, r6
    2f5e:	462b      	mov	r3, r5
    2f60:	4620      	mov	r0, r4
    2f62:	f7ff ffa9 	bl	2eb8 <chunk_set>
		chunk_set(h, second, FREE_PREV, c);
    2f66:	2202      	movs	r2, #2
    2f68:	4639      	mov	r1, r7
    2f6a:	e7dd      	b.n	2f28 <free_list_add+0x56>

00002f6c <sys_heap_init>:

	return NULL;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    2f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	CHECK(bytes < 0x800000000ULL);
#endif

	/* Round the start up, the end down */
	size_t addr = ((size_t)mem + CHUNK_UNIT - 1) & ~(CHUNK_UNIT - 1);
	size_t end = ((size_t)mem + bytes) & ~(CHUNK_UNIT - 1);
    2f6e:	188b      	adds	r3, r1, r2

	heap->heap = (struct z_heap *)addr;
	h->buf = (u64_t *)addr;
	h->buckets = (void *)(addr + CHUNK_UNIT * hdr_chunks);
	h->len = buf_sz;
	h->size_mask = (1 << (big_heap(h) ? 31 : 15)) - 1;
    2f70:	f647 72ff 	movw	r2, #32767	; 0x7fff
	size_t addr = ((size_t)mem + CHUNK_UNIT - 1) & ~(CHUNK_UNIT - 1);
    2f74:	1dcc      	adds	r4, r1, #7
    2f76:	f024 0407 	bic.w	r4, r4, #7
	size_t end = ((size_t)mem + bytes) & ~(CHUNK_UNIT - 1);
    2f7a:	f023 0307 	bic.w	r3, r3, #7
	size_t buf_sz = (end - addr) / CHUNK_UNIT;
    2f7e:	1b1b      	subs	r3, r3, r4
    2f80:	08db      	lsrs	r3, r3, #3
	h->size_mask = (1 << (big_heap(h) ? 31 : 15)) - 1;
    2f82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    2f86:	bf2c      	ite	cs
    2f88:	f06f 4100 	mvncs.w	r1, #2147483648	; 0x80000000
    2f8c:	4611      	movcc	r1, r2
	heap->heap = (struct z_heap *)addr;
    2f8e:	6004      	str	r4, [r0, #0]
	h->avail_buckets = 0;
    2f90:	2000      	movs	r0, #0
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    2f92:	4293      	cmp	r3, r2
	h->size_mask = (1 << (big_heap(h) ? 31 : 15)) - 1;
    2f94:	60e1      	str	r1, [r4, #12]
    2f96:	bf94      	ite	ls
    2f98:	2100      	movls	r1, #0
    2f9a:	2101      	movhi	r1, #1
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
    2f9c:	fab3 f683 	clz	r6, r3
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    2fa0:	4617      	mov	r7, r2
				* sizeof(struct z_heap_bucket));

	h->chunk0 = hdr_chunks + chunksz(buckets_bytes);

	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
		heap->heap->buckets[i].list_size = 0;
    2fa2:	4684      	mov	ip, r0
	size_t buckets_bytes = ((bucket_idx(h, buf_sz) + 1)
    2fa4:	f1c1 0120 	rsb	r1, r1, #32
	h->buckets = (void *)(addr + CHUNK_UNIT * hdr_chunks);
    2fa8:	f104 0518 	add.w	r5, r4, #24
	size_t buckets_bytes = ((bucket_idx(h, buf_sz) + 1)
    2fac:	1b89      	subs	r1, r1, r6
	return (bytes + CHUNK_UNIT - 1) / CHUNK_UNIT;
    2fae:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
	h->len = buf_sz;
    2fb2:	e9c4 5301 	strd	r5, r3, [r4, #4]
	h->chunk0 = hdr_chunks + chunksz(buckets_bytes);
    2fb6:	3103      	adds	r1, #3
	h->buf = (u64_t *)addr;
    2fb8:	6024      	str	r4, [r4, #0]
	h->avail_buckets = 0;
    2fba:	6160      	str	r0, [r4, #20]
	h->chunk0 = hdr_chunks + chunksz(buckets_bytes);
    2fbc:	6121      	str	r1, [r4, #16]
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    2fbe:	68a2      	ldr	r2, [r4, #8]
    2fc0:	42ba      	cmp	r2, r7
    2fc2:	bf94      	ite	ls
    2fc4:	2200      	movls	r2, #0
    2fc6:	2201      	movhi	r2, #1
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
    2fc8:	f1c2 021f 	rsb	r2, r2, #31
    2fcc:	1b92      	subs	r2, r2, r6
	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
    2fce:	4290      	cmp	r0, r2
    2fd0:	dd0a      	ble.n	2fe8 <sys_heap_init+0x7c>
		heap->heap->buckets[i].next = 0;
	}

	chunk_set(h, h->chunk0, SIZE_AND_USED, buf_sz - h->chunk0);
    2fd2:	4620      	mov	r0, r4
    2fd4:	1a5b      	subs	r3, r3, r1
    2fd6:	2200      	movs	r2, #0
    2fd8:	f7ff ff6e 	bl	2eb8 <chunk_set>
	free_list_add(h, h->chunk0);
    2fdc:	4620      	mov	r0, r4
    2fde:	6921      	ldr	r1, [r4, #16]
}
    2fe0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, h->chunk0);
    2fe4:	f7ff bf75 	b.w	2ed2 <free_list_add>
		heap->heap->buckets[i].list_size = 0;
    2fe8:	f8c5 c004 	str.w	ip, [r5, #4]
	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
    2fec:	3001      	adds	r0, #1
		heap->heap->buckets[i].next = 0;
    2fee:	f845 cb08 	str.w	ip, [r5], #8
	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
    2ff2:	e7e4      	b.n	2fbe <sys_heap_init+0x52>

00002ff4 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    2ff4:	4770      	bx	lr

00002ff6 <z_platform_init>:

void z_platform_init(void)
{
	SystemInit();
    2ff6:	f7fe bd85 	b.w	1b04 <SystemInit>

00002ffa <get_status>:
	if (data->started) {
    2ffa:	220c      	movs	r2, #12
	data = get_sub_data(dev, type);
    2ffc:	68c3      	ldr	r3, [r0, #12]
	return &data->subsys[type];
    2ffe:	b2c9      	uxtb	r1, r1
	if (data->started) {
    3000:	fb02 3101 	mla	r1, r2, r1, r3
    3004:	7a4b      	ldrb	r3, [r1, #9]
    3006:	b923      	cbnz	r3, 3012 <get_status+0x18>
	if (data->ref > 0) {
    3008:	7a08      	ldrb	r0, [r1, #8]
		return CLOCK_CONTROL_STATUS_ON;
    300a:	fab0 f080 	clz	r0, r0
    300e:	0940      	lsrs	r0, r0, #5
    3010:	4770      	bx	lr
    3012:	2002      	movs	r0, #2
}
    3014:	4770      	bx	lr

00003016 <clock_stop>:
{
    3016:	b570      	push	{r4, r5, r6, lr}
    3018:	b2c9      	uxtb	r1, r1
	config = get_sub_config(dev, type);
    301a:	6844      	ldr	r4, [r0, #4]
	data = get_sub_data(dev, type);
    301c:	68c5      	ldr	r5, [r0, #12]
	__asm__ volatile(
    301e:	f04f 0320 	mov.w	r3, #32
    3022:	f3ef 8611 	mrs	r6, BASEPRI
    3026:	f383 8811 	msr	BASEPRI, r3
    302a:	f3bf 8f6f 	isb	sy
	if (data->ref == 0) {
    302e:	220c      	movs	r2, #12
    3030:	434a      	muls	r2, r1
    3032:	18ab      	adds	r3, r5, r2
    3034:	7a18      	ldrb	r0, [r3, #8]
    3036:	b190      	cbz	r0, 305e <clock_stop+0x48>
	data->ref--;
    3038:	3801      	subs	r0, #1
    303a:	b2c0      	uxtb	r0, r0
    303c:	7218      	strb	r0, [r3, #8]
	if (data->ref == 0) {
    303e:	b988      	cbnz	r0, 3064 <clock_stop+0x4e>
		nrf_clock_task_trigger(NRF_CLOCK, config->stop_tsk);
    3040:	eb04 0181 	add.w	r1, r4, r1, lsl #2
	list->head = NULL;
    3044:	50a8      	str	r0, [r5, r2]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3046:	78ca      	ldrb	r2, [r1, #3]
    3048:	2101      	movs	r1, #1
    304a:	f102 2250 	add.w	r2, r2, #1342197760	; 0x50005000
	list->tail = NULL;
    304e:	6058      	str	r0, [r3, #4]
    3050:	6011      	str	r1, [r2, #0]
		data->started = false;
    3052:	7258      	strb	r0, [r3, #9]
	__asm__ volatile(
    3054:	f386 8811 	msr	BASEPRI, r6
    3058:	f3bf 8f6f 	isb	sy
}
    305c:	bd70      	pop	{r4, r5, r6, pc}
		err = -EALREADY;
    305e:	f06f 0044 	mvn.w	r0, #68	; 0x44
    3062:	e7f7      	b.n	3054 <clock_stop+0x3e>
	int err = 0;
    3064:	2000      	movs	r0, #0
    3066:	e7f5      	b.n	3054 <clock_stop+0x3e>

00003068 <clock_async_start>:
{
    3068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	config = get_sub_config(dev, type);
    306c:	6846      	ldr	r6, [r0, #4]
	clk_data = get_sub_data(dev, type);
    306e:	f8d0 e00c 	ldr.w	lr, [r0, #12]
    3072:	b2cf      	uxtb	r7, r1
	if ((data != NULL)
    3074:	b14a      	cbz	r2, 308a <clock_async_start+0x22>
	sys_snode_t *item = sys_slist_peek_head(list);
    3076:	230c      	movs	r3, #12
    3078:	437b      	muls	r3, r7
    307a:	f85e 3003 	ldr.w	r3, [lr, r3]
		if (item == node) {
    307e:	429a      	cmp	r2, r3
    3080:	d052      	beq.n	3128 <clock_async_start+0xc0>
Z_GENLIST_PEEK_NEXT(slist, snode)
    3082:	b113      	cbz	r3, 308a <clock_async_start+0x22>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    3084:	681b      	ldr	r3, [r3, #0]
	} while (item);
    3086:	2b00      	cmp	r3, #0
    3088:	d1f9      	bne.n	307e <clock_async_start+0x16>
	__asm__ volatile(
    308a:	f04f 0320 	mov.w	r3, #32
    308e:	f3ef 8c11 	mrs	ip, BASEPRI
    3092:	f383 8811 	msr	BASEPRI, r3
    3096:	f3bf 8f6f 	isb	sy
	ref = ++clk_data->ref;
    309a:	250c      	movs	r5, #12
    309c:	437d      	muls	r5, r7
    309e:	eb0e 0305 	add.w	r3, lr, r5
    30a2:	7a1c      	ldrb	r4, [r3, #8]
    30a4:	3401      	adds	r4, #1
    30a6:	b2e4      	uxtb	r4, r4
    30a8:	721c      	strb	r4, [r3, #8]
	__asm__ volatile(
    30aa:	f38c 8811 	msr	BASEPRI, ip
    30ae:	f3bf 8f6f 	isb	sy
	if (data) {
    30b2:	b35a      	cbz	r2, 310c <clock_async_start+0xa4>
    p_reg->INTENCLR = mask;
    30b4:	f04f 2c50 	mov.w	ip, #1342197760	; 0x50005000
    30b8:	f04f 0803 	mov.w	r8, #3
    30bc:	f8cc 8308 	str.w	r8, [ip, #776]	; 0x308
		already_started = clk_data->started;
    30c0:	f893 c009 	ldrb.w	ip, [r3, #9]
		if (!already_started) {
    30c4:	f1bc 0f00 	cmp.w	ip, #0
    30c8:	d115      	bne.n	30f6 <clock_async_start+0x8e>
	__asm__ volatile(
    30ca:	f04f 0820 	mov.w	r8, #32
    30ce:	f3ef 8911 	mrs	r9, BASEPRI
    30d2:	f388 8811 	msr	BASEPRI, r8
    30d6:	f3bf 8f6f 	isb	sy
	parent->next = child;
    30da:	f8c2 c000 	str.w	ip, [r2]
Z_GENLIST_APPEND(slist, snode)
    30de:	f8d3 8004 	ldr.w	r8, [r3, #4]
    30e2:	f1b8 0f00 	cmp.w	r8, #0
    30e6:	d11b      	bne.n	3120 <clock_async_start+0xb8>
	list->tail = node;
    30e8:	605a      	str	r2, [r3, #4]
	list->head = node;
    30ea:	f84e 2005 	str.w	r2, [lr, r5]
	__asm__ volatile(
    30ee:	f389 8811 	msr	BASEPRI, r9
    30f2:	f3bf 8f6f 	isb	sy
    p_reg->INTENSET = mask;
    30f6:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    30fa:	2503      	movs	r5, #3
    30fc:	f8c3 5304 	str.w	r5, [r3, #772]	; 0x304
		if (already_started) {
    3100:	f1bc 0f00 	cmp.w	ip, #0
    3104:	d002      	beq.n	310c <clock_async_start+0xa4>
			data->cb(dev, subsys, data->user_data);
    3106:	e9d2 3201 	ldrd	r3, r2, [r2, #4]
    310a:	4798      	blx	r3
	if (ref == 1) {
    310c:	2c01      	cmp	r4, #1
    310e:	d105      	bne.n	311c <clock_async_start+0xb4>
		nrf_clock_task_trigger(NRF_CLOCK, config->start_tsk);
    3110:	eb06 0687 	add.w	r6, r6, r7, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3114:	78b3      	ldrb	r3, [r6, #2]
    3116:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    311a:	601c      	str	r4, [r3, #0]
	return 0;
    311c:	2000      	movs	r0, #0
    311e:	e005      	b.n	312c <clock_async_start+0xc4>
	parent->next = child;
    3120:	f8c8 2000 	str.w	r2, [r8]
	list->tail = node;
    3124:	605a      	str	r2, [r3, #4]
}
    3126:	e7e2      	b.n	30ee <clock_async_start+0x86>
		return -EBUSY;
    3128:	f06f 000f 	mvn.w	r0, #15
}
    312c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00003130 <clock_start>:
	return clock_async_start(dev, sub_system, NULL);
    3130:	2200      	movs	r2, #0
    3132:	f7ff bf99 	b.w	3068 <clock_async_start>

00003136 <clk_init>:
{
    3136:	b510      	push	{r4, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3138:	2200      	movs	r2, #0
{
    313a:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    313c:	2101      	movs	r1, #1
    313e:	2005      	movs	r0, #5
    3140:	f7fd fdf6 	bl	d30 <z_arm_irq_priority_set>
	irq_enable(DT_INST_IRQN(0));
    3144:	2005      	movs	r0, #5
    3146:	f7fd fde3 	bl	d10 <arch_irq_enable>
    return false;
}

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    314a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    314e:	2202      	movs	r2, #2
    3150:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->INTENSET = mask;
    3154:	2203      	movs	r2, #3
	list->head = NULL;
    3156:	2000      	movs	r0, #0
    3158:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
		sys_slist_init(&(get_sub_data(dev, i)->list));
    315c:	68e3      	ldr	r3, [r4, #12]
	list->tail = NULL;
    315e:	e9c3 0000 	strd	r0, r0, [r3]
    3162:	68e3      	ldr	r3, [r4, #12]
    3164:	e9c3 0003 	strd	r0, r0, [r3, #12]
}
    3168:	bd10      	pop	{r4, pc}

0000316a <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    316a:	4770      	bx	lr

0000316c <z_clock_idle_exit>:
{
}

void __weak z_clock_idle_exit(void)
{
}
    316c:	4770      	bx	lr

0000316e <abort_function>:
	while(1);
    316e:	e7fe      	b.n	316e <abort_function>

00003170 <z_irq_spurious>:
 */
void z_irq_spurious(void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    3170:	2100      	movs	r1, #0
    3172:	2001      	movs	r0, #1
    3174:	f000 b804 	b.w	3180 <z_arm_fatal_error>

00003178 <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    3178:	6e03      	ldr	r3, [r0, #96]	; 0x60
    317a:	f383 880b 	msr	PSPLIM, r3
}
    317e:	4770      	bx	lr

00003180 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    3180:	f000 b961 	b.w	3446 <z_fatal_error>

00003184 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    3184:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    3186:	6800      	ldr	r0, [r0, #0]
    3188:	f000 b95d 	b.w	3446 <z_fatal_error>

0000318c <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    318c:	b508      	push	{r3, lr}
	handler();
    318e:	f7fd fe8f 	bl	eb0 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    3192:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    3196:	f7fd bed1 	b.w	f3c <z_arm_exc_exit>

0000319a <mpu_configure_region>:
{
    319a:	b530      	push	{r4, r5, lr}
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
    319c:	684b      	ldr	r3, [r1, #4]
	region_conf.base = new_region->start;
    319e:	680c      	ldr	r4, [r1, #0]
{
    31a0:	b085      	sub	sp, #20
	p_attr->rbar = attr->rbar &
    31a2:	890a      	ldrh	r2, [r1, #8]
    31a4:	7a8d      	ldrb	r5, [r1, #10]
	region_conf.base = new_region->start;
    31a6:	9400      	str	r4, [sp, #0]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    31a8:	3b01      	subs	r3, #1
    31aa:	f024 041f 	bic.w	r4, r4, #31
    31ae:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
    31b0:	f002 021f 	and.w	r2, r2, #31
    31b4:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    31b8:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1)) {
    31bc:	280f      	cmp	r0, #15
    31be:	4604      	mov	r4, r0
	p_attr->rbar = attr->rbar &
    31c0:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    31c4:	9303      	str	r3, [sp, #12]
    31c6:	d805      	bhi.n	31d4 <mpu_configure_region+0x3a>
	region_init(index, region_conf);
    31c8:	4669      	mov	r1, sp
    31ca:	f7fe f803 	bl	11d4 <region_init>
}
    31ce:	4620      	mov	r0, r4
    31d0:	b005      	add	sp, #20
    31d2:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
    31d4:	f06f 0415 	mvn.w	r4, #21
	return region_allocate_and_init(index,
    31d8:	e7f9      	b.n	31ce <mpu_configure_region+0x34>

000031da <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    31da:	e840 f300 	tt	r3, r0

int arm_cmse_mpu_region_get(u32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    31de:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    31e2:	b2d8      	uxtb	r0, r3
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
    31e4:	bf08      	it	eq
    31e6:	f06f 0015 	mvneq.w	r0, #21
    31ea:	4770      	bx	lr

000031ec <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    31ec:	1e43      	subs	r3, r0, #1
    31ee:	3901      	subs	r1, #1
    31f0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    31f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    31f8:	4282      	cmp	r2, r0
    31fa:	d101      	bne.n	3200 <strcmp+0x14>
    31fc:	2a00      	cmp	r2, #0
    31fe:	d1f7      	bne.n	31f0 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    3200:	1a10      	subs	r0, r2, r0
    3202:	4770      	bx	lr

00003204 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    3204:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    3206:	ea81 0400 	eor.w	r4, r1, r0
    320a:	07a5      	lsls	r5, r4, #30
    320c:	4603      	mov	r3, r0
    320e:	d00b      	beq.n	3228 <memcpy+0x24>
    3210:	3b01      	subs	r3, #1
    3212:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    3214:	4291      	cmp	r1, r2
    3216:	d11b      	bne.n	3250 <memcpy+0x4c>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    3218:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
    321a:	2a00      	cmp	r2, #0
    321c:	d0fc      	beq.n	3218 <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
    321e:	f811 4b01 	ldrb.w	r4, [r1], #1
			n--;
    3222:	3a01      	subs	r2, #1
			*(d_byte++) = *(s_byte++);
    3224:	f803 4b01 	strb.w	r4, [r3], #1
		while (((uintptr_t)d_byte) & mask) {
    3228:	079c      	lsls	r4, r3, #30
    322a:	d1f6      	bne.n	321a <memcpy+0x16>
    322c:	f022 0403 	bic.w	r4, r2, #3
    3230:	1f1d      	subs	r5, r3, #4
    3232:	0896      	lsrs	r6, r2, #2
    3234:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
    3236:	42b9      	cmp	r1, r7
    3238:	d105      	bne.n	3246 <memcpy+0x42>
    323a:	f06f 0503 	mvn.w	r5, #3
    323e:	4423      	add	r3, r4
    3240:	fb05 2206 	mla	r2, r5, r6, r2
    3244:	e7e4      	b.n	3210 <memcpy+0xc>
			*(d_word++) = *(s_word++);
    3246:	f851 cb04 	ldr.w	ip, [r1], #4
    324a:	f845 cf04 	str.w	ip, [r5, #4]!
			n -= sizeof(mem_word_t);
    324e:	e7f2      	b.n	3236 <memcpy+0x32>
		*(d_byte++) = *(s_byte++);
    3250:	f811 4b01 	ldrb.w	r4, [r1], #1
    3254:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    3258:	e7dc      	b.n	3214 <memcpy+0x10>

0000325a <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    325a:	4603      	mov	r3, r0
{
    325c:	b570      	push	{r4, r5, r6, lr}
	unsigned char c_byte = (unsigned char)c;
    325e:	b2c9      	uxtb	r1, r1

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    3260:	079c      	lsls	r4, r3, #30
    3262:	d111      	bne.n	3288 <memset+0x2e>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
    3264:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
    3268:	f022 0603 	bic.w	r6, r2, #3
    326c:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    3270:	441e      	add	r6, r3
    3272:	0894      	lsrs	r4, r2, #2
    3274:	42b3      	cmp	r3, r6
    3276:	d10d      	bne.n	3294 <memset+0x3a>
    3278:	f06f 0503 	mvn.w	r5, #3
    327c:	fb05 2204 	mla	r2, r5, r4, r2
    3280:	441a      	add	r2, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
    3282:	4293      	cmp	r3, r2
    3284:	d109      	bne.n	329a <memset+0x40>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    3286:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
    3288:	2a00      	cmp	r2, #0
    328a:	d0fc      	beq.n	3286 <memset+0x2c>
		*(d_byte++) = c_byte;
    328c:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    3290:	3a01      	subs	r2, #1
    3292:	e7e5      	b.n	3260 <memset+0x6>
		*(d_word++) = c_word;
    3294:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
    3298:	e7ec      	b.n	3274 <memset+0x1a>
		*(d_byte++) = c_byte;
    329a:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    329e:	e7f0      	b.n	3282 <memset+0x28>

000032a0 <_stdout_hook_default>:
}
    32a0:	f04f 30ff 	mov.w	r0, #4294967295
    32a4:	4770      	bx	lr

000032a6 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    32a6:	6843      	ldr	r3, [r0, #4]
}
    32a8:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    32aa:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    32ac:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
    32ae:	600b      	str	r3, [r1, #0]
}
    32b0:	4770      	bx	lr

000032b2 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    32b2:	6843      	ldr	r3, [r0, #4]
    32b4:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    32b6:	6858      	ldr	r0, [r3, #4]
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    32b8:	4042      	eors	r2, r0
    32ba:	400a      	ands	r2, r1
    32bc:	4042      	eors	r2, r0
    p_reg->OUT = value;
    32be:	605a      	str	r2, [r3, #4]
}
    32c0:	2000      	movs	r0, #0
    32c2:	4770      	bx	lr

000032c4 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    32c4:	6843      	ldr	r3, [r0, #4]
}
    32c6:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    32c8:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    32ca:	6099      	str	r1, [r3, #8]
}
    32cc:	4770      	bx	lr

000032ce <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    32ce:	6843      	ldr	r3, [r0, #4]
}
    32d0:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    32d2:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    32d4:	60d9      	str	r1, [r3, #12]
}
    32d6:	4770      	bx	lr

000032d8 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    32d8:	6843      	ldr	r3, [r0, #4]
}
    32da:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    32dc:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    32de:	6853      	ldr	r3, [r2, #4]
	nrf_gpio_port_out_write(reg, value ^ mask);
    32e0:	404b      	eors	r3, r1
    p_reg->OUT = value;
    32e2:	6053      	str	r3, [r2, #4]
}
    32e4:	4770      	bx	lr

000032e6 <gpio_nrfx_manage_callback>:
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    32e6:	68c3      	ldr	r3, [r0, #12]
{
    32e8:	b530      	push	{r4, r5, lr}
Z_GENLIST_IS_EMPTY(slist)
    32ea:	6858      	ldr	r0, [r3, #4]
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    32ec:	b158      	cbz	r0, 3306 <gpio_nrfx_manage_callback+0x20>
 * @return true if node was removed
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    32ee:	2400      	movs	r4, #0
    32f0:	4281      	cmp	r1, r0
    32f2:	d113      	bne.n	331c <gpio_nrfx_manage_callback+0x36>
Z_GENLIST_REMOVE(slist, snode)
    32f4:	6808      	ldr	r0, [r1, #0]
    32f6:	b95c      	cbnz	r4, 3310 <gpio_nrfx_manage_callback+0x2a>
    32f8:	689c      	ldr	r4, [r3, #8]
	list->head = node;
    32fa:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    32fc:	42a1      	cmp	r1, r4
    32fe:	d100      	bne.n	3302 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    3300:	6098      	str	r0, [r3, #8]
	parent->next = child;
    3302:	2000      	movs	r0, #0
    3304:	6008      	str	r0, [r1, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    3306:	b972      	cbnz	r2, 3326 <gpio_nrfx_manage_callback+0x40>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    3308:	2000      	movs	r0, #0
}
    330a:	bd30      	pop	{r4, r5, pc}
    330c:	4628      	mov	r0, r5
    330e:	e7ef      	b.n	32f0 <gpio_nrfx_manage_callback+0xa>
    3310:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    3312:	6898      	ldr	r0, [r3, #8]
    3314:	4281      	cmp	r1, r0
	list->tail = node;
    3316:	bf08      	it	eq
    3318:	609c      	streq	r4, [r3, #8]
}
    331a:	e7f2      	b.n	3302 <gpio_nrfx_manage_callback+0x1c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    331c:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    331e:	4604      	mov	r4, r0
    3320:	2d00      	cmp	r5, #0
    3322:	d1f3      	bne.n	330c <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    3324:	b13a      	cbz	r2, 3336 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_PREPEND(slist, snode)
    3326:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    3328:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    332a:	6898      	ldr	r0, [r3, #8]
	list->head = node;
    332c:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    332e:	2800      	cmp	r0, #0
    3330:	d1ea      	bne.n	3308 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    3332:	6099      	str	r1, [r3, #8]
}
    3334:	e7e9      	b.n	330a <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    3336:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    333a:	e7e6      	b.n	330a <gpio_nrfx_manage_callback+0x24>

0000333c <gpio_nrfx_pin_disable_callback>:
	WRITE_BIT(data->int_en, pin, enable);
    333c:	2301      	movs	r3, #1
{
    333e:	b410      	push	{r4}
	struct gpio_nrfx_data *data = get_port_data(port);
    3340:	68c4      	ldr	r4, [r0, #12]
	WRITE_BIT(data->int_en, pin, enable);
    3342:	fa03 f201 	lsl.w	r2, r3, r1
    3346:	6923      	ldr	r3, [r4, #16]
    3348:	ea23 0302 	bic.w	r3, r3, r2
    334c:	6123      	str	r3, [r4, #16]
}
    334e:	bc10      	pop	{r4}
	return gpiote_pin_int_cfg(port, pin);
    3350:	f7fe b908 	b.w	1564 <gpiote_pin_int_cfg>

00003354 <gpio_nrfx_pin_enable_callback>:
	WRITE_BIT(data->int_en, pin, enable);
    3354:	2301      	movs	r3, #1
{
    3356:	b410      	push	{r4}
	struct gpio_nrfx_data *data = get_port_data(port);
    3358:	68c4      	ldr	r4, [r0, #12]
	WRITE_BIT(data->int_en, pin, enable);
    335a:	fa03 f201 	lsl.w	r2, r3, r1
    335e:	6923      	ldr	r3, [r4, #16]
    3360:	4313      	orrs	r3, r2
    3362:	6123      	str	r3, [r4, #16]
}
    3364:	bc10      	pop	{r4}
	return gpiote_pin_int_cfg(port, pin);
    3366:	f7fe b8fd 	b.w	1564 <gpiote_pin_int_cfg>

0000336a <uarte_nrfx_config_get>:
{
    336a:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    336c:	68c2      	ldr	r2, [r0, #12]
    336e:	e892 0003 	ldmia.w	r2, {r0, r1}
    3372:	e883 0003 	stmia.w	r3, {r0, r1}
}
    3376:	2000      	movs	r0, #0
    3378:	4770      	bx	lr

0000337a <uarte_nrfx_err_check>:
	return config->uarte_regs;
    337a:	6843      	ldr	r3, [r0, #4]
    337c:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    337e:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    3382:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    3386:	4770      	bx	lr

00003388 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    3388:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    338a:	68c2      	ldr	r2, [r0, #12]
	return config->uarte_regs;
    338c:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    338e:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    3392:	b138      	cbz	r0, 33a4 <uarte_nrfx_poll_in+0x1c>
	*c = data->rx_data;
    3394:	7b12      	ldrb	r2, [r2, #12]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3396:	2000      	movs	r0, #0
    3398:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    339a:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    339c:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    33a0:	601a      	str	r2, [r3, #0]
	return 0;
    33a2:	4770      	bx	lr
		return -1;
    33a4:	f04f 30ff 	mov.w	r0, #4294967295
}
    33a8:	4770      	bx	lr

000033aa <uarte_nrfx_poll_out>:
{
    33aa:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	return config->uarte_regs;
    33ae:	6843      	ldr	r3, [r0, #4]
{
    33b0:	f88d 1007 	strb.w	r1, [sp, #7]
	return config->uarte_regs;
    33b4:	681c      	ldr	r4, [r3, #0]
	struct uarte_nrfx_data *data = get_dev_data(dev);
    33b6:	68c6      	ldr	r6, [r0, #12]
	if (!k_is_in_isr()) {
    33b8:	f000 f952 	bl	3660 <k_is_in_isr>
    33bc:	b9c0      	cbnz	r0, 33f0 <uarte_nrfx_poll_out+0x46>
		lock = &data->poll_out_lock;
    33be:	2564      	movs	r5, #100	; 0x64
 */
#ifdef CONFIG_ATOMIC_OPERATIONS_BUILTIN
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    33c0:	f04f 0801 	mov.w	r8, #1
    33c4:	f106 0708 	add.w	r7, r6, #8
    33c8:	e8d7 3fef 	ldaex	r3, [r7]
    33cc:	2b00      	cmp	r3, #0
    33ce:	d103      	bne.n	33d8 <uarte_nrfx_poll_out+0x2e>
    33d0:	e8c7 8fe2 	stlex	r2, r8, [r7]
    33d4:	2a00      	cmp	r2, #0
    33d6:	d1f7      	bne.n	33c8 <uarte_nrfx_poll_out+0x1e>
		while (atomic_cas((atomic_t *) lock,
    33d8:	d00c      	beq.n	33f4 <uarte_nrfx_poll_out+0x4a>
	return z_impl_k_sleep(timeout);
    33da:	2021      	movs	r0, #33	; 0x21
    33dc:	2100      	movs	r1, #0
    33de:	3d01      	subs	r5, #1
    33e0:	f7ff f9bc 	bl	275c <z_impl_k_sleep>
			if (--safety_cnt == 0) {
    33e4:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    33e8:	d1ee      	bne.n	33c8 <uarte_nrfx_poll_out+0x1e>
}
    33ea:	b002      	add	sp, #8
    33ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		*lock = 1;
    33f0:	2301      	movs	r3, #1
    33f2:	60b3      	str	r3, [r6, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    33f4:	2300      	movs	r3, #0
    33f6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    33fa:	f10d 0307 	add.w	r3, sp, #7
    33fe:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3402:	2301      	movs	r3, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3404:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
    p_reg->TXD.MAXCNT = length;
    3408:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    340c:	60a3      	str	r3, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    340e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
	NRFX_WAIT_FOR(nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX),
    3412:	b923      	cbnz	r3, 341e <uarte_nrfx_poll_out+0x74>
    3414:	2001      	movs	r0, #1
    3416:	f000 f814 	bl	3442 <nrfx_busy_wait>
    341a:	3d01      	subs	r5, #1
    341c:	d1f7      	bne.n	340e <uarte_nrfx_poll_out+0x64>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    341e:	2301      	movs	r3, #1
    3420:	60e3      	str	r3, [r4, #12]
	*lock = 0;
    3422:	2300      	movs	r3, #0
    3424:	60b3      	str	r3, [r6, #8]
    3426:	e7e0      	b.n	33ea <uarte_nrfx_poll_out+0x40>

00003428 <k_sys_fatal_error_handler>:
	ARG_UNUSED(reason);

	LOG_PANIC();

	LOG_ERR("Resetting system");
	sys_arch_reboot(0);
    3428:	2000      	movs	r0, #0
{
    342a:	b508      	push	{r3, lr}
	sys_arch_reboot(0);
    342c:	f7fd fe64 	bl	10f8 <sys_arch_reboot>

00003430 <hw_cc310_init>:
#include <nrf_cc310_platform.h>

#if CONFIG_HW_CC310

static int hw_cc310_init(struct device *dev)
{
    3430:	b508      	push	{r3, lr}
	int res;

	__ASSERT_NO_MSG(dev != NULL);

	/* Set the RTOS abort APIs */
	nrf_cc310_platform_abort_init();
    3432:	f7fd fbb9 	bl	ba8 <nrf_cc310_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc310_platform_mutex_init();
    3436:	f7fd fc3b 	bl	cb0 <nrf_cc310_platform_mutex_init>
	res = nrf_cc310_platform_init();
#else
	res = nrf_cc310_platform_init_no_rng();
#endif
	return res;
}
    343a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc310_platform_init_no_rng();
    343e:	f7ff bb6f 	b.w	2b20 <nrf_cc310_platform_init_no_rng>

00003442 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    3442:	f000 b913 	b.w	366c <z_impl_k_busy_wait>

00003446 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    3446:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3448:	4605      	mov	r5, r0
    344a:	460e      	mov	r6, r1
	__asm__ volatile(
    344c:	f04f 0320 	mov.w	r3, #32
    3450:	f3ef 8711 	mrs	r7, BASEPRI
    3454:	f383 8811 	msr	BASEPRI, r3
    3458:	f3bf 8f6f 	isb	sy
	return z_impl_k_current_get();
    345c:	f7ff f99e 	bl	279c <z_impl_k_current_get>
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	k_sys_fatal_error_handler(reason, esf);
    3460:	4631      	mov	r1, r6
    3462:	4604      	mov	r4, r0
    3464:	4628      	mov	r0, r5
    3466:	f7ff ffdf 	bl	3428 <k_sys_fatal_error_handler>
	__asm__ volatile(
    346a:	f387 8811 	msr	BASEPRI, r7
    346e:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    3472:	4620      	mov	r0, r4
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	arch_irq_unlock(key);
	k_thread_abort(thread);
}
    3474:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3478:	f7fd be5c 	b.w	1134 <z_impl_k_thread_abort>

0000347c <z_sys_power_save_idle_exit>:
	z_clock_idle_exit();
    347c:	f7ff be76 	b.w	316c <z_clock_idle_exit>

00003480 <k_mem_slab_init>:
{
    3480:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    3482:	2400      	movs	r4, #0
    3484:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    3486:	ea41 0402 	orr.w	r4, r1, r2
    348a:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    348e:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    3492:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    3494:	d10c      	bne.n	34b0 <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    3496:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    3498:	42a3      	cmp	r3, r4
    349a:	d103      	bne.n	34a4 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    349c:	e9c0 0000 	strd	r0, r0, [r0]
}
    34a0:	2000      	movs	r0, #0
}
    34a2:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    34a4:	6945      	ldr	r5, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    34a6:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
    34a8:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
    34aa:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    34ac:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    34ae:	e7f3      	b.n	3498 <k_mem_slab_init+0x18>
		return -EINVAL;
    34b0:	f06f 0015 	mvn.w	r0, #21
	return rc;
    34b4:	e7f5      	b.n	34a2 <k_mem_slab_init+0x22>

000034b6 <z_impl_k_mutex_init>:
{
    34b6:	4603      	mov	r3, r0
	mutex->owner = NULL;
    34b8:	2000      	movs	r0, #0
    34ba:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
    34be:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
    34c2:	4770      	bx	lr

000034c4 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    34c4:	b921      	cbnz	r1, 34d0 <z_reschedule+0xc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    34c6:	f3ef 8005 	mrs	r0, IPSR
    34ca:	b908      	cbnz	r0, 34d0 <z_reschedule+0xc>
    34cc:	f7fd bc06 	b.w	cdc <arch_swap>
    34d0:	f381 8811 	msr	BASEPRI, r1
    34d4:	f3bf 8f6f 	isb	sy
}
    34d8:	4770      	bx	lr

000034da <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    34da:	4603      	mov	r3, r0
    34dc:	b920      	cbnz	r0, 34e8 <z_reschedule_irqlock+0xe>
    34de:	f3ef 8205 	mrs	r2, IPSR
    34e2:	b90a      	cbnz	r2, 34e8 <z_reschedule_irqlock+0xe>
    34e4:	f7fd bbfa 	b.w	cdc <arch_swap>
    34e8:	f383 8811 	msr	BASEPRI, r3
    34ec:	f3bf 8f6f 	isb	sy
}
    34f0:	4770      	bx	lr

000034f2 <z_reschedule_unlocked>:
	__asm__ volatile(
    34f2:	f04f 0320 	mov.w	r3, #32
    34f6:	f3ef 8011 	mrs	r0, BASEPRI
    34fa:	f383 8811 	msr	BASEPRI, r3
    34fe:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    3502:	f7ff bfea 	b.w	34da <z_reschedule_irqlock>

00003506 <z_priq_dumb_best>:
{
    3506:	4603      	mov	r3, r0
	return list->head == list;
    3508:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    350a:	4283      	cmp	r3, r0
    350c:	d003      	beq.n	3516 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    350e:	2800      	cmp	r0, #0
    3510:	bf38      	it	cc
    3512:	2000      	movcc	r0, #0
    3514:	4770      	bx	lr
	struct k_thread *thread = NULL;
    3516:	2000      	movs	r0, #0
}
    3518:	4770      	bx	lr

0000351a <z_ready_thread>:
{
    351a:	b510      	push	{r4, lr}
    351c:	f04f 0320 	mov.w	r3, #32
    3520:	f3ef 8411 	mrs	r4, BASEPRI
    3524:	f383 8811 	msr	BASEPRI, r3
    3528:	f3bf 8f6f 	isb	sy
		ready_thread(thread);
    352c:	f7fe fe98 	bl	2260 <ready_thread>
	__asm__ volatile(
    3530:	f384 8811 	msr	BASEPRI, r4
    3534:	f3bf 8f6f 	isb	sy
}
    3538:	bd10      	pop	{r4, pc}

0000353a <z_thread_timeout>:
{
    353a:	b538      	push	{r3, r4, r5, lr}
	if (thread->base.pended_on != NULL) {
    353c:	f850 3c10 	ldr.w	r3, [r0, #-16]
{
    3540:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    3542:	f1a0 0118 	sub.w	r1, r0, #24
	if (thread->base.pended_on != NULL) {
    3546:	b1c3      	cbz	r3, 357a <z_thread_timeout+0x40>
	__asm__ volatile(
    3548:	f04f 0320 	mov.w	r3, #32
    354c:	f3ef 8511 	mrs	r5, BASEPRI
    3550:	f383 8811 	msr	BASEPRI, r3
    3554:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    3558:	f850 0c10 	ldr.w	r0, [r0, #-16]
    355c:	f7fe fe2a 	bl	21b4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    3560:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    3564:	f023 0302 	bic.w	r3, r3, #2
    3568:	f804 3c0b 	strb.w	r3, [r4, #-11]
		thread->base.pended_on = NULL;
    356c:	2300      	movs	r3, #0
    356e:	f844 3c10 	str.w	r3, [r4, #-16]
	__asm__ volatile(
    3572:	f385 8811 	msr	BASEPRI, r5
    3576:	f3bf 8f6f 	isb	sy
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    357a:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	z_ready_thread(thread);
    357e:	4608      	mov	r0, r1
    3580:	f023 0314 	bic.w	r3, r3, #20
    3584:	f804 3c0b 	strb.w	r3, [r4, #-11]
}
    3588:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_ready_thread(thread);
    358c:	f7ff bfc5 	b.w	351a <z_ready_thread>

00003590 <z_remove_thread_from_ready_q>:
{
    3590:	b510      	push	{r4, lr}
	__asm__ volatile(
    3592:	f04f 0320 	mov.w	r3, #32
    3596:	f3ef 8411 	mrs	r4, BASEPRI
    359a:	f383 8811 	msr	BASEPRI, r3
    359e:	f3bf 8f6f 	isb	sy
		unready_thread(thread);
    35a2:	f7fe ffbb 	bl	251c <unready_thread>
	__asm__ volatile(
    35a6:	f384 8811 	msr	BASEPRI, r4
    35aa:	f3bf 8f6f 	isb	sy
}
    35ae:	bd10      	pop	{r4, pc}

000035b0 <add_to_waitq_locked>:
{
    35b0:	b538      	push	{r3, r4, r5, lr}
    35b2:	4604      	mov	r4, r0
    35b4:	460d      	mov	r5, r1
	unready_thread(thread);
    35b6:	f7fe ffb1 	bl	251c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    35ba:	7b63      	ldrb	r3, [r4, #13]
    35bc:	f043 0302 	orr.w	r3, r3, #2
    35c0:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    35c2:	b1c5      	cbz	r5, 35f6 <add_to_waitq_locked+0x46>
	return list->head == list;
    35c4:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    35c6:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    35c8:	429d      	cmp	r5, r3
    35ca:	bf08      	it	eq
    35cc:	2300      	moveq	r3, #0
    35ce:	2b00      	cmp	r3, #0
    35d0:	bf38      	it	cc
    35d2:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    35d4:	b183      	cbz	r3, 35f8 <add_to_waitq_locked+0x48>
	if (thread_1->base.prio < thread_2->base.prio) {
    35d6:	f994 100e 	ldrsb.w	r1, [r4, #14]
    35da:	f993 200e 	ldrsb.w	r2, [r3, #14]
    35de:	4291      	cmp	r1, r2
    35e0:	db04      	blt.n	35ec <add_to_waitq_locked+0x3c>
	return (node == list->tail) ? NULL : node->next;
    35e2:	686a      	ldr	r2, [r5, #4]
    35e4:	429a      	cmp	r2, r3
    35e6:	d007      	beq.n	35f8 <add_to_waitq_locked+0x48>
    35e8:	681b      	ldr	r3, [r3, #0]
    35ea:	e7f3      	b.n	35d4 <add_to_waitq_locked+0x24>
	node->prev = successor->prev;
    35ec:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    35ee:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    35f2:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    35f4:	605c      	str	r4, [r3, #4]
}
    35f6:	bd38      	pop	{r3, r4, r5, pc}
	node->prev = list->tail;
    35f8:	686b      	ldr	r3, [r5, #4]
	node->next = list;
    35fa:	6025      	str	r5, [r4, #0]
	node->prev = list->tail;
    35fc:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    35fe:	686b      	ldr	r3, [r5, #4]
    3600:	601c      	str	r4, [r3, #0]
	list->tail = node;
    3602:	606c      	str	r4, [r5, #4]
    3604:	e7f7      	b.n	35f6 <add_to_waitq_locked+0x46>

00003606 <z_unpend_first_thread>:
{
    3606:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    3608:	f04f 0320 	mov.w	r3, #32
    360c:	f3ef 8211 	mrs	r2, BASEPRI
    3610:	f383 8811 	msr	BASEPRI, r3
    3614:	f3bf 8f6f 	isb	sy
		ret = _priq_wait_best(&wait_q->waitq);
    3618:	f7ff ff75 	bl	3506 <z_priq_dumb_best>
    361c:	4604      	mov	r4, r0
	__asm__ volatile(
    361e:	f382 8811 	msr	BASEPRI, r2
    3622:	f3bf 8f6f 	isb	sy

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    3626:	b1c8      	cbz	r0, 365c <z_unpend_first_thread+0x56>
	__asm__ volatile(
    3628:	f04f 0320 	mov.w	r3, #32
    362c:	f3ef 8511 	mrs	r5, BASEPRI
    3630:	f383 8811 	msr	BASEPRI, r3
    3634:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    3638:	4601      	mov	r1, r0
    363a:	6880      	ldr	r0, [r0, #8]
    363c:	f7fe fdba 	bl	21b4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    3640:	7b63      	ldrb	r3, [r4, #13]
    3642:	f023 0302 	bic.w	r3, r3, #2
    3646:	7363      	strb	r3, [r4, #13]
		thread->base.pended_on = NULL;
    3648:	2300      	movs	r3, #0
    364a:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    364c:	f385 8811 	msr	BASEPRI, r5
    3650:	f3bf 8f6f 	isb	sy
	return z_abort_timeout(&thread->base.timeout);
    3654:	f104 0018 	add.w	r0, r4, #24
    3658:	f000 f80a 	bl	3670 <z_abort_timeout>
}
    365c:	4620      	mov	r0, r4
    365e:	bd38      	pop	{r3, r4, r5, pc}

00003660 <k_is_in_isr>:
    3660:	f3ef 8005 	mrs	r0, IPSR
}
    3664:	3800      	subs	r0, #0
    3666:	bf18      	it	ne
    3668:	2001      	movne	r0, #1
    366a:	4770      	bx	lr

0000366c <z_impl_k_busy_wait>:
	arch_busy_wait(usec_to_wait);
    366c:	f7fd b93e 	b.w	8ec <arch_busy_wait>

00003670 <z_abort_timeout>:
{
    3670:	b510      	push	{r4, lr}
	__asm__ volatile(
    3672:	f04f 0220 	mov.w	r2, #32
    3676:	f3ef 8411 	mrs	r4, BASEPRI
    367a:	f382 8811 	msr	BASEPRI, r2
    367e:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    3682:	6803      	ldr	r3, [r0, #0]
    3684:	b13b      	cbz	r3, 3696 <z_abort_timeout+0x26>
			remove_timeout(to);
    3686:	f7ff f921 	bl	28cc <remove_timeout>
			ret = 0;
    368a:	2000      	movs	r0, #0
	__asm__ volatile(
    368c:	f384 8811 	msr	BASEPRI, r4
    3690:	f3bf 8f6f 	isb	sy
}
    3694:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    3696:	f06f 0015 	mvn.w	r0, #21
    369a:	e7f7      	b.n	368c <z_abort_timeout+0x1c>

0000369c <z_get_next_timeout_expiry>:
{
    369c:	b510      	push	{r4, lr}
	__asm__ volatile(
    369e:	f04f 0320 	mov.w	r3, #32
    36a2:	f3ef 8411 	mrs	r4, BASEPRI
    36a6:	f383 8811 	msr	BASEPRI, r3
    36aa:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    36ae:	f7ff f921 	bl	28f4 <next_timeout>
	__asm__ volatile(
    36b2:	f384 8811 	msr	BASEPRI, r4
    36b6:	f3bf 8f6f 	isb	sy
}
    36ba:	bd10      	pop	{r4, pc}

000036bc <z_set_timeout_expiry>:
{
    36bc:	b570      	push	{r4, r5, r6, lr}
    36be:	4604      	mov	r4, r0
    36c0:	460d      	mov	r5, r1
	__asm__ volatile(
    36c2:	f04f 0320 	mov.w	r3, #32
    36c6:	f3ef 8611 	mrs	r6, BASEPRI
    36ca:	f383 8811 	msr	BASEPRI, r3
    36ce:	f3bf 8f6f 	isb	sy
		int next = next_timeout();
    36d2:	f7ff f90f 	bl	28f4 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    36d6:	2801      	cmp	r0, #1
    36d8:	dd05      	ble.n	36e6 <z_set_timeout_expiry+0x2a>
    36da:	42a0      	cmp	r0, r4
    36dc:	dd03      	ble.n	36e6 <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, idle);
    36de:	4629      	mov	r1, r5
    36e0:	4620      	mov	r0, r4
    36e2:	f7fd f9e3 	bl	aac <z_clock_set_timeout>
	__asm__ volatile(
    36e6:	f386 8811 	msr	BASEPRI, r6
    36ea:	f3bf 8f6f 	isb	sy
}
    36ee:	bd70      	pop	{r4, r5, r6, pc}

000036f0 <z_tick_get_32>:

u32_t z_tick_get_32(void)
{
    36f0:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (u32_t)z_tick_get();
    36f2:	f7ff f9e9 	bl	2ac8 <z_tick_get>
#else
	return (u32_t)curr_tick;
#endif
}
    36f6:	bd08      	pop	{r3, pc}

000036f8 <k_heap_init>:
{
    36f8:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
    36fa:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    36fe:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    3702:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    3704:	f7ff bc32 	b.w	2f6c <sys_heap_init>

00003708 <_OffsetAbsSyms>:
#include "offsets_aarch64.c"
#else
#include "offsets_aarch32.c"
#endif

GEN_ABS_SYM_END
    3708:	4770      	bx	lr
