// Seed: 3239804022
module module_0 (
    output logic id_0,
    output reg id_1,
    output id_2,
    input reg id_3,
    output id_4,
    output id_5
);
  always @(1 or posedge id_3)
    if (1) id_4 <= id_3 * (1);
    else
      case (id_3)
        id_3: id_1 <= id_3;
        id_3: id_2 <= 1;
        1: begin
          id_1 <= #1 1;
          id_5 = 1;
          id_5 = 1;
        end
        default: id_1 = 1;
      endcase
endmodule
