# system info sonic_monitor_tb on 2011.12.07.02:31:03
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1323243062
#
#
# Files generated for sonic_monitor_tb on 2011.12.07.02:31:03
files:
filepath,kind,attributes,module,is_top
sonic_monitor/testbench/sonic_monitor_tb/simulation/sonic_monitor_tb.v,VERILOG,,sonic_monitor_tb,true
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/sonic_monitor_tb_sonic_monitor_inst.v,VERILOG,,sonic_monitor_tb_sonic_monitor_inst,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_monitor,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/altera_avalon_st_monitor_assertion.sv,SYSTEM_VERILOG,,altera_avalon_st_monitor,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/altera_avalon_st_monitor_coverage.sv,SYSTEM_VERILOG,,altera_avalon_st_monitor,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/altera_avalon_st_monitor_transactions.sv,SYSTEM_VERILOG,,altera_avalon_st_monitor,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/altera_avalon_st_monitor.sv,SYSTEM_VERILOG,,altera_avalon_st_monitor,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
sonic_monitor/testbench/sonic_monitor_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sonic_monitor_tb.sonic_monitor_inst,sonic_monitor_tb_sonic_monitor_inst
sonic_monitor_tb.sonic_monitor_inst.sonic_rx_monitor,altera_avalon_st_monitor
sonic_monitor_tb.sonic_monitor_inst.sonic_tx_monitor,altera_avalon_st_monitor
sonic_monitor_tb.sonic_monitor_inst.rst_controller,altera_reset_controller
sonic_monitor_tb.sonic_monitor_inst_clk_in_bfm,altera_avalon_clock_source
sonic_monitor_tb.sonic_monitor_inst_reset_bfm,altera_avalon_reset_source
sonic_monitor_tb.sonic_monitor_inst_sonic_rx_monitor_src_bfm,altera_avalon_st_sink_bfm
sonic_monitor_tb.sonic_monitor_inst_sonic_tx_monitor_src_bfm,altera_avalon_st_sink_bfm
sonic_monitor_tb.sonic_monitor_inst_sonic_rx_monitor_sink_bfm,altera_avalon_st_source_bfm
sonic_monitor_tb.sonic_monitor_inst_sonic_tx_monitor_sink_bfm,altera_avalon_st_source_bfm
