Analysis & Synthesis report for tp2_e5_ERV25_grupo2
Thu Jun  5 23:13:23 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated
 15. Source assignments for ram_principal:inst|altsyncram:altsyncram_component|altsyncram_u8p2:auto_generated
 16. Parameter Settings for User Entity Instance: bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: opcode_decode:inst5
 18. Parameter Settings for User Entity Instance: alu:inst17
 19. Parameter Settings for User Entity Instance: operand_build:inst12
 20. Parameter Settings for User Entity Instance: ram_principal:inst|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: immediate_builder:inst4
 22. Parameter Settings for User Entity Instance: address_builder:inst2
 23. altsyncram Parameter Settings by Entity Instance
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun  5 23:13:23 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; tp2_e5_ERV25_grupo2                             ;
; Top-level Entity Name              ; tp2_e5_ERV25_grupo2                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,537                                           ;
;     Total combinational functions  ; 2,468                                           ;
;     Dedicated logic registers      ; 1,448                                           ;
; Total registers                    ; 1448                                            ;
; Total pins                         ; 469                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 66,752                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; EP4CE22F17C8L       ;                     ;
; Top-level entity name                                            ; tp2_e5_ERV25_grupo2 ; tp2_e5_ERV25_grupo2 ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                            ; Library ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; ram_principal.v                                                                     ; yes             ; User Wizard-Generated File             ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v           ;         ;
; tp2_e5_ERV25_grupo2.bdf                                                             ; yes             ; User Block Diagram/Schematic File      ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf   ;         ;
; fetch_unit.v                                                                        ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v              ;         ;
; bht_btb_ram.v                                                                       ; yes             ; User Wizard-Generated File             ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v             ;         ;
; bht_btb_module.bdf                                                                  ; yes             ; User Block Diagram/Schematic File      ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf        ;         ;
; opcode_decode.v                                                                     ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/opcode_decode.v           ;         ;
; immediate_builder.v                                                                 ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/immediate_builder.v       ;         ;
; decode_latch.v                                                                      ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/decode_latch.v            ;         ;
; register_bank.v                                                                     ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v           ;         ;
; op_latch.v                                                                          ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/op_latch.v                ;         ;
; operand_build.v                                                                     ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/operand_build.v           ;         ;
; alu.v                                                                               ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu.v                     ;         ;
; alu_latch.v                                                                         ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu_latch.v               ;         ;
; instruction_constant.v                                                              ; yes             ; User Wizard-Generated File             ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v    ;         ;
; tag_latch.v                                                                         ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tag_latch.v               ;         ;
; prediction_module.v                                                                 ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/prediction_module.v       ;         ;
; pc_target_concat.v                                                                  ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/pc_target_concat.v        ;         ;
; bht_btb_wr_data_builder.v                                                           ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_wr_data_builder.v ;         ;
; address_builder.v                                                                   ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/address_builder.v         ;         ;
; ad_latch.v                                                                          ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ad_latch.v                ;         ;
; next_pc_decision_module.v                                                           ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/next_pc_decision_module.v ;         ;
; branch_result_module.v                                                              ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/branch_result_module.v    ;         ;
; pipeline_control.v                                                                  ; yes             ; User Verilog HDL File                  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/pipeline_control.v        ;         ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                           ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                           ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                           ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                           ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal241.inc                                                                      ; yes             ; Megafunction                           ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                   ;         ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                           ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                                                                          ; yes             ; Megafunction                           ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                                                                          ; yes             ; Megafunction                           ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                                                                        ; yes             ; Megafunction                           ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_c2o1.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf    ;         ;
; db/altsyncram_u8p2.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_u8p2.tdf    ;         ;
; /bruno/itba/10mo cuatri/electronica 5/tps/electro_5_tps/tp2/python/program_word.hex ; yes             ; Auto-Found Memory Initialization File  ; /bruno/itba/10mo cuatri/electronica 5/tps/electro_5_tps/tp2/python/program_word.hex                     ;         ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,537     ;
;                                             ;           ;
; Total combinational functions               ; 2468      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2019      ;
;     -- 3 input functions                    ; 257       ;
;     -- <=2 input functions                  ; 192       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2317      ;
;     -- arithmetic mode                      ; 151       ;
;                                             ;           ;
; Total registers                             ; 1448      ;
;     -- Dedicated logic registers            ; 1448      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 469       ;
; Total memory bits                           ; 66752     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1499      ;
; Total fan-out                               ; 17420     ;
; Average fan-out                             ; 3.55      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name             ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |tp2_e5_ERV25_grupo2                         ; 2468 (1)            ; 1448 (0)                  ; 66752       ; 0            ; 0       ; 0         ; 469  ; 0            ; |tp2_e5_ERV25_grupo2                                                                                                       ; tp2_e5_ERV25_grupo2     ; work         ;
;    |ad_latch:inst13|                         ; 0 (0)               ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|ad_latch:inst13                                                                                       ; ad_latch                ; work         ;
;    |address_builder:inst2|                   ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|address_builder:inst2                                                                                 ; address_builder         ; work         ;
;    |alu:inst17|                              ; 331 (331)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|alu:inst17                                                                                            ; alu                     ; work         ;
;    |alu_latch:inst18|                        ; 0 (0)               ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|alu_latch:inst18                                                                                      ; alu_latch               ; work         ;
;    |bht_btb_module:inst11|                   ; 7 (0)               ; 5 (0)                     ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|bht_btb_module:inst11                                                                                 ; bht_btb_module          ; work         ;
;       |bht_btb_ram:inst|                     ; 0 (0)               ; 0 (0)                     ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst                                                                ; bht_btb_ram             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;             |altsyncram_c2o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated ; altsyncram_c2o1         ; work         ;
;       |bht_btb_wr_data_builder:inst4|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_wr_data_builder:inst4                                                   ; bht_btb_wr_data_builder ; work         ;
;       |prediction_module:inst3|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|bht_btb_module:inst11|prediction_module:inst3                                                         ; prediction_module       ; work         ;
;       |tag_latch:inst2|                      ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|bht_btb_module:inst11|tag_latch:inst2                                                                 ; tag_latch               ; work         ;
;    |branch_result_module:inst8|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|branch_result_module:inst8                                                                            ; branch_result_module    ; work         ;
;    |decode_latch:inst1|                      ; 103 (103)           ; 99 (99)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|decode_latch:inst1                                                                                    ; decode_latch            ; work         ;
;    |fetch_unit:inst3|                        ; 140 (140)           ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|fetch_unit:inst3                                                                                      ; fetch_unit              ; work         ;
;    |immediate_builder:inst4|                 ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|immediate_builder:inst4                                                                               ; immediate_builder       ; work         ;
;    |next_pc_decision_module:inst9|           ; 68 (68)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|next_pc_decision_module:inst9                                                                         ; next_pc_decision_module ; work         ;
;    |op_latch:inst16|                         ; 115 (115)           ; 115 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|op_latch:inst16                                                                                       ; op_latch                ; work         ;
;    |opcode_decode:inst5|                     ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|opcode_decode:inst5                                                                                   ; opcode_decode           ; work         ;
;    |operand_build:inst12|                    ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|operand_build:inst12                                                                                  ; operand_build           ; work         ;
;    |pipeline_control:inst7|                  ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|pipeline_control:inst7                                                                                ; pipeline_control        ; work         ;
;    |ram_principal:inst|                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|ram_principal:inst                                                                                    ; ram_principal           ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component                                                    ; altsyncram              ; work         ;
;          |altsyncram_u8p2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_u8p2:auto_generated                     ; altsyncram_u8p2         ; work         ;
;    |register_bank:inst15|                    ; 1431 (1431)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|register_bank:inst15                                                                                  ; register_bank           ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None                       ;
; ram_principal:inst|altsyncram:altsyncram_component|altsyncram_u8p2:auto_generated|ALTSYNCRAM                     ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; ../Python/program_word.hex ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------+
; Altera ; RAM: 2-PORT  ; 24.1    ; N/A          ; N/A          ; |tp2_e5_ERV25_grupo2|ram_principal:inst                     ; ram_principal.v        ;
; Altera ; LPM_CONSTANT ; 24.1    ; N/A          ; N/A          ; |tp2_e5_ERV25_grupo2|instruction_constant:inst10            ; instruction_constant.v ;
; Altera ; RAM: 2-PORT  ; 24.1    ; N/A          ; N/A          ; |tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst ; bht_btb_ram.v          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; op_latch:inst16|instr_type_out[3]     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1448  ;
; Number of registers using Synchronous Clear  ; 1026  ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1448  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1216  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; fetch_unit:inst3|pc[31]                 ; 4       ;
; fetch_unit:inst3|pc[30]                 ; 4       ;
; fetch_unit:inst3|pc[29]                 ; 4       ;
; fetch_unit:inst3|pc[28]                 ; 4       ;
; fetch_unit:inst3|pc[27]                 ; 4       ;
; fetch_unit:inst3|pc[26]                 ; 4       ;
; fetch_unit:inst3|pc[25]                 ; 4       ;
; fetch_unit:inst3|pc[24]                 ; 4       ;
; fetch_unit:inst3|pc[23]                 ; 4       ;
; fetch_unit:inst3|pc[22]                 ; 4       ;
; fetch_unit:inst3|pc[21]                 ; 4       ;
; fetch_unit:inst3|pc[20]                 ; 4       ;
; fetch_unit:inst3|pc[19]                 ; 4       ;
; fetch_unit:inst3|pc[18]                 ; 4       ;
; fetch_unit:inst3|pc[17]                 ; 4       ;
; fetch_unit:inst3|pc[16]                 ; 4       ;
; fetch_unit:inst3|pc[15]                 ; 4       ;
; fetch_unit:inst3|pc[14]                 ; 4       ;
; fetch_unit:inst3|pc[13]                 ; 4       ;
; fetch_unit:inst3|pc[12]                 ; 4       ;
; fetch_unit:inst3|pc[11]                 ; 4       ;
; fetch_unit:inst3|pc[10]                 ; 4       ;
; fetch_unit:inst3|pc[9]                  ; 4       ;
; fetch_unit:inst3|pc[8]                  ; 4       ;
; fetch_unit:inst3|pc[7]                  ; 4       ;
; fetch_unit:inst3|pc[6]                  ; 4       ;
; fetch_unit:inst3|pc[5]                  ; 4       ;
; fetch_unit:inst3|pc[4]                  ; 4       ;
; fetch_unit:inst3|pc[3]                  ; 4       ;
; fetch_unit:inst3|pc[2]                  ; 4       ;
; Total number of inverted registers = 30 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 99 bits   ; 198 LEs       ; 99 LEs               ; 99 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|decode_latch:inst1|pc_out[19]            ;
; 3:1                ; 115 bits  ; 230 LEs       ; 115 LEs              ; 115 LEs                ; Yes        ; |tp2_e5_ERV25_grupo2|op_latch:inst16|rs2_data_out[31]         ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[31][4]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[30][21]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[29][29]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[28][25]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[27][25]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[26][25]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[25][24]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[24][11]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[23][26]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[22][20]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[21][10]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[20][7]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[19][7]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[18][1]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[17][6]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[16][6]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[15][6]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[14][6]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[13][20]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[12][21]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[11][22]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[10][25]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[9][9]             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[8][13]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[7][27]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[6][31]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[5][0]             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[4][0]             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[3][10]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[2][10]            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[1][2]             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |tp2_e5_ERV25_grupo2|register_bank:inst15|x[0][17]            ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|next_pc_decision_module:inst9|pc_new[27] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|pipeline_control:inst7|op_nop            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |tp2_e5_ERV25_grupo2|alu:inst17|c                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|alu:inst17|c                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|immediate_builder:inst4|Mux10            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|immediate_builder:inst4|Mux17            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|next_pc_decision_module:inst9|pc_new[10] ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |tp2_e5_ERV25_grupo2|operand_build:inst12|Selector0           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|alu:inst17|c                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |tp2_e5_ERV25_grupo2|address_builder:inst2|Add0               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |tp2_e5_ERV25_grupo2|address_builder:inst2|Add0               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|immediate_builder:inst4|Mux2             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|alu:inst17|c                             ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; No         ; |tp2_e5_ERV25_grupo2|address_builder:inst2|Mux8               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|alu:inst17|c                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|immediate_builder:inst4|Mux20            ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|register_bank:inst15|rs1_data[13]        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|alu:inst17|c                             ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |tp2_e5_ERV25_grupo2|register_bank:inst15|rs2_data[7]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for ram_principal:inst|altsyncram:altsyncram_component|altsyncram_u8p2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_c2o1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: opcode_decode:inst5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                         ;
; I_TYPE         ; 001   ; Unsigned Binary                         ;
; S_TYPE         ; 010   ; Unsigned Binary                         ;
; B_TYPE         ; 011   ; Unsigned Binary                         ;
; U_TYPE         ; 100   ; Unsigned Binary                         ;
; J_TYPE         ; 101   ; Unsigned Binary                         ;
; N_TYPE         ; 111   ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:inst17 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                ;
; I_TYPE         ; 001   ; Unsigned Binary                ;
; S_TYPE         ; 010   ; Unsigned Binary                ;
; B_TYPE         ; 011   ; Unsigned Binary                ;
; U_TYPE         ; 100   ; Unsigned Binary                ;
; J_TYPE         ; 101   ; Unsigned Binary                ;
; N_TYPE         ; 111   ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: operand_build:inst12 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                          ;
; I_TYPE         ; 001   ; Unsigned Binary                          ;
; S_TYPE         ; 010   ; Unsigned Binary                          ;
; B_TYPE         ; 011   ; Unsigned Binary                          ;
; U_TYPE         ; 100   ; Unsigned Binary                          ;
; J_TYPE         ; 101   ; Unsigned Binary                          ;
; N_TYPE         ; 111   ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_principal:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-------------------------------+
; Parameter Name                     ; Value                      ; Type                          ;
+------------------------------------+----------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                         ; Signed Integer                ;
; WIDTHAD_A                          ; 11                         ; Signed Integer                ;
; NUMWORDS_A                         ; 2048                       ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                       ;
; WIDTH_B                            ; 32                         ; Signed Integer                ;
; WIDTHAD_B                          ; 11                         ; Signed Integer                ;
; NUMWORDS_B                         ; 2048                       ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK0                     ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 4                          ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                       ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                       ;
; INIT_FILE                          ; ../Python/program_word.hex ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_u8p2            ; Untyped                       ;
+------------------------------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: immediate_builder:inst4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                             ;
; I_TYPE         ; 001   ; Unsigned Binary                             ;
; S_TYPE         ; 010   ; Unsigned Binary                             ;
; B_TYPE         ; 011   ; Unsigned Binary                             ;
; U_TYPE         ; 100   ; Unsigned Binary                             ;
; J_TYPE         ; 101   ; Unsigned Binary                             ;
; N_TYPE         ; 111   ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: address_builder:inst2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                           ;
; I_TYPE         ; 001   ; Unsigned Binary                           ;
; S_TYPE         ; 010   ; Unsigned Binary                           ;
; B_TYPE         ; 011   ; Unsigned Binary                           ;
; U_TYPE         ; 100   ; Unsigned Binary                           ;
; J_TYPE         ; 101   ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                      ;
; Entity Instance                           ; bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; ram_principal:inst|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 469                         ;
; cycloneiii_ff         ; 1448                        ;
;     CLR               ; 232                         ;
;     ENA CLR           ; 190                         ;
;     ENA CLR SCLR      ; 1026                        ;
; cycloneiii_lcell_comb ; 2498                        ;
;     arith             ; 151                         ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 93                          ;
;     normal            ; 2347                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 164                         ;
;         4 data inputs ; 2019                        ;
; cycloneiii_ram_block  ; 51                          ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 6.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Thu Jun  5 23:13:02 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram_principal.v
    Info (12023): Found entity 1: ram_principal File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tp2_e5_erv25_grupo2.bdf
    Info (12023): Found entity 1: tp2_e5_ERV25_grupo2
Info (12021): Found 1 design units, including 1 entities, in source file fetch_unit.v
    Info (12023): Found entity 1: fetch_unit File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file constant0.v
    Info (12023): Found entity 1: constant0_lpm_constant_r09 File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v Line: 47
    Info (12023): Found entity 2: constant0 File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file btb.v
    Info (12023): Found entity 1: btb File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/btb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_controller.v
    Info (12023): Found entity 1: bht_btb_controller File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_controller.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_ram.v
    Info (12023): Found entity 1: bht_btb_ram File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_module.bdf
    Info (12023): Found entity 1: bht_btb_module
Info (12021): Found 1 design units, including 1 entities, in source file opcode_decode.v
    Info (12023): Found entity 1: opcode_decode File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/opcode_decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immediate_builder.v
    Info (12023): Found entity 1: immediate_builder File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/immediate_builder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_latch.v
    Info (12023): Found entity 1: decode_latch File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/decode_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_bank.v
    Info (12023): Found entity 1: register_bank File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file op_latch.v
    Info (12023): Found entity 1: op_latch File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/op_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operand_build.v
    Info (12023): Found entity 1: operand_build File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/operand_build.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file concat_funct.v
    Info (12023): Found entity 1: concat_funct File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/concat_funct.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_latch.v
    Info (12023): Found entity 1: alu_latch File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu_latch.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file instruction_constant.v
    Info (12023): Found entity 1: instruction_constant_lpm_constant_139 File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v Line: 47
    Info (12023): Found entity 2: instruction_constant File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file tag_latch.v
    Info (12023): Found entity 1: tag_latch File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tag_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file prediction_module.v
    Info (12023): Found entity 1: prediction_module File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/prediction_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_target_concat.v
    Info (12023): Found entity 1: pc_target_concat File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/pc_target_concat.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_wr_data_builder.v
    Info (12023): Found entity 1: bht_btb_wr_data_builder File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_wr_data_builder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address_builder.v
    Info (12023): Found entity 1: address_builder File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/address_builder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad_latch.v
    Info (12023): Found entity 1: ad_latch File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ad_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file next_pc_decision_module.v
    Info (12023): Found entity 1: next_pc_decision_module File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/next_pc_decision_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_result_module.v
    Info (12023): Found entity 1: branch_result_module File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/branch_result_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_control.v
    Info (12023): Found entity 1: pipeline_control File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/pipeline_control.v Line: 1
Info (12127): Elaborating entity "tp2_e5_ERV25_grupo2" for the top level hierarchy
Info (12128): Elaborating entity "next_pc_decision_module" for hierarchy "next_pc_decision_module:inst9"
Info (12128): Elaborating entity "branch_result_module" for hierarchy "branch_result_module:inst8"
Info (12128): Elaborating entity "ad_latch" for hierarchy "ad_latch:inst13"
Info (12128): Elaborating entity "decode_latch" for hierarchy "decode_latch:inst1"
Info (12128): Elaborating entity "bht_btb_module" for hierarchy "bht_btb_module:inst11"
Info (12128): Elaborating entity "prediction_module" for hierarchy "bht_btb_module:inst11|prediction_module:inst3"
Info (12128): Elaborating entity "bht_btb_ram" for hierarchy "bht_btb_module:inst11|bht_btb_ram:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v Line: 89
Info (12133): Instantiated megafunction "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2o1.tdf
    Info (12023): Found entity 1: altsyncram_c2o1 File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c2o1" for hierarchy "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated" File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "bht_btb_wr_data_builder" for hierarchy "bht_btb_module:inst11|bht_btb_wr_data_builder:inst4"
Info (12128): Elaborating entity "tag_latch" for hierarchy "bht_btb_module:inst11|tag_latch:inst2"
Info (12128): Elaborating entity "pc_target_concat" for hierarchy "bht_btb_module:inst11|pc_target_concat:inst5"
Info (12128): Elaborating entity "fetch_unit" for hierarchy "fetch_unit:inst3"
Warning (10235): Verilog HDL Always Construct warning at fetch_unit.v(43): variable "stage_ena" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v Line: 43
Info (12128): Elaborating entity "pipeline_control" for hierarchy "pipeline_control:inst7"
Info (12128): Elaborating entity "opcode_decode" for hierarchy "opcode_decode:inst5"
Info (12128): Elaborating entity "op_latch" for hierarchy "op_latch:inst16"
Info (12128): Elaborating entity "register_bank" for hierarchy "register_bank:inst15"
Warning (10034): Output port "data_out" at register_bank.v(18) has no driver File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v Line: 18
Warning (10034): Output port "memwrite" at register_bank.v(20) has no driver File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v Line: 20
Info (12128): Elaborating entity "alu_latch" for hierarchy "alu_latch:inst18"
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst17"
Info (12128): Elaborating entity "operand_build" for hierarchy "operand_build:inst12"
Info (12128): Elaborating entity "ram_principal" for hierarchy "ram_principal:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 101
Info (12130): Elaborated megafunction instantiation "ram_principal:inst|altsyncram:altsyncram_component" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 101
Info (12133): Instantiated megafunction "ram_principal:inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../Python/program_word.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u8p2.tdf
    Info (12023): Found entity 1: altsyncram_u8p2 File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_u8p2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u8p2" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_u8p2:auto_generated" File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "immediate_builder" for hierarchy "immediate_builder:inst4"
Info (12128): Elaborating entity "address_builder" for hierarchy "address_builder:inst2"
Info (12128): Elaborating entity "instruction_constant" for hierarchy "instruction_constant:inst10"
Info (12128): Elaborating entity "instruction_constant_lpm_constant_139" for hierarchy "instruction_constant:inst10|instruction_constant_lpm_constant_139:instruction_constant_lpm_constant_139_component" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v Line: 71
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[19]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 589
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[20]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 618
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[21]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 647
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[22]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 676
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[23]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 705
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[24]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 734
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[25]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 763
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[26]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 792
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[27]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 821
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[28]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 850
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[29]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 879
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[30]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 908
        Warning (14320): Synthesized away node "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|q_b[31]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 937
Info (13000): Registers with preset signals will power-up high File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v Line: 30
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4179 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 467 output pins
    Info (21061): Implemented 3659 logic cells
    Info (21064): Implemented 51 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Thu Jun  5 23:13:23 2025
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:32


