# Reading pref.tcl
# do ControlPatternLength_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/User/Desktop/PBL.Circuito {C:/Users/User/Desktop/PBL.Circuito/controlOutputDis.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:18 on Mar 16,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/User/Desktop/PBL.Circuito" C:/Users/User/Desktop/PBL.Circuito/controlOutputDis.v 
# -- Compiling module controlOutputDis
# 
# Top level modules:
# 	controlOutputDis
# End time: 12:15:18 on Mar 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.controlOutputDis
# vsim work.controlOutputDis 
# Start time: 12:15:58 on Mar 16,2021
# Loading work.controlOutputDis
wave create -driver freeze -pattern clock -initialvalue {Not Logged} -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/controlOutputDis/ENTRADA_RE
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue {Not Logged} -period 200ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/controlOutputDis/ENTRADA_CO
wave create -driver freeze -pattern clock -initialvalue {Not Logged} -period 400ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/controlOutputDis/ENTRADA_AC
wave create -driver freeze -pattern clock -initialvalue 1 -period 800ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/controlOutputDis/BUTTON
add wave -position end  sim:/controlOutputDis/SEG_A
add wave -position end  sim:/controlOutputDis/SEG_B
add wave -position end  sim:/controlOutputDis/SEG_C
add wave -position end  sim:/controlOutputDis/SEG_D
add wave -position end  sim:/controlOutputDis/SEG_E
add wave -position end  sim:/controlOutputDis/SEG_F
add wave -position end  sim:/controlOutputDis/SEG_G
run
# End time: 12:19:22 on Mar 16,2021, Elapsed time: 0:03:24
# Errors: 0, Warnings: 0
