
*** Running vivado
    with args -log RCA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RCA.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RCA.tcl -notrace
Command: synth_design -top RCA -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 345.070 ; gain = 100.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RCA' [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/RCA.vhd:31]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/HA.vhd:25' bound to instance 'C0' of component 'HA' [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/RCA.vhd:42]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/HA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/HA.vhd:31]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/FA.vhd:24' bound to instance 'C1' of component 'FA' [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/RCA.vhd:43]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/FA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/FA.vhd:31]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/FA.vhd:24' bound to instance 'C2' of component 'FA' [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/RCA.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'RCA' (3#1) [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/sources_1/new/RCA.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.383 ; gain = 152.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.383 ; gain = 152.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'R[0]'. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[1]'. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[2]'. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[3]'. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[4]'. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[5]'. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[6]'. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[7]'. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RCA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RCA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 709.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 709.809 ; gain = 465.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 709.809 ; gain = 465.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 709.809 ; gain = 465.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 709.809 ; gain = 465.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 709.809 ; gain = 465.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 727.793 ; gain = 483.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 727.793 ; gain = 483.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 737.824 ; gain = 493.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 737.824 ; gain = 493.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 737.824 ; gain = 493.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 737.824 ; gain = 493.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 737.824 ; gain = 493.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 737.824 ; gain = 493.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 737.824 ; gain = 493.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     1|
|3     |LUT6 |     2|
|4     |IBUF |     6|
|5     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    14|
|2     |  C2     |FA_0   |     1|
|3     |  C1     |FA     |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 737.824 ; gain = 493.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 737.824 ; gain = 180.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 737.824 ; gain = 493.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 745.512 ; gain = 513.316
INFO: [Common 17-1381] The checkpoint 'C:/Users/CPEG202/Desktop/Lab_6real/Lab_6real.runs/synth_3/RCA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RCA_utilization_synth.rpt -pb RCA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 745.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 23:02:07 2018...
