
nucleo_l433_rover_arduino_port.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cb4  0800d938  0800d938  0001d938  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e5ec  0800e5ec  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800e5ec  0800e5ec  0001e5ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e5f4  0800e5f4  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800e5f4  0800e5f4  0001e5f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e5fc  0800e5fc  0001e5fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800e600  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000610  20000200  0800e800  00020200  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000810  0800e800  00020810  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fbde  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000401b  00000000  00000000  0003fe0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  00043e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001388  00000000  00000000  00045340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000284fd  00000000  00000000  000466c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a121  00000000  00000000  0006ebc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3970  00000000  00000000  00088ce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016c656  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000713c  00000000  00000000  0016c6a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d91c 	.word	0x0800d91c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	0800d91c 	.word	0x0800d91c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800101e:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_DMA_Init+0x38>)
 8001020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001022:	4a0b      	ldr	r2, [pc, #44]	; (8001050 <MX_DMA_Init+0x38>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6493      	str	r3, [r2, #72]	; 0x48
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_DMA_Init+0x38>)
 800102c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	2010      	movs	r0, #16
 800103c:	f002 f977 	bl	800332e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001040:	2010      	movs	r0, #16
 8001042:	f002 f990 	bl	8003366 <HAL_NVIC_EnableIRQ>

}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40021000 	.word	0x40021000

08001054 <MX_GPIO_Init>:
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
     PB8   ------> S_TIM16_CH1
*/
void MX_GPIO_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	; 0x28
 8001058:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
 8001068:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800106a:	4b5c      	ldr	r3, [pc, #368]	; (80011dc <MX_GPIO_Init+0x188>)
 800106c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106e:	4a5b      	ldr	r2, [pc, #364]	; (80011dc <MX_GPIO_Init+0x188>)
 8001070:	f043 0304 	orr.w	r3, r3, #4
 8001074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001076:	4b59      	ldr	r3, [pc, #356]	; (80011dc <MX_GPIO_Init+0x188>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107a:	f003 0304 	and.w	r3, r3, #4
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001082:	4b56      	ldr	r3, [pc, #344]	; (80011dc <MX_GPIO_Init+0x188>)
 8001084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001086:	4a55      	ldr	r2, [pc, #340]	; (80011dc <MX_GPIO_Init+0x188>)
 8001088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800108c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800108e:	4b53      	ldr	r3, [pc, #332]	; (80011dc <MX_GPIO_Init+0x188>)
 8001090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800109a:	4b50      	ldr	r3, [pc, #320]	; (80011dc <MX_GPIO_Init+0x188>)
 800109c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109e:	4a4f      	ldr	r2, [pc, #316]	; (80011dc <MX_GPIO_Init+0x188>)
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a6:	4b4d      	ldr	r3, [pc, #308]	; (80011dc <MX_GPIO_Init+0x188>)
 80010a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b2:	4b4a      	ldr	r3, [pc, #296]	; (80011dc <MX_GPIO_Init+0x188>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b6:	4a49      	ldr	r2, [pc, #292]	; (80011dc <MX_GPIO_Init+0x188>)
 80010b8:	f043 0302 	orr.w	r3, r3, #2
 80010bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010be:	4b47      	ldr	r3, [pc, #284]	; (80011dc <MX_GPIO_Init+0x188>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 80010ca:	2200      	movs	r2, #0
 80010cc:	f248 11b0 	movw	r1, #33200	; 0x81b0
 80010d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d4:	f002 fcc2 	bl	8003a5c <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	f242 0160 	movw	r1, #8288	; 0x2060
 80010de:	4840      	ldr	r0, [pc, #256]	; (80011e0 <MX_GPIO_Init+0x18c>)
 80010e0:	f002 fcbc 	bl	8003a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2180      	movs	r1, #128	; 0x80
 80010e8:	483e      	ldr	r0, [pc, #248]	; (80011e4 <MX_GPIO_Init+0x190>)
 80010ea:	f002 fcb7 	bl	8003a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010f4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	4619      	mov	r1, r3
 8001104:	4837      	ldr	r0, [pc, #220]	; (80011e4 <MX_GPIO_Init+0x190>)
 8001106:	f002 fb2f 	bl	8003768 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PA15 */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 800110a:	f248 13b0 	movw	r3, #33200	; 0x81b0
 800110e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001110:	2301      	movs	r3, #1
 8001112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001118:	2300      	movs	r3, #0
 800111a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4619      	mov	r1, r3
 8001122:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001126:	f002 fb1f 	bl	8003768 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 800112a:	2340      	movs	r3, #64	; 0x40
 800112c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001132:	2301      	movs	r3, #1
 8001134:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	4619      	mov	r1, r3
 800113c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001140:	f002 fb12 	bl	8003768 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin;
 8001144:	f242 0360 	movw	r3, #8288	; 0x2060
 8001148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114a:	2301      	movs	r3, #1
 800114c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001152:	2300      	movs	r3, #0
 8001154:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	4619      	mov	r1, r3
 800115c:	4820      	ldr	r0, [pc, #128]	; (80011e0 <MX_GPIO_Init+0x18c>)
 800115e:	f002 fb03 	bl	8003768 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001162:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001166:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001168:	2302      	movs	r3, #2
 800116a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001170:	2303      	movs	r3, #3
 8001172:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001174:	2305      	movs	r3, #5
 8001176:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4619      	mov	r1, r3
 800117e:	4818      	ldr	r0, [pc, #96]	; (80011e0 <MX_GPIO_Init+0x18c>)
 8001180:	f002 faf2 	bl	8003768 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001188:	2301      	movs	r3, #1
 800118a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	2300      	movs	r3, #0
 800118e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001190:	2300      	movs	r3, #0
 8001192:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	4619      	mov	r1, r3
 800119a:	4812      	ldr	r0, [pc, #72]	; (80011e4 <MX_GPIO_Init+0x190>)
 800119c:	f002 fae4 	bl	8003768 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a6:	2302      	movs	r3, #2
 80011a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 80011b2:	230e      	movs	r3, #14
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4619      	mov	r1, r3
 80011bc:	4808      	ldr	r0, [pc, #32]	; (80011e0 <MX_GPIO_Init+0x18c>)
 80011be:	f002 fad3 	bl	8003768 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2101      	movs	r1, #1
 80011c6:	2028      	movs	r0, #40	; 0x28
 80011c8:	f002 f8b1 	bl	800332e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011cc:	2028      	movs	r0, #40	; 0x28
 80011ce:	f002 f8ca 	bl	8003366 <HAL_NVIC_EnableIRQ>

}
 80011d2:	bf00      	nop
 80011d4:	3728      	adds	r7, #40	; 0x28
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000
 80011e0:	48000400 	.word	0x48000400
 80011e4:	48000800 	.word	0x48000800

080011e8 <_ZN3PinC1Ev>:
    uint16_t pin;
    bool valid;
    TIM_HandleTypeDef* p_tim;
    unsigned int tim_channel;

    Pin() : port(nullptr), pin(0), valid(false), p_tim(nullptr), tim_channel(0) {}
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	809a      	strh	r2, [r3, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	719a      	strb	r2, [r3, #6]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <_ZN3PinC1EP12GPIO_TypeDeft>:
    Pin(GPIO_TypeDef* p, uint16_t pn) : port(p), pin(pn), valid(true), p_tim(nullptr), tim_channel(0) {} // no timer
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	4613      	mov	r3, r2
 8001228:	80fb      	strh	r3, [r7, #6]
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	88fa      	ldrh	r2, [r7, #6]
 8001234:	809a      	strh	r2, [r3, #4]
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	2201      	movs	r2, #1
 800123a:	719a      	strb	r2, [r3, #6]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	2200      	movs	r2, #0
 8001246:	60da      	str	r2, [r3, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4618      	mov	r0, r3
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>:
    Pin(GPIO_TypeDef* p, uint16_t pn, TIM_HandleTypeDef* t, unsigned int c) : port(p), pin(pn), valid(true), p_tim(t), tim_channel(c) {}
 8001256:	b480      	push	{r7}
 8001258:	b085      	sub	sp, #20
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	603b      	str	r3, [r7, #0]
 8001262:	4613      	mov	r3, r2
 8001264:	80fb      	strh	r3, [r7, #6]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	68ba      	ldr	r2, [r7, #8]
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	88fa      	ldrh	r2, [r7, #6]
 8001270:	809a      	strh	r2, [r3, #4]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	2201      	movs	r2, #1
 8001276:	719a      	strb	r2, [r3, #6]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	60da      	str	r2, [r3, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4618      	mov	r0, r3
 8001288:	3714      	adds	r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
	...

08001294 <_Z5printPKc>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void print(const char *s)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  //	#ifdef PRINT
  HAL_StatusTypeDef code = HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7fe ffa1 	bl	80001e4 <strlen>
 80012a2:	4603      	mov	r3, r0
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
 80012aa:	6879      	ldr	r1, [r7, #4]
 80012ac:	4804      	ldr	r0, [pc, #16]	; (80012c0 <_Z5printPKc+0x2c>)
 80012ae:	f005 fa87 	bl	80067c0 <HAL_UART_Transmit>
 80012b2:	4603      	mov	r3, r0
 80012b4:	73fb      	strb	r3, [r7, #15]
  //	#endif
}
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2000072c 	.word	0x2000072c

080012c4 <printf>:
int printf(const char *s, ...)
{
 80012c4:	b40f      	push	{r0, r1, r2, r3}
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b0c2      	sub	sp, #264	; 0x108
 80012ca:	af00      	add	r7, sp, #0
  char buffer[256];
  //	#ifdef PRINT
  va_list args;
  va_start(args, s);
 80012cc:	f507 728a 	add.w	r2, r7, #276	; 0x114
 80012d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012d8:	601a      	str	r2, [r3, #0]
  vsprintf(buffer, s, args);
 80012da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012e2:	f107 0008 	add.w	r0, r7, #8
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 80012ec:	f009 f92c 	bl	800a548 <vsiprintf>
  perror(buffer);
 80012f0:	f107 0308 	add.w	r3, r7, #8
 80012f4:	4618      	mov	r0, r3
 80012f6:	f007 ff89 	bl	800920c <perror>
  print(buffer);
 80012fa:	f107 0308 	add.w	r3, r7, #8
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff ffc8 	bl	8001294 <_Z5printPKc>
  va_end(args);
  //	#endif
  return strlen(buffer);
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	4618      	mov	r0, r3
 800130a:	f7fe ff6b 	bl	80001e4 <strlen>
 800130e:	4603      	mov	r3, r0
}
 8001310:	4618      	mov	r0, r3
 8001312:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001316:	46bd      	mov	sp, r7
 8001318:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800131c:	b004      	add	sp, #16
 800131e:	4770      	bx	lr

08001320 <_Z11print_MOTORPcP13RoverArmMotor>:
RoverArmMotor Waist(&hspi1, SERVO_PWM_1, dummy_pin, AMT22_1, BLUE_ROBOTICS, 0, 359.99f);
int is_turning = 0;

/*---------------------HELPER---------------------*/
void print_MOTOR(char *msg, RoverArmMotor *pMotor)
{
 8001320:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001324:	b098      	sub	sp, #96	; 0x60
 8001326:	af0e      	add	r7, sp, #56	; 0x38
 8001328:	6078      	str	r0, [r7, #4]
 800132a:	6039      	str	r1, [r7, #0]
  double current_angle = pMotor->get_current_angle();
 800132c:	6838      	ldr	r0, [r7, #0]
 800132e:	f001 fb19 	bl	8002964 <_ZN13RoverArmMotor17get_current_angleEv>
 8001332:	ed87 0b08 	vstr	d0, [r7, #32]
  double current_angle_multi = pMotor->get_current_angle_multi();
 8001336:	6838      	ldr	r0, [r7, #0]
 8001338:	f001 fb54 	bl	80029e4 <_ZN13RoverArmMotor23get_current_angle_multiEv>
 800133c:	ed87 0b06 	vstr	d0, [r7, #24]
  double current_angle_sw = pMotor->get_current_angle_sw();
 8001340:	6838      	ldr	r0, [r7, #0]
 8001342:	f001 fbb1 	bl	8002aa8 <_ZN13RoverArmMotor20get_current_angle_swEv>
 8001346:	ed87 0b04 	vstr	d0, [r7, #16]
  int turn_count = pMotor->get_turn_count();
 800134a:	6838      	ldr	r0, [r7, #0]
 800134c:	f001 fc06 	bl	8002b5c <_ZN13RoverArmMotor14get_turn_countEv>
 8001350:	60f8      	str	r0, [r7, #12]
  printf("%s turn_count %d, setpoint %.2f, angle_sw %.2f, zero_sw %.2f, angle_raw_multi %.2f, angle_raw %.2f, _outputSum %.2f, output %.2f\r\n",
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	e9d3 4550 	ldrd	r4, r5, [r3, #320]	; 0x140
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	e9d3 8958 	ldrd	r8, r9, [r3, #352]	; 0x160
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	e9d3 ab14 	ldrd	sl, fp, [r3, #80]	; 0x50
         current_angle_sw,
         pMotor->zero_angle_sw,
         current_angle_multi,
         current_angle,
         pMotor->internalPIDInstance._outputSum,
         (*(pMotor->internalPIDInstance._myOutput)) + 1500.0 - 1.0);
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001368:	e9d3 0100 	ldrd	r0, r1, [r3]
 800136c:	a318      	add	r3, pc, #96	; (adr r3, 80013d0 <_Z11print_MOTORPcP13RoverArmMotor+0xb0>)
 800136e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001372:	f7fe ff9b 	bl	80002ac <__adddf3>
 8001376:	4602      	mov	r2, r0
 8001378:	460b      	mov	r3, r1
 800137a:	4610      	mov	r0, r2
 800137c:	4619      	mov	r1, r3
  printf("%s turn_count %d, setpoint %.2f, angle_sw %.2f, zero_sw %.2f, angle_raw_multi %.2f, angle_raw %.2f, _outputSum %.2f, output %.2f\r\n",
 800137e:	f04f 0200 	mov.w	r2, #0
 8001382:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <_Z11print_MOTORPcP13RoverArmMotor+0xa8>)
 8001384:	f7fe ff90 	bl	80002a8 <__aeabi_dsub>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8001390:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8001394:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001398:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800139c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80013a4:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80013a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80013b0:	e9cd 4500 	strd	r4, r5, [sp]
 80013b4:	68fa      	ldr	r2, [r7, #12]
 80013b6:	6879      	ldr	r1, [r7, #4]
 80013b8:	4804      	ldr	r0, [pc, #16]	; (80013cc <_Z11print_MOTORPcP13RoverArmMotor+0xac>)
 80013ba:	f7ff ff83 	bl	80012c4 <printf>
}
 80013be:	bf00      	nop
 80013c0:	3728      	adds	r7, #40	; 0x28
 80013c2:	46bd      	mov	sp, r7
 80013c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80013c8:	3ff00000 	.word	0x3ff00000
 80013cc:	0800d938 	.word	0x0800d938
 80013d0:	00000000 	.word	0x00000000
 80013d4:	40977000 	.word	0x40977000

080013d8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013de:	f001 fe2b 	bl	8003038 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013e2:	f000 f8db 	bl	800159c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013e6:	f7ff fe35 	bl	8001054 <MX_GPIO_Init>
  MX_DMA_Init();
 80013ea:	f7ff fe15 	bl	8001018 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80013ee:	f000 feff 	bl	80021f0 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80013f2:	f000 faf5 	bl	80019e0 <MX_SPI1_Init>
  //  MX_SPI2_Init();
  MX_SPI3_Init();
 80013f6:	f000 fb31 	bl	8001a5c <MX_SPI3_Init>
  MX_TIM1_Init();
 80013fa:	f000 fd25 	bl	8001e48 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013fe:	f000 fdcf 	bl	8001fa0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  uint16_t encoderData_1 = 99;
 8001402:	2363      	movs	r3, #99	; 0x63
 8001404:	82fb      	strh	r3, [r7, #22]
  uint16_t encoderData_2 = 99;
 8001406:	2363      	movs	r3, #99	; 0x63
 8001408:	82bb      	strh	r3, [r7, #20]
  uint16_t encoderData_3 = 99;
 800140a:	2363      	movs	r3, #99	; 0x63
 800140c:	827b      	strh	r3, [r7, #18]
  uint16_t encoder_max = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	823b      	strh	r3, [r7, #16]
  uint16_t encoder_min = 4100;
 8001412:	f241 0304 	movw	r3, #4100	; 0x1004
 8001416:	81fb      	strh	r3, [r7, #14]
  HAL_TIM_Base_Start(&htim1);
 8001418:	484f      	ldr	r0, [pc, #316]	; (8001558 <main+0x180>)
 800141a:	f004 f999 	bl	8005750 <HAL_TIM_Base_Start>

  /*---AMT22 setup---*/
  // resetAMT22(&hspi1, GPIOC, GPIO_PIN_7, &htim1);

  /*---SERVO setup---*/
  int32_t CH2_ESC = 1500 - 1;
 800141e:	f240 53db 	movw	r3, #1499	; 0x5db
 8001422:	60bb      	str	r3, [r7, #8]
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001424:	2104      	movs	r1, #4
 8001426:	484c      	ldr	r0, [pc, #304]	; (8001558 <main+0x180>)
 8001428:	f004 fa40 	bl	80058ac <HAL_TIM_PWM_Start>
  HAL_Delay(500);
 800142c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001430:	f001 fe7e 	bl	8003130 <HAL_Delay>
  Waist.begin(aggKp, aggKi, aggKd, regKp, regKi, regKd);
 8001434:	4b49      	ldr	r3, [pc, #292]	; (800155c <main+0x184>)
 8001436:	ed93 7b00 	vldr	d7, [r3]
 800143a:	4b49      	ldr	r3, [pc, #292]	; (8001560 <main+0x188>)
 800143c:	ed93 6b00 	vldr	d6, [r3]
 8001440:	4b48      	ldr	r3, [pc, #288]	; (8001564 <main+0x18c>)
 8001442:	ed93 2b00 	vldr	d2, [r3]
 8001446:	4b48      	ldr	r3, [pc, #288]	; (8001568 <main+0x190>)
 8001448:	ed93 3b00 	vldr	d3, [r3]
 800144c:	4b47      	ldr	r3, [pc, #284]	; (800156c <main+0x194>)
 800144e:	ed93 4b00 	vldr	d4, [r3]
 8001452:	4b47      	ldr	r3, [pc, #284]	; (8001570 <main+0x198>)
 8001454:	ed93 5b00 	vldr	d5, [r3]
 8001458:	eeb0 1a46 	vmov.f32	s2, s12
 800145c:	eef0 1a66 	vmov.f32	s3, s13
 8001460:	eeb0 0a47 	vmov.f32	s0, s14
 8001464:	eef0 0a67 	vmov.f32	s1, s15
 8001468:	4842      	ldr	r0, [pc, #264]	; (8001574 <main+0x19c>)
 800146a:	f001 f869 	bl	8002540 <_ZN13RoverArmMotor5beginEdddddd>
  // __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1500 - 1);
  HAL_Delay(500);
 800146e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001472:	f001 fe5d 	bl	8003130 <HAL_Delay>
  Waist.wrist_waist = 1;
 8001476:	4b3f      	ldr	r3, [pc, #252]	; (8001574 <main+0x19c>)
 8001478:	2201      	movs	r2, #1
 800147a:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
  Waist.setAngleLimits(0, 359.99f); // TODO check good angle limits
 800147e:	ed9f 1b2e 	vldr	d1, [pc, #184]	; 8001538 <main+0x160>
 8001482:	ed9f 0b2f 	vldr	d0, [pc, #188]	; 8001540 <main+0x168>
 8001486:	483b      	ldr	r0, [pc, #236]	; (8001574 <main+0x19c>)
 8001488:	f001 fa31 	bl	80028ee <_ZN13RoverArmMotor14setAngleLimitsEdd>

  /*---CYTRON setup---*/
  int32_t CH2_DC = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	607b      	str	r3, [r7, #4]
  // HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
  // __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
  HAL_Delay(10);
 8001490:	200a      	movs	r0, #10
 8001492:	f001 fe4d 	bl	8003130 <HAL_Delay>
  Wrist_Roll.wrist_waist = 1;
 8001496:	4b38      	ldr	r3, [pc, #224]	; (8001578 <main+0x1a0>)
 8001498:	2201      	movs	r2, #1
 800149a:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
  Wrist_Roll.begin(aggKp, aggKi, aggKd, regKp, regKi, regKd);
 800149e:	4b2f      	ldr	r3, [pc, #188]	; (800155c <main+0x184>)
 80014a0:	ed93 7b00 	vldr	d7, [r3]
 80014a4:	4b2e      	ldr	r3, [pc, #184]	; (8001560 <main+0x188>)
 80014a6:	ed93 6b00 	vldr	d6, [r3]
 80014aa:	4b2e      	ldr	r3, [pc, #184]	; (8001564 <main+0x18c>)
 80014ac:	ed93 2b00 	vldr	d2, [r3]
 80014b0:	4b2d      	ldr	r3, [pc, #180]	; (8001568 <main+0x190>)
 80014b2:	ed93 3b00 	vldr	d3, [r3]
 80014b6:	4b2d      	ldr	r3, [pc, #180]	; (800156c <main+0x194>)
 80014b8:	ed93 4b00 	vldr	d4, [r3]
 80014bc:	4b2c      	ldr	r3, [pc, #176]	; (8001570 <main+0x198>)
 80014be:	ed93 5b00 	vldr	d5, [r3]
 80014c2:	eeb0 1a46 	vmov.f32	s2, s12
 80014c6:	eef0 1a66 	vmov.f32	s3, s13
 80014ca:	eeb0 0a47 	vmov.f32	s0, s14
 80014ce:	eef0 0a67 	vmov.f32	s1, s15
 80014d2:	4829      	ldr	r0, [pc, #164]	; (8001578 <main+0x1a0>)
 80014d4:	f001 f834 	bl	8002540 <_ZN13RoverArmMotor5beginEdddddd>
  Wrist_Roll.setGearRatio(2.672222f);
 80014d8:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 8001548 <main+0x170>
 80014dc:	4826      	ldr	r0, [pc, #152]	; (8001578 <main+0x1a0>)
 80014de:	f001 f9f5 	bl	80028cc <_ZN13RoverArmMotor12setGearRatioEd>
  Wrist_Roll.setAngleLimits(-359.99, 359.99f); // TODO check good angle limits
 80014e2:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8001538 <main+0x160>
 80014e6:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8001550 <main+0x178>
 80014ea:	4823      	ldr	r0, [pc, #140]	; (8001578 <main+0x1a0>)
 80014ec:	f001 f9ff 	bl	80028ee <_ZN13RoverArmMotor14setAngleLimitsEdd>



  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 30);
 80014f0:	4b22      	ldr	r3, [pc, #136]	; (800157c <main+0x1a4>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	221e      	movs	r2, #30
 80014f6:	639a      	str	r2, [r3, #56]	; 0x38
  while (!brakeSet)
 80014f8:	4b21      	ldr	r3, [pc, #132]	; (8001580 <main+0x1a8>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d104      	bne.n	800150a <main+0x132>
  {
    print_MOTOR("BRAKE", &Wrist_Roll);
 8001500:	491d      	ldr	r1, [pc, #116]	; (8001578 <main+0x1a0>)
 8001502:	4820      	ldr	r0, [pc, #128]	; (8001584 <main+0x1ac>)
 8001504:	f7ff ff0c 	bl	8001320 <_Z11print_MOTORPcP13RoverArmMotor>
  while (!brakeSet)
 8001508:	e7f6      	b.n	80014f8 <main+0x120>
    // printf("waiting for brake set\r\n");
  }
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <main+0x1a4>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2200      	movs	r2, #0
 8001510:	639a      	str	r2, [r3, #56]	; 0x38

  /*---UART setup---*/
  HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8001512:	2201      	movs	r2, #1
 8001514:	491c      	ldr	r1, [pc, #112]	; (8001588 <main+0x1b0>)
 8001516:	481d      	ldr	r0, [pc, #116]	; (800158c <main+0x1b4>)
 8001518:	f005 f9e6 	bl	80068e8 <HAL_UART_Receive_IT>

    //  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
    //  HAL_Delay(200);

    /*--------------------------------------ESC test--------------------------------------*/
    print_MOTOR("WAIST", &Waist);
 800151c:	4915      	ldr	r1, [pc, #84]	; (8001574 <main+0x19c>)
 800151e:	481c      	ldr	r0, [pc, #112]	; (8001590 <main+0x1b8>)
 8001520:	f7ff fefe 	bl	8001320 <_Z11print_MOTORPcP13RoverArmMotor>
    printf("%d\r\n", is_turning);
 8001524:	4b1b      	ldr	r3, [pc, #108]	; (8001594 <main+0x1bc>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4619      	mov	r1, r3
 800152a:	481b      	ldr	r0, [pc, #108]	; (8001598 <main+0x1c0>)
 800152c:	f7ff feca 	bl	80012c4 <printf>
    print_MOTOR("WAIST", &Waist);
 8001530:	e7f4      	b.n	800151c <main+0x144>
 8001532:	bf00      	nop
 8001534:	f3af 8000 	nop.w
 8001538:	00000000 	.word	0x00000000
 800153c:	40767fd7 	.word	0x40767fd7
	...
 8001548:	e0000000 	.word	0xe0000000
 800154c:	400560b5 	.word	0x400560b5
 8001550:	0a3d70a4 	.word	0x0a3d70a4
 8001554:	c0767fd7 	.word	0xc0767fd7
 8001558:	20000694 	.word	0x20000694
 800155c:	20000000 	.word	0x20000000
 8001560:	20000008 	.word	0x20000008
 8001564:	20000010 	.word	0x20000010
 8001568:	20000018 	.word	0x20000018
 800156c:	20000220 	.word	0x20000220
 8001570:	20000228 	.word	0x20000228
 8001574:	200003f8 	.word	0x200003f8
 8001578:	20000268 	.word	0x20000268
 800157c:	200006e0 	.word	0x200006e0
 8001580:	20000230 	.word	0x20000230
 8001584:	0800d9bc 	.word	0x0800d9bc
 8001588:	2000056c 	.word	0x2000056c
 800158c:	2000072c 	.word	0x2000072c
 8001590:	0800d9c4 	.word	0x0800d9c4
 8001594:	20000568 	.word	0x20000568
 8001598:	0800d9cc 	.word	0x0800d9cc

0800159c <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b096      	sub	sp, #88	; 0x58
 80015a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	2244      	movs	r2, #68	; 0x44
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f006 fe32 	bl	8008214 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b0:	463b      	mov	r3, r7
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 80015bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80015be:	f44f 7000 	mov.w	r0, #512	; 0x200
 80015c2:	f002 fa89 	bl	8003ad8 <HAL_PWREx_ControlVoltageScaling>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	bf14      	ite	ne
 80015cc:	2301      	movne	r3, #1
 80015ce:	2300      	moveq	r3, #0
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80015d6:	f000 f94f 	bl	8001878 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015da:	2302      	movs	r3, #2
 80015dc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015e4:	2310      	movs	r3, #16
 80015e6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015e8:	2302      	movs	r3, #2
 80015ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015ec:	2302      	movs	r3, #2
 80015ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015f0:	2301      	movs	r3, #1
 80015f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80015f4:	230a      	movs	r3, #10
 80015f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015f8:	2307      	movs	r3, #7
 80015fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015fc:	2302      	movs	r3, #2
 80015fe:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001600:	2302      	movs	r3, #2
 8001602:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	4618      	mov	r0, r3
 800160a:	f002 fabb 	bl	8003b84 <HAL_RCC_OscConfig>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	bf14      	ite	ne
 8001614:	2301      	movne	r3, #1
 8001616:	2300      	moveq	r3, #0
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 800161e:	f000 f92b 	bl	8001878 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001622:	230f      	movs	r3, #15
 8001624:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001626:	2303      	movs	r3, #3
 8001628:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800162a:	2300      	movs	r3, #0
 800162c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001636:	463b      	mov	r3, r7
 8001638:	2104      	movs	r1, #4
 800163a:	4618      	mov	r0, r3
 800163c:	f002 feb6 	bl	80043ac <HAL_RCC_ClockConfig>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	bf14      	ite	ne
 8001646:	2301      	movne	r3, #1
 8001648:	2300      	moveq	r3, #0
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 8001650:	f000 f912 	bl	8001878 <Error_Handler>
  }
}
 8001654:	bf00      	nop
 8001656:	3758      	adds	r7, #88	; 0x58
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	80fb      	strh	r3, [r7, #6]
  // if(!brakeSet) {
  if (GPIO_Pin == B1_Pin) // INT Source is pin A9
 8001666:	88fb      	ldrh	r3, [r7, #6]
 8001668:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800166c:	d11b      	bne.n	80016a6 <HAL_GPIO_EXTI_Callback+0x4a>
  {
    if (is_turning == 0)
 800166e:	4b10      	ldr	r3, [pc, #64]	; (80016b0 <HAL_GPIO_EXTI_Callback+0x54>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d10b      	bne.n	800168e <HAL_GPIO_EXTI_Callback+0x32>
    {
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1499 + 100); // set encoder stationary
 8001676:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <HAL_GPIO_EXTI_Callback+0x58>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f240 623f 	movw	r2, #1599	; 0x63f
 800167e:	639a      	str	r2, [r3, #56]	; 0x38
      is_turning = 1;
 8001680:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <HAL_GPIO_EXTI_Callback+0x54>)
 8001682:	2201      	movs	r2, #1
 8001684:	601a      	str	r2, [r3, #0]
      brakeSet = 1;
 8001686:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001688:	2201      	movs	r2, #1
 800168a:	601a      	str	r2, [r3, #0]
      // Waist.reset_encoder(); // reset rurns? TODO check this
      return;
 800168c:	e00b      	b.n	80016a6 <HAL_GPIO_EXTI_Callback+0x4a>
    }
    else
    {
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1500 - 1); // set encoder stationary
 800168e:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <HAL_GPIO_EXTI_Callback+0x58>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f240 52db 	movw	r2, #1499	; 0x5db
 8001696:	639a      	str	r2, [r3, #56]	; 0x38
      is_turning = 0;
 8001698:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <HAL_GPIO_EXTI_Callback+0x54>)
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
      brakeSet = 1;
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x5c>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	601a      	str	r2, [r3, #0]
      return;
 80016a4:	bf00      	nop
    brakeSet = 1;
    HAL_Delay(100);
    return;
  }
  // }
}
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	20000568 	.word	0x20000568
 80016b4:	20000694 	.word	0x20000694
 80016b8:	20000230 	.word	0x20000230

080016bc <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016bc:	b5b0      	push	{r4, r5, r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af04      	add	r7, sp, #16
 80016c2:	6078      	str	r0, [r7, #4]
  // if(huart->Instance == USART2)
  // {
  if (rx_index < RX_BUFFER_SIZE - 1) // check if buffer is not full
 80016c4:	4b5c      	ldr	r3, [pc, #368]	; (8001838 <HAL_UART_RxCpltCallback+0x17c>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2b1c      	cmp	r3, #28
 80016ca:	f200 8081 	bhi.w	80017d0 <HAL_UART_RxCpltCallback+0x114>
  {
    rx_buffer[rx_index++] = (uint8_t)rx_data[0];  // add received byte to buffer
 80016ce:	4b5a      	ldr	r3, [pc, #360]	; (8001838 <HAL_UART_RxCpltCallback+0x17c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	1c5a      	adds	r2, r3, #1
 80016d4:	4958      	ldr	r1, [pc, #352]	; (8001838 <HAL_UART_RxCpltCallback+0x17c>)
 80016d6:	600a      	str	r2, [r1, #0]
 80016d8:	4a58      	ldr	r2, [pc, #352]	; (800183c <HAL_UART_RxCpltCallback+0x180>)
 80016da:	7811      	ldrb	r1, [r2, #0]
 80016dc:	4a58      	ldr	r2, [pc, #352]	; (8001840 <HAL_UART_RxCpltCallback+0x184>)
 80016de:	54d1      	strb	r1, [r2, r3]
    if (rx_data[0] == '\n' || rx_data[0] == '\r') // check for Enter key
 80016e0:	4b56      	ldr	r3, [pc, #344]	; (800183c <HAL_UART_RxCpltCallback+0x180>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b0a      	cmp	r3, #10
 80016e6:	d003      	beq.n	80016f0 <HAL_UART_RxCpltCallback+0x34>
 80016e8:	4b54      	ldr	r3, [pc, #336]	; (800183c <HAL_UART_RxCpltCallback+0x180>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b0d      	cmp	r3, #13
 80016ee:	d16a      	bne.n	80017c6 <HAL_UART_RxCpltCallback+0x10a>
    {
      rx_buffer[rx_index] = '\0'; // add null terminator to make it a string
 80016f0:	4b51      	ldr	r3, [pc, #324]	; (8001838 <HAL_UART_RxCpltCallback+0x17c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a52      	ldr	r2, [pc, #328]	; (8001840 <HAL_UART_RxCpltCallback+0x184>)
 80016f6:	2100      	movs	r1, #0
 80016f8:	54d1      	strb	r1, [r2, r3]
      rx_index = 0;               // reset buffer index
 80016fa:	4b4f      	ldr	r3, [pc, #316]	; (8001838 <HAL_UART_RxCpltCallback+0x17c>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
      // do something with the received data
      sscanf(rx_buffer, "%s %lf %lf %lf", command_buffer, &param1, &param2, &param3);
 8001700:	4b50      	ldr	r3, [pc, #320]	; (8001844 <HAL_UART_RxCpltCallback+0x188>)
 8001702:	9301      	str	r3, [sp, #4]
 8001704:	4b50      	ldr	r3, [pc, #320]	; (8001848 <HAL_UART_RxCpltCallback+0x18c>)
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	4b50      	ldr	r3, [pc, #320]	; (800184c <HAL_UART_RxCpltCallback+0x190>)
 800170a:	4a51      	ldr	r2, [pc, #324]	; (8001850 <HAL_UART_RxCpltCallback+0x194>)
 800170c:	4951      	ldr	r1, [pc, #324]	; (8001854 <HAL_UART_RxCpltCallback+0x198>)
 800170e:	484c      	ldr	r0, [pc, #304]	; (8001840 <HAL_UART_RxCpltCallback+0x184>)
 8001710:	f007 fdfe 	bl	8009310 <siscanf>
      // check if commmand_buffer is "pid"
      if (strcmp(command_buffer, "pid") == 0)
 8001714:	4950      	ldr	r1, [pc, #320]	; (8001858 <HAL_UART_RxCpltCallback+0x19c>)
 8001716:	484e      	ldr	r0, [pc, #312]	; (8001850 <HAL_UART_RxCpltCallback+0x194>)
 8001718:	f7fe fd5a 	bl	80001d0 <strcmp>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d12f      	bne.n	8001782 <HAL_UART_RxCpltCallback+0xc6>
      {
        Wrist_Roll.set_PID_params(param1, param2, param3, param1, param2, param3);
 8001722:	4b4a      	ldr	r3, [pc, #296]	; (800184c <HAL_UART_RxCpltCallback+0x190>)
 8001724:	ed93 7b00 	vldr	d7, [r3]
 8001728:	4b47      	ldr	r3, [pc, #284]	; (8001848 <HAL_UART_RxCpltCallback+0x18c>)
 800172a:	ed93 6b00 	vldr	d6, [r3]
 800172e:	4b45      	ldr	r3, [pc, #276]	; (8001844 <HAL_UART_RxCpltCallback+0x188>)
 8001730:	ed93 2b00 	vldr	d2, [r3]
 8001734:	4b45      	ldr	r3, [pc, #276]	; (800184c <HAL_UART_RxCpltCallback+0x190>)
 8001736:	ed93 3b00 	vldr	d3, [r3]
 800173a:	4b43      	ldr	r3, [pc, #268]	; (8001848 <HAL_UART_RxCpltCallback+0x18c>)
 800173c:	ed93 4b00 	vldr	d4, [r3]
 8001740:	4b40      	ldr	r3, [pc, #256]	; (8001844 <HAL_UART_RxCpltCallback+0x188>)
 8001742:	ed93 5b00 	vldr	d5, [r3]
 8001746:	eeb0 1a46 	vmov.f32	s2, s12
 800174a:	eef0 1a66 	vmov.f32	s3, s13
 800174e:	eeb0 0a47 	vmov.f32	s0, s14
 8001752:	eef0 0a67 	vmov.f32	s1, s15
 8001756:	4841      	ldr	r0, [pc, #260]	; (800185c <HAL_UART_RxCpltCallback+0x1a0>)
 8001758:	f001 f83c 	bl	80027d4 <_ZN13RoverArmMotor14set_PID_paramsEdddddd>
        printf("set to Kp: %lf, Ki: %lf, Kd: %lf\r\n", param1, param2, param3);
 800175c:	4b3b      	ldr	r3, [pc, #236]	; (800184c <HAL_UART_RxCpltCallback+0x190>)
 800175e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001762:	4b39      	ldr	r3, [pc, #228]	; (8001848 <HAL_UART_RxCpltCallback+0x18c>)
 8001764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001768:	4936      	ldr	r1, [pc, #216]	; (8001844 <HAL_UART_RxCpltCallback+0x188>)
 800176a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800176e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001772:	e9cd 2300 	strd	r2, r3, [sp]
 8001776:	4622      	mov	r2, r4
 8001778:	462b      	mov	r3, r5
 800177a:	4839      	ldr	r0, [pc, #228]	; (8001860 <HAL_UART_RxCpltCallback+0x1a4>)
 800177c:	f7ff fda2 	bl	80012c4 <printf>
      if (strcmp(command_buffer, "pid") == 0)
 8001780:	e04f      	b.n	8001822 <HAL_UART_RxCpltCallback+0x166>
      }
      else if (strcmp(command_buffer, "sp") == 0)
 8001782:	4938      	ldr	r1, [pc, #224]	; (8001864 <HAL_UART_RxCpltCallback+0x1a8>)
 8001784:	4832      	ldr	r0, [pc, #200]	; (8001850 <HAL_UART_RxCpltCallback+0x194>)
 8001786:	f7fe fd23 	bl	80001d0 <strcmp>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d148      	bne.n	8001822 <HAL_UART_RxCpltCallback+0x166>
      {
        Wrist_Roll.newSetpoint(param1);
 8001790:	4b2e      	ldr	r3, [pc, #184]	; (800184c <HAL_UART_RxCpltCallback+0x190>)
 8001792:	ed93 7b00 	vldr	d7, [r3]
 8001796:	eeb0 0a47 	vmov.f32	s0, s14
 800179a:	eef0 0a67 	vmov.f32	s1, s15
 800179e:	482f      	ldr	r0, [pc, #188]	; (800185c <HAL_UART_RxCpltCallback+0x1a0>)
 80017a0:	f001 f863 	bl	800286a <_ZN13RoverArmMotor11newSetpointEd>
        Waist.newSetpoint(param1); // TODO check this?
 80017a4:	4b29      	ldr	r3, [pc, #164]	; (800184c <HAL_UART_RxCpltCallback+0x190>)
 80017a6:	ed93 7b00 	vldr	d7, [r3]
 80017aa:	eeb0 0a47 	vmov.f32	s0, s14
 80017ae:	eef0 0a67 	vmov.f32	s1, s15
 80017b2:	482d      	ldr	r0, [pc, #180]	; (8001868 <HAL_UART_RxCpltCallback+0x1ac>)
 80017b4:	f001 f859 	bl	800286a <_ZN13RoverArmMotor11newSetpointEd>
        printf("new Setpoint at %lf\r\n", param1);
 80017b8:	4b24      	ldr	r3, [pc, #144]	; (800184c <HAL_UART_RxCpltCallback+0x190>)
 80017ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017be:	482b      	ldr	r0, [pc, #172]	; (800186c <HAL_UART_RxCpltCallback+0x1b0>)
 80017c0:	f7ff fd80 	bl	80012c4 <printf>
      if (strcmp(command_buffer, "pid") == 0)
 80017c4:	e02d      	b.n	8001822 <HAL_UART_RxCpltCallback+0x166>
      }
    }
    else
    {
      printf("invalid command %s\r\n", command_buffer);
 80017c6:	4922      	ldr	r1, [pc, #136]	; (8001850 <HAL_UART_RxCpltCallback+0x194>)
 80017c8:	4829      	ldr	r0, [pc, #164]	; (8001870 <HAL_UART_RxCpltCallback+0x1b4>)
 80017ca:	f7ff fd7b 	bl	80012c4 <printf>
 80017ce:	e029      	b.n	8001824 <HAL_UART_RxCpltCallback+0x168>
    }
  }
  else if (rx_index == RX_BUFFER_SIZE - 1) // buffer is full
 80017d0:	4b19      	ldr	r3, [pc, #100]	; (8001838 <HAL_UART_RxCpltCallback+0x17c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b1d      	cmp	r3, #29
 80017d6:	d125      	bne.n	8001824 <HAL_UART_RxCpltCallback+0x168>
  {
    rx_buffer[rx_index] = '\0'; // add null terminator to make it a string
 80017d8:	4b17      	ldr	r3, [pc, #92]	; (8001838 <HAL_UART_RxCpltCallback+0x17c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a18      	ldr	r2, [pc, #96]	; (8001840 <HAL_UART_RxCpltCallback+0x184>)
 80017de:	2100      	movs	r1, #0
 80017e0:	54d1      	strb	r1, [r2, r3]
    rx_index = 0;               // reset buffer index
 80017e2:	4b15      	ldr	r3, [pc, #84]	; (8001838 <HAL_UART_RxCpltCallback+0x17c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
    // do something with the received data
    sscanf(rx_buffer, "%s %lf %lf %lf", command_buffer, &param1, &param2, &param3);
 80017e8:	4b16      	ldr	r3, [pc, #88]	; (8001844 <HAL_UART_RxCpltCallback+0x188>)
 80017ea:	9301      	str	r3, [sp, #4]
 80017ec:	4b16      	ldr	r3, [pc, #88]	; (8001848 <HAL_UART_RxCpltCallback+0x18c>)
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	4b16      	ldr	r3, [pc, #88]	; (800184c <HAL_UART_RxCpltCallback+0x190>)
 80017f2:	4a17      	ldr	r2, [pc, #92]	; (8001850 <HAL_UART_RxCpltCallback+0x194>)
 80017f4:	4917      	ldr	r1, [pc, #92]	; (8001854 <HAL_UART_RxCpltCallback+0x198>)
 80017f6:	4812      	ldr	r0, [pc, #72]	; (8001840 <HAL_UART_RxCpltCallback+0x184>)
 80017f8:	f007 fd8a 	bl	8009310 <siscanf>
    printf("set to Kp: %lf, Ki: %lf, Kd: %lf\r\n", param1, param2, param3);
 80017fc:	4b13      	ldr	r3, [pc, #76]	; (800184c <HAL_UART_RxCpltCallback+0x190>)
 80017fe:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001802:	4b11      	ldr	r3, [pc, #68]	; (8001848 <HAL_UART_RxCpltCallback+0x18c>)
 8001804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001808:	490e      	ldr	r1, [pc, #56]	; (8001844 <HAL_UART_RxCpltCallback+0x188>)
 800180a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800180e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001812:	e9cd 2300 	strd	r2, r3, [sp]
 8001816:	4622      	mov	r2, r4
 8001818:	462b      	mov	r3, r5
 800181a:	4811      	ldr	r0, [pc, #68]	; (8001860 <HAL_UART_RxCpltCallback+0x1a4>)
 800181c:	f7ff fd52 	bl	80012c4 <printf>
 8001820:	e000      	b.n	8001824 <HAL_UART_RxCpltCallback+0x168>
      if (strcmp(command_buffer, "pid") == 0)
 8001822:	bf00      	nop
  }
  // }
  HAL_UART_Receive_IT(&huart2, rx_data, 1); // start listening for next byte
 8001824:	2201      	movs	r2, #1
 8001826:	4905      	ldr	r1, [pc, #20]	; (800183c <HAL_UART_RxCpltCallback+0x180>)
 8001828:	4812      	ldr	r0, [pc, #72]	; (8001874 <HAL_UART_RxCpltCallback+0x1b8>)
 800182a:	f005 f85d 	bl	80068e8 <HAL_UART_Receive_IT>
}
 800182e:	bf00      	nop
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bdb0      	pop	{r4, r5, r7, pc}
 8001836:	bf00      	nop
 8001838:	20000594 	.word	0x20000594
 800183c:	2000056c 	.word	0x2000056c
 8001840:	20000574 	.word	0x20000574
 8001844:	200005c0 	.word	0x200005c0
 8001848:	200005b8 	.word	0x200005b8
 800184c:	200005b0 	.word	0x200005b0
 8001850:	20000598 	.word	0x20000598
 8001854:	0800d9d4 	.word	0x0800d9d4
 8001858:	0800d9e4 	.word	0x0800d9e4
 800185c:	20000268 	.word	0x20000268
 8001860:	0800d9e8 	.word	0x0800d9e8
 8001864:	0800da0c 	.word	0x0800da0c
 8001868:	200003f8 	.word	0x200003f8
 800186c:	0800da10 	.word	0x0800da10
 8001870:	0800da28 	.word	0x0800da28
 8001874:	2000072c 	.word	0x2000072c

08001878 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800187c:	b672      	cpsid	i
}
 800187e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001880:	e7fe      	b.n	8001880 <Error_Handler+0x8>
 8001882:	0000      	movs	r0, r0
 8001884:	0000      	movs	r0, r0
	...

08001888 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001888:	b5b0      	push	{r4, r5, r7, lr}
 800188a:	b09a      	sub	sp, #104	; 0x68
 800188c:	af10      	add	r7, sp, #64	; 0x40
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d175      	bne.n	8001984 <_Z41__static_initialization_and_destruction_0ii+0xfc>
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800189e:	4293      	cmp	r3, r2
 80018a0:	d170      	bne.n	8001984 <_Z41__static_initialization_and_destruction_0ii+0xfc>
Pin CYTRON_DIR_1(CYTRON_DIR_1_GPIO_Port, CYTRON_DIR_1_Pin);
 80018a2:	2220      	movs	r2, #32
 80018a4:	493e      	ldr	r1, [pc, #248]	; (80019a0 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 80018a6:	483f      	ldr	r0, [pc, #252]	; (80019a4 <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 80018a8:	f7ff fcb8 	bl	800121c <_ZN3PinC1EP12GPIO_TypeDeft>
Pin CYTRON_PWM_1(CYTRON_PWM_1_GPIO_Port, CYTRON_PWM_1_Pin, &htim2, TIM_CHANNEL_2);
 80018ac:	2304      	movs	r3, #4
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	4b3d      	ldr	r3, [pc, #244]	; (80019a8 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 80018b2:	2208      	movs	r2, #8
 80018b4:	493a      	ldr	r1, [pc, #232]	; (80019a0 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 80018b6:	483d      	ldr	r0, [pc, #244]	; (80019ac <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80018b8:	f7ff fccd 	bl	8001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>
Pin AMT22_1(GPIOC, GPIO_PIN_7);
 80018bc:	2280      	movs	r2, #128	; 0x80
 80018be:	493c      	ldr	r1, [pc, #240]	; (80019b0 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 80018c0:	483c      	ldr	r0, [pc, #240]	; (80019b4 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 80018c2:	f7ff fcab 	bl	800121c <_ZN3PinC1EP12GPIO_TypeDeft>
RoverArmMotor Wrist_Roll(&hspi1, CYTRON_PWM_1, CYTRON_DIR_1, AMT22_1, CYTRON, 0, 359.99f);
 80018c6:	f107 0308 	add.w	r3, r7, #8
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff fc8c 	bl	80011e8 <_ZN3PinC1Ev>
 80018d0:	4c36      	ldr	r4, [pc, #216]	; (80019ac <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80018d2:	ad0b      	add	r5, sp, #44	; 0x2c
 80018d4:	f107 0308 	add.w	r3, r7, #8
 80018d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018da:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80018de:	2300      	movs	r3, #0
 80018e0:	930a      	str	r3, [sp, #40]	; 0x28
 80018e2:	4b34      	ldr	r3, [pc, #208]	; (80019b4 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 80018e4:	ad06      	add	r5, sp, #24
 80018e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018e8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80018ec:	4b2d      	ldr	r3, [pc, #180]	; (80019a4 <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 80018ee:	ad02      	add	r5, sp, #8
 80018f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018f2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80018f6:	466a      	mov	r2, sp
 80018f8:	f104 0308 	add.w	r3, r4, #8
 80018fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001900:	e882 0003 	stmia.w	r2, {r0, r1}
 8001904:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001908:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8001990 <_Z41__static_initialization_and_destruction_0ii+0x108>
 800190c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8001998 <_Z41__static_initialization_and_destruction_0ii+0x110>
 8001910:	4929      	ldr	r1, [pc, #164]	; (80019b8 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8001912:	482a      	ldr	r0, [pc, #168]	; (80019bc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8001914:	f000 fd6b 	bl	80023ee <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
Pin dummy_pin;
 8001918:	4829      	ldr	r0, [pc, #164]	; (80019c0 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 800191a:	f7ff fc65 	bl	80011e8 <_ZN3PinC1Ev>
Pin SERVO_PWM_1(SERVO_PWM_1_GPIO_Port, SERVO_PWM_1_Pin, &htim1, TIM_CHANNEL_2);
 800191e:	2304      	movs	r3, #4
 8001920:	9300      	str	r3, [sp, #0]
 8001922:	4b28      	ldr	r3, [pc, #160]	; (80019c4 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8001924:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001928:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800192c:	4826      	ldr	r0, [pc, #152]	; (80019c8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 800192e:	f7ff fc92 	bl	8001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>
RoverArmMotor Waist(&hspi1, SERVO_PWM_1, dummy_pin, AMT22_1, BLUE_ROBOTICS, 0, 359.99f);
 8001932:	f107 0318 	add.w	r3, r7, #24
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff fc56 	bl	80011e8 <_ZN3PinC1Ev>
 800193c:	4c22      	ldr	r4, [pc, #136]	; (80019c8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 800193e:	ad0b      	add	r5, sp, #44	; 0x2c
 8001940:	f107 0318 	add.w	r3, r7, #24
 8001944:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001946:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800194a:	2301      	movs	r3, #1
 800194c:	930a      	str	r3, [sp, #40]	; 0x28
 800194e:	4b19      	ldr	r3, [pc, #100]	; (80019b4 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8001950:	ad06      	add	r5, sp, #24
 8001952:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001954:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001958:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 800195a:	ad02      	add	r5, sp, #8
 800195c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800195e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001962:	466a      	mov	r2, sp
 8001964:	f104 0308 	add.w	r3, r4, #8
 8001968:	e893 0003 	ldmia.w	r3, {r0, r1}
 800196c:	e882 0003 	stmia.w	r2, {r0, r1}
 8001970:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001974:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8001990 <_Z41__static_initialization_and_destruction_0ii+0x108>
 8001978:	ed9f 0b07 	vldr	d0, [pc, #28]	; 8001998 <_Z41__static_initialization_and_destruction_0ii+0x110>
 800197c:	490e      	ldr	r1, [pc, #56]	; (80019b8 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 800197e:	4813      	ldr	r0, [pc, #76]	; (80019cc <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8001980:	f000 fd35 	bl	80023ee <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
}
 8001984:	bf00      	nop
 8001986:	3728      	adds	r7, #40	; 0x28
 8001988:	46bd      	mov	sp, r7
 800198a:	bdb0      	pop	{r4, r5, r7, pc}
 800198c:	f3af 8000 	nop.w
 8001990:	00000000 	.word	0x00000000
 8001994:	40767fd7 	.word	0x40767fd7
	...
 80019a0:	48000400 	.word	0x48000400
 80019a4:	20000234 	.word	0x20000234
 80019a8:	200006e0 	.word	0x200006e0
 80019ac:	20000244 	.word	0x20000244
 80019b0:	48000800 	.word	0x48000800
 80019b4:	20000254 	.word	0x20000254
 80019b8:	200005c8 	.word	0x200005c8
 80019bc:	20000268 	.word	0x20000268
 80019c0:	200003d8 	.word	0x200003d8
 80019c4:	20000694 	.word	0x20000694
 80019c8:	200003e8 	.word	0x200003e8
 80019cc:	200003f8 	.word	0x200003f8

080019d0 <_GLOBAL__sub_I_aggKp>:
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80019d8:	2001      	movs	r0, #1
 80019da:	f7ff ff55 	bl	8001888 <_Z41__static_initialization_and_destruction_0ii>
 80019de:	bd80      	pop	{r7, pc}

080019e0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019e4:	4b1b      	ldr	r3, [pc, #108]	; (8001a54 <MX_SPI1_Init+0x74>)
 80019e6:	4a1c      	ldr	r2, [pc, #112]	; (8001a58 <MX_SPI1_Init+0x78>)
 80019e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ea:	4b1a      	ldr	r3, [pc, #104]	; (8001a54 <MX_SPI1_Init+0x74>)
 80019ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019f2:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <MX_SPI1_Init+0x74>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019f8:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <MX_SPI1_Init+0x74>)
 80019fa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80019fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a00:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a06:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a12:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a16:	2228      	movs	r2, #40	; 0x28
 8001a18:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a20:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a26:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001a2c:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a2e:	2207      	movs	r2, #7
 8001a30:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a32:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a3a:	2208      	movs	r2, #8
 8001a3c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a3e:	4805      	ldr	r0, [pc, #20]	; (8001a54 <MX_SPI1_Init+0x74>)
 8001a40:	f003 fa14 	bl	8004e6c <HAL_SPI_Init>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001a4a:	f7ff ff15 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	200005c8 	.word	0x200005c8
 8001a58:	40013000 	.word	0x40013000

08001a5c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001a60:	4b1b      	ldr	r3, [pc, #108]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001a62:	4a1c      	ldr	r2, [pc, #112]	; (8001ad4 <MX_SPI3_Init+0x78>)
 8001a64:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001a66:	4b1a      	ldr	r3, [pc, #104]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001a68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a6c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a6e:	4b18      	ldr	r3, [pc, #96]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a74:	4b16      	ldr	r3, [pc, #88]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001a76:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001a7a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a7c:	4b14      	ldr	r3, [pc, #80]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a82:	4b13      	ldr	r3, [pc, #76]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a88:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001a8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a8e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001a90:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001a92:	2220      	movs	r2, #32
 8001a94:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001aa8:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001aaa:	2207      	movs	r2, #7
 8001aac:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001aae:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ab4:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001ab6:	2208      	movs	r2, #8
 8001ab8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001aba:	4805      	ldr	r0, [pc, #20]	; (8001ad0 <MX_SPI3_Init+0x74>)
 8001abc:	f003 f9d6 	bl	8004e6c <HAL_SPI_Init>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001ac6:	f7ff fed7 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	2000062c 	.word	0x2000062c
 8001ad4:	40003c00 	.word	0x40003c00

08001ad8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08c      	sub	sp, #48	; 0x30
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae0:	f107 031c 	add.w	r3, r7, #28
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a2f      	ldr	r2, [pc, #188]	; (8001bb4 <HAL_SPI_MspInit+0xdc>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d12a      	bne.n	8001b50 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001afa:	4b2f      	ldr	r3, [pc, #188]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001afe:	4a2e      	ldr	r2, [pc, #184]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b04:	6613      	str	r3, [r2, #96]	; 0x60
 8001b06:	4b2c      	ldr	r3, [pc, #176]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b0e:	61bb      	str	r3, [r7, #24]
 8001b10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b12:	4b29      	ldr	r3, [pc, #164]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b16:	4a28      	ldr	r2, [pc, #160]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b18:	f043 0301 	orr.w	r3, r3, #1
 8001b1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b1e:	4b26      	ldr	r3, [pc, #152]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8001b2a:	f641 0302 	movw	r3, #6146	; 0x1802
 8001b2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b30:	2302      	movs	r3, #2
 8001b32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b34:	2300      	movs	r3, #0
 8001b36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b3c:	2305      	movs	r3, #5
 8001b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b40:	f107 031c 	add.w	r3, r7, #28
 8001b44:	4619      	mov	r1, r3
 8001b46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4a:	f001 fe0d 	bl	8003768 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001b4e:	e02d      	b.n	8001bac <HAL_SPI_MspInit+0xd4>
  else if(spiHandle->Instance==SPI3)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a19      	ldr	r2, [pc, #100]	; (8001bbc <HAL_SPI_MspInit+0xe4>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d128      	bne.n	8001bac <HAL_SPI_MspInit+0xd4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001b5a:	4b17      	ldr	r3, [pc, #92]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b5e:	4a16      	ldr	r2, [pc, #88]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b64:	6593      	str	r3, [r2, #88]	; 0x58
 8001b66:	4b14      	ldr	r3, [pc, #80]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b6e:	613b      	str	r3, [r7, #16]
 8001b70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b72:	4b11      	ldr	r3, [pc, #68]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b76:	4a10      	ldr	r2, [pc, #64]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b78:	f043 0304 	orr.w	r3, r3, #4
 8001b7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	; (8001bb8 <HAL_SPI_MspInit+0xe0>)
 8001b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b82:	f003 0304 	and.w	r3, r3, #4
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001b8a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001b8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b90:	2302      	movs	r3, #2
 8001b92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b9c:	2306      	movs	r3, #6
 8001b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba0:	f107 031c 	add.w	r3, r7, #28
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4806      	ldr	r0, [pc, #24]	; (8001bc0 <HAL_SPI_MspInit+0xe8>)
 8001ba8:	f001 fdde 	bl	8003768 <HAL_GPIO_Init>
}
 8001bac:	bf00      	nop
 8001bae:	3730      	adds	r7, #48	; 0x30
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40013000 	.word	0x40013000
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	40003c00 	.word	0x40003c00
 8001bc0:	48000800 	.word	0x48000800

08001bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bca:	4b0f      	ldr	r3, [pc, #60]	; (8001c08 <HAL_MspInit+0x44>)
 8001bcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bce:	4a0e      	ldr	r2, [pc, #56]	; (8001c08 <HAL_MspInit+0x44>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	6613      	str	r3, [r2, #96]	; 0x60
 8001bd6:	4b0c      	ldr	r3, [pc, #48]	; (8001c08 <HAL_MspInit+0x44>)
 8001bd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	607b      	str	r3, [r7, #4]
 8001be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001be2:	4b09      	ldr	r3, [pc, #36]	; (8001c08 <HAL_MspInit+0x44>)
 8001be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be6:	4a08      	ldr	r2, [pc, #32]	; (8001c08 <HAL_MspInit+0x44>)
 8001be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bec:	6593      	str	r3, [r2, #88]	; 0x58
 8001bee:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <HAL_MspInit+0x44>)
 8001bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf6:	603b      	str	r3, [r7, #0]
 8001bf8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	40021000 	.word	0x40021000

08001c0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c10:	e7fe      	b.n	8001c10 <NMI_Handler+0x4>

08001c12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c16:	e7fe      	b.n	8001c16 <HardFault_Handler+0x4>

08001c18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <MemManage_Handler+0x4>

08001c1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c22:	e7fe      	b.n	8001c22 <BusFault_Handler+0x4>

08001c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c28:	e7fe      	b.n	8001c28 <UsageFault_Handler+0x4>

08001c2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c46:	b480      	push	{r7}
 8001c48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c58:	f001 fa4a 	bl	80030f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c5c:	bf00      	nop
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001c64:	4802      	ldr	r0, [pc, #8]	; (8001c70 <DMA1_Channel6_IRQHandler+0x10>)
 8001c66:	f001 fcd0 	bl	800360a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200007b0 	.word	0x200007b0

08001c74 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c78:	4802      	ldr	r0, [pc, #8]	; (8001c84 <USART2_IRQHandler+0x10>)
 8001c7a:	f004 fe8b 	bl	8006994 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	2000072c 	.word	0x2000072c

08001c88 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001c8c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c90:	f001 fefc 	bl	8003a8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return 1;
 8001c9c:	2301      	movs	r3, #1
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <_kill>:

int _kill(int pid, int sig)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cb2:	f006 fa7d 	bl	80081b0 <__errno>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2216      	movs	r2, #22
 8001cba:	601a      	str	r2, [r3, #0]
  return -1;
 8001cbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_exit>:

void _exit (int status)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff ffe7 	bl	8001ca8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cda:	e7fe      	b.n	8001cda <_exit+0x12>

08001cdc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b086      	sub	sp, #24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]
 8001cec:	e00a      	b.n	8001d04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cee:	f3af 8000 	nop.w
 8001cf2:	4601      	mov	r1, r0
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	1c5a      	adds	r2, r3, #1
 8001cf8:	60ba      	str	r2, [r7, #8]
 8001cfa:	b2ca      	uxtb	r2, r1
 8001cfc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	3301      	adds	r3, #1
 8001d02:	617b      	str	r3, [r7, #20]
 8001d04:	697a      	ldr	r2, [r7, #20]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	dbf0      	blt.n	8001cee <_read+0x12>
  }

  return len;
 8001d0c:	687b      	ldr	r3, [r7, #4]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3718      	adds	r7, #24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b086      	sub	sp, #24
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d22:	2300      	movs	r3, #0
 8001d24:	617b      	str	r3, [r7, #20]
 8001d26:	e009      	b.n	8001d3c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	1c5a      	adds	r2, r3, #1
 8001d2c:	60ba      	str	r2, [r7, #8]
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	617b      	str	r3, [r7, #20]
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	dbf1      	blt.n	8001d28 <_write+0x12>
  }
  return len;
 8001d44:	687b      	ldr	r3, [r7, #4]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <_close>:

int _close(int file)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b083      	sub	sp, #12
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
 8001d6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d76:	605a      	str	r2, [r3, #4]
  return 0;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <_isatty>:

int _isatty(int file)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d8e:	2301      	movs	r3, #1
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
	...

08001db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dc0:	4a14      	ldr	r2, [pc, #80]	; (8001e14 <_sbrk+0x5c>)
 8001dc2:	4b15      	ldr	r3, [pc, #84]	; (8001e18 <_sbrk+0x60>)
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dcc:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <_sbrk+0x64>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d102      	bne.n	8001dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <_sbrk+0x64>)
 8001dd6:	4a12      	ldr	r2, [pc, #72]	; (8001e20 <_sbrk+0x68>)
 8001dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <_sbrk+0x64>)
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4413      	add	r3, r2
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d207      	bcs.n	8001df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001de8:	f006 f9e2 	bl	80081b0 <__errno>
 8001dec:	4603      	mov	r3, r0
 8001dee:	220c      	movs	r2, #12
 8001df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001df2:	f04f 33ff 	mov.w	r3, #4294967295
 8001df6:	e009      	b.n	8001e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df8:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <_sbrk+0x64>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dfe:	4b07      	ldr	r3, [pc, #28]	; (8001e1c <_sbrk+0x64>)
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4413      	add	r3, r2
 8001e06:	4a05      	ldr	r2, [pc, #20]	; (8001e1c <_sbrk+0x64>)
 8001e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20010000 	.word	0x20010000
 8001e18:	00000400 	.word	0x00000400
 8001e1c:	20000690 	.word	0x20000690
 8001e20:	20000810 	.word	0x20000810

08001e24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e28:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <SystemInit+0x20>)
 8001e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e2e:	4a05      	ldr	r2, [pc, #20]	; (8001e44 <SystemInit+0x20>)
 8001e30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b09a      	sub	sp, #104	; 0x68
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e4e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	605a      	str	r2, [r3, #4]
 8001e58:	609a      	str	r2, [r3, #8]
 8001e5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e5c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e68:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	609a      	str	r2, [r3, #8]
 8001e74:	60da      	str	r2, [r3, #12]
 8001e76:	611a      	str	r2, [r3, #16]
 8001e78:	615a      	str	r2, [r3, #20]
 8001e7a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	222c      	movs	r2, #44	; 0x2c
 8001e80:	2100      	movs	r1, #0
 8001e82:	4618      	mov	r0, r3
 8001e84:	f006 f9c6 	bl	8008214 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e88:	4b43      	ldr	r3, [pc, #268]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001e8a:	4a44      	ldr	r2, [pc, #272]	; (8001f9c <MX_TIM1_Init+0x154>)
 8001e8c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8001e8e:	4b42      	ldr	r3, [pc, #264]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001e90:	224f      	movs	r2, #79	; 0x4f
 8001e92:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e94:	4b40      	ldr	r3, [pc, #256]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2500-1;
 8001e9a:	4b3f      	ldr	r3, [pc, #252]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001e9c:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001ea0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea2:	4b3d      	ldr	r3, [pc, #244]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ea8:	4b3b      	ldr	r3, [pc, #236]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eae:	4b3a      	ldr	r3, [pc, #232]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001eb4:	4838      	ldr	r0, [pc, #224]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001eb6:	f003 fbf3 	bl	80056a0 <HAL_TIM_Base_Init>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001ec0:	f7ff fcda 	bl	8001878 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ec4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ec8:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001eca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4831      	ldr	r0, [pc, #196]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001ed2:	f003 fedd 	bl	8005c90 <HAL_TIM_ConfigClockSource>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001edc:	f7ff fccc 	bl	8001878 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ee0:	482d      	ldr	r0, [pc, #180]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001ee2:	f003 fc81 	bl	80057e8 <HAL_TIM_PWM_Init>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001eec:	f7ff fcc4 	bl	8001878 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001efc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f00:	4619      	mov	r1, r3
 8001f02:	4825      	ldr	r0, [pc, #148]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001f04:	f004 fb30 	bl	8006568 <HAL_TIMEx_MasterConfigSynchronization>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001f0e:	f7ff fcb3 	bl	8001878 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f12:	2360      	movs	r3, #96	; 0x60
 8001f14:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001f16:	2300      	movs	r3, #0
 8001f18:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f22:	2300      	movs	r3, #0
 8001f24:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f26:	2300      	movs	r3, #0
 8001f28:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f2e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f32:	2204      	movs	r2, #4
 8001f34:	4619      	mov	r1, r3
 8001f36:	4818      	ldr	r0, [pc, #96]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001f38:	f003 fd96 	bl	8005a68 <HAL_TIM_PWM_ConfigChannel>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001f42:	f7ff fc99 	bl	8001878 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f46:	2300      	movs	r3, #0
 8001f48:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f56:	2300      	movs	r3, #0
 8001f58:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f5e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f60:	2300      	movs	r3, #0
 8001f62:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f72:	2300      	movs	r3, #0
 8001f74:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f76:	1d3b      	adds	r3, r7, #4
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4807      	ldr	r0, [pc, #28]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001f7c:	f004 fb5a 	bl	8006634 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001f86:	f7ff fc77 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f8a:	4803      	ldr	r0, [pc, #12]	; (8001f98 <MX_TIM1_Init+0x150>)
 8001f8c:	f000 f8d4 	bl	8002138 <HAL_TIM_MspPostInit>

}
 8001f90:	bf00      	nop
 8001f92:	3768      	adds	r7, #104	; 0x68
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000694 	.word	0x20000694
 8001f9c:	40012c00 	.word	0x40012c00

08001fa0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08e      	sub	sp, #56	; 0x38
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fa6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]
 8001fb0:	609a      	str	r2, [r3, #8]
 8001fb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fb4:	f107 031c 	add.w	r3, r7, #28
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fc0:	463b      	mov	r3, r7
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	601a      	str	r2, [r3, #0]
 8001fc6:	605a      	str	r2, [r3, #4]
 8001fc8:	609a      	str	r2, [r3, #8]
 8001fca:	60da      	str	r2, [r3, #12]
 8001fcc:	611a      	str	r2, [r3, #16]
 8001fce:	615a      	str	r2, [r3, #20]
 8001fd0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fd2:	4b2d      	ldr	r3, [pc, #180]	; (8002088 <MX_TIM2_Init+0xe8>)
 8001fd4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fd8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8001fda:	4b2b      	ldr	r3, [pc, #172]	; (8002088 <MX_TIM2_Init+0xe8>)
 8001fdc:	224f      	movs	r2, #79	; 0x4f
 8001fde:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe0:	4b29      	ldr	r3, [pc, #164]	; (8002088 <MX_TIM2_Init+0xe8>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001fe6:	4b28      	ldr	r3, [pc, #160]	; (8002088 <MX_TIM2_Init+0xe8>)
 8001fe8:	2263      	movs	r2, #99	; 0x63
 8001fea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fec:	4b26      	ldr	r3, [pc, #152]	; (8002088 <MX_TIM2_Init+0xe8>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ff2:	4b25      	ldr	r3, [pc, #148]	; (8002088 <MX_TIM2_Init+0xe8>)
 8001ff4:	2280      	movs	r2, #128	; 0x80
 8001ff6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ff8:	4823      	ldr	r0, [pc, #140]	; (8002088 <MX_TIM2_Init+0xe8>)
 8001ffa:	f003 fb51 	bl	80056a0 <HAL_TIM_Base_Init>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002004:	f7ff fc38 	bl	8001878 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002008:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800200c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800200e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002012:	4619      	mov	r1, r3
 8002014:	481c      	ldr	r0, [pc, #112]	; (8002088 <MX_TIM2_Init+0xe8>)
 8002016:	f003 fe3b 	bl	8005c90 <HAL_TIM_ConfigClockSource>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002020:	f7ff fc2a 	bl	8001878 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002024:	4818      	ldr	r0, [pc, #96]	; (8002088 <MX_TIM2_Init+0xe8>)
 8002026:	f003 fbdf 	bl	80057e8 <HAL_TIM_PWM_Init>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002030:	f7ff fc22 	bl	8001878 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002034:	2300      	movs	r3, #0
 8002036:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002038:	2300      	movs	r3, #0
 800203a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800203c:	f107 031c 	add.w	r3, r7, #28
 8002040:	4619      	mov	r1, r3
 8002042:	4811      	ldr	r0, [pc, #68]	; (8002088 <MX_TIM2_Init+0xe8>)
 8002044:	f004 fa90 	bl	8006568 <HAL_TIMEx_MasterConfigSynchronization>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800204e:	f7ff fc13 	bl	8001878 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002052:	2360      	movs	r3, #96	; 0x60
 8002054:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002056:	2300      	movs	r3, #0
 8002058:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800205a:	2300      	movs	r3, #0
 800205c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800205e:	2300      	movs	r3, #0
 8002060:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002062:	463b      	mov	r3, r7
 8002064:	2204      	movs	r2, #4
 8002066:	4619      	mov	r1, r3
 8002068:	4807      	ldr	r0, [pc, #28]	; (8002088 <MX_TIM2_Init+0xe8>)
 800206a:	f003 fcfd 	bl	8005a68 <HAL_TIM_PWM_ConfigChannel>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002074:	f7ff fc00 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002078:	4803      	ldr	r0, [pc, #12]	; (8002088 <MX_TIM2_Init+0xe8>)
 800207a:	f000 f85d 	bl	8002138 <HAL_TIM_MspPostInit>

}
 800207e:	bf00      	nop
 8002080:	3738      	adds	r7, #56	; 0x38
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	200006e0 	.word	0x200006e0

0800208c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08a      	sub	sp, #40	; 0x28
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002094:	f107 0314 	add.w	r3, r7, #20
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a20      	ldr	r2, [pc, #128]	; (800212c <HAL_TIM_Base_MspInit+0xa0>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d10c      	bne.n	80020c8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020ae:	4b20      	ldr	r3, [pc, #128]	; (8002130 <HAL_TIM_Base_MspInit+0xa4>)
 80020b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020b2:	4a1f      	ldr	r2, [pc, #124]	; (8002130 <HAL_TIM_Base_MspInit+0xa4>)
 80020b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020b8:	6613      	str	r3, [r2, #96]	; 0x60
 80020ba:	4b1d      	ldr	r3, [pc, #116]	; (8002130 <HAL_TIM_Base_MspInit+0xa4>)
 80020bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	693b      	ldr	r3, [r7, #16]

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80020c6:	e02d      	b.n	8002124 <HAL_TIM_Base_MspInit+0x98>
  else if(tim_baseHandle->Instance==TIM2)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020d0:	d128      	bne.n	8002124 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020d2:	4b17      	ldr	r3, [pc, #92]	; (8002130 <HAL_TIM_Base_MspInit+0xa4>)
 80020d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d6:	4a16      	ldr	r2, [pc, #88]	; (8002130 <HAL_TIM_Base_MspInit+0xa4>)
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	6593      	str	r3, [r2, #88]	; 0x58
 80020de:	4b14      	ldr	r3, [pc, #80]	; (8002130 <HAL_TIM_Base_MspInit+0xa4>)
 80020e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ea:	4b11      	ldr	r3, [pc, #68]	; (8002130 <HAL_TIM_Base_MspInit+0xa4>)
 80020ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ee:	4a10      	ldr	r2, [pc, #64]	; (8002130 <HAL_TIM_Base_MspInit+0xa4>)
 80020f0:	f043 0302 	orr.w	r3, r3, #2
 80020f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020f6:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <HAL_TIM_Base_MspInit+0xa4>)
 80020f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	60bb      	str	r3, [r7, #8]
 8002100:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002102:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002106:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	2302      	movs	r3, #2
 800210a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002110:	2300      	movs	r3, #0
 8002112:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002114:	2301      	movs	r3, #1
 8002116:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	4619      	mov	r1, r3
 800211e:	4805      	ldr	r0, [pc, #20]	; (8002134 <HAL_TIM_Base_MspInit+0xa8>)
 8002120:	f001 fb22 	bl	8003768 <HAL_GPIO_Init>
}
 8002124:	bf00      	nop
 8002126:	3728      	adds	r7, #40	; 0x28
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40012c00 	.word	0x40012c00
 8002130:	40021000 	.word	0x40021000
 8002134:	48000400 	.word	0x48000400

08002138 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08a      	sub	sp, #40	; 0x28
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002140:	f107 0314 	add.w	r3, r7, #20
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	605a      	str	r2, [r3, #4]
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	60da      	str	r2, [r3, #12]
 800214e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a23      	ldr	r2, [pc, #140]	; (80021e4 <HAL_TIM_MspPostInit+0xac>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d11e      	bne.n	8002198 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215a:	4b23      	ldr	r3, [pc, #140]	; (80021e8 <HAL_TIM_MspPostInit+0xb0>)
 800215c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800215e:	4a22      	ldr	r2, [pc, #136]	; (80021e8 <HAL_TIM_MspPostInit+0xb0>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002166:	4b20      	ldr	r3, [pc, #128]	; (80021e8 <HAL_TIM_MspPostInit+0xb0>)
 8002168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	613b      	str	r3, [r7, #16]
 8002170:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = SERVO_PWM_1_Pin;
 8002172:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002178:	2302      	movs	r3, #2
 800217a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217c:	2300      	movs	r3, #0
 800217e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002180:	2300      	movs	r3, #0
 8002182:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002184:	2301      	movs	r3, #1
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_PWM_1_GPIO_Port, &GPIO_InitStruct);
 8002188:	f107 0314 	add.w	r3, r7, #20
 800218c:	4619      	mov	r1, r3
 800218e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002192:	f001 fae9 	bl	8003768 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002196:	e020      	b.n	80021da <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM2)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021a0:	d11b      	bne.n	80021da <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a2:	4b11      	ldr	r3, [pc, #68]	; (80021e8 <HAL_TIM_MspPostInit+0xb0>)
 80021a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a6:	4a10      	ldr	r2, [pc, #64]	; (80021e8 <HAL_TIM_MspPostInit+0xb0>)
 80021a8:	f043 0302 	orr.w	r3, r3, #2
 80021ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021ae:	4b0e      	ldr	r3, [pc, #56]	; (80021e8 <HAL_TIM_MspPostInit+0xb0>)
 80021b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CYTRON_PWM_1_Pin;
 80021ba:	2308      	movs	r3, #8
 80021bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c6:	2300      	movs	r3, #0
 80021c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021ca:	2301      	movs	r3, #1
 80021cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CYTRON_PWM_1_GPIO_Port, &GPIO_InitStruct);
 80021ce:	f107 0314 	add.w	r3, r7, #20
 80021d2:	4619      	mov	r1, r3
 80021d4:	4805      	ldr	r0, [pc, #20]	; (80021ec <HAL_TIM_MspPostInit+0xb4>)
 80021d6:	f001 fac7 	bl	8003768 <HAL_GPIO_Init>
}
 80021da:	bf00      	nop
 80021dc:	3728      	adds	r7, #40	; 0x28
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40012c00 	.word	0x40012c00
 80021e8:	40021000 	.word	0x40021000
 80021ec:	48000400 	.word	0x48000400

080021f0 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021f4:	4b14      	ldr	r3, [pc, #80]	; (8002248 <MX_USART2_UART_Init+0x58>)
 80021f6:	4a15      	ldr	r2, [pc, #84]	; (800224c <MX_USART2_UART_Init+0x5c>)
 80021f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021fa:	4b13      	ldr	r3, [pc, #76]	; (8002248 <MX_USART2_UART_Init+0x58>)
 80021fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002200:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002202:	4b11      	ldr	r3, [pc, #68]	; (8002248 <MX_USART2_UART_Init+0x58>)
 8002204:	2200      	movs	r2, #0
 8002206:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002208:	4b0f      	ldr	r3, [pc, #60]	; (8002248 <MX_USART2_UART_Init+0x58>)
 800220a:	2200      	movs	r2, #0
 800220c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800220e:	4b0e      	ldr	r3, [pc, #56]	; (8002248 <MX_USART2_UART_Init+0x58>)
 8002210:	2200      	movs	r2, #0
 8002212:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002214:	4b0c      	ldr	r3, [pc, #48]	; (8002248 <MX_USART2_UART_Init+0x58>)
 8002216:	220c      	movs	r2, #12
 8002218:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800221a:	4b0b      	ldr	r3, [pc, #44]	; (8002248 <MX_USART2_UART_Init+0x58>)
 800221c:	2200      	movs	r2, #0
 800221e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002220:	4b09      	ldr	r3, [pc, #36]	; (8002248 <MX_USART2_UART_Init+0x58>)
 8002222:	2200      	movs	r2, #0
 8002224:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002226:	4b08      	ldr	r3, [pc, #32]	; (8002248 <MX_USART2_UART_Init+0x58>)
 8002228:	2200      	movs	r2, #0
 800222a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800222c:	4b06      	ldr	r3, [pc, #24]	; (8002248 <MX_USART2_UART_Init+0x58>)
 800222e:	2200      	movs	r2, #0
 8002230:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002232:	4805      	ldr	r0, [pc, #20]	; (8002248 <MX_USART2_UART_Init+0x58>)
 8002234:	f004 fa76 	bl	8006724 <HAL_UART_Init>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800223e:	f7ff fb1b 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	2000072c 	.word	0x2000072c
 800224c:	40004400 	.word	0x40004400

08002250 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b0a2      	sub	sp, #136	; 0x88
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002268:	f107 0314 	add.w	r3, r7, #20
 800226c:	2260      	movs	r2, #96	; 0x60
 800226e:	2100      	movs	r1, #0
 8002270:	4618      	mov	r0, r3
 8002272:	f005 ffcf 	bl	8008214 <memset>
  if(uartHandle->Instance==USART2)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a38      	ldr	r2, [pc, #224]	; (800235c <HAL_UART_MspInit+0x10c>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d169      	bne.n	8002354 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002280:	2302      	movs	r3, #2
 8002282:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002284:	2300      	movs	r3, #0
 8002286:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002288:	f107 0314 	add.w	r3, r7, #20
 800228c:	4618      	mov	r0, r3
 800228e:	f002 fab1 	bl	80047f4 <HAL_RCCEx_PeriphCLKConfig>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002298:	f7ff faee 	bl	8001878 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800229c:	4b30      	ldr	r3, [pc, #192]	; (8002360 <HAL_UART_MspInit+0x110>)
 800229e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a0:	4a2f      	ldr	r2, [pc, #188]	; (8002360 <HAL_UART_MspInit+0x110>)
 80022a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022a6:	6593      	str	r3, [r2, #88]	; 0x58
 80022a8:	4b2d      	ldr	r3, [pc, #180]	; (8002360 <HAL_UART_MspInit+0x110>)
 80022aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b0:	613b      	str	r3, [r7, #16]
 80022b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b4:	4b2a      	ldr	r3, [pc, #168]	; (8002360 <HAL_UART_MspInit+0x110>)
 80022b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b8:	4a29      	ldr	r2, [pc, #164]	; (8002360 <HAL_UART_MspInit+0x110>)
 80022ba:	f043 0301 	orr.w	r3, r3, #1
 80022be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022c0:	4b27      	ldr	r3, [pc, #156]	; (8002360 <HAL_UART_MspInit+0x110>)
 80022c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022cc:	230c      	movs	r3, #12
 80022ce:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d0:	2302      	movs	r3, #2
 80022d2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d8:	2303      	movs	r3, #3
 80022da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022de:	2307      	movs	r3, #7
 80022e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80022e8:	4619      	mov	r1, r3
 80022ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ee:	f001 fa3b 	bl	8003768 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80022f2:	4b1c      	ldr	r3, [pc, #112]	; (8002364 <HAL_UART_MspInit+0x114>)
 80022f4:	4a1c      	ldr	r2, [pc, #112]	; (8002368 <HAL_UART_MspInit+0x118>)
 80022f6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80022f8:	4b1a      	ldr	r3, [pc, #104]	; (8002364 <HAL_UART_MspInit+0x114>)
 80022fa:	2202      	movs	r2, #2
 80022fc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022fe:	4b19      	ldr	r3, [pc, #100]	; (8002364 <HAL_UART_MspInit+0x114>)
 8002300:	2200      	movs	r2, #0
 8002302:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002304:	4b17      	ldr	r3, [pc, #92]	; (8002364 <HAL_UART_MspInit+0x114>)
 8002306:	2200      	movs	r2, #0
 8002308:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800230a:	4b16      	ldr	r3, [pc, #88]	; (8002364 <HAL_UART_MspInit+0x114>)
 800230c:	2280      	movs	r2, #128	; 0x80
 800230e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002310:	4b14      	ldr	r3, [pc, #80]	; (8002364 <HAL_UART_MspInit+0x114>)
 8002312:	2200      	movs	r2, #0
 8002314:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002316:	4b13      	ldr	r3, [pc, #76]	; (8002364 <HAL_UART_MspInit+0x114>)
 8002318:	2200      	movs	r2, #0
 800231a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800231c:	4b11      	ldr	r3, [pc, #68]	; (8002364 <HAL_UART_MspInit+0x114>)
 800231e:	2200      	movs	r2, #0
 8002320:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002322:	4b10      	ldr	r3, [pc, #64]	; (8002364 <HAL_UART_MspInit+0x114>)
 8002324:	2200      	movs	r2, #0
 8002326:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002328:	480e      	ldr	r0, [pc, #56]	; (8002364 <HAL_UART_MspInit+0x114>)
 800232a:	f001 f837 	bl	800339c <HAL_DMA_Init>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002334:	f7ff faa0 	bl	8001878 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a0a      	ldr	r2, [pc, #40]	; (8002364 <HAL_UART_MspInit+0x114>)
 800233c:	671a      	str	r2, [r3, #112]	; 0x70
 800233e:	4a09      	ldr	r2, [pc, #36]	; (8002364 <HAL_UART_MspInit+0x114>)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002344:	2200      	movs	r2, #0
 8002346:	2100      	movs	r1, #0
 8002348:	2026      	movs	r0, #38	; 0x26
 800234a:	f000 fff0 	bl	800332e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800234e:	2026      	movs	r0, #38	; 0x26
 8002350:	f001 f809 	bl	8003366 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002354:	bf00      	nop
 8002356:	3788      	adds	r7, #136	; 0x88
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40004400 	.word	0x40004400
 8002360:	40021000 	.word	0x40021000
 8002364:	200007b0 	.word	0x200007b0
 8002368:	4002006c 	.word	0x4002006c

0800236c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800236c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002370:	f7ff fd58 	bl	8001e24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002374:	480c      	ldr	r0, [pc, #48]	; (80023a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002376:	490d      	ldr	r1, [pc, #52]	; (80023ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002378:	4a0d      	ldr	r2, [pc, #52]	; (80023b0 <LoopForever+0xe>)
  movs r3, #0
 800237a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800237c:	e002      	b.n	8002384 <LoopCopyDataInit>

0800237e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800237e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002382:	3304      	adds	r3, #4

08002384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002388:	d3f9      	bcc.n	800237e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800238a:	4a0a      	ldr	r2, [pc, #40]	; (80023b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800238c:	4c0a      	ldr	r4, [pc, #40]	; (80023b8 <LoopForever+0x16>)
  movs r3, #0
 800238e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002390:	e001      	b.n	8002396 <LoopFillZerobss>

08002392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002394:	3204      	adds	r2, #4

08002396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002398:	d3fb      	bcc.n	8002392 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800239a:	f005 ff0f 	bl	80081bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800239e:	f7ff f81b 	bl	80013d8 <main>

080023a2 <LoopForever>:

LoopForever:
    b LoopForever
 80023a2:	e7fe      	b.n	80023a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80023a4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80023a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023ac:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80023b0:	0800e600 	.word	0x0800e600
  ldr r2, =_sbss
 80023b4:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80023b8:	20000810 	.word	0x20000810

080023bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023bc:	e7fe      	b.n	80023bc <ADC1_IRQHandler>

080023be <_ZN9movingAvgC1Ei>:
#define MOVINGAVG_H_INCLUDED

class movingAvg
{
    public:
        movingAvg(int interval)
 80023be:	b480      	push	{r7}
 80023c0:	b083      	sub	sp, #12
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
 80023c6:	6039      	str	r1, [r7, #0]
            : m_interval{interval}, m_nbrReadings{0}, m_sum{0}, m_next{0} {}
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2200      	movs	r2, #0
 80023d2:	605a      	str	r2, [r3, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	609a      	str	r2, [r3, #8]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	60da      	str	r2, [r3, #12]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4618      	mov	r0, r3
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr

080023ee <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>:
 * @param  minimum_angle: minimum angle of the motor
 * @param  maximum_angle: maximum angle of the motor
 * @param  brake_pin: pin for the brake or limit switch
 * @retval None
 */
RoverArmMotor::RoverArmMotor(SPI_HandleTypeDef* spi_handle, Pin pwm_pin, Pin dir_pin, Pin encoder_pin, int esc_type, double minimum_angle, double maximum_angle, Pin brake_pin)
 80023ee:	b082      	sub	sp, #8
 80023f0:	b590      	push	{r4, r7, lr}
 80023f2:	b089      	sub	sp, #36	; 0x24
 80023f4:	af02      	add	r7, sp, #8
 80023f6:	6178      	str	r0, [r7, #20]
 80023f8:	6139      	str	r1, [r7, #16]
 80023fa:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80023fe:	e881 000c 	stmia.w	r1, {r2, r3}
 8002402:	ed87 0b02 	vstr	d0, [r7, #8]
 8002406:	ed87 1b00 	vstr	d1, [r7]
                :internalPIDInstance(&input, &output, &setpoint, regularKp, regularKi, regularKd, _PID_CD_DIRECT)
                ,internalAveragerInstance(15){
 800240a:	6978      	ldr	r0, [r7, #20]
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	f503 7198 	add.w	r1, r3, #304	; 0x130
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	f503 729c 	add.w	r2, r3, #312	; 0x138
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	f503 74a0 	add.w	r4, r3, #320	; 0x140
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8002430:	2300      	movs	r3, #0
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	eeb0 2a45 	vmov.f32	s4, s10
 8002438:	eef0 2a65 	vmov.f32	s5, s11
 800243c:	eeb0 1a46 	vmov.f32	s2, s12
 8002440:	eef0 1a66 	vmov.f32	s3, s13
 8002444:	eeb0 0a47 	vmov.f32	s0, s14
 8002448:	eef0 0a67 	vmov.f32	s1, s15
 800244c:	4623      	mov	r3, r4
 800244e:	f000 fc07 	bl	8002c60 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	3370      	adds	r3, #112	; 0x70
 8002456:	210f      	movs	r1, #15
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff ffb0 	bl	80023be <_ZN9movingAvgC1Ei>
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	33b8      	adds	r3, #184	; 0xb8
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe fec0 	bl	80011e8 <_ZN3PinC1Ev>
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	33c8      	adds	r3, #200	; 0xc8
 800246c:	4618      	mov	r0, r3
 800246e:	f7fe febb 	bl	80011e8 <_ZN3PinC1Ev>
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	33d8      	adds	r3, #216	; 0xd8
 8002476:	4618      	mov	r0, r3
 8002478:	f7fe feb6 	bl	80011e8 <_ZN3PinC1Ev>
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	33e8      	adds	r3, #232	; 0xe8
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe feb1 	bl	80011e8 <_ZN3PinC1Ev>

    //constructor
    spi = spi_handle;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    pwm = pwm_pin;
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	f103 04b8 	add.w	r4, r3, #184	; 0xb8
 8002494:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002498:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800249a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    dir = dir_pin;
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	f103 04c8 	add.w	r4, r3, #200	; 0xc8
 80024a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80024a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    encoder = encoder_pin;
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f103 04d8 	add.w	r4, r3, #216	; 0xd8
 80024b4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80024b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    brake = brake_pin;
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	f103 04e8 	add.w	r4, r3, #232	; 0xe8
 80024c4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80024c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    escType = esc_type;
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80024d2:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    lowestAngle = minimum_angle;
 80024d6:	6979      	ldr	r1, [r7, #20]
 80024d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024dc:	e9c1 2340 	strd	r2, r3, [r1, #256]	; 0x100
    highestAngle = maximum_angle;
 80024e0:	6979      	ldr	r1, [r7, #20]
 80024e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024e6:	e9c1 2342 	strd	r2, r3, [r1, #264]	; 0x108

    //clean up variables
    input = 0;
 80024ea:	6979      	ldr	r1, [r7, #20]
 80024ec:	f04f 0200 	mov.w	r2, #0
 80024f0:	f04f 0300 	mov.w	r3, #0
 80024f4:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
    output = 0;
 80024f8:	6979      	ldr	r1, [r7, #20]
 80024fa:	f04f 0200 	mov.w	r2, #0
 80024fe:	f04f 0300 	mov.w	r3, #0
 8002502:	e9c1 234e 	strd	r2, r3, [r1, #312]	; 0x138
    lastAngle = 0;
 8002506:	6979      	ldr	r1, [r7, #20]
 8002508:	f04f 0200 	mov.w	r2, #0
 800250c:	f04f 0300 	mov.w	r3, #0
 8002510:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
    useSwAngle = 1;  //default use software angle
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	2201      	movs	r2, #1
 8002518:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    zero_angle_sw = 0;  // default no offset
 800251c:	6979      	ldr	r1, [r7, #20]
 800251e:	f04f 0200 	mov.w	r2, #0
 8002522:	f04f 0300 	mov.w	r3, #0
 8002526:	e9c1 2358 	strd	r2, r3, [r1, #352]	; 0x160
    
}
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	4618      	mov	r0, r3
 800252e:	371c      	adds	r7, #28
 8002530:	46bd      	mov	sp, r7
 8002532:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002536:	b002      	add	sp, #8
 8002538:	4770      	bx	lr
 800253a:	0000      	movs	r0, r0
 800253c:	0000      	movs	r0, r0
	...

08002540 <_ZN13RoverArmMotor5beginEdddddd>:

void RoverArmMotor::begin(double aggP, double aggI, double aggD, double regP, double regI, double regD){
 8002540:	b580      	push	{r7, lr}
 8002542:	b08e      	sub	sp, #56	; 0x38
 8002544:	af00      	add	r7, sp, #0
 8002546:	6378      	str	r0, [r7, #52]	; 0x34
 8002548:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 800254c:	ed87 1b08 	vstr	d1, [r7, #32]
 8002550:	ed87 2b06 	vstr	d2, [r7, #24]
 8002554:	ed87 3b04 	vstr	d3, [r7, #16]
 8002558:	ed87 4b02 	vstr	d4, [r7, #8]
 800255c:	ed87 5b00 	vstr	d5, [r7]


    /*------------------Initialize timers------------------*/ 
    HAL_TIM_PWM_Start(pwm.p_tim, pwm.tim_channel);
 8002560:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002562:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002568:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800256c:	4619      	mov	r1, r3
 800256e:	4610      	mov	r0, r2
 8002570:	f003 f99c 	bl	80058ac <HAL_TIM_PWM_Start>
    if(escType == CYTRON){
 8002574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002576:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800257a:	2b00      	cmp	r3, #0
 800257c:	d142      	bne.n	8002604 <_ZN13RoverArmMotor5beginEdddddd+0xc4>
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 0); // stop motor
 800257e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002580:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d106      	bne.n	8002596 <_ZN13RoverArmMotor5beginEdddddd+0x56>
 8002588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800258a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2200      	movs	r2, #0
 8002592:	635a      	str	r2, [r3, #52]	; 0x34
 8002594:	e083      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
 8002596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002598:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800259c:	2b04      	cmp	r3, #4
 800259e:	d106      	bne.n	80025ae <_ZN13RoverArmMotor5beginEdddddd+0x6e>
 80025a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025a2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2200      	movs	r2, #0
 80025aa:	639a      	str	r2, [r3, #56]	; 0x38
 80025ac:	e077      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
 80025ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025b0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80025b4:	2b08      	cmp	r3, #8
 80025b6:	d106      	bne.n	80025c6 <_ZN13RoverArmMotor5beginEdddddd+0x86>
 80025b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ba:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2200      	movs	r2, #0
 80025c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80025c4:	e06b      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
 80025c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025c8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80025cc:	2b0c      	cmp	r3, #12
 80025ce:	d106      	bne.n	80025de <_ZN13RoverArmMotor5beginEdddddd+0x9e>
 80025d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025d2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2200      	movs	r2, #0
 80025da:	641a      	str	r2, [r3, #64]	; 0x40
 80025dc:	e05f      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
 80025de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025e0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80025e4:	2b10      	cmp	r3, #16
 80025e6:	d106      	bne.n	80025f6 <_ZN13RoverArmMotor5beginEdddddd+0xb6>
 80025e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2200      	movs	r2, #0
 80025f2:	659a      	str	r2, [r3, #88]	; 0x58
 80025f4:	e053      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
 80025f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2200      	movs	r2, #0
 8002600:	65da      	str	r2, [r3, #92]	; 0x5c
 8002602:	e04c      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
    }
    else if(escType == BLUE_ROBOTICS){
 8002604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002606:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800260a:	2b01      	cmp	r3, #1
 800260c:	d147      	bne.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 1500-1); // stop motor
 800260e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002610:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002614:	2b00      	cmp	r3, #0
 8002616:	d107      	bne.n	8002628 <_ZN13RoverArmMotor5beginEdddddd+0xe8>
 8002618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800261a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f240 52db 	movw	r2, #1499	; 0x5db
 8002624:	635a      	str	r2, [r3, #52]	; 0x34
 8002626:	e03a      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
 8002628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800262a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800262e:	2b04      	cmp	r3, #4
 8002630:	d107      	bne.n	8002642 <_ZN13RoverArmMotor5beginEdddddd+0x102>
 8002632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002634:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f240 52db 	movw	r2, #1499	; 0x5db
 800263e:	639a      	str	r2, [r3, #56]	; 0x38
 8002640:	e02d      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
 8002642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002644:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002648:	2b08      	cmp	r3, #8
 800264a:	d107      	bne.n	800265c <_ZN13RoverArmMotor5beginEdddddd+0x11c>
 800264c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800264e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f240 52db 	movw	r2, #1499	; 0x5db
 8002658:	63da      	str	r2, [r3, #60]	; 0x3c
 800265a:	e020      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
 800265c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800265e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002662:	2b0c      	cmp	r3, #12
 8002664:	d107      	bne.n	8002676 <_ZN13RoverArmMotor5beginEdddddd+0x136>
 8002666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002668:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f240 52db 	movw	r2, #1499	; 0x5db
 8002672:	641a      	str	r2, [r3, #64]	; 0x40
 8002674:	e013      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
 8002676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002678:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800267c:	2b10      	cmp	r3, #16
 800267e:	d107      	bne.n	8002690 <_ZN13RoverArmMotor5beginEdddddd+0x150>
 8002680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002682:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f240 52db 	movw	r2, #1499	; 0x5db
 800268c:	659a      	str	r2, [r3, #88]	; 0x58
 800268e:	e006      	b.n	800269e <_ZN13RoverArmMotor5beginEdddddd+0x15e>
 8002690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002692:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f240 52db 	movw	r2, #1499	; 0x5db
 800269c:	65da      	str	r2, [r3, #92]	; 0x5c
    }


    /*------------------set PID parameters------------------*/
    if(escType == CYTRON){
 800269e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026a0:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d108      	bne.n	80026ba <_ZN13RoverArmMotor5beginEdddddd+0x17a>
        internalPIDInstance.SetOutputLimits(-99, 99); // PWM duty cycle mn297 TOOD: check this
 80026a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026aa:	ed9f 1b41 	vldr	d1, [pc, #260]	; 80027b0 <_ZN13RoverArmMotor5beginEdddddd+0x270>
 80026ae:	ed9f 0b42 	vldr	d0, [pc, #264]	; 80027b8 <_ZN13RoverArmMotor5beginEdddddd+0x278>
 80026b2:	4618      	mov	r0, r3
 80026b4:	f000 fb4f 	bl	8002d56 <_ZN3PID15SetOutputLimitsEdd>
 80026b8:	e00c      	b.n	80026d4 <_ZN13RoverArmMotor5beginEdddddd+0x194>
    }
    else if(escType == BLUE_ROBOTICS){
 80026ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026bc:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d107      	bne.n	80026d4 <_ZN13RoverArmMotor5beginEdddddd+0x194>
        internalPIDInstance.SetOutputLimits(-100, 100); // 1500 +- 400 for BlueRobotics ESC
 80026c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026c6:	ed9f 1b3e 	vldr	d1, [pc, #248]	; 80027c0 <_ZN13RoverArmMotor5beginEdddddd+0x280>
 80026ca:	ed9f 0b3f 	vldr	d0, [pc, #252]	; 80027c8 <_ZN13RoverArmMotor5beginEdddddd+0x288>
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 fb41 	bl	8002d56 <_ZN3PID15SetOutputLimitsEdd>
    }
    
    /*------------------Initialize moving average------------------*/
    internalAveragerInstance.begin();
 80026d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d6:	3370      	adds	r3, #112	; 0x70
 80026d8:	4618      	mov	r0, r3
 80026da:	f000 fa5a 	bl	8002b92 <_ZN9movingAvg5beginEv>

    /*------------------Initialize PID------------------*/
    internalPIDInstance.Init();
 80026de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e0:	4618      	mov	r0, r3
 80026e2:	f000 fae0 	bl	8002ca6 <_ZN3PID4InitEv>
    internalPIDInstance.SetMode(_PID_MODE_AUTOMATIC);
 80026e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e8:	2101      	movs	r1, #1
 80026ea:	4618      	mov	r0, r3
 80026ec:	f000 fb15 	bl	8002d1a <_ZN3PID7SetModeE15PIDMode_TypeDef>
    /*------------------Get setpoint------------------*/
    // Get current location and set it as setpoint. Essential to prevent jerkiness
    // as the microcontroller initializes.
    // adcResult = internalAveragerInstance.reading(analogRead(encoder));
    //after setup, currentAngle is same as setpoint
    currentAngle = get_current_angle();    // fix setpoint not equal to current angle
 80026f0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80026f2:	f000 f937 	bl	8002964 <_ZN13RoverArmMotor17get_current_angleEv>
 80026f6:	eeb0 7a40 	vmov.f32	s14, s0
 80026fa:	eef0 7a60 	vmov.f32	s15, s1
 80026fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002700:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    setpoint = currentAngle;
 8002704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002706:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 800270a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800270c:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140



    /*------------------Set PID parameters------------------*/
    regularKp = regP;
 8002710:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002712:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002716:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    regularKi = regI;
 800271a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800271c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002720:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
    regularKd = regD;
 8002724:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002726:	e9d7 2300 	ldrd	r2, r3, [r7]
 800272a:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    aggressiveKp = aggP;
 800272e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002730:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002734:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
    aggressiveKi = aggI;
 8002738:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800273a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800273e:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
    aggressiveKd = aggD;
 8002742:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002744:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002748:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98

    internalPIDInstance.SetTunings(regularKp, regularKi, regularKd);
 800274c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800274e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002750:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8002754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002756:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 800275a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800275c:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8002760:	eeb0 2a45 	vmov.f32	s4, s10
 8002764:	eef0 2a65 	vmov.f32	s5, s11
 8002768:	eeb0 1a46 	vmov.f32	s2, s12
 800276c:	eef0 1a66 	vmov.f32	s3, s13
 8002770:	eeb0 0a47 	vmov.f32	s0, s14
 8002774:	eef0 0a67 	vmov.f32	s1, s15
 8002778:	4610      	mov	r0, r2
 800277a:	f000 fb5a 	bl	8002e32 <_ZN3PID10SetTuningsEddd>
    // if(brake)  engageBrake(); //use brake if there is one
    if (brake.valid != 0)  engageBrake(); //use brake if there is one
 800277e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002780:	f893 30ee 	ldrb.w	r3, [r3, #238]	; 0xee
 8002784:	2b00      	cmp	r3, #0
 8002786:	d002      	beq.n	800278e <_ZN13RoverArmMotor5beginEdddddd+0x24e>
 8002788:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800278a:	f000 f8d4 	bl	8002936 <_ZN13RoverArmMotor11engageBrakeEv>

    //initialize the multiplier bool to false and the multiplier to 1. 
    wrist_waist = false; 
 800278e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    //multiplier = 1;
    gearRatio = 1;  //TODO check if this is correct
 8002796:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	4b0c      	ldr	r3, [pc, #48]	; (80027d0 <_ZN13RoverArmMotor5beginEdddddd+0x290>)
 800279e:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150

}
 80027a2:	bf00      	nop
 80027a4:	3738      	adds	r7, #56	; 0x38
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	f3af 8000 	nop.w
 80027b0:	00000000 	.word	0x00000000
 80027b4:	4058c000 	.word	0x4058c000
 80027b8:	00000000 	.word	0x00000000
 80027bc:	c058c000 	.word	0xc058c000
 80027c0:	00000000 	.word	0x00000000
 80027c4:	40590000 	.word	0x40590000
 80027c8:	00000000 	.word	0x00000000
 80027cc:	c0590000 	.word	0xc0590000
 80027d0:	3ff00000 	.word	0x3ff00000

080027d4 <_ZN13RoverArmMotor14set_PID_paramsEdddddd>:
    
}
void RoverArmMotor::stop(){
    __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, (int) 0);
}
void RoverArmMotor::set_PID_params(double aggP, double aggI, double aggD, double regP, double regI, double regD) {
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b08e      	sub	sp, #56	; 0x38
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6378      	str	r0, [r7, #52]	; 0x34
 80027dc:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 80027e0:	ed87 1b08 	vstr	d1, [r7, #32]
 80027e4:	ed87 2b06 	vstr	d2, [r7, #24]
 80027e8:	ed87 3b04 	vstr	d3, [r7, #16]
 80027ec:	ed87 4b02 	vstr	d4, [r7, #8]
 80027f0:	ed87 5b00 	vstr	d5, [r7]
    regularKp = regP;
 80027f4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80027f6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80027fa:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    regularKi = regI;
 80027fe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002800:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002804:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
    regularKd = regD;
 8002808:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800280a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800280e:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    aggressiveKp = aggP;
 8002812:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002814:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002818:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
    aggressiveKi = aggI;
 800281c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800281e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002822:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
    aggressiveKd = aggD;
 8002826:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002828:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800282c:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
    internalPIDInstance.SetTunings(regularKp, regularKi, regularKd);
 8002830:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002834:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8002838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800283a:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 800283e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002840:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8002844:	eeb0 2a45 	vmov.f32	s4, s10
 8002848:	eef0 2a65 	vmov.f32	s5, s11
 800284c:	eeb0 1a46 	vmov.f32	s2, s12
 8002850:	eef0 1a66 	vmov.f32	s3, s13
 8002854:	eeb0 0a47 	vmov.f32	s0, s14
 8002858:	eef0 0a67 	vmov.f32	s1, s15
 800285c:	4610      	mov	r0, r2
 800285e:	f000 fae8 	bl	8002e32 <_ZN3PID10SetTuningsEddd>
}
 8002862:	bf00      	nop
 8002864:	3738      	adds	r7, #56	; 0x38
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <_ZN13RoverArmMotor11newSetpointEd>:
// For display purposes
double RoverArmMotor::getSetpoint(){
    return setpoint / gearRatio;
}

bool RoverArmMotor::newSetpoint(double angl){
 800286a:	b580      	push	{r7, lr}
 800286c:	b086      	sub	sp, #24
 800286e:	af00      	add	r7, sp, #0
 8002870:	60f8      	str	r0, [r7, #12]
 8002872:	ed87 0b00 	vstr	d0, [r7]
    double setpoint_test = angl * gearRatio;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 800287c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002880:	f7fd feca 	bl	8000618 <__aeabi_dmul>
 8002884:	4602      	mov	r2, r0
 8002886:	460b      	mov	r3, r1
 8002888:	e9c7 2304 	strd	r2, r3, [r7, #16]
    if(setpoint_test >= lowestAngle && setpoint_test <= highestAngle){
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	e9d3 2340 	ldrd	r2, r3, [r3, #256]	; 0x100
 8002892:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002896:	f7fe f945 	bl	8000b24 <__aeabi_dcmpge>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d010      	beq.n	80028c2 <_ZN13RoverArmMotor11newSetpointEd+0x58>
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	; 0x108
 80028a6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80028aa:	f7fe f931 	bl	8000b10 <__aeabi_dcmple>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d006      	beq.n	80028c2 <_ZN13RoverArmMotor11newSetpointEd+0x58>
        setpoint = setpoint_test;
 80028b4:	68f9      	ldr	r1, [r7, #12]
 80028b6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80028ba:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140
        return true;
 80028be:	2301      	movs	r3, #1
 80028c0:	e000      	b.n	80028c4 <_ZN13RoverArmMotor11newSetpointEd+0x5a>
    }else{
        return false;
 80028c2:	2300      	movs	r3, #0
    }
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3718      	adds	r7, #24
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <_ZN13RoverArmMotor12setGearRatioEd>:
int RoverArmMotor::getDirection(){
    // return (digitalRead(dir) == HIGH) ? FWD : REV;
    return (HAL_GPIO_ReadPin(dir.port, dir.pin) == GPIO_PIN_SET) ? FWD : REV; //mn297, TODO check if this is correct
}

void RoverArmMotor::setGearRatio(double ratio){
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	ed87 0b00 	vstr	d0, [r7]
    gearRatio = ratio;
 80028d8:	68f9      	ldr	r1, [r7, #12]
 80028da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80028de:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150
}
 80028e2:	bf00      	nop
 80028e4:	3714      	adds	r7, #20
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <_ZN13RoverArmMotor14setAngleLimitsEdd>:

void RoverArmMotor::setAngleLimits(double lowest, double highest){
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b086      	sub	sp, #24
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6178      	str	r0, [r7, #20]
 80028f6:	ed87 0b02 	vstr	d0, [r7, #8]
 80028fa:	ed87 1b00 	vstr	d1, [r7]
    lowestAngle = lowest * gearRatio;
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	e9d3 0154 	ldrd	r0, r1, [r3, #336]	; 0x150
 8002904:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002908:	f7fd fe86 	bl	8000618 <__aeabi_dmul>
 800290c:	4602      	mov	r2, r0
 800290e:	460b      	mov	r3, r1
 8002910:	6979      	ldr	r1, [r7, #20]
 8002912:	e9c1 2340 	strd	r2, r3, [r1, #256]	; 0x100
    highestAngle = highest * gearRatio;
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	e9d3 0154 	ldrd	r0, r1, [r3, #336]	; 0x150
 800291c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002920:	f7fd fe7a 	bl	8000618 <__aeabi_dmul>
 8002924:	4602      	mov	r2, r0
 8002926:	460b      	mov	r3, r1
 8002928:	6979      	ldr	r1, [r7, #20]
 800292a:	e9c1 2342 	strd	r2, r3, [r1, #264]	; 0x108
}
 800292e:	bf00      	nop
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <_ZN13RoverArmMotor11engageBrakeEv>:
    //   digitalWrite(brake, LOW);  
    HAL_GPIO_WritePin(brake.port, brake.pin, GPIO_PIN_RESET); //mn297
    }
}

void RoverArmMotor::engageBrake(){
 8002936:	b580      	push	{r7, lr}
 8002938:	b082      	sub	sp, #8
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
    if(brake.valid != 0){
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 30ee 	ldrb.w	r3, [r3, #238]	; 0xee
 8002944:	2b00      	cmp	r3, #0
 8002946:	d009      	beq.n	800295c <_ZN13RoverArmMotor11engageBrakeEv+0x26>
    //    digitalWrite(brake, HIGH); 
    HAL_GPIO_WritePin(brake.port, brake.pin, GPIO_PIN_SET); //mn297
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8002954:	2201      	movs	r2, #1
 8002956:	4619      	mov	r1, r3
 8002958:	f001 f880 	bl	8003a5c <HAL_GPIO_WritePin>
    }
}
 800295c:	bf00      	nop
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <_ZN13RoverArmMotor17get_current_angleEv>:
    uint16_t encoderData = getPositionSPI(spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
    adcResult = internalAveragerInstance.reading(encoderData);  // implicit cast to int
    currentAngle = mapFloat((float) adcResult, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.99f); //mn297 potentiometer encoder
    return currentAngle / gearRatio;
}
double RoverArmMotor::get_current_angle(){    //mn297
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af02      	add	r7, sp, #8
 800296a:	6078      	str	r0, [r7, #4]
    // return currentAngle / gearRatio;
    uint16_t encoderData = getPositionSPI(spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
 800297e:	2300      	movs	r3, #0
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	230c      	movs	r3, #12
 8002984:	f005 fa27 	bl	8007dd6 <getPositionSPI>
 8002988:	4603      	mov	r3, r0
 800298a:	81fb      	strh	r3, [r7, #14]
    currentAngle = mapFloat((float) encoderData, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.99f); //mn297 potentiometer encoder
 800298c:	89fb      	ldrh	r3, [r7, #14]
 800298e:	ee07 3a90 	vmov	s15, r3
 8002992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002996:	ed9f 2a10 	vldr	s4, [pc, #64]	; 80029d8 <_ZN13RoverArmMotor17get_current_angleEv+0x74>
 800299a:	eddf 1a10 	vldr	s3, [pc, #64]	; 80029dc <_ZN13RoverArmMotor17get_current_angleEv+0x78>
 800299e:	ed9f 1a10 	vldr	s2, [pc, #64]	; 80029e0 <_ZN13RoverArmMotor17get_current_angleEv+0x7c>
 80029a2:	eddf 0a0e 	vldr	s1, [pc, #56]	; 80029dc <_ZN13RoverArmMotor17get_current_angleEv+0x78>
 80029a6:	eeb0 0a67 	vmov.f32	s0, s15
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 f89b 	bl	8002ae6 <_ZN13RoverArmMotor8mapFloatEfffff>
 80029b0:	eeb0 7a40 	vmov.f32	s14, s0
 80029b4:	eef0 7a60 	vmov.f32	s15, s1
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    return currentAngle;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 80029c4:	ec43 2b17 	vmov	d7, r2, r3
}
 80029c8:	eeb0 0a47 	vmov.f32	s0, s14
 80029cc:	eef0 0a67 	vmov.f32	s1, s15
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	43b3feb8 	.word	0x43b3feb8
 80029dc:	00000000 	.word	0x00000000
 80029e0:	457ff000 	.word	0x457ff000

080029e4 <_ZN13RoverArmMotor23get_current_angle_multiEv>:

double RoverArmMotor::get_current_angle_multi(){    //mn297
 80029e4:	b590      	push	{r4, r7, lr}
 80029e6:	b089      	sub	sp, #36	; 0x24
 80029e8:	af02      	add	r7, sp, #8
 80029ea:	6078      	str	r0, [r7, #4]
    // return currentAngle / gearRatio;
    int16_t result_arr[2];
    getTurnCounterSPI(result_arr, spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 80029fe:	f107 0008 	add.w	r0, r7, #8
 8002a02:	2400      	movs	r4, #0
 8002a04:	9401      	str	r4, [sp, #4]
 8002a06:	240c      	movs	r4, #12
 8002a08:	9400      	str	r4, [sp, #0]
 8002a0a:	f005 fa74 	bl	8007ef6 <getTurnCounterSPI>
    double angle_raw = mapFloat((float) result_arr[0], MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.99f); //mn297 potentiometer encoder
 8002a0e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002a12:	ee07 3a90 	vmov	s15, r3
 8002a16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a1a:	ed9f 2a20 	vldr	s4, [pc, #128]	; 8002a9c <_ZN13RoverArmMotor23get_current_angle_multiEv+0xb8>
 8002a1e:	eddf 1a20 	vldr	s3, [pc, #128]	; 8002aa0 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xbc>
 8002a22:	ed9f 1a20 	vldr	s2, [pc, #128]	; 8002aa4 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xc0>
 8002a26:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8002aa0 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xbc>
 8002a2a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 f859 	bl	8002ae6 <_ZN13RoverArmMotor8mapFloatEfffff>
 8002a34:	ed87 0b04 	vstr	d0, [r7, #16]
    int turns = result_arr[1];
 8002a38:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a3c:	60fb      	str	r3, [r7, #12]
    if (turns > 0) {
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	dd0e      	ble.n	8002a62 <_ZN13RoverArmMotor23get_current_angle_multiEv+0x7e>
        return angle_raw + 360 * turns;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8002a4a:	fb02 f303 	mul.w	r3, r2, r3
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fd fd78 	bl	8000544 <__aeabi_i2d>
 8002a54:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a58:	f7fd fc28 	bl	80002ac <__adddf3>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	e013      	b.n	8002a8a <_ZN13RoverArmMotor23get_current_angle_multiEv+0xa6>
    } else if (turns < 0) {
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	da0e      	bge.n	8002a86 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xa2>
        return angle_raw + 360 * turns;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8002a6e:	fb02 f303 	mul.w	r3, r2, r3
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fd fd66 	bl	8000544 <__aeabi_i2d>
 8002a78:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a7c:	f7fd fc16 	bl	80002ac <__adddf3>
 8002a80:	4602      	mov	r2, r0
 8002a82:	460b      	mov	r3, r1
 8002a84:	e001      	b.n	8002a8a <_ZN13RoverArmMotor23get_current_angle_multiEv+0xa6>
    } else {
        return angle_raw;
 8002a86:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
    }
}
 8002a8a:	ec43 2b17 	vmov	d7, r2, r3
 8002a8e:	eeb0 0a47 	vmov.f32	s0, s14
 8002a92:	eef0 0a67 	vmov.f32	s1, s15
 8002a96:	371c      	adds	r7, #28
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd90      	pop	{r4, r7, pc}
 8002a9c:	43b3feb8 	.word	0x43b3feb8
 8002aa0:	00000000 	.word	0x00000000
 8002aa4:	457ff000 	.word	0x457ff000

08002aa8 <_ZN13RoverArmMotor20get_current_angle_swEv>:

double RoverArmMotor::get_current_angle_sw(){    //TODO mn297
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
    
    // double diff = currentAngle - zero_angle_sw;
    // if(diff < 0) diff += 360;
    // return diff / gearRatio;

    double angle_raw = get_current_angle_multi();
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f7ff ff97 	bl	80029e4 <_ZN13RoverArmMotor23get_current_angle_multiEv>
 8002ab6:	ed87 0b04 	vstr	d0, [r7, #16]
    double diff = angle_raw - zero_angle_sw;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	e9d3 2358 	ldrd	r2, r3, [r3, #352]	; 0x160
 8002ac0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002ac4:	f7fd fbf0 	bl	80002a8 <__aeabi_dsub>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return diff;
 8002ad0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ad4:	ec43 2b17 	vmov	d7, r2, r3
}
 8002ad8:	eeb0 0a47 	vmov.f32	s0, s14
 8002adc:	eef0 0a67 	vmov.f32	s1, s15
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <_ZN13RoverArmMotor8mapFloatEfffff>:
}
double RoverArmMotor::getCurrentOutput(){
    return output;
}

double RoverArmMotor::mapFloat(float x, float in_min, float in_max, float out_min, float out_max){
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b088      	sub	sp, #32
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6178      	str	r0, [r7, #20]
 8002aee:	ed87 0a04 	vstr	s0, [r7, #16]
 8002af2:	edc7 0a03 	vstr	s1, [r7, #12]
 8002af6:	ed87 1a02 	vstr	s2, [r7, #8]
 8002afa:	edc7 1a01 	vstr	s3, [r7, #4]
 8002afe:	ed87 2a00 	vstr	s4, [r7]
    double result = ((x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 8002b02:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b06:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b0e:	edd7 6a00 	vldr	s13, [r7]
 8002b12:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b16:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b1a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002b1e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b22:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b36:	ee17 0a90 	vmov	r0, s15
 8002b3a:	f7fd fd15 	bl	8000568 <__aeabi_f2d>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return result; 
 8002b46:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b4a:	ec43 2b17 	vmov	d7, r2, r3
    }
 8002b4e:	eeb0 0a47 	vmov.f32	s0, s14
 8002b52:	eef0 0a67 	vmov.f32	s1, s15
 8002b56:	3720      	adds	r7, #32
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <_ZN13RoverArmMotor14get_turn_countEv>:

double RoverArmMotor::getRatio(){
    return gearRatio;
}

int RoverArmMotor::get_turn_count(){
 8002b5c:	b590      	push	{r4, r7, lr}
 8002b5e:	b087      	sub	sp, #28
 8002b60:	af02      	add	r7, sp, #8
 8002b62:	6078      	str	r0, [r7, #4]
    int16_t result_arr[2];
    getTurnCounterSPI(result_arr, spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 8002b76:	f107 000c 	add.w	r0, r7, #12
 8002b7a:	2400      	movs	r4, #0
 8002b7c:	9401      	str	r4, [sp, #4]
 8002b7e:	240c      	movs	r4, #12
 8002b80:	9400      	str	r4, [sp, #0]
 8002b82:	f005 f9b8 	bl	8007ef6 <getTurnCounterSPI>
    return result_arr[1];
 8002b86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
    // return turn_count;
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3714      	adds	r7, #20
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd90      	pop	{r4, r7, pc}

08002b92 <_ZN9movingAvg5beginEv>:

#include <movingAvg.h>

// initialize - allocate the interval array
void movingAvg::begin()
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
    m_readings = new int[m_interval];
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d201      	bcs.n	8002baa <_ZN9movingAvg5beginEv+0x18>
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	e001      	b.n	8002bae <_ZN9movingAvg5beginEv+0x1c>
 8002baa:	f04f 33ff 	mov.w	r3, #4294967295
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f005 fada 	bl	8008168 <_Znaj>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	611a      	str	r2, [r3, #16]
}
 8002bbc:	bf00      	nop
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	0000      	movs	r0, r0
	...

08002bc8 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~ Constructor ~~~~~~~~~~~~~~~~ */
PID::PID() { }

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b08a      	sub	sp, #40	; 0x28
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6278      	str	r0, [r7, #36]	; 0x24
 8002bd0:	6239      	str	r1, [r7, #32]
 8002bd2:	61fa      	str	r2, [r7, #28]
 8002bd4:	61bb      	str	r3, [r7, #24]
 8002bd6:	ed87 0b04 	vstr	d0, [r7, #16]
 8002bda:	ed87 1b02 	vstr	d1, [r7, #8]
 8002bde:	ed87 2b00 	vstr	d2, [r7]
{
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_myOutput   = Output;
 8002be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be4:	69fa      	ldr	r2, [r7, #28]
 8002be6:	645a      	str	r2, [r3, #68]	; 0x44
	_myInput    = Input;
 8002be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bea:	6a3a      	ldr	r2, [r7, #32]
 8002bec:	641a      	str	r2, [r3, #64]	; 0x40
	_mySetpoint = Setpoint;
 8002bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	649a      	str	r2, [r3, #72]	; 0x48
	_inAuto     = (PIDMode_TypeDef)_FALSE;
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	705a      	strb	r2, [r3, #1]
	
	PID::SetOutputLimits(0, _PID_8BIT_PWM_MAX);
 8002bfa:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002c50 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x88>
 8002bfe:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8002c58 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x90>
 8002c02:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c04:	f000 f8a7 	bl	8002d56 <_ZN3PID15SetOutputLimitsEdd>
	
	_sampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8002c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0a:	2264      	movs	r2, #100	; 0x64
 8002c0c:	609a      	str	r2, [r3, #8]
	
	PID::SetControllerDirection(ControllerDirection);
 8002c0e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002c12:	4619      	mov	r1, r3
 8002c14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c16:	f000 f9cf 	bl	8002fb8 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>
	PID::SetTunings(Kp, Ki, Kd, POn);
 8002c1a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002c1e:	4619      	mov	r1, r3
 8002c20:	ed97 2b00 	vldr	d2, [r7]
 8002c24:	ed97 1b02 	vldr	d1, [r7, #8]
 8002c28:	ed97 0b04 	vldr	d0, [r7, #16]
 8002c2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c2e:	f000 f91b 	bl	8002e68 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
	
	_lastTime = GetTime() - _sampleTime;
 8002c32:	f000 fa71 	bl	8003118 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	1ad2      	subs	r2, r2, r3
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	605a      	str	r2, [r3, #4]
	
}
 8002c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c44:	4618      	mov	r0, r3
 8002c46:	3728      	adds	r7, #40	; 0x28
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	f3af 8000 	nop.w
 8002c50:	00000000 	.word	0x00000000
 8002c54:	406fe000 	.word	0x406fe000
	...

08002c60 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>:

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection) : PID::PID(Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection)
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b08c      	sub	sp, #48	; 0x30
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	6278      	str	r0, [r7, #36]	; 0x24
 8002c68:	6239      	str	r1, [r7, #32]
 8002c6a:	61fa      	str	r2, [r7, #28]
 8002c6c:	61bb      	str	r3, [r7, #24]
 8002c6e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002c72:	ed87 1b02 	vstr	d1, [r7, #8]
 8002c76:	ed87 2b00 	vstr	d2, [r7]
 8002c7a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002c7e:	9301      	str	r3, [sp, #4]
 8002c80:	2301      	movs	r3, #1
 8002c82:	9300      	str	r3, [sp, #0]
 8002c84:	ed97 2b00 	vldr	d2, [r7]
 8002c88:	ed97 1b02 	vldr	d1, [r7, #8]
 8002c8c:	ed97 0b04 	vldr	d0, [r7, #16]
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	69fa      	ldr	r2, [r7, #28]
 8002c94:	6a39      	ldr	r1, [r7, #32]
 8002c96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c98:	f7ff ff96 	bl	8002bc8 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>
{ }
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3728      	adds	r7, #40	; 0x28
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <_ZN3PID4InitEv>:



/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID::Init(void)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b082      	sub	sp, #8
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_outputSum = *_myOutput;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb6:	6879      	ldr	r1, [r7, #4]
 8002cb8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	_lastInput = *_myInput;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	
	if (_outputSum > _outMax)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002cd6:	f7fd ff2f 	bl	8000b38 <__aeabi_dcmpgt>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d006      	beq.n	8002cee <_ZN3PID4InitEv+0x48>
	{
		_outputSum = _outMax;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002ce6:	6879      	ldr	r1, [r7, #4]
 8002ce8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		_outputSum = _outMin;
	}
	else { }	
	
}
 8002cec:	e011      	b.n	8002d12 <_ZN3PID4InitEv+0x6c>
	else if (_outputSum < _outMin)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002cfa:	f7fd feff 	bl	8000afc <__aeabi_dcmplt>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d100      	bne.n	8002d06 <_ZN3PID4InitEv+0x60>
}
 8002d04:	e005      	b.n	8002d12 <_ZN3PID4InitEv+0x6c>
		_outputSum = _outMin;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <_ZN3PID7SetModeE15PIDMode_TypeDef>:
	
}

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID::SetMode(PIDMode_TypeDef Mode)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b084      	sub	sp, #16
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
 8002d22:	460b      	mov	r3, r1
 8002d24:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	bf0c      	ite	eq
 8002d2c:	2301      	moveq	r3, #1
 8002d2e:	2300      	movne	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !_inAuto)
 8002d34:	7bfb      	ldrb	r3, [r7, #15]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d006      	beq.n	8002d48 <_ZN3PID7SetModeE15PIDMode_TypeDef+0x2e>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	785b      	ldrb	r3, [r3, #1]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d102      	bne.n	8002d48 <_ZN3PID7SetModeE15PIDMode_TypeDef+0x2e>
	{
		Init();
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f7ff ffaf 	bl	8002ca6 <_ZN3PID4InitEv>
	}
	
	_inAuto = (PIDMode_TypeDef)newAuto;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	7bfa      	ldrb	r2, [r7, #15]
 8002d4c:	705a      	strb	r2, [r3, #1]
	
}
 8002d4e:	bf00      	nop
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <_ZN3PID15SetOutputLimitsEdd>:
	return _inAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID::SetOutputLimits(double Min, double Max)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b086      	sub	sp, #24
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6178      	str	r0, [r7, #20]
 8002d5e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002d62:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002d66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d6e:	f7fd fed9 	bl	8000b24 <__aeabi_dcmpge>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d158      	bne.n	8002e2a <_ZN3PID15SetOutputLimitsEdd+0xd4>
	{
		return;
	}
	
	_outMin = Min;
 8002d78:	6979      	ldr	r1, [r7, #20]
 8002d7a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d7e:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	_outMax = Max;
 8002d82:	6979      	ldr	r1, [r7, #20]
 8002d84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d88:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (_inAuto)
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	785b      	ldrb	r3, [r3, #1]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d04b      	beq.n	8002e2c <_ZN3PID15SetOutputLimitsEdd+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*_myOutput > _outMax)
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002da2:	f7fd fec9 	bl	8000b38 <__aeabi_dcmpgt>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d007      	beq.n	8002dbc <_ZN3PID15SetOutputLimitsEdd+0x66>
		{
			*_myOutput = _outMax;
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002db6:	e9c1 2300 	strd	r2, r3, [r1]
 8002dba:	e012      	b.n	8002de2 <_ZN3PID15SetOutputLimitsEdd+0x8c>
		}
		else if (*_myOutput < _outMin)
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002dca:	f7fd fe97 	bl	8000afc <__aeabi_dcmplt>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d006      	beq.n	8002de2 <_ZN3PID15SetOutputLimitsEdd+0x8c>
		{
			*_myOutput = _outMin;
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002dde:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (_outputSum > _outMax)
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002dee:	f7fd fea3 	bl	8000b38 <__aeabi_dcmpgt>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d006      	beq.n	8002e06 <_ZN3PID15SetOutputLimitsEdd+0xb0>
		{
			_outputSum = _outMax;
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002dfe:	6979      	ldr	r1, [r7, #20]
 8002e00:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002e04:	e012      	b.n	8002e2c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		}
		else if (_outputSum < _outMin)
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002e12:	f7fd fe73 	bl	8000afc <__aeabi_dcmplt>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d007      	beq.n	8002e2c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		{
			_outputSum = _outMin;
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002e22:	6979      	ldr	r1, [r7, #20]
 8002e24:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002e28:	e000      	b.n	8002e2c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		return;
 8002e2a:	bf00      	nop
		}
		else { }
		
	}
	
}
 8002e2c:	3718      	adds	r7, #24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <_ZN3PID10SetTuningsEddd>:

/* ~~~~~~~~~~~~~~~~ PID Tunings ~~~~~~~~~~~~~~~~ */
void PID::SetTunings(double Kp, double Ki, double Kd)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b088      	sub	sp, #32
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	61f8      	str	r0, [r7, #28]
 8002e3a:	ed87 0b04 	vstr	d0, [r7, #16]
 8002e3e:	ed87 1b02 	vstr	d1, [r7, #8]
 8002e42:	ed87 2b00 	vstr	d2, [r7]
	PID::SetTunings(Kp, Ki, Kd, _pOn);
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	789b      	ldrb	r3, [r3, #2]
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	ed97 2b00 	vldr	d2, [r7]
 8002e50:	ed97 1b02 	vldr	d1, [r7, #8]
 8002e54:	ed97 0b04 	vldr	d0, [r7, #16]
 8002e58:	69f8      	ldr	r0, [r7, #28]
 8002e5a:	f000 f805 	bl	8002e68 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
}
 8002e5e:	bf00      	nop
 8002e60:	3720      	adds	r7, #32
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
	...

08002e68 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>:
void PID::SetTunings(double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b08a      	sub	sp, #40	; 0x28
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	61f8      	str	r0, [r7, #28]
 8002e70:	ed87 0b04 	vstr	d0, [r7, #16]
 8002e74:	ed87 1b02 	vstr	d1, [r7, #8]
 8002e78:	ed87 2b00 	vstr	d2, [r7]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002e80:	f04f 0200 	mov.w	r2, #0
 8002e84:	f04f 0300 	mov.w	r3, #0
 8002e88:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e8c:	f7fd fe36 	bl	8000afc <__aeabi_dcmplt>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f040 8089 	bne.w	8002faa <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8002e98:	f04f 0200 	mov.w	r2, #0
 8002e9c:	f04f 0300 	mov.w	r3, #0
 8002ea0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ea4:	f7fd fe2a 	bl	8000afc <__aeabi_dcmplt>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d17d      	bne.n	8002faa <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8002eae:	f04f 0200 	mov.w	r2, #0
 8002eb2:	f04f 0300 	mov.w	r3, #0
 8002eb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002eba:	f7fd fe1f 	bl	8000afc <__aeabi_dcmplt>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d172      	bne.n	8002faa <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	_pOn    = POn;
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	7efa      	ldrb	r2, [r7, #27]
 8002ec8:	709a      	strb	r2, [r3, #2]
	_pOnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8002eca:	7efb      	ldrb	r3, [r7, #27]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	bf0c      	ite	eq
 8002ed0:	2301      	moveq	r3, #1
 8002ed2:	2300      	movne	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	701a      	strb	r2, [r3, #0]

	_dispKp = Kp;
 8002edc:	69f9      	ldr	r1, [r7, #28]
 8002ede:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002ee2:	e9c1 2304 	strd	r2, r3, [r1, #16]
	_dispKi = Ki;
 8002ee6:	69f9      	ldr	r1, [r7, #28]
 8002ee8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002eec:	e9c1 2306 	strd	r2, r3, [r1, #24]
	_dispKd = Kd;
 8002ef0:	69f9      	ldr	r1, [r7, #28]
 8002ef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ef6:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)_sampleTime) / 1000;
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fd fb10 	bl	8000524 <__aeabi_ui2d>
 8002f04:	f04f 0200 	mov.w	r2, #0
 8002f08:	4b2a      	ldr	r3, [pc, #168]	; (8002fb4 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x14c>)
 8002f0a:	f7fd fcaf 	bl	800086c <__aeabi_ddiv>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
 8002f12:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	_kp = Kp;
 8002f16:	69f9      	ldr	r1, [r7, #28]
 8002f18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002f1c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	_ki = Ki * SampleTimeInSec;
 8002f20:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f24:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f28:	f7fd fb76 	bl	8000618 <__aeabi_dmul>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	460b      	mov	r3, r1
 8002f30:	69f9      	ldr	r1, [r7, #28]
 8002f32:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	_kd = Kd / SampleTimeInSec;
 8002f36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f3e:	f7fd fc95 	bl	800086c <__aeabi_ddiv>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	69f9      	ldr	r1, [r7, #28]
 8002f48:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (_controllerDirection == _PID_CD_REVERSE)
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	78db      	ldrb	r3, [r3, #3]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d12b      	bne.n	8002fac <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
	{
		
		_kp = (0 - _kp);
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002f5a:	f04f 0000 	mov.w	r0, #0
 8002f5e:	f04f 0100 	mov.w	r1, #0
 8002f62:	f7fd f9a1 	bl	80002a8 <__aeabi_dsub>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	69f9      	ldr	r1, [r7, #28]
 8002f6c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002f76:	f04f 0000 	mov.w	r0, #0
 8002f7a:	f04f 0100 	mov.w	r1, #0
 8002f7e:	f7fd f993 	bl	80002a8 <__aeabi_dsub>
 8002f82:	4602      	mov	r2, r0
 8002f84:	460b      	mov	r3, r1
 8002f86:	69f9      	ldr	r1, [r7, #28]
 8002f88:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002f92:	f04f 0000 	mov.w	r0, #0
 8002f96:	f04f 0100 	mov.w	r1, #0
 8002f9a:	f7fd f985 	bl	80002a8 <__aeabi_dsub>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	69f9      	ldr	r1, [r7, #28]
 8002fa4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8002fa8:	e000      	b.n	8002fac <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
		return;
 8002faa:	bf00      	nop
		
	}
	
}
 8002fac:	3728      	adds	r7, #40	; 0x28
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	408f4000 	.word	0x408f4000

08002fb8 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID::SetControllerDirection(PIDCD_TypeDef Direction)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((_inAuto) && (Direction != _controllerDirection))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	785b      	ldrb	r3, [r3, #1]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d02e      	beq.n	800302a <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	78db      	ldrb	r3, [r3, #3]
 8002fd0:	78fa      	ldrb	r2, [r7, #3]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d029      	beq.n	800302a <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
	{
		
		_kp = (0 - _kp);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002fdc:	f04f 0000 	mov.w	r0, #0
 8002fe0:	f04f 0100 	mov.w	r1, #0
 8002fe4:	f7fd f960 	bl	80002a8 <__aeabi_dsub>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	460b      	mov	r3, r1
 8002fec:	6879      	ldr	r1, [r7, #4]
 8002fee:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002ff8:	f04f 0000 	mov.w	r0, #0
 8002ffc:	f04f 0100 	mov.w	r1, #0
 8003000:	f7fd f952 	bl	80002a8 <__aeabi_dsub>
 8003004:	4602      	mov	r2, r0
 8003006:	460b      	mov	r3, r1
 8003008:	6879      	ldr	r1, [r7, #4]
 800300a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003014:	f04f 0000 	mov.w	r0, #0
 8003018:	f04f 0100 	mov.w	r1, #0
 800301c:	f7fd f944 	bl	80002a8 <__aeabi_dsub>
 8003020:	4602      	mov	r2, r0
 8003022:	460b      	mov	r3, r1
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		
	}
	
	_controllerDirection = Direction;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	78fa      	ldrb	r2, [r7, #3]
 800302e:	70da      	strb	r2, [r3, #3]
	
}
 8003030:	bf00      	nop
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800303e:	2300      	movs	r3, #0
 8003040:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003042:	4b0c      	ldr	r3, [pc, #48]	; (8003074 <HAL_Init+0x3c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a0b      	ldr	r2, [pc, #44]	; (8003074 <HAL_Init+0x3c>)
 8003048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800304c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800304e:	2003      	movs	r0, #3
 8003050:	f000 f962 	bl	8003318 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003054:	2000      	movs	r0, #0
 8003056:	f000 f80f 	bl	8003078 <HAL_InitTick>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d002      	beq.n	8003066 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	71fb      	strb	r3, [r7, #7]
 8003064:	e001      	b.n	800306a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003066:	f7fe fdad 	bl	8001bc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800306a:	79fb      	ldrb	r3, [r7, #7]
}
 800306c:	4618      	mov	r0, r3
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	40022000 	.word	0x40022000

08003078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003080:	2300      	movs	r3, #0
 8003082:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003084:	4b17      	ldr	r3, [pc, #92]	; (80030e4 <HAL_InitTick+0x6c>)
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d023      	beq.n	80030d4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800308c:	4b16      	ldr	r3, [pc, #88]	; (80030e8 <HAL_InitTick+0x70>)
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	4b14      	ldr	r3, [pc, #80]	; (80030e4 <HAL_InitTick+0x6c>)
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	4619      	mov	r1, r3
 8003096:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800309a:	fbb3 f3f1 	udiv	r3, r3, r1
 800309e:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a2:	4618      	mov	r0, r3
 80030a4:	f000 f96d 	bl	8003382 <HAL_SYSTICK_Config>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10f      	bne.n	80030ce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b0f      	cmp	r3, #15
 80030b2:	d809      	bhi.n	80030c8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030b4:	2200      	movs	r2, #0
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	f04f 30ff 	mov.w	r0, #4294967295
 80030bc:	f000 f937 	bl	800332e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030c0:	4a0a      	ldr	r2, [pc, #40]	; (80030ec <HAL_InitTick+0x74>)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	e007      	b.n	80030d8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	73fb      	strb	r3, [r7, #15]
 80030cc:	e004      	b.n	80030d8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	73fb      	strb	r3, [r7, #15]
 80030d2:	e001      	b.n	80030d8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20000028 	.word	0x20000028
 80030e8:	20000020 	.word	0x20000020
 80030ec:	20000024 	.word	0x20000024

080030f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80030f4:	4b06      	ldr	r3, [pc, #24]	; (8003110 <HAL_IncTick+0x20>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	461a      	mov	r2, r3
 80030fa:	4b06      	ldr	r3, [pc, #24]	; (8003114 <HAL_IncTick+0x24>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4413      	add	r3, r2
 8003100:	4a04      	ldr	r2, [pc, #16]	; (8003114 <HAL_IncTick+0x24>)
 8003102:	6013      	str	r3, [r2, #0]
}
 8003104:	bf00      	nop
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	20000028 	.word	0x20000028
 8003114:	200007f8 	.word	0x200007f8

08003118 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  return uwTick;
 800311c:	4b03      	ldr	r3, [pc, #12]	; (800312c <HAL_GetTick+0x14>)
 800311e:	681b      	ldr	r3, [r3, #0]
}
 8003120:	4618      	mov	r0, r3
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	200007f8 	.word	0x200007f8

08003130 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003138:	f7ff ffee 	bl	8003118 <HAL_GetTick>
 800313c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003148:	d005      	beq.n	8003156 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800314a:	4b0a      	ldr	r3, [pc, #40]	; (8003174 <HAL_Delay+0x44>)
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	461a      	mov	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	4413      	add	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003156:	bf00      	nop
 8003158:	f7ff ffde 	bl	8003118 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	429a      	cmp	r2, r3
 8003166:	d8f7      	bhi.n	8003158 <HAL_Delay+0x28>
  {
  }
}
 8003168:	bf00      	nop
 800316a:	bf00      	nop
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000028 	.word	0x20000028

08003178 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f003 0307 	and.w	r3, r3, #7
 8003186:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003188:	4b0c      	ldr	r3, [pc, #48]	; (80031bc <__NVIC_SetPriorityGrouping+0x44>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003194:	4013      	ands	r3, r2
 8003196:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031aa:	4a04      	ldr	r2, [pc, #16]	; (80031bc <__NVIC_SetPriorityGrouping+0x44>)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	60d3      	str	r3, [r2, #12]
}
 80031b0:	bf00      	nop
 80031b2:	3714      	adds	r7, #20
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr
 80031bc:	e000ed00 	.word	0xe000ed00

080031c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031c4:	4b04      	ldr	r3, [pc, #16]	; (80031d8 <__NVIC_GetPriorityGrouping+0x18>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	0a1b      	lsrs	r3, r3, #8
 80031ca:	f003 0307 	and.w	r3, r3, #7
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr
 80031d8:	e000ed00 	.word	0xe000ed00

080031dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	4603      	mov	r3, r0
 80031e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	db0b      	blt.n	8003206 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031ee:	79fb      	ldrb	r3, [r7, #7]
 80031f0:	f003 021f 	and.w	r2, r3, #31
 80031f4:	4907      	ldr	r1, [pc, #28]	; (8003214 <__NVIC_EnableIRQ+0x38>)
 80031f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fa:	095b      	lsrs	r3, r3, #5
 80031fc:	2001      	movs	r0, #1
 80031fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	e000e100 	.word	0xe000e100

08003218 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	4603      	mov	r3, r0
 8003220:	6039      	str	r1, [r7, #0]
 8003222:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003228:	2b00      	cmp	r3, #0
 800322a:	db0a      	blt.n	8003242 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	b2da      	uxtb	r2, r3
 8003230:	490c      	ldr	r1, [pc, #48]	; (8003264 <__NVIC_SetPriority+0x4c>)
 8003232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003236:	0112      	lsls	r2, r2, #4
 8003238:	b2d2      	uxtb	r2, r2
 800323a:	440b      	add	r3, r1
 800323c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003240:	e00a      	b.n	8003258 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	b2da      	uxtb	r2, r3
 8003246:	4908      	ldr	r1, [pc, #32]	; (8003268 <__NVIC_SetPriority+0x50>)
 8003248:	79fb      	ldrb	r3, [r7, #7]
 800324a:	f003 030f 	and.w	r3, r3, #15
 800324e:	3b04      	subs	r3, #4
 8003250:	0112      	lsls	r2, r2, #4
 8003252:	b2d2      	uxtb	r2, r2
 8003254:	440b      	add	r3, r1
 8003256:	761a      	strb	r2, [r3, #24]
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	e000e100 	.word	0xe000e100
 8003268:	e000ed00 	.word	0xe000ed00

0800326c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800326c:	b480      	push	{r7}
 800326e:	b089      	sub	sp, #36	; 0x24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	f1c3 0307 	rsb	r3, r3, #7
 8003286:	2b04      	cmp	r3, #4
 8003288:	bf28      	it	cs
 800328a:	2304      	movcs	r3, #4
 800328c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	3304      	adds	r3, #4
 8003292:	2b06      	cmp	r3, #6
 8003294:	d902      	bls.n	800329c <NVIC_EncodePriority+0x30>
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	3b03      	subs	r3, #3
 800329a:	e000      	b.n	800329e <NVIC_EncodePriority+0x32>
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a0:	f04f 32ff 	mov.w	r2, #4294967295
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	43da      	mvns	r2, r3
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	401a      	ands	r2, r3
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032b4:	f04f 31ff 	mov.w	r1, #4294967295
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	fa01 f303 	lsl.w	r3, r1, r3
 80032be:	43d9      	mvns	r1, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032c4:	4313      	orrs	r3, r2
         );
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3724      	adds	r7, #36	; 0x24
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
	...

080032d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	3b01      	subs	r3, #1
 80032e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032e4:	d301      	bcc.n	80032ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032e6:	2301      	movs	r3, #1
 80032e8:	e00f      	b.n	800330a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ea:	4a0a      	ldr	r2, [pc, #40]	; (8003314 <SysTick_Config+0x40>)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3b01      	subs	r3, #1
 80032f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032f2:	210f      	movs	r1, #15
 80032f4:	f04f 30ff 	mov.w	r0, #4294967295
 80032f8:	f7ff ff8e 	bl	8003218 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032fc:	4b05      	ldr	r3, [pc, #20]	; (8003314 <SysTick_Config+0x40>)
 80032fe:	2200      	movs	r2, #0
 8003300:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003302:	4b04      	ldr	r3, [pc, #16]	; (8003314 <SysTick_Config+0x40>)
 8003304:	2207      	movs	r2, #7
 8003306:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	e000e010 	.word	0xe000e010

08003318 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f7ff ff29 	bl	8003178 <__NVIC_SetPriorityGrouping>
}
 8003326:	bf00      	nop
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b086      	sub	sp, #24
 8003332:	af00      	add	r7, sp, #0
 8003334:	4603      	mov	r3, r0
 8003336:	60b9      	str	r1, [r7, #8]
 8003338:	607a      	str	r2, [r7, #4]
 800333a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003340:	f7ff ff3e 	bl	80031c0 <__NVIC_GetPriorityGrouping>
 8003344:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	68b9      	ldr	r1, [r7, #8]
 800334a:	6978      	ldr	r0, [r7, #20]
 800334c:	f7ff ff8e 	bl	800326c <NVIC_EncodePriority>
 8003350:	4602      	mov	r2, r0
 8003352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003356:	4611      	mov	r1, r2
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff ff5d 	bl	8003218 <__NVIC_SetPriority>
}
 800335e:	bf00      	nop
 8003360:	3718      	adds	r7, #24
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b082      	sub	sp, #8
 800336a:	af00      	add	r7, sp, #0
 800336c:	4603      	mov	r3, r0
 800336e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003374:	4618      	mov	r0, r3
 8003376:	f7ff ff31 	bl	80031dc <__NVIC_EnableIRQ>
}
 800337a:	bf00      	nop
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b082      	sub	sp, #8
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7ff ffa2 	bl	80032d4 <SysTick_Config>
 8003390:	4603      	mov	r3, r0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
	...

0800339c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e098      	b.n	80034e0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	461a      	mov	r2, r3
 80033b4:	4b4d      	ldr	r3, [pc, #308]	; (80034ec <HAL_DMA_Init+0x150>)
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d80f      	bhi.n	80033da <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	461a      	mov	r2, r3
 80033c0:	4b4b      	ldr	r3, [pc, #300]	; (80034f0 <HAL_DMA_Init+0x154>)
 80033c2:	4413      	add	r3, r2
 80033c4:	4a4b      	ldr	r2, [pc, #300]	; (80034f4 <HAL_DMA_Init+0x158>)
 80033c6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ca:	091b      	lsrs	r3, r3, #4
 80033cc:	009a      	lsls	r2, r3, #2
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a48      	ldr	r2, [pc, #288]	; (80034f8 <HAL_DMA_Init+0x15c>)
 80033d6:	641a      	str	r2, [r3, #64]	; 0x40
 80033d8:	e00e      	b.n	80033f8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	4b46      	ldr	r3, [pc, #280]	; (80034fc <HAL_DMA_Init+0x160>)
 80033e2:	4413      	add	r3, r2
 80033e4:	4a43      	ldr	r2, [pc, #268]	; (80034f4 <HAL_DMA_Init+0x158>)
 80033e6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ea:	091b      	lsrs	r3, r3, #4
 80033ec:	009a      	lsls	r2, r3, #2
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a42      	ldr	r2, [pc, #264]	; (8003500 <HAL_DMA_Init+0x164>)
 80033f6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2202      	movs	r2, #2
 80033fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800340e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003412:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800341c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003428:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003434:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	4313      	orrs	r3, r2
 8003440:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68fa      	ldr	r2, [r7, #12]
 8003448:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003452:	d039      	beq.n	80034c8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003458:	4a27      	ldr	r2, [pc, #156]	; (80034f8 <HAL_DMA_Init+0x15c>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d11a      	bne.n	8003494 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800345e:	4b29      	ldr	r3, [pc, #164]	; (8003504 <HAL_DMA_Init+0x168>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003466:	f003 031c 	and.w	r3, r3, #28
 800346a:	210f      	movs	r1, #15
 800346c:	fa01 f303 	lsl.w	r3, r1, r3
 8003470:	43db      	mvns	r3, r3
 8003472:	4924      	ldr	r1, [pc, #144]	; (8003504 <HAL_DMA_Init+0x168>)
 8003474:	4013      	ands	r3, r2
 8003476:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003478:	4b22      	ldr	r3, [pc, #136]	; (8003504 <HAL_DMA_Init+0x168>)
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6859      	ldr	r1, [r3, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003484:	f003 031c 	and.w	r3, r3, #28
 8003488:	fa01 f303 	lsl.w	r3, r1, r3
 800348c:	491d      	ldr	r1, [pc, #116]	; (8003504 <HAL_DMA_Init+0x168>)
 800348e:	4313      	orrs	r3, r2
 8003490:	600b      	str	r3, [r1, #0]
 8003492:	e019      	b.n	80034c8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003494:	4b1c      	ldr	r3, [pc, #112]	; (8003508 <HAL_DMA_Init+0x16c>)
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349c:	f003 031c 	and.w	r3, r3, #28
 80034a0:	210f      	movs	r1, #15
 80034a2:	fa01 f303 	lsl.w	r3, r1, r3
 80034a6:	43db      	mvns	r3, r3
 80034a8:	4917      	ldr	r1, [pc, #92]	; (8003508 <HAL_DMA_Init+0x16c>)
 80034aa:	4013      	ands	r3, r2
 80034ac:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034ae:	4b16      	ldr	r3, [pc, #88]	; (8003508 <HAL_DMA_Init+0x16c>)
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6859      	ldr	r1, [r3, #4]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ba:	f003 031c 	and.w	r3, r3, #28
 80034be:	fa01 f303 	lsl.w	r3, r1, r3
 80034c2:	4911      	ldr	r1, [pc, #68]	; (8003508 <HAL_DMA_Init+0x16c>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3714      	adds	r7, #20
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	40020407 	.word	0x40020407
 80034f0:	bffdfff8 	.word	0xbffdfff8
 80034f4:	cccccccd 	.word	0xcccccccd
 80034f8:	40020000 	.word	0x40020000
 80034fc:	bffdfbf8 	.word	0xbffdfbf8
 8003500:	40020400 	.word	0x40020400
 8003504:	400200a8 	.word	0x400200a8
 8003508:	400204a8 	.word	0x400204a8

0800350c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003514:	2300      	movs	r3, #0
 8003516:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d008      	beq.n	8003536 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2204      	movs	r2, #4
 8003528:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e022      	b.n	800357c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f022 020e 	bic.w	r2, r2, #14
 8003544:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0201 	bic.w	r2, r2, #1
 8003554:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355a:	f003 021c 	and.w	r2, r3, #28
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	2101      	movs	r1, #1
 8003564:	fa01 f202 	lsl.w	r2, r1, r2
 8003568:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800357a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800357c:	4618      	mov	r0, r3
 800357e:	3714      	adds	r7, #20
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003590:	2300      	movs	r3, #0
 8003592:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d005      	beq.n	80035ac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2204      	movs	r2, #4
 80035a4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	73fb      	strb	r3, [r7, #15]
 80035aa:	e029      	b.n	8003600 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 020e 	bic.w	r2, r2, #14
 80035ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 0201 	bic.w	r2, r2, #1
 80035ca:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d0:	f003 021c 	and.w	r2, r3, #28
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	2101      	movs	r1, #1
 80035da:	fa01 f202 	lsl.w	r2, r1, r2
 80035de:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d003      	beq.n	8003600 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	4798      	blx	r3
    }
  }
  return status;
 8003600:	7bfb      	ldrb	r3, [r7, #15]
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b084      	sub	sp, #16
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003626:	f003 031c 	and.w	r3, r3, #28
 800362a:	2204      	movs	r2, #4
 800362c:	409a      	lsls	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	4013      	ands	r3, r2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d026      	beq.n	8003684 <HAL_DMA_IRQHandler+0x7a>
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b00      	cmp	r3, #0
 800363e:	d021      	beq.n	8003684 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0320 	and.w	r3, r3, #32
 800364a:	2b00      	cmp	r3, #0
 800364c:	d107      	bne.n	800365e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0204 	bic.w	r2, r2, #4
 800365c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003662:	f003 021c 	and.w	r2, r3, #28
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366a:	2104      	movs	r1, #4
 800366c:	fa01 f202 	lsl.w	r2, r1, r2
 8003670:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003676:	2b00      	cmp	r3, #0
 8003678:	d071      	beq.n	800375e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003682:	e06c      	b.n	800375e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003688:	f003 031c 	and.w	r3, r3, #28
 800368c:	2202      	movs	r2, #2
 800368e:	409a      	lsls	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d02e      	beq.n	80036f6 <HAL_DMA_IRQHandler+0xec>
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d029      	beq.n	80036f6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0320 	and.w	r3, r3, #32
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10b      	bne.n	80036c8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f022 020a 	bic.w	r2, r2, #10
 80036be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036cc:	f003 021c 	and.w	r2, r3, #28
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d4:	2102      	movs	r1, #2
 80036d6:	fa01 f202 	lsl.w	r2, r1, r2
 80036da:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d038      	beq.n	800375e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80036f4:	e033      	b.n	800375e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fa:	f003 031c 	and.w	r3, r3, #28
 80036fe:	2208      	movs	r2, #8
 8003700:	409a      	lsls	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	4013      	ands	r3, r2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d02a      	beq.n	8003760 <HAL_DMA_IRQHandler+0x156>
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d025      	beq.n	8003760 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f022 020e 	bic.w	r2, r2, #14
 8003722:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003728:	f003 021c 	and.w	r2, r3, #28
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003730:	2101      	movs	r1, #1
 8003732:	fa01 f202 	lsl.w	r2, r1, r2
 8003736:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2201      	movs	r2, #1
 8003742:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003752:	2b00      	cmp	r3, #0
 8003754:	d004      	beq.n	8003760 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800375e:	bf00      	nop
 8003760:	bf00      	nop
}
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003768:	b480      	push	{r7}
 800376a:	b087      	sub	sp, #28
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003772:	2300      	movs	r3, #0
 8003774:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003776:	e154      	b.n	8003a22 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	2101      	movs	r1, #1
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	fa01 f303 	lsl.w	r3, r1, r3
 8003784:	4013      	ands	r3, r2
 8003786:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2b00      	cmp	r3, #0
 800378c:	f000 8146 	beq.w	8003a1c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f003 0303 	and.w	r3, r3, #3
 8003798:	2b01      	cmp	r3, #1
 800379a:	d005      	beq.n	80037a8 <HAL_GPIO_Init+0x40>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f003 0303 	and.w	r3, r3, #3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d130      	bne.n	800380a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	2203      	movs	r2, #3
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	43db      	mvns	r3, r3
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	4013      	ands	r3, r2
 80037be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	68da      	ldr	r2, [r3, #12]
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	fa02 f303 	lsl.w	r3, r2, r3
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	693a      	ldr	r2, [r7, #16]
 80037d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037de:	2201      	movs	r2, #1
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	43db      	mvns	r3, r3
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	4013      	ands	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	091b      	lsrs	r3, r3, #4
 80037f4:	f003 0201 	and.w	r2, r3, #1
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	693a      	ldr	r2, [r7, #16]
 8003800:	4313      	orrs	r3, r2
 8003802:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f003 0303 	and.w	r3, r3, #3
 8003812:	2b03      	cmp	r3, #3
 8003814:	d017      	beq.n	8003846 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	2203      	movs	r2, #3
 8003822:	fa02 f303 	lsl.w	r3, r2, r3
 8003826:	43db      	mvns	r3, r3
 8003828:	693a      	ldr	r2, [r7, #16]
 800382a:	4013      	ands	r3, r2
 800382c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	689a      	ldr	r2, [r3, #8]
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	fa02 f303 	lsl.w	r3, r2, r3
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	4313      	orrs	r3, r2
 800383e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f003 0303 	and.w	r3, r3, #3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d123      	bne.n	800389a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	08da      	lsrs	r2, r3, #3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	3208      	adds	r2, #8
 800385a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800385e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	220f      	movs	r2, #15
 800386a:	fa02 f303 	lsl.w	r3, r2, r3
 800386e:	43db      	mvns	r3, r3
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	4013      	ands	r3, r2
 8003874:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	691a      	ldr	r2, [r3, #16]
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	f003 0307 	and.w	r3, r3, #7
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	fa02 f303 	lsl.w	r3, r2, r3
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	4313      	orrs	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	08da      	lsrs	r2, r3, #3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3208      	adds	r2, #8
 8003894:	6939      	ldr	r1, [r7, #16]
 8003896:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	2203      	movs	r2, #3
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	43db      	mvns	r3, r3
 80038ac:	693a      	ldr	r2, [r7, #16]
 80038ae:	4013      	ands	r3, r2
 80038b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f003 0203 	and.w	r2, r3, #3
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	fa02 f303 	lsl.w	r3, r2, r3
 80038c2:	693a      	ldr	r2, [r7, #16]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	f000 80a0 	beq.w	8003a1c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038dc:	4b58      	ldr	r3, [pc, #352]	; (8003a40 <HAL_GPIO_Init+0x2d8>)
 80038de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038e0:	4a57      	ldr	r2, [pc, #348]	; (8003a40 <HAL_GPIO_Init+0x2d8>)
 80038e2:	f043 0301 	orr.w	r3, r3, #1
 80038e6:	6613      	str	r3, [r2, #96]	; 0x60
 80038e8:	4b55      	ldr	r3, [pc, #340]	; (8003a40 <HAL_GPIO_Init+0x2d8>)
 80038ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	60bb      	str	r3, [r7, #8]
 80038f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80038f4:	4a53      	ldr	r2, [pc, #332]	; (8003a44 <HAL_GPIO_Init+0x2dc>)
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	089b      	lsrs	r3, r3, #2
 80038fa:	3302      	adds	r3, #2
 80038fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003900:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	f003 0303 	and.w	r3, r3, #3
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	220f      	movs	r2, #15
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	43db      	mvns	r3, r3
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	4013      	ands	r3, r2
 8003916:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800391e:	d019      	beq.n	8003954 <HAL_GPIO_Init+0x1ec>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a49      	ldr	r2, [pc, #292]	; (8003a48 <HAL_GPIO_Init+0x2e0>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d013      	beq.n	8003950 <HAL_GPIO_Init+0x1e8>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a48      	ldr	r2, [pc, #288]	; (8003a4c <HAL_GPIO_Init+0x2e4>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d00d      	beq.n	800394c <HAL_GPIO_Init+0x1e4>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a47      	ldr	r2, [pc, #284]	; (8003a50 <HAL_GPIO_Init+0x2e8>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d007      	beq.n	8003948 <HAL_GPIO_Init+0x1e0>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a46      	ldr	r2, [pc, #280]	; (8003a54 <HAL_GPIO_Init+0x2ec>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d101      	bne.n	8003944 <HAL_GPIO_Init+0x1dc>
 8003940:	2304      	movs	r3, #4
 8003942:	e008      	b.n	8003956 <HAL_GPIO_Init+0x1ee>
 8003944:	2307      	movs	r3, #7
 8003946:	e006      	b.n	8003956 <HAL_GPIO_Init+0x1ee>
 8003948:	2303      	movs	r3, #3
 800394a:	e004      	b.n	8003956 <HAL_GPIO_Init+0x1ee>
 800394c:	2302      	movs	r3, #2
 800394e:	e002      	b.n	8003956 <HAL_GPIO_Init+0x1ee>
 8003950:	2301      	movs	r3, #1
 8003952:	e000      	b.n	8003956 <HAL_GPIO_Init+0x1ee>
 8003954:	2300      	movs	r3, #0
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	f002 0203 	and.w	r2, r2, #3
 800395c:	0092      	lsls	r2, r2, #2
 800395e:	4093      	lsls	r3, r2
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	4313      	orrs	r3, r2
 8003964:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003966:	4937      	ldr	r1, [pc, #220]	; (8003a44 <HAL_GPIO_Init+0x2dc>)
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	089b      	lsrs	r3, r3, #2
 800396c:	3302      	adds	r3, #2
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003974:	4b38      	ldr	r3, [pc, #224]	; (8003a58 <HAL_GPIO_Init+0x2f0>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	43db      	mvns	r3, r3
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	4013      	ands	r3, r2
 8003982:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d003      	beq.n	8003998 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	4313      	orrs	r3, r2
 8003996:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003998:	4a2f      	ldr	r2, [pc, #188]	; (8003a58 <HAL_GPIO_Init+0x2f0>)
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800399e:	4b2e      	ldr	r3, [pc, #184]	; (8003a58 <HAL_GPIO_Init+0x2f0>)
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	43db      	mvns	r3, r3
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	4013      	ands	r3, r2
 80039ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	4313      	orrs	r3, r2
 80039c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039c2:	4a25      	ldr	r2, [pc, #148]	; (8003a58 <HAL_GPIO_Init+0x2f0>)
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80039c8:	4b23      	ldr	r3, [pc, #140]	; (8003a58 <HAL_GPIO_Init+0x2f0>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	43db      	mvns	r3, r3
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	4013      	ands	r3, r2
 80039d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d003      	beq.n	80039ec <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80039e4:	693a      	ldr	r2, [r7, #16]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039ec:	4a1a      	ldr	r2, [pc, #104]	; (8003a58 <HAL_GPIO_Init+0x2f0>)
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80039f2:	4b19      	ldr	r3, [pc, #100]	; (8003a58 <HAL_GPIO_Init+0x2f0>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	43db      	mvns	r3, r3
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4013      	ands	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d003      	beq.n	8003a16 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003a0e:	693a      	ldr	r2, [r7, #16]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a16:	4a10      	ldr	r2, [pc, #64]	; (8003a58 <HAL_GPIO_Init+0x2f0>)
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	fa22 f303 	lsr.w	r3, r2, r3
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f47f aea3 	bne.w	8003778 <HAL_GPIO_Init+0x10>
  }
}
 8003a32:	bf00      	nop
 8003a34:	bf00      	nop
 8003a36:	371c      	adds	r7, #28
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr
 8003a40:	40021000 	.word	0x40021000
 8003a44:	40010000 	.word	0x40010000
 8003a48:	48000400 	.word	0x48000400
 8003a4c:	48000800 	.word	0x48000800
 8003a50:	48000c00 	.word	0x48000c00
 8003a54:	48001000 	.word	0x48001000
 8003a58:	40010400 	.word	0x40010400

08003a5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	460b      	mov	r3, r1
 8003a66:	807b      	strh	r3, [r7, #2]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a6c:	787b      	ldrb	r3, [r7, #1]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d003      	beq.n	8003a7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a72:	887a      	ldrh	r2, [r7, #2]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a78:	e002      	b.n	8003a80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a7a:	887a      	ldrh	r2, [r7, #2]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a80:	bf00      	nop
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a96:	4b08      	ldr	r3, [pc, #32]	; (8003ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a98:	695a      	ldr	r2, [r3, #20]
 8003a9a:	88fb      	ldrh	r3, [r7, #6]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d006      	beq.n	8003ab0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003aa2:	4a05      	ldr	r2, [pc, #20]	; (8003ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aa4:	88fb      	ldrh	r3, [r7, #6]
 8003aa6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003aa8:	88fb      	ldrh	r3, [r7, #6]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7fd fdd6 	bl	800165c <HAL_GPIO_EXTI_Callback>
  }
}
 8003ab0:	bf00      	nop
 8003ab2:	3708      	adds	r7, #8
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40010400 	.word	0x40010400

08003abc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003abc:	b480      	push	{r7}
 8003abe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003ac0:	4b04      	ldr	r3, [pc, #16]	; (8003ad4 <HAL_PWREx_GetVoltageRange+0x18>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	40007000 	.word	0x40007000

08003ad8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ae6:	d130      	bne.n	8003b4a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ae8:	4b23      	ldr	r3, [pc, #140]	; (8003b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003af0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003af4:	d038      	beq.n	8003b68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003af6:	4b20      	ldr	r3, [pc, #128]	; (8003b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003afe:	4a1e      	ldr	r2, [pc, #120]	; (8003b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b04:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b06:	4b1d      	ldr	r3, [pc, #116]	; (8003b7c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2232      	movs	r2, #50	; 0x32
 8003b0c:	fb02 f303 	mul.w	r3, r2, r3
 8003b10:	4a1b      	ldr	r2, [pc, #108]	; (8003b80 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003b12:	fba2 2303 	umull	r2, r3, r2, r3
 8003b16:	0c9b      	lsrs	r3, r3, #18
 8003b18:	3301      	adds	r3, #1
 8003b1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b1c:	e002      	b.n	8003b24 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	3b01      	subs	r3, #1
 8003b22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b24:	4b14      	ldr	r3, [pc, #80]	; (8003b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b30:	d102      	bne.n	8003b38 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1f2      	bne.n	8003b1e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b38:	4b0f      	ldr	r3, [pc, #60]	; (8003b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b44:	d110      	bne.n	8003b68 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e00f      	b.n	8003b6a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b4a:	4b0b      	ldr	r3, [pc, #44]	; (8003b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b56:	d007      	beq.n	8003b68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b58:	4b07      	ldr	r3, [pc, #28]	; (8003b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b60:	4a05      	ldr	r2, [pc, #20]	; (8003b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b66:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3714      	adds	r7, #20
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	40007000 	.word	0x40007000
 8003b7c:	20000020 	.word	0x20000020
 8003b80:	431bde83 	.word	0x431bde83

08003b84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b088      	sub	sp, #32
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d102      	bne.n	8003b98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	f000 bc02 	b.w	800439c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b98:	4b96      	ldr	r3, [pc, #600]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	f003 030c 	and.w	r3, r3, #12
 8003ba0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ba2:	4b94      	ldr	r3, [pc, #592]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f003 0303 	and.w	r3, r3, #3
 8003baa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0310 	and.w	r3, r3, #16
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 80e4 	beq.w	8003d82 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d007      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x4c>
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	2b0c      	cmp	r3, #12
 8003bc4:	f040 808b 	bne.w	8003cde <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	f040 8087 	bne.w	8003cde <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003bd0:	4b88      	ldr	r3, [pc, #544]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d005      	beq.n	8003be8 <HAL_RCC_OscConfig+0x64>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d101      	bne.n	8003be8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e3d9      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a1a      	ldr	r2, [r3, #32]
 8003bec:	4b81      	ldr	r3, [pc, #516]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0308 	and.w	r3, r3, #8
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d004      	beq.n	8003c02 <HAL_RCC_OscConfig+0x7e>
 8003bf8:	4b7e      	ldr	r3, [pc, #504]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c00:	e005      	b.n	8003c0e <HAL_RCC_OscConfig+0x8a>
 8003c02:	4b7c      	ldr	r3, [pc, #496]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c08:	091b      	lsrs	r3, r3, #4
 8003c0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d223      	bcs.n	8003c5a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a1b      	ldr	r3, [r3, #32]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 fd8c 	bl	8004734 <RCC_SetFlashLatencyFromMSIRange>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e3ba      	b.n	800439c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c26:	4b73      	ldr	r3, [pc, #460]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a72      	ldr	r2, [pc, #456]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c2c:	f043 0308 	orr.w	r3, r3, #8
 8003c30:	6013      	str	r3, [r2, #0]
 8003c32:	4b70      	ldr	r3, [pc, #448]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	496d      	ldr	r1, [pc, #436]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c40:	4313      	orrs	r3, r2
 8003c42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c44:	4b6b      	ldr	r3, [pc, #428]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	69db      	ldr	r3, [r3, #28]
 8003c50:	021b      	lsls	r3, r3, #8
 8003c52:	4968      	ldr	r1, [pc, #416]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	604b      	str	r3, [r1, #4]
 8003c58:	e025      	b.n	8003ca6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c5a:	4b66      	ldr	r3, [pc, #408]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a65      	ldr	r2, [pc, #404]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c60:	f043 0308 	orr.w	r3, r3, #8
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	4b63      	ldr	r3, [pc, #396]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	4960      	ldr	r1, [pc, #384]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c78:	4b5e      	ldr	r3, [pc, #376]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	021b      	lsls	r3, r3, #8
 8003c86:	495b      	ldr	r1, [pc, #364]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d109      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f000 fd4c 	bl	8004734 <RCC_SetFlashLatencyFromMSIRange>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e37a      	b.n	800439c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ca6:	f000 fc81 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 8003caa:	4602      	mov	r2, r0
 8003cac:	4b51      	ldr	r3, [pc, #324]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	091b      	lsrs	r3, r3, #4
 8003cb2:	f003 030f 	and.w	r3, r3, #15
 8003cb6:	4950      	ldr	r1, [pc, #320]	; (8003df8 <HAL_RCC_OscConfig+0x274>)
 8003cb8:	5ccb      	ldrb	r3, [r1, r3]
 8003cba:	f003 031f 	and.w	r3, r3, #31
 8003cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8003cc2:	4a4e      	ldr	r2, [pc, #312]	; (8003dfc <HAL_RCC_OscConfig+0x278>)
 8003cc4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003cc6:	4b4e      	ldr	r3, [pc, #312]	; (8003e00 <HAL_RCC_OscConfig+0x27c>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7ff f9d4 	bl	8003078 <HAL_InitTick>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d052      	beq.n	8003d80 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003cda:	7bfb      	ldrb	r3, [r7, #15]
 8003cdc:	e35e      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d032      	beq.n	8003d4c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ce6:	4b43      	ldr	r3, [pc, #268]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a42      	ldr	r2, [pc, #264]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003cec:	f043 0301 	orr.w	r3, r3, #1
 8003cf0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003cf2:	f7ff fa11 	bl	8003118 <HAL_GetTick>
 8003cf6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003cf8:	e008      	b.n	8003d0c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003cfa:	f7ff fa0d 	bl	8003118 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d901      	bls.n	8003d0c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e347      	b.n	800439c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d0c:	4b39      	ldr	r3, [pc, #228]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0302 	and.w	r3, r3, #2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d0f0      	beq.n	8003cfa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d18:	4b36      	ldr	r3, [pc, #216]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a35      	ldr	r2, [pc, #212]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d1e:	f043 0308 	orr.w	r3, r3, #8
 8003d22:	6013      	str	r3, [r2, #0]
 8003d24:	4b33      	ldr	r3, [pc, #204]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	4930      	ldr	r1, [pc, #192]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d36:	4b2f      	ldr	r3, [pc, #188]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	69db      	ldr	r3, [r3, #28]
 8003d42:	021b      	lsls	r3, r3, #8
 8003d44:	492b      	ldr	r1, [pc, #172]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	604b      	str	r3, [r1, #4]
 8003d4a:	e01a      	b.n	8003d82 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003d4c:	4b29      	ldr	r3, [pc, #164]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a28      	ldr	r2, [pc, #160]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d52:	f023 0301 	bic.w	r3, r3, #1
 8003d56:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d58:	f7ff f9de 	bl	8003118 <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d5e:	e008      	b.n	8003d72 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d60:	f7ff f9da 	bl	8003118 <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e314      	b.n	800439c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d72:	4b20      	ldr	r3, [pc, #128]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1f0      	bne.n	8003d60 <HAL_RCC_OscConfig+0x1dc>
 8003d7e:	e000      	b.n	8003d82 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d073      	beq.n	8003e76 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d005      	beq.n	8003da0 <HAL_RCC_OscConfig+0x21c>
 8003d94:	69bb      	ldr	r3, [r7, #24]
 8003d96:	2b0c      	cmp	r3, #12
 8003d98:	d10e      	bne.n	8003db8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	2b03      	cmp	r3, #3
 8003d9e:	d10b      	bne.n	8003db8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003da0:	4b14      	ldr	r3, [pc, #80]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d063      	beq.n	8003e74 <HAL_RCC_OscConfig+0x2f0>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d15f      	bne.n	8003e74 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e2f1      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dc0:	d106      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x24c>
 8003dc2:	4b0c      	ldr	r3, [pc, #48]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a0b      	ldr	r2, [pc, #44]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003dc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dcc:	6013      	str	r3, [r2, #0]
 8003dce:	e025      	b.n	8003e1c <HAL_RCC_OscConfig+0x298>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003dd8:	d114      	bne.n	8003e04 <HAL_RCC_OscConfig+0x280>
 8003dda:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a05      	ldr	r2, [pc, #20]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003de0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	4b03      	ldr	r3, [pc, #12]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a02      	ldr	r2, [pc, #8]	; (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003dec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003df0:	6013      	str	r3, [r2, #0]
 8003df2:	e013      	b.n	8003e1c <HAL_RCC_OscConfig+0x298>
 8003df4:	40021000 	.word	0x40021000
 8003df8:	0800da4c 	.word	0x0800da4c
 8003dfc:	20000020 	.word	0x20000020
 8003e00:	20000024 	.word	0x20000024
 8003e04:	4ba0      	ldr	r3, [pc, #640]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a9f      	ldr	r2, [pc, #636]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003e0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e0e:	6013      	str	r3, [r2, #0]
 8003e10:	4b9d      	ldr	r3, [pc, #628]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a9c      	ldr	r2, [pc, #624]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003e16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d013      	beq.n	8003e4c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e24:	f7ff f978 	bl	8003118 <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e2c:	f7ff f974 	bl	8003118 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b64      	cmp	r3, #100	; 0x64
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e2ae      	b.n	800439c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e3e:	4b92      	ldr	r3, [pc, #584]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d0f0      	beq.n	8003e2c <HAL_RCC_OscConfig+0x2a8>
 8003e4a:	e014      	b.n	8003e76 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4c:	f7ff f964 	bl	8003118 <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e54:	f7ff f960 	bl	8003118 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b64      	cmp	r3, #100	; 0x64
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e29a      	b.n	800439c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e66:	4b88      	ldr	r3, [pc, #544]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f0      	bne.n	8003e54 <HAL_RCC_OscConfig+0x2d0>
 8003e72:	e000      	b.n	8003e76 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d060      	beq.n	8003f44 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	2b04      	cmp	r3, #4
 8003e86:	d005      	beq.n	8003e94 <HAL_RCC_OscConfig+0x310>
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	2b0c      	cmp	r3, #12
 8003e8c:	d119      	bne.n	8003ec2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d116      	bne.n	8003ec2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e94:	4b7c      	ldr	r3, [pc, #496]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d005      	beq.n	8003eac <HAL_RCC_OscConfig+0x328>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e277      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eac:	4b76      	ldr	r3, [pc, #472]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	061b      	lsls	r3, r3, #24
 8003eba:	4973      	ldr	r1, [pc, #460]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ec0:	e040      	b.n	8003f44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d023      	beq.n	8003f12 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003eca:	4b6f      	ldr	r3, [pc, #444]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a6e      	ldr	r2, [pc, #440]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ed4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed6:	f7ff f91f 	bl	8003118 <HAL_GetTick>
 8003eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003edc:	e008      	b.n	8003ef0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ede:	f7ff f91b 	bl	8003118 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d901      	bls.n	8003ef0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e255      	b.n	800439c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ef0:	4b65      	ldr	r3, [pc, #404]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d0f0      	beq.n	8003ede <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003efc:	4b62      	ldr	r3, [pc, #392]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	061b      	lsls	r3, r3, #24
 8003f0a:	495f      	ldr	r1, [pc, #380]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	604b      	str	r3, [r1, #4]
 8003f10:	e018      	b.n	8003f44 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f12:	4b5d      	ldr	r3, [pc, #372]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a5c      	ldr	r2, [pc, #368]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003f18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f1e:	f7ff f8fb 	bl	8003118 <HAL_GetTick>
 8003f22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f26:	f7ff f8f7 	bl	8003118 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e231      	b.n	800439c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f38:	4b53      	ldr	r3, [pc, #332]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1f0      	bne.n	8003f26 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0308 	and.w	r3, r3, #8
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d03c      	beq.n	8003fca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d01c      	beq.n	8003f92 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f58:	4b4b      	ldr	r3, [pc, #300]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003f5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f5e:	4a4a      	ldr	r2, [pc, #296]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003f60:	f043 0301 	orr.w	r3, r3, #1
 8003f64:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f68:	f7ff f8d6 	bl	8003118 <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f70:	f7ff f8d2 	bl	8003118 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e20c      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f82:	4b41      	ldr	r3, [pc, #260]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003f84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f88:	f003 0302 	and.w	r3, r3, #2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0ef      	beq.n	8003f70 <HAL_RCC_OscConfig+0x3ec>
 8003f90:	e01b      	b.n	8003fca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f92:	4b3d      	ldr	r3, [pc, #244]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003f94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f98:	4a3b      	ldr	r2, [pc, #236]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003f9a:	f023 0301 	bic.w	r3, r3, #1
 8003f9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa2:	f7ff f8b9 	bl	8003118 <HAL_GetTick>
 8003fa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fa8:	e008      	b.n	8003fbc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003faa:	f7ff f8b5 	bl	8003118 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d901      	bls.n	8003fbc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e1ef      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fbc:	4b32      	ldr	r3, [pc, #200]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1ef      	bne.n	8003faa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0304 	and.w	r3, r3, #4
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 80a6 	beq.w	8004124 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003fdc:	4b2a      	ldr	r3, [pc, #168]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10d      	bne.n	8004004 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fe8:	4b27      	ldr	r3, [pc, #156]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003fea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fec:	4a26      	ldr	r2, [pc, #152]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003fee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ff2:	6593      	str	r3, [r2, #88]	; 0x58
 8003ff4:	4b24      	ldr	r3, [pc, #144]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8003ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ffc:	60bb      	str	r3, [r7, #8]
 8003ffe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004000:	2301      	movs	r3, #1
 8004002:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004004:	4b21      	ldr	r3, [pc, #132]	; (800408c <HAL_RCC_OscConfig+0x508>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800400c:	2b00      	cmp	r3, #0
 800400e:	d118      	bne.n	8004042 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004010:	4b1e      	ldr	r3, [pc, #120]	; (800408c <HAL_RCC_OscConfig+0x508>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a1d      	ldr	r2, [pc, #116]	; (800408c <HAL_RCC_OscConfig+0x508>)
 8004016:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800401a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800401c:	f7ff f87c 	bl	8003118 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004024:	f7ff f878 	bl	8003118 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e1b2      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004036:	4b15      	ldr	r3, [pc, #84]	; (800408c <HAL_RCC_OscConfig+0x508>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800403e:	2b00      	cmp	r3, #0
 8004040:	d0f0      	beq.n	8004024 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d108      	bne.n	800405c <HAL_RCC_OscConfig+0x4d8>
 800404a:	4b0f      	ldr	r3, [pc, #60]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 800404c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004050:	4a0d      	ldr	r2, [pc, #52]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8004052:	f043 0301 	orr.w	r3, r3, #1
 8004056:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800405a:	e029      	b.n	80040b0 <HAL_RCC_OscConfig+0x52c>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	2b05      	cmp	r3, #5
 8004062:	d115      	bne.n	8004090 <HAL_RCC_OscConfig+0x50c>
 8004064:	4b08      	ldr	r3, [pc, #32]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8004066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800406a:	4a07      	ldr	r2, [pc, #28]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 800406c:	f043 0304 	orr.w	r3, r3, #4
 8004070:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004074:	4b04      	ldr	r3, [pc, #16]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 8004076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407a:	4a03      	ldr	r2, [pc, #12]	; (8004088 <HAL_RCC_OscConfig+0x504>)
 800407c:	f043 0301 	orr.w	r3, r3, #1
 8004080:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004084:	e014      	b.n	80040b0 <HAL_RCC_OscConfig+0x52c>
 8004086:	bf00      	nop
 8004088:	40021000 	.word	0x40021000
 800408c:	40007000 	.word	0x40007000
 8004090:	4b9a      	ldr	r3, [pc, #616]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 8004092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004096:	4a99      	ldr	r2, [pc, #612]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 8004098:	f023 0301 	bic.w	r3, r3, #1
 800409c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040a0:	4b96      	ldr	r3, [pc, #600]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 80040a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a6:	4a95      	ldr	r2, [pc, #596]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 80040a8:	f023 0304 	bic.w	r3, r3, #4
 80040ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d016      	beq.n	80040e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b8:	f7ff f82e 	bl	8003118 <HAL_GetTick>
 80040bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040be:	e00a      	b.n	80040d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c0:	f7ff f82a 	bl	8003118 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e162      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040d6:	4b89      	ldr	r3, [pc, #548]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 80040d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0ed      	beq.n	80040c0 <HAL_RCC_OscConfig+0x53c>
 80040e4:	e015      	b.n	8004112 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040e6:	f7ff f817 	bl	8003118 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040ec:	e00a      	b.n	8004104 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ee:	f7ff f813 	bl	8003118 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e14b      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004104:	4b7d      	ldr	r3, [pc, #500]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 8004106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1ed      	bne.n	80040ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004112:	7ffb      	ldrb	r3, [r7, #31]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d105      	bne.n	8004124 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004118:	4b78      	ldr	r3, [pc, #480]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 800411a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800411c:	4a77      	ldr	r2, [pc, #476]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 800411e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004122:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0320 	and.w	r3, r3, #32
 800412c:	2b00      	cmp	r3, #0
 800412e:	d03c      	beq.n	80041aa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004134:	2b00      	cmp	r3, #0
 8004136:	d01c      	beq.n	8004172 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004138:	4b70      	ldr	r3, [pc, #448]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 800413a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800413e:	4a6f      	ldr	r2, [pc, #444]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 8004140:	f043 0301 	orr.w	r3, r3, #1
 8004144:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004148:	f7fe ffe6 	bl	8003118 <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004150:	f7fe ffe2 	bl	8003118 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e11c      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004162:	4b66      	ldr	r3, [pc, #408]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 8004164:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d0ef      	beq.n	8004150 <HAL_RCC_OscConfig+0x5cc>
 8004170:	e01b      	b.n	80041aa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004172:	4b62      	ldr	r3, [pc, #392]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 8004174:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004178:	4a60      	ldr	r2, [pc, #384]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 800417a:	f023 0301 	bic.w	r3, r3, #1
 800417e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004182:	f7fe ffc9 	bl	8003118 <HAL_GetTick>
 8004186:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004188:	e008      	b.n	800419c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800418a:	f7fe ffc5 	bl	8003118 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	2b02      	cmp	r3, #2
 8004196:	d901      	bls.n	800419c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e0ff      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800419c:	4b57      	ldr	r3, [pc, #348]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 800419e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d1ef      	bne.n	800418a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 80f3 	beq.w	800439a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	f040 80c9 	bne.w	8004350 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80041be:	4b4f      	ldr	r3, [pc, #316]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f003 0203 	and.w	r2, r3, #3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d12c      	bne.n	800422c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041dc:	3b01      	subs	r3, #1
 80041de:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d123      	bne.n	800422c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d11b      	bne.n	800422c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004200:	429a      	cmp	r2, r3
 8004202:	d113      	bne.n	800422c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800420e:	085b      	lsrs	r3, r3, #1
 8004210:	3b01      	subs	r3, #1
 8004212:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004214:	429a      	cmp	r2, r3
 8004216:	d109      	bne.n	800422c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004222:	085b      	lsrs	r3, r3, #1
 8004224:	3b01      	subs	r3, #1
 8004226:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004228:	429a      	cmp	r2, r3
 800422a:	d06b      	beq.n	8004304 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	2b0c      	cmp	r3, #12
 8004230:	d062      	beq.n	80042f8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004232:	4b32      	ldr	r3, [pc, #200]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d001      	beq.n	8004242 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e0ac      	b.n	800439c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004242:	4b2e      	ldr	r3, [pc, #184]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a2d      	ldr	r2, [pc, #180]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 8004248:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800424c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800424e:	f7fe ff63 	bl	8003118 <HAL_GetTick>
 8004252:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004254:	e008      	b.n	8004268 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004256:	f7fe ff5f 	bl	8003118 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d901      	bls.n	8004268 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e099      	b.n	800439c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004268:	4b24      	ldr	r3, [pc, #144]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1f0      	bne.n	8004256 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004274:	4b21      	ldr	r3, [pc, #132]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 8004276:	68da      	ldr	r2, [r3, #12]
 8004278:	4b21      	ldr	r3, [pc, #132]	; (8004300 <HAL_RCC_OscConfig+0x77c>)
 800427a:	4013      	ands	r3, r2
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004284:	3a01      	subs	r2, #1
 8004286:	0112      	lsls	r2, r2, #4
 8004288:	4311      	orrs	r1, r2
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800428e:	0212      	lsls	r2, r2, #8
 8004290:	4311      	orrs	r1, r2
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004296:	0852      	lsrs	r2, r2, #1
 8004298:	3a01      	subs	r2, #1
 800429a:	0552      	lsls	r2, r2, #21
 800429c:	4311      	orrs	r1, r2
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80042a2:	0852      	lsrs	r2, r2, #1
 80042a4:	3a01      	subs	r2, #1
 80042a6:	0652      	lsls	r2, r2, #25
 80042a8:	4311      	orrs	r1, r2
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042ae:	06d2      	lsls	r2, r2, #27
 80042b0:	430a      	orrs	r2, r1
 80042b2:	4912      	ldr	r1, [pc, #72]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80042b8:	4b10      	ldr	r3, [pc, #64]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a0f      	ldr	r2, [pc, #60]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 80042be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042c4:	4b0d      	ldr	r3, [pc, #52]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	4a0c      	ldr	r2, [pc, #48]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 80042ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80042d0:	f7fe ff22 	bl	8003118 <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042d6:	e008      	b.n	80042ea <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042d8:	f7fe ff1e 	bl	8003118 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e058      	b.n	800439c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042ea:	4b04      	ldr	r3, [pc, #16]	; (80042fc <HAL_RCC_OscConfig+0x778>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d0f0      	beq.n	80042d8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042f6:	e050      	b.n	800439a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e04f      	b.n	800439c <HAL_RCC_OscConfig+0x818>
 80042fc:	40021000 	.word	0x40021000
 8004300:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004304:	4b27      	ldr	r3, [pc, #156]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d144      	bne.n	800439a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004310:	4b24      	ldr	r3, [pc, #144]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a23      	ldr	r2, [pc, #140]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 8004316:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800431a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800431c:	4b21      	ldr	r3, [pc, #132]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	4a20      	ldr	r2, [pc, #128]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 8004322:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004326:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004328:	f7fe fef6 	bl	8003118 <HAL_GetTick>
 800432c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800432e:	e008      	b.n	8004342 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004330:	f7fe fef2 	bl	8003118 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	2b02      	cmp	r3, #2
 800433c:	d901      	bls.n	8004342 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e02c      	b.n	800439c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004342:	4b18      	ldr	r3, [pc, #96]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d0f0      	beq.n	8004330 <HAL_RCC_OscConfig+0x7ac>
 800434e:	e024      	b.n	800439a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	2b0c      	cmp	r3, #12
 8004354:	d01f      	beq.n	8004396 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004356:	4b13      	ldr	r3, [pc, #76]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a12      	ldr	r2, [pc, #72]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 800435c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004362:	f7fe fed9 	bl	8003118 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800436a:	f7fe fed5 	bl	8003118 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e00f      	b.n	800439c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800437c:	4b09      	ldr	r3, [pc, #36]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d1f0      	bne.n	800436a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004388:	4b06      	ldr	r3, [pc, #24]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 800438a:	68da      	ldr	r2, [r3, #12]
 800438c:	4905      	ldr	r1, [pc, #20]	; (80043a4 <HAL_RCC_OscConfig+0x820>)
 800438e:	4b06      	ldr	r3, [pc, #24]	; (80043a8 <HAL_RCC_OscConfig+0x824>)
 8004390:	4013      	ands	r3, r2
 8004392:	60cb      	str	r3, [r1, #12]
 8004394:	e001      	b.n	800439a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e000      	b.n	800439c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3720      	adds	r7, #32
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	40021000 	.word	0x40021000
 80043a8:	feeefffc 	.word	0xfeeefffc

080043ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e0e7      	b.n	8004590 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043c0:	4b75      	ldr	r3, [pc, #468]	; (8004598 <HAL_RCC_ClockConfig+0x1ec>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d910      	bls.n	80043f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ce:	4b72      	ldr	r3, [pc, #456]	; (8004598 <HAL_RCC_ClockConfig+0x1ec>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f023 0207 	bic.w	r2, r3, #7
 80043d6:	4970      	ldr	r1, [pc, #448]	; (8004598 <HAL_RCC_ClockConfig+0x1ec>)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	4313      	orrs	r3, r2
 80043dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043de:	4b6e      	ldr	r3, [pc, #440]	; (8004598 <HAL_RCC_ClockConfig+0x1ec>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0307 	and.w	r3, r3, #7
 80043e6:	683a      	ldr	r2, [r7, #0]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d001      	beq.n	80043f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e0cf      	b.n	8004590 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0302 	and.w	r3, r3, #2
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d010      	beq.n	800441e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	4b66      	ldr	r3, [pc, #408]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004408:	429a      	cmp	r2, r3
 800440a:	d908      	bls.n	800441e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800440c:	4b63      	ldr	r3, [pc, #396]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	4960      	ldr	r1, [pc, #384]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 800441a:	4313      	orrs	r3, r2
 800441c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d04c      	beq.n	80044c4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2b03      	cmp	r3, #3
 8004430:	d107      	bne.n	8004442 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004432:	4b5a      	ldr	r3, [pc, #360]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d121      	bne.n	8004482 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e0a6      	b.n	8004590 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d107      	bne.n	800445a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800444a:	4b54      	ldr	r3, [pc, #336]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d115      	bne.n	8004482 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e09a      	b.n	8004590 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d107      	bne.n	8004472 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004462:	4b4e      	ldr	r3, [pc, #312]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d109      	bne.n	8004482 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e08e      	b.n	8004590 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004472:	4b4a      	ldr	r3, [pc, #296]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e086      	b.n	8004590 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004482:	4b46      	ldr	r3, [pc, #280]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f023 0203 	bic.w	r2, r3, #3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	4943      	ldr	r1, [pc, #268]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 8004490:	4313      	orrs	r3, r2
 8004492:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004494:	f7fe fe40 	bl	8003118 <HAL_GetTick>
 8004498:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800449a:	e00a      	b.n	80044b2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800449c:	f7fe fe3c 	bl	8003118 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e06e      	b.n	8004590 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044b2:	4b3a      	ldr	r3, [pc, #232]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 020c 	and.w	r2, r3, #12
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d1eb      	bne.n	800449c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d010      	beq.n	80044f2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689a      	ldr	r2, [r3, #8]
 80044d4:	4b31      	ldr	r3, [pc, #196]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044dc:	429a      	cmp	r2, r3
 80044de:	d208      	bcs.n	80044f2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044e0:	4b2e      	ldr	r3, [pc, #184]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	492b      	ldr	r1, [pc, #172]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044f2:	4b29      	ldr	r3, [pc, #164]	; (8004598 <HAL_RCC_ClockConfig+0x1ec>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0307 	and.w	r3, r3, #7
 80044fa:	683a      	ldr	r2, [r7, #0]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d210      	bcs.n	8004522 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004500:	4b25      	ldr	r3, [pc, #148]	; (8004598 <HAL_RCC_ClockConfig+0x1ec>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f023 0207 	bic.w	r2, r3, #7
 8004508:	4923      	ldr	r1, [pc, #140]	; (8004598 <HAL_RCC_ClockConfig+0x1ec>)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	4313      	orrs	r3, r2
 800450e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004510:	4b21      	ldr	r3, [pc, #132]	; (8004598 <HAL_RCC_ClockConfig+0x1ec>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0307 	and.w	r3, r3, #7
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d001      	beq.n	8004522 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e036      	b.n	8004590 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0304 	and.w	r3, r3, #4
 800452a:	2b00      	cmp	r3, #0
 800452c:	d008      	beq.n	8004540 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800452e:	4b1b      	ldr	r3, [pc, #108]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	4918      	ldr	r1, [pc, #96]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 800453c:	4313      	orrs	r3, r2
 800453e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0308 	and.w	r3, r3, #8
 8004548:	2b00      	cmp	r3, #0
 800454a:	d009      	beq.n	8004560 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800454c:	4b13      	ldr	r3, [pc, #76]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	00db      	lsls	r3, r3, #3
 800455a:	4910      	ldr	r1, [pc, #64]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 800455c:	4313      	orrs	r3, r2
 800455e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004560:	f000 f824 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 8004564:	4602      	mov	r2, r0
 8004566:	4b0d      	ldr	r3, [pc, #52]	; (800459c <HAL_RCC_ClockConfig+0x1f0>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	091b      	lsrs	r3, r3, #4
 800456c:	f003 030f 	and.w	r3, r3, #15
 8004570:	490b      	ldr	r1, [pc, #44]	; (80045a0 <HAL_RCC_ClockConfig+0x1f4>)
 8004572:	5ccb      	ldrb	r3, [r1, r3]
 8004574:	f003 031f 	and.w	r3, r3, #31
 8004578:	fa22 f303 	lsr.w	r3, r2, r3
 800457c:	4a09      	ldr	r2, [pc, #36]	; (80045a4 <HAL_RCC_ClockConfig+0x1f8>)
 800457e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004580:	4b09      	ldr	r3, [pc, #36]	; (80045a8 <HAL_RCC_ClockConfig+0x1fc>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f7fe fd77 	bl	8003078 <HAL_InitTick>
 800458a:	4603      	mov	r3, r0
 800458c:	72fb      	strb	r3, [r7, #11]

  return status;
 800458e:	7afb      	ldrb	r3, [r7, #11]
}
 8004590:	4618      	mov	r0, r3
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40022000 	.word	0x40022000
 800459c:	40021000 	.word	0x40021000
 80045a0:	0800da4c 	.word	0x0800da4c
 80045a4:	20000020 	.word	0x20000020
 80045a8:	20000024 	.word	0x20000024

080045ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b089      	sub	sp, #36	; 0x24
 80045b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80045b2:	2300      	movs	r3, #0
 80045b4:	61fb      	str	r3, [r7, #28]
 80045b6:	2300      	movs	r3, #0
 80045b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045ba:	4b3e      	ldr	r3, [pc, #248]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f003 030c 	and.w	r3, r3, #12
 80045c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045c4:	4b3b      	ldr	r3, [pc, #236]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	f003 0303 	and.w	r3, r3, #3
 80045cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d005      	beq.n	80045e0 <HAL_RCC_GetSysClockFreq+0x34>
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	2b0c      	cmp	r3, #12
 80045d8:	d121      	bne.n	800461e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d11e      	bne.n	800461e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80045e0:	4b34      	ldr	r3, [pc, #208]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0308 	and.w	r3, r3, #8
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d107      	bne.n	80045fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80045ec:	4b31      	ldr	r3, [pc, #196]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045f2:	0a1b      	lsrs	r3, r3, #8
 80045f4:	f003 030f 	and.w	r3, r3, #15
 80045f8:	61fb      	str	r3, [r7, #28]
 80045fa:	e005      	b.n	8004608 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80045fc:	4b2d      	ldr	r3, [pc, #180]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	091b      	lsrs	r3, r3, #4
 8004602:	f003 030f 	and.w	r3, r3, #15
 8004606:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004608:	4a2b      	ldr	r2, [pc, #172]	; (80046b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004610:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10d      	bne.n	8004634 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800461c:	e00a      	b.n	8004634 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	2b04      	cmp	r3, #4
 8004622:	d102      	bne.n	800462a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004624:	4b25      	ldr	r3, [pc, #148]	; (80046bc <HAL_RCC_GetSysClockFreq+0x110>)
 8004626:	61bb      	str	r3, [r7, #24]
 8004628:	e004      	b.n	8004634 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	2b08      	cmp	r3, #8
 800462e:	d101      	bne.n	8004634 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004630:	4b23      	ldr	r3, [pc, #140]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004632:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	2b0c      	cmp	r3, #12
 8004638:	d134      	bne.n	80046a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800463a:	4b1e      	ldr	r3, [pc, #120]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	f003 0303 	and.w	r3, r3, #3
 8004642:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d003      	beq.n	8004652 <HAL_RCC_GetSysClockFreq+0xa6>
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	2b03      	cmp	r3, #3
 800464e:	d003      	beq.n	8004658 <HAL_RCC_GetSysClockFreq+0xac>
 8004650:	e005      	b.n	800465e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004652:	4b1a      	ldr	r3, [pc, #104]	; (80046bc <HAL_RCC_GetSysClockFreq+0x110>)
 8004654:	617b      	str	r3, [r7, #20]
      break;
 8004656:	e005      	b.n	8004664 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004658:	4b19      	ldr	r3, [pc, #100]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800465a:	617b      	str	r3, [r7, #20]
      break;
 800465c:	e002      	b.n	8004664 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	617b      	str	r3, [r7, #20]
      break;
 8004662:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004664:	4b13      	ldr	r3, [pc, #76]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	091b      	lsrs	r3, r3, #4
 800466a:	f003 0307 	and.w	r3, r3, #7
 800466e:	3301      	adds	r3, #1
 8004670:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004672:	4b10      	ldr	r3, [pc, #64]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	0a1b      	lsrs	r3, r3, #8
 8004678:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	fb03 f202 	mul.w	r2, r3, r2
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	fbb2 f3f3 	udiv	r3, r2, r3
 8004688:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800468a:	4b0a      	ldr	r3, [pc, #40]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	0e5b      	lsrs	r3, r3, #25
 8004690:	f003 0303 	and.w	r3, r3, #3
 8004694:	3301      	adds	r3, #1
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800469a:	697a      	ldr	r2, [r7, #20]
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	fbb2 f3f3 	udiv	r3, r2, r3
 80046a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80046a4:	69bb      	ldr	r3, [r7, #24]
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3724      	adds	r7, #36	; 0x24
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop
 80046b4:	40021000 	.word	0x40021000
 80046b8:	0800da64 	.word	0x0800da64
 80046bc:	00f42400 	.word	0x00f42400
 80046c0:	007a1200 	.word	0x007a1200

080046c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046c8:	4b03      	ldr	r3, [pc, #12]	; (80046d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80046ca:	681b      	ldr	r3, [r3, #0]
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	20000020 	.word	0x20000020

080046dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046e0:	f7ff fff0 	bl	80046c4 <HAL_RCC_GetHCLKFreq>
 80046e4:	4602      	mov	r2, r0
 80046e6:	4b06      	ldr	r3, [pc, #24]	; (8004700 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	0a1b      	lsrs	r3, r3, #8
 80046ec:	f003 0307 	and.w	r3, r3, #7
 80046f0:	4904      	ldr	r1, [pc, #16]	; (8004704 <HAL_RCC_GetPCLK1Freq+0x28>)
 80046f2:	5ccb      	ldrb	r3, [r1, r3]
 80046f4:	f003 031f 	and.w	r3, r3, #31
 80046f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	40021000 	.word	0x40021000
 8004704:	0800da5c 	.word	0x0800da5c

08004708 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800470c:	f7ff ffda 	bl	80046c4 <HAL_RCC_GetHCLKFreq>
 8004710:	4602      	mov	r2, r0
 8004712:	4b06      	ldr	r3, [pc, #24]	; (800472c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	0adb      	lsrs	r3, r3, #11
 8004718:	f003 0307 	and.w	r3, r3, #7
 800471c:	4904      	ldr	r1, [pc, #16]	; (8004730 <HAL_RCC_GetPCLK2Freq+0x28>)
 800471e:	5ccb      	ldrb	r3, [r1, r3]
 8004720:	f003 031f 	and.w	r3, r3, #31
 8004724:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004728:	4618      	mov	r0, r3
 800472a:	bd80      	pop	{r7, pc}
 800472c:	40021000 	.word	0x40021000
 8004730:	0800da5c 	.word	0x0800da5c

08004734 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800473c:	2300      	movs	r3, #0
 800473e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004740:	4b2a      	ldr	r3, [pc, #168]	; (80047ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d003      	beq.n	8004754 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800474c:	f7ff f9b6 	bl	8003abc <HAL_PWREx_GetVoltageRange>
 8004750:	6178      	str	r0, [r7, #20]
 8004752:	e014      	b.n	800477e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004754:	4b25      	ldr	r3, [pc, #148]	; (80047ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004758:	4a24      	ldr	r2, [pc, #144]	; (80047ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800475a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800475e:	6593      	str	r3, [r2, #88]	; 0x58
 8004760:	4b22      	ldr	r3, [pc, #136]	; (80047ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004768:	60fb      	str	r3, [r7, #12]
 800476a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800476c:	f7ff f9a6 	bl	8003abc <HAL_PWREx_GetVoltageRange>
 8004770:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004772:	4b1e      	ldr	r3, [pc, #120]	; (80047ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004776:	4a1d      	ldr	r2, [pc, #116]	; (80047ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004778:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800477c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004784:	d10b      	bne.n	800479e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2b80      	cmp	r3, #128	; 0x80
 800478a:	d919      	bls.n	80047c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2ba0      	cmp	r3, #160	; 0xa0
 8004790:	d902      	bls.n	8004798 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004792:	2302      	movs	r3, #2
 8004794:	613b      	str	r3, [r7, #16]
 8004796:	e013      	b.n	80047c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004798:	2301      	movs	r3, #1
 800479a:	613b      	str	r3, [r7, #16]
 800479c:	e010      	b.n	80047c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2b80      	cmp	r3, #128	; 0x80
 80047a2:	d902      	bls.n	80047aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80047a4:	2303      	movs	r3, #3
 80047a6:	613b      	str	r3, [r7, #16]
 80047a8:	e00a      	b.n	80047c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b80      	cmp	r3, #128	; 0x80
 80047ae:	d102      	bne.n	80047b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80047b0:	2302      	movs	r3, #2
 80047b2:	613b      	str	r3, [r7, #16]
 80047b4:	e004      	b.n	80047c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b70      	cmp	r3, #112	; 0x70
 80047ba:	d101      	bne.n	80047c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047bc:	2301      	movs	r3, #1
 80047be:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80047c0:	4b0b      	ldr	r3, [pc, #44]	; (80047f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f023 0207 	bic.w	r2, r3, #7
 80047c8:	4909      	ldr	r1, [pc, #36]	; (80047f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80047d0:	4b07      	ldr	r3, [pc, #28]	; (80047f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0307 	and.w	r3, r3, #7
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d001      	beq.n	80047e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e000      	b.n	80047e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	40021000 	.word	0x40021000
 80047f0:	40022000 	.word	0x40022000

080047f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80047fc:	2300      	movs	r3, #0
 80047fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004800:	2300      	movs	r3, #0
 8004802:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800480c:	2b00      	cmp	r3, #0
 800480e:	d031      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004814:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004818:	d01a      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800481a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800481e:	d814      	bhi.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004820:	2b00      	cmp	r3, #0
 8004822:	d009      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004824:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004828:	d10f      	bne.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800482a:	4b5d      	ldr	r3, [pc, #372]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	4a5c      	ldr	r2, [pc, #368]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004830:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004834:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004836:	e00c      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3304      	adds	r3, #4
 800483c:	2100      	movs	r1, #0
 800483e:	4618      	mov	r0, r3
 8004840:	f000 fa22 	bl	8004c88 <RCCEx_PLLSAI1_Config>
 8004844:	4603      	mov	r3, r0
 8004846:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004848:	e003      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	74fb      	strb	r3, [r7, #19]
      break;
 800484e:	e000      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004850:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004852:	7cfb      	ldrb	r3, [r7, #19]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10b      	bne.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004858:	4b51      	ldr	r3, [pc, #324]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800485a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800485e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004866:	494e      	ldr	r1, [pc, #312]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004868:	4313      	orrs	r3, r2
 800486a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800486e:	e001      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004870:	7cfb      	ldrb	r3, [r7, #19]
 8004872:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 809e 	beq.w	80049be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004882:	2300      	movs	r3, #0
 8004884:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004886:	4b46      	ldr	r3, [pc, #280]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800488a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004892:	2301      	movs	r3, #1
 8004894:	e000      	b.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004896:	2300      	movs	r3, #0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00d      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800489c:	4b40      	ldr	r3, [pc, #256]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800489e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a0:	4a3f      	ldr	r2, [pc, #252]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80048a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048a6:	6593      	str	r3, [r2, #88]	; 0x58
 80048a8:	4b3d      	ldr	r3, [pc, #244]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80048aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048b0:	60bb      	str	r3, [r7, #8]
 80048b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048b4:	2301      	movs	r3, #1
 80048b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048b8:	4b3a      	ldr	r3, [pc, #232]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a39      	ldr	r2, [pc, #228]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80048be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048c4:	f7fe fc28 	bl	8003118 <HAL_GetTick>
 80048c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048ca:	e009      	b.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048cc:	f7fe fc24 	bl	8003118 <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d902      	bls.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	74fb      	strb	r3, [r7, #19]
        break;
 80048de:	e005      	b.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048e0:	4b30      	ldr	r3, [pc, #192]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d0ef      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80048ec:	7cfb      	ldrb	r3, [r7, #19]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d15a      	bne.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048f2:	4b2b      	ldr	r3, [pc, #172]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80048f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d01e      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	429a      	cmp	r2, r3
 800490c:	d019      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800490e:	4b24      	ldr	r3, [pc, #144]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004910:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004914:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004918:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800491a:	4b21      	ldr	r3, [pc, #132]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800491c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004920:	4a1f      	ldr	r2, [pc, #124]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004922:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004926:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800492a:	4b1d      	ldr	r3, [pc, #116]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800492c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004930:	4a1b      	ldr	r2, [pc, #108]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004932:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004936:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800493a:	4a19      	ldr	r2, [pc, #100]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f003 0301 	and.w	r3, r3, #1
 8004948:	2b00      	cmp	r3, #0
 800494a:	d016      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800494c:	f7fe fbe4 	bl	8003118 <HAL_GetTick>
 8004950:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004952:	e00b      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004954:	f7fe fbe0 	bl	8003118 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004962:	4293      	cmp	r3, r2
 8004964:	d902      	bls.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	74fb      	strb	r3, [r7, #19]
            break;
 800496a:	e006      	b.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800496c:	4b0c      	ldr	r3, [pc, #48]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800496e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0ec      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800497a:	7cfb      	ldrb	r3, [r7, #19]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d10b      	bne.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004980:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004986:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800498e:	4904      	ldr	r1, [pc, #16]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004990:	4313      	orrs	r3, r2
 8004992:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004996:	e009      	b.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004998:	7cfb      	ldrb	r3, [r7, #19]
 800499a:	74bb      	strb	r3, [r7, #18]
 800499c:	e006      	b.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800499e:	bf00      	nop
 80049a0:	40021000 	.word	0x40021000
 80049a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049a8:	7cfb      	ldrb	r3, [r7, #19]
 80049aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049ac:	7c7b      	ldrb	r3, [r7, #17]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d105      	bne.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049b2:	4b8d      	ldr	r3, [pc, #564]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049b6:	4a8c      	ldr	r2, [pc, #560]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00a      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049ca:	4b87      	ldr	r3, [pc, #540]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d0:	f023 0203 	bic.w	r2, r3, #3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	4983      	ldr	r1, [pc, #524]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00a      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049ec:	4b7e      	ldr	r3, [pc, #504]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f2:	f023 020c 	bic.w	r2, r3, #12
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fa:	497b      	ldr	r1, [pc, #492]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0304 	and.w	r3, r3, #4
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00a      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a0e:	4b76      	ldr	r3, [pc, #472]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a14:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a1c:	4972      	ldr	r1, [pc, #456]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0320 	and.w	r3, r3, #32
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00a      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a30:	4b6d      	ldr	r3, [pc, #436]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a36:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3e:	496a      	ldr	r1, [pc, #424]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00a      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a52:	4b65      	ldr	r3, [pc, #404]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a58:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a60:	4961      	ldr	r1, [pc, #388]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d00a      	beq.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a74:	4b5c      	ldr	r3, [pc, #368]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a7a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a82:	4959      	ldr	r1, [pc, #356]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a84:	4313      	orrs	r3, r2
 8004a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00a      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a96:	4b54      	ldr	r3, [pc, #336]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a9c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa4:	4950      	ldr	r1, [pc, #320]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00a      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ab8:	4b4b      	ldr	r3, [pc, #300]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004abe:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac6:	4948      	ldr	r1, [pc, #288]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00a      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ada:	4b43      	ldr	r3, [pc, #268]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ae0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae8:	493f      	ldr	r1, [pc, #252]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d028      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004afc:	4b3a      	ldr	r3, [pc, #232]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b02:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b0a:	4937      	ldr	r1, [pc, #220]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b1a:	d106      	bne.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b1c:	4b32      	ldr	r3, [pc, #200]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	4a31      	ldr	r2, [pc, #196]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b26:	60d3      	str	r3, [r2, #12]
 8004b28:	e011      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b2e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b32:	d10c      	bne.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3304      	adds	r3, #4
 8004b38:	2101      	movs	r1, #1
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 f8a4 	bl	8004c88 <RCCEx_PLLSAI1_Config>
 8004b40:	4603      	mov	r3, r0
 8004b42:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b44:	7cfb      	ldrb	r3, [r7, #19]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8004b4a:	7cfb      	ldrb	r3, [r7, #19]
 8004b4c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d028      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b5a:	4b23      	ldr	r3, [pc, #140]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b60:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b68:	491f      	ldr	r1, [pc, #124]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b78:	d106      	bne.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b7a:	4b1b      	ldr	r3, [pc, #108]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	4a1a      	ldr	r2, [pc, #104]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b84:	60d3      	str	r3, [r2, #12]
 8004b86:	e011      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b90:	d10c      	bne.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	3304      	adds	r3, #4
 8004b96:	2101      	movs	r1, #1
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f000 f875 	bl	8004c88 <RCCEx_PLLSAI1_Config>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ba2:	7cfb      	ldrb	r3, [r7, #19]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d001      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004ba8:	7cfb      	ldrb	r3, [r7, #19]
 8004baa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d02b      	beq.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bb8:	4b0b      	ldr	r3, [pc, #44]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bbe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bc6:	4908      	ldr	r1, [pc, #32]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bd6:	d109      	bne.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bd8:	4b03      	ldr	r3, [pc, #12]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	4a02      	ldr	r2, [pc, #8]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004be2:	60d3      	str	r3, [r2, #12]
 8004be4:	e014      	b.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004be6:	bf00      	nop
 8004be8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bf0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bf4:	d10c      	bne.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	3304      	adds	r3, #4
 8004bfa:	2101      	movs	r1, #1
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 f843 	bl	8004c88 <RCCEx_PLLSAI1_Config>
 8004c02:	4603      	mov	r3, r0
 8004c04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c06:	7cfb      	ldrb	r3, [r7, #19]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8004c0c:	7cfb      	ldrb	r3, [r7, #19]
 8004c0e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d01c      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c1c:	4b19      	ldr	r3, [pc, #100]	; (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c22:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2a:	4916      	ldr	r1, [pc, #88]	; (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c3a:	d10c      	bne.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	3304      	adds	r3, #4
 8004c40:	2102      	movs	r1, #2
 8004c42:	4618      	mov	r0, r3
 8004c44:	f000 f820 	bl	8004c88 <RCCEx_PLLSAI1_Config>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c4c:	7cfb      	ldrb	r3, [r7, #19]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d001      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8004c52:	7cfb      	ldrb	r3, [r7, #19]
 8004c54:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00a      	beq.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c62:	4b08      	ldr	r3, [pc, #32]	; (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c68:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c70:	4904      	ldr	r1, [pc, #16]	; (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004c78:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3718      	adds	r7, #24
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	40021000 	.word	0x40021000

08004c88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c92:	2300      	movs	r3, #0
 8004c94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c96:	4b74      	ldr	r3, [pc, #464]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f003 0303 	and.w	r3, r3, #3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d018      	beq.n	8004cd4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ca2:	4b71      	ldr	r3, [pc, #452]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	f003 0203 	and.w	r2, r3, #3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d10d      	bne.n	8004cce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
       ||
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d009      	beq.n	8004cce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004cba:	4b6b      	ldr	r3, [pc, #428]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	091b      	lsrs	r3, r3, #4
 8004cc0:	f003 0307 	and.w	r3, r3, #7
 8004cc4:	1c5a      	adds	r2, r3, #1
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
       ||
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d047      	beq.n	8004d5e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	73fb      	strb	r3, [r7, #15]
 8004cd2:	e044      	b.n	8004d5e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2b03      	cmp	r3, #3
 8004cda:	d018      	beq.n	8004d0e <RCCEx_PLLSAI1_Config+0x86>
 8004cdc:	2b03      	cmp	r3, #3
 8004cde:	d825      	bhi.n	8004d2c <RCCEx_PLLSAI1_Config+0xa4>
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d002      	beq.n	8004cea <RCCEx_PLLSAI1_Config+0x62>
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d009      	beq.n	8004cfc <RCCEx_PLLSAI1_Config+0x74>
 8004ce8:	e020      	b.n	8004d2c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004cea:	4b5f      	ldr	r3, [pc, #380]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d11d      	bne.n	8004d32 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cfa:	e01a      	b.n	8004d32 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004cfc:	4b5a      	ldr	r3, [pc, #360]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d116      	bne.n	8004d36 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d0c:	e013      	b.n	8004d36 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d0e:	4b56      	ldr	r3, [pc, #344]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d10f      	bne.n	8004d3a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d1a:	4b53      	ldr	r3, [pc, #332]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d109      	bne.n	8004d3a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d2a:	e006      	b.n	8004d3a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d30:	e004      	b.n	8004d3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d32:	bf00      	nop
 8004d34:	e002      	b.n	8004d3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d36:	bf00      	nop
 8004d38:	e000      	b.n	8004d3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d3a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d10d      	bne.n	8004d5e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d42:	4b49      	ldr	r3, [pc, #292]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6819      	ldr	r1, [r3, #0]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	3b01      	subs	r3, #1
 8004d54:	011b      	lsls	r3, r3, #4
 8004d56:	430b      	orrs	r3, r1
 8004d58:	4943      	ldr	r1, [pc, #268]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d5e:	7bfb      	ldrb	r3, [r7, #15]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d17c      	bne.n	8004e5e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d64:	4b40      	ldr	r3, [pc, #256]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a3f      	ldr	r2, [pc, #252]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d6a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d70:	f7fe f9d2 	bl	8003118 <HAL_GetTick>
 8004d74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d76:	e009      	b.n	8004d8c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d78:	f7fe f9ce 	bl	8003118 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d902      	bls.n	8004d8c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	73fb      	strb	r3, [r7, #15]
        break;
 8004d8a:	e005      	b.n	8004d98 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d8c:	4b36      	ldr	r3, [pc, #216]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d1ef      	bne.n	8004d78 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d98:	7bfb      	ldrb	r3, [r7, #15]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d15f      	bne.n	8004e5e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d110      	bne.n	8004dc6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004da4:	4b30      	ldr	r3, [pc, #192]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004dac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	6892      	ldr	r2, [r2, #8]
 8004db4:	0211      	lsls	r1, r2, #8
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	68d2      	ldr	r2, [r2, #12]
 8004dba:	06d2      	lsls	r2, r2, #27
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	492a      	ldr	r1, [pc, #168]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	610b      	str	r3, [r1, #16]
 8004dc4:	e027      	b.n	8004e16 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d112      	bne.n	8004df2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dcc:	4b26      	ldr	r3, [pc, #152]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004dd4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	6892      	ldr	r2, [r2, #8]
 8004ddc:	0211      	lsls	r1, r2, #8
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6912      	ldr	r2, [r2, #16]
 8004de2:	0852      	lsrs	r2, r2, #1
 8004de4:	3a01      	subs	r2, #1
 8004de6:	0552      	lsls	r2, r2, #21
 8004de8:	430a      	orrs	r2, r1
 8004dea:	491f      	ldr	r1, [pc, #124]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dec:	4313      	orrs	r3, r2
 8004dee:	610b      	str	r3, [r1, #16]
 8004df0:	e011      	b.n	8004e16 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004df2:	4b1d      	ldr	r3, [pc, #116]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004dfa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	6892      	ldr	r2, [r2, #8]
 8004e02:	0211      	lsls	r1, r2, #8
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	6952      	ldr	r2, [r2, #20]
 8004e08:	0852      	lsrs	r2, r2, #1
 8004e0a:	3a01      	subs	r2, #1
 8004e0c:	0652      	lsls	r2, r2, #25
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	4915      	ldr	r1, [pc, #84]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e16:	4b14      	ldr	r3, [pc, #80]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a13      	ldr	r2, [pc, #76]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e1c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e20:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e22:	f7fe f979 	bl	8003118 <HAL_GetTick>
 8004e26:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e28:	e009      	b.n	8004e3e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e2a:	f7fe f975 	bl	8003118 <HAL_GetTick>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d902      	bls.n	8004e3e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	73fb      	strb	r3, [r7, #15]
          break;
 8004e3c:	e005      	b.n	8004e4a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e3e:	4b0a      	ldr	r3, [pc, #40]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d0ef      	beq.n	8004e2a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004e4a:	7bfb      	ldrb	r3, [r7, #15]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d106      	bne.n	8004e5e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e50:	4b05      	ldr	r3, [pc, #20]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e52:	691a      	ldr	r2, [r3, #16]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	4903      	ldr	r1, [pc, #12]	; (8004e68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3710      	adds	r7, #16
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	40021000 	.word	0x40021000

08004e6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e095      	b.n	8004faa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d108      	bne.n	8004e98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e8e:	d009      	beq.n	8004ea4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	61da      	str	r2, [r3, #28]
 8004e96:	e005      	b.n	8004ea4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d106      	bne.n	8004ec4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f7fc fe0a 	bl	8001ad8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2202      	movs	r2, #2
 8004ec8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eda:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ee4:	d902      	bls.n	8004eec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	60fb      	str	r3, [r7, #12]
 8004eea:	e002      	b.n	8004ef2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004eec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ef0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004efa:	d007      	beq.n	8004f0c <HAL_SPI_Init+0xa0>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f04:	d002      	beq.n	8004f0c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004f1c:	431a      	orrs	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	431a      	orrs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	f003 0301 	and.w	r3, r3, #1
 8004f30:	431a      	orrs	r2, r3
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f3a:	431a      	orrs	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	69db      	ldr	r3, [r3, #28]
 8004f40:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f44:	431a      	orrs	r2, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f4e:	ea42 0103 	orr.w	r1, r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f56:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	0c1b      	lsrs	r3, r3, #16
 8004f68:	f003 0204 	and.w	r2, r3, #4
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f70:	f003 0310 	and.w	r3, r3, #16
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f7a:	f003 0308 	and.w	r3, r3, #8
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004f88:	ea42 0103 	orr.w	r1, r2, r3
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3710      	adds	r7, #16
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}

08004fb2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b08a      	sub	sp, #40	; 0x28
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	607a      	str	r2, [r7, #4]
 8004fbe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d101      	bne.n	8004fd8 <HAL_SPI_TransmitReceive+0x26>
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	e1fb      	b.n	80053d0 <HAL_SPI_TransmitReceive+0x41e>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fe0:	f7fe f89a 	bl	8003118 <HAL_GetTick>
 8004fe4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004fec:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004ff4:	887b      	ldrh	r3, [r7, #2]
 8004ff6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004ff8:	887b      	ldrh	r3, [r7, #2]
 8004ffa:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004ffc:	7efb      	ldrb	r3, [r7, #27]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d00e      	beq.n	8005020 <HAL_SPI_TransmitReceive+0x6e>
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005008:	d106      	bne.n	8005018 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d102      	bne.n	8005018 <HAL_SPI_TransmitReceive+0x66>
 8005012:	7efb      	ldrb	r3, [r7, #27]
 8005014:	2b04      	cmp	r3, #4
 8005016:	d003      	beq.n	8005020 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005018:	2302      	movs	r3, #2
 800501a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800501e:	e1cd      	b.n	80053bc <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <HAL_SPI_TransmitReceive+0x80>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d002      	beq.n	8005032 <HAL_SPI_TransmitReceive+0x80>
 800502c:	887b      	ldrh	r3, [r7, #2]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d103      	bne.n	800503a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005038:	e1c0      	b.n	80053bc <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b04      	cmp	r3, #4
 8005044:	d003      	beq.n	800504e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2205      	movs	r2, #5
 800504a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	887a      	ldrh	r2, [r7, #2]
 800505e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	887a      	ldrh	r2, [r7, #2]
 8005066:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	68ba      	ldr	r2, [r7, #8]
 800506e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	887a      	ldrh	r2, [r7, #2]
 8005074:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	887a      	ldrh	r2, [r7, #2]
 800507a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2200      	movs	r2, #0
 8005080:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005090:	d802      	bhi.n	8005098 <HAL_SPI_TransmitReceive+0xe6>
 8005092:	8a3b      	ldrh	r3, [r7, #16]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d908      	bls.n	80050aa <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685a      	ldr	r2, [r3, #4]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80050a6:	605a      	str	r2, [r3, #4]
 80050a8:	e007      	b.n	80050ba <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	685a      	ldr	r2, [r3, #4]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80050b8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050c4:	2b40      	cmp	r3, #64	; 0x40
 80050c6:	d007      	beq.n	80050d8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80050e0:	d97c      	bls.n	80051dc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d002      	beq.n	80050f0 <HAL_SPI_TransmitReceive+0x13e>
 80050ea:	8a7b      	ldrh	r3, [r7, #18]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d169      	bne.n	80051c4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f4:	881a      	ldrh	r2, [r3, #0]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005100:	1c9a      	adds	r2, r3, #2
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800510a:	b29b      	uxth	r3, r3
 800510c:	3b01      	subs	r3, #1
 800510e:	b29a      	uxth	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005114:	e056      	b.n	80051c4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	2b02      	cmp	r3, #2
 8005122:	d11b      	bne.n	800515c <HAL_SPI_TransmitReceive+0x1aa>
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005128:	b29b      	uxth	r3, r3
 800512a:	2b00      	cmp	r3, #0
 800512c:	d016      	beq.n	800515c <HAL_SPI_TransmitReceive+0x1aa>
 800512e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005130:	2b01      	cmp	r3, #1
 8005132:	d113      	bne.n	800515c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005138:	881a      	ldrh	r2, [r3, #0]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005144:	1c9a      	adds	r2, r3, #2
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800514e:	b29b      	uxth	r3, r3
 8005150:	3b01      	subs	r3, #1
 8005152:	b29a      	uxth	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005158:	2300      	movs	r3, #0
 800515a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b01      	cmp	r3, #1
 8005168:	d11c      	bne.n	80051a4 <HAL_SPI_TransmitReceive+0x1f2>
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005170:	b29b      	uxth	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d016      	beq.n	80051a4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	68da      	ldr	r2, [r3, #12]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005180:	b292      	uxth	r2, r2
 8005182:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005188:	1c9a      	adds	r2, r3, #2
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005194:	b29b      	uxth	r3, r3
 8005196:	3b01      	subs	r3, #1
 8005198:	b29a      	uxth	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051a0:	2301      	movs	r3, #1
 80051a2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051a4:	f7fd ffb8 	bl	8003118 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d807      	bhi.n	80051c4 <HAL_SPI_TransmitReceive+0x212>
 80051b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ba:	d003      	beq.n	80051c4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80051c2:	e0fb      	b.n	80053bc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1a3      	bne.n	8005116 <HAL_SPI_TransmitReceive+0x164>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d19d      	bne.n	8005116 <HAL_SPI_TransmitReceive+0x164>
 80051da:	e0df      	b.n	800539c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <HAL_SPI_TransmitReceive+0x23a>
 80051e4:	8a7b      	ldrh	r3, [r7, #18]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	f040 80cb 	bne.w	8005382 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d912      	bls.n	800521c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fa:	881a      	ldrh	r2, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005206:	1c9a      	adds	r2, r3, #2
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005210:	b29b      	uxth	r3, r3
 8005212:	3b02      	subs	r3, #2
 8005214:	b29a      	uxth	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	87da      	strh	r2, [r3, #62]	; 0x3e
 800521a:	e0b2      	b.n	8005382 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	330c      	adds	r3, #12
 8005226:	7812      	ldrb	r2, [r2, #0]
 8005228:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522e:	1c5a      	adds	r2, r3, #1
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005238:	b29b      	uxth	r3, r3
 800523a:	3b01      	subs	r3, #1
 800523c:	b29a      	uxth	r2, r3
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005242:	e09e      	b.n	8005382 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b02      	cmp	r3, #2
 8005250:	d134      	bne.n	80052bc <HAL_SPI_TransmitReceive+0x30a>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005256:	b29b      	uxth	r3, r3
 8005258:	2b00      	cmp	r3, #0
 800525a:	d02f      	beq.n	80052bc <HAL_SPI_TransmitReceive+0x30a>
 800525c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525e:	2b01      	cmp	r3, #1
 8005260:	d12c      	bne.n	80052bc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005266:	b29b      	uxth	r3, r3
 8005268:	2b01      	cmp	r3, #1
 800526a:	d912      	bls.n	8005292 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005270:	881a      	ldrh	r2, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800527c:	1c9a      	adds	r2, r3, #2
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005286:	b29b      	uxth	r3, r3
 8005288:	3b02      	subs	r3, #2
 800528a:	b29a      	uxth	r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005290:	e012      	b.n	80052b8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	330c      	adds	r3, #12
 800529c:	7812      	ldrb	r2, [r2, #0]
 800529e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a4:	1c5a      	adds	r2, r3, #1
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	3b01      	subs	r3, #1
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052b8:	2300      	movs	r3, #0
 80052ba:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d148      	bne.n	800535c <HAL_SPI_TransmitReceive+0x3aa>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d042      	beq.n	800535c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052dc:	b29b      	uxth	r3, r3
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d923      	bls.n	800532a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68da      	ldr	r2, [r3, #12]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ec:	b292      	uxth	r2, r2
 80052ee:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f4:	1c9a      	adds	r2, r3, #2
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005300:	b29b      	uxth	r3, r3
 8005302:	3b02      	subs	r3, #2
 8005304:	b29a      	uxth	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005312:	b29b      	uxth	r3, r3
 8005314:	2b01      	cmp	r3, #1
 8005316:	d81f      	bhi.n	8005358 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	685a      	ldr	r2, [r3, #4]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005326:	605a      	str	r2, [r3, #4]
 8005328:	e016      	b.n	8005358 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f103 020c 	add.w	r2, r3, #12
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005336:	7812      	ldrb	r2, [r2, #0]
 8005338:	b2d2      	uxtb	r2, r2
 800533a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005340:	1c5a      	adds	r2, r3, #1
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800534c:	b29b      	uxth	r3, r3
 800534e:	3b01      	subs	r3, #1
 8005350:	b29a      	uxth	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005358:	2301      	movs	r3, #1
 800535a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800535c:	f7fd fedc 	bl	8003118 <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005368:	429a      	cmp	r2, r3
 800536a:	d803      	bhi.n	8005374 <HAL_SPI_TransmitReceive+0x3c2>
 800536c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800536e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005372:	d102      	bne.n	800537a <HAL_SPI_TransmitReceive+0x3c8>
 8005374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005376:	2b00      	cmp	r3, #0
 8005378:	d103      	bne.n	8005382 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005380:	e01c      	b.n	80053bc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005386:	b29b      	uxth	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	f47f af5b 	bne.w	8005244 <HAL_SPI_TransmitReceive+0x292>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005394:	b29b      	uxth	r3, r3
 8005396:	2b00      	cmp	r3, #0
 8005398:	f47f af54 	bne.w	8005244 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800539c:	69fa      	ldr	r2, [r7, #28]
 800539e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 f937 	bl	8005614 <SPI_EndRxTxTransaction>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d006      	beq.n	80053ba <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2220      	movs	r2, #32
 80053b6:	661a      	str	r2, [r3, #96]	; 0x60
 80053b8:	e000      	b.n	80053bc <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80053ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80053cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3728      	adds	r7, #40	; 0x28
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b088      	sub	sp, #32
 80053dc:	af00      	add	r7, sp, #0
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	603b      	str	r3, [r7, #0]
 80053e4:	4613      	mov	r3, r2
 80053e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80053e8:	f7fd fe96 	bl	8003118 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	683a      	ldr	r2, [r7, #0]
 80053f4:	4413      	add	r3, r2
 80053f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80053f8:	f7fd fe8e 	bl	8003118 <HAL_GetTick>
 80053fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80053fe:	4b39      	ldr	r3, [pc, #228]	; (80054e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	015b      	lsls	r3, r3, #5
 8005404:	0d1b      	lsrs	r3, r3, #20
 8005406:	69fa      	ldr	r2, [r7, #28]
 8005408:	fb02 f303 	mul.w	r3, r2, r3
 800540c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800540e:	e054      	b.n	80054ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005416:	d050      	beq.n	80054ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005418:	f7fd fe7e 	bl	8003118 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	69fa      	ldr	r2, [r7, #28]
 8005424:	429a      	cmp	r2, r3
 8005426:	d902      	bls.n	800542e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005428:	69fb      	ldr	r3, [r7, #28]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d13d      	bne.n	80054aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800543c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005446:	d111      	bne.n	800546c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005450:	d004      	beq.n	800545c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800545a:	d107      	bne.n	800546c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800546a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005470:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005474:	d10f      	bne.n	8005496 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005484:	601a      	str	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005494:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e017      	b.n	80054da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d101      	bne.n	80054b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80054b0:	2300      	movs	r3, #0
 80054b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	3b01      	subs	r3, #1
 80054b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	689a      	ldr	r2, [r3, #8]
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	4013      	ands	r3, r2
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	bf0c      	ite	eq
 80054ca:	2301      	moveq	r3, #1
 80054cc:	2300      	movne	r3, #0
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	461a      	mov	r2, r3
 80054d2:	79fb      	ldrb	r3, [r7, #7]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d19b      	bne.n	8005410 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3720      	adds	r7, #32
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	20000020 	.word	0x20000020

080054e8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b08a      	sub	sp, #40	; 0x28
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
 80054f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80054f6:	2300      	movs	r3, #0
 80054f8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80054fa:	f7fd fe0d 	bl	8003118 <HAL_GetTick>
 80054fe:	4602      	mov	r2, r0
 8005500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005502:	1a9b      	subs	r3, r3, r2
 8005504:	683a      	ldr	r2, [r7, #0]
 8005506:	4413      	add	r3, r2
 8005508:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800550a:	f7fd fe05 	bl	8003118 <HAL_GetTick>
 800550e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	330c      	adds	r3, #12
 8005516:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005518:	4b3d      	ldr	r3, [pc, #244]	; (8005610 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	4613      	mov	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	4413      	add	r3, r2
 8005522:	00da      	lsls	r2, r3, #3
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	0d1b      	lsrs	r3, r3, #20
 8005528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800552a:	fb02 f303 	mul.w	r3, r2, r3
 800552e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005530:	e060      	b.n	80055f4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005538:	d107      	bne.n	800554a <SPI_WaitFifoStateUntilTimeout+0x62>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d104      	bne.n	800554a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	b2db      	uxtb	r3, r3
 8005546:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005548:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005550:	d050      	beq.n	80055f4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005552:	f7fd fde1 	bl	8003118 <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	6a3b      	ldr	r3, [r7, #32]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800555e:	429a      	cmp	r2, r3
 8005560:	d902      	bls.n	8005568 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005564:	2b00      	cmp	r3, #0
 8005566:	d13d      	bne.n	80055e4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685a      	ldr	r2, [r3, #4]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005576:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005580:	d111      	bne.n	80055a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800558a:	d004      	beq.n	8005596 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005594:	d107      	bne.n	80055a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055ae:	d10f      	bne.n	80055d0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055be:	601a      	str	r2, [r3, #0]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80055e0:	2303      	movs	r3, #3
 80055e2:	e010      	b.n	8005606 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d101      	bne.n	80055ee <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80055ea:	2300      	movs	r3, #0
 80055ec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	3b01      	subs	r3, #1
 80055f2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689a      	ldr	r2, [r3, #8]
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	4013      	ands	r3, r2
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	429a      	cmp	r2, r3
 8005602:	d196      	bne.n	8005532 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3728      	adds	r7, #40	; 0x28
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	20000020 	.word	0x20000020

08005614 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b086      	sub	sp, #24
 8005618:	af02      	add	r7, sp, #8
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	9300      	str	r3, [sp, #0]
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	2200      	movs	r2, #0
 8005628:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f7ff ff5b 	bl	80054e8 <SPI_WaitFifoStateUntilTimeout>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d007      	beq.n	8005648 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800563c:	f043 0220 	orr.w	r2, r3, #32
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005644:	2303      	movs	r3, #3
 8005646:	e027      	b.n	8005698 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	9300      	str	r3, [sp, #0]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	2200      	movs	r2, #0
 8005650:	2180      	movs	r1, #128	; 0x80
 8005652:	68f8      	ldr	r0, [r7, #12]
 8005654:	f7ff fec0 	bl	80053d8 <SPI_WaitFlagStateUntilTimeout>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d007      	beq.n	800566e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005662:	f043 0220 	orr.w	r2, r3, #32
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e014      	b.n	8005698 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	9300      	str	r3, [sp, #0]
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	2200      	movs	r2, #0
 8005676:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f7ff ff34 	bl	80054e8 <SPI_WaitFifoStateUntilTimeout>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d007      	beq.n	8005696 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800568a:	f043 0220 	orr.w	r2, r3, #32
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	e000      	b.n	8005698 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d101      	bne.n	80056b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e049      	b.n	8005746 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d106      	bne.n	80056cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f7fc fce0 	bl	800208c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2202      	movs	r2, #2
 80056d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	3304      	adds	r3, #4
 80056dc:	4619      	mov	r1, r3
 80056de:	4610      	mov	r0, r2
 80056e0:	f000 fba0 	bl	8005e24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3708      	adds	r7, #8
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
	...

08005750 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b01      	cmp	r3, #1
 8005762:	d001      	beq.n	8005768 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e033      	b.n	80057d0 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2202      	movs	r2, #2
 800576c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a19      	ldr	r2, [pc, #100]	; (80057dc <HAL_TIM_Base_Start+0x8c>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d009      	beq.n	800578e <HAL_TIM_Base_Start+0x3e>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005782:	d004      	beq.n	800578e <HAL_TIM_Base_Start+0x3e>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a15      	ldr	r2, [pc, #84]	; (80057e0 <HAL_TIM_Base_Start+0x90>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d115      	bne.n	80057ba <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	4b13      	ldr	r3, [pc, #76]	; (80057e4 <HAL_TIM_Base_Start+0x94>)
 8005796:	4013      	ands	r3, r2
 8005798:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2b06      	cmp	r3, #6
 800579e:	d015      	beq.n	80057cc <HAL_TIM_Base_Start+0x7c>
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057a6:	d011      	beq.n	80057cc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f042 0201 	orr.w	r2, r2, #1
 80057b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b8:	e008      	b.n	80057cc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f042 0201 	orr.w	r2, r2, #1
 80057c8:	601a      	str	r2, [r3, #0]
 80057ca:	e000      	b.n	80057ce <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3714      	adds	r7, #20
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr
 80057dc:	40012c00 	.word	0x40012c00
 80057e0:	40014000 	.word	0x40014000
 80057e4:	00010007 	.word	0x00010007

080057e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d101      	bne.n	80057fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e049      	b.n	800588e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d106      	bne.n	8005814 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 f841 	bl	8005896 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2202      	movs	r2, #2
 8005818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	3304      	adds	r3, #4
 8005824:	4619      	mov	r1, r3
 8005826:	4610      	mov	r0, r2
 8005828:	f000 fafc 	bl	8005e24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3708      	adds	r7, #8
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005896:	b480      	push	{r7}
 8005898:	b083      	sub	sp, #12
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800589e:	bf00      	nop
 80058a0:	370c      	adds	r7, #12
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr
	...

080058ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d109      	bne.n	80058d0 <HAL_TIM_PWM_Start+0x24>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	bf14      	ite	ne
 80058c8:	2301      	movne	r3, #1
 80058ca:	2300      	moveq	r3, #0
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	e03c      	b.n	800594a <HAL_TIM_PWM_Start+0x9e>
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	d109      	bne.n	80058ea <HAL_TIM_PWM_Start+0x3e>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	2b01      	cmp	r3, #1
 80058e0:	bf14      	ite	ne
 80058e2:	2301      	movne	r3, #1
 80058e4:	2300      	moveq	r3, #0
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	e02f      	b.n	800594a <HAL_TIM_PWM_Start+0x9e>
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	2b08      	cmp	r3, #8
 80058ee:	d109      	bne.n	8005904 <HAL_TIM_PWM_Start+0x58>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	bf14      	ite	ne
 80058fc:	2301      	movne	r3, #1
 80058fe:	2300      	moveq	r3, #0
 8005900:	b2db      	uxtb	r3, r3
 8005902:	e022      	b.n	800594a <HAL_TIM_PWM_Start+0x9e>
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	2b0c      	cmp	r3, #12
 8005908:	d109      	bne.n	800591e <HAL_TIM_PWM_Start+0x72>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b01      	cmp	r3, #1
 8005914:	bf14      	ite	ne
 8005916:	2301      	movne	r3, #1
 8005918:	2300      	moveq	r3, #0
 800591a:	b2db      	uxtb	r3, r3
 800591c:	e015      	b.n	800594a <HAL_TIM_PWM_Start+0x9e>
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	2b10      	cmp	r3, #16
 8005922:	d109      	bne.n	8005938 <HAL_TIM_PWM_Start+0x8c>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b01      	cmp	r3, #1
 800592e:	bf14      	ite	ne
 8005930:	2301      	movne	r3, #1
 8005932:	2300      	moveq	r3, #0
 8005934:	b2db      	uxtb	r3, r3
 8005936:	e008      	b.n	800594a <HAL_TIM_PWM_Start+0x9e>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800593e:	b2db      	uxtb	r3, r3
 8005940:	2b01      	cmp	r3, #1
 8005942:	bf14      	ite	ne
 8005944:	2301      	movne	r3, #1
 8005946:	2300      	moveq	r3, #0
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e07e      	b.n	8005a50 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d104      	bne.n	8005962 <HAL_TIM_PWM_Start+0xb6>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005960:	e023      	b.n	80059aa <HAL_TIM_PWM_Start+0xfe>
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b04      	cmp	r3, #4
 8005966:	d104      	bne.n	8005972 <HAL_TIM_PWM_Start+0xc6>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2202      	movs	r2, #2
 800596c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005970:	e01b      	b.n	80059aa <HAL_TIM_PWM_Start+0xfe>
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2b08      	cmp	r3, #8
 8005976:	d104      	bne.n	8005982 <HAL_TIM_PWM_Start+0xd6>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2202      	movs	r2, #2
 800597c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005980:	e013      	b.n	80059aa <HAL_TIM_PWM_Start+0xfe>
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	2b0c      	cmp	r3, #12
 8005986:	d104      	bne.n	8005992 <HAL_TIM_PWM_Start+0xe6>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005990:	e00b      	b.n	80059aa <HAL_TIM_PWM_Start+0xfe>
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b10      	cmp	r3, #16
 8005996:	d104      	bne.n	80059a2 <HAL_TIM_PWM_Start+0xf6>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059a0:	e003      	b.n	80059aa <HAL_TIM_PWM_Start+0xfe>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2202      	movs	r2, #2
 80059a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2201      	movs	r2, #1
 80059b0:	6839      	ldr	r1, [r7, #0]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fdb2 	bl	800651c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a26      	ldr	r2, [pc, #152]	; (8005a58 <HAL_TIM_PWM_Start+0x1ac>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d009      	beq.n	80059d6 <HAL_TIM_PWM_Start+0x12a>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a25      	ldr	r2, [pc, #148]	; (8005a5c <HAL_TIM_PWM_Start+0x1b0>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d004      	beq.n	80059d6 <HAL_TIM_PWM_Start+0x12a>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a23      	ldr	r2, [pc, #140]	; (8005a60 <HAL_TIM_PWM_Start+0x1b4>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d101      	bne.n	80059da <HAL_TIM_PWM_Start+0x12e>
 80059d6:	2301      	movs	r3, #1
 80059d8:	e000      	b.n	80059dc <HAL_TIM_PWM_Start+0x130>
 80059da:	2300      	movs	r3, #0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d007      	beq.n	80059f0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80059ee:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a18      	ldr	r2, [pc, #96]	; (8005a58 <HAL_TIM_PWM_Start+0x1ac>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d009      	beq.n	8005a0e <HAL_TIM_PWM_Start+0x162>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a02:	d004      	beq.n	8005a0e <HAL_TIM_PWM_Start+0x162>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a14      	ldr	r2, [pc, #80]	; (8005a5c <HAL_TIM_PWM_Start+0x1b0>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d115      	bne.n	8005a3a <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	689a      	ldr	r2, [r3, #8]
 8005a14:	4b13      	ldr	r3, [pc, #76]	; (8005a64 <HAL_TIM_PWM_Start+0x1b8>)
 8005a16:	4013      	ands	r3, r2
 8005a18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2b06      	cmp	r3, #6
 8005a1e:	d015      	beq.n	8005a4c <HAL_TIM_PWM_Start+0x1a0>
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a26:	d011      	beq.n	8005a4c <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f042 0201 	orr.w	r2, r2, #1
 8005a36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a38:	e008      	b.n	8005a4c <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f042 0201 	orr.w	r2, r2, #1
 8005a48:	601a      	str	r2, [r3, #0]
 8005a4a:	e000      	b.n	8005a4e <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40012c00 	.word	0x40012c00
 8005a5c:	40014000 	.word	0x40014000
 8005a60:	40014400 	.word	0x40014400
 8005a64:	00010007 	.word	0x00010007

08005a68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b086      	sub	sp, #24
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a74:	2300      	movs	r3, #0
 8005a76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d101      	bne.n	8005a86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005a82:	2302      	movs	r3, #2
 8005a84:	e0ff      	b.n	8005c86 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2b14      	cmp	r3, #20
 8005a92:	f200 80f0 	bhi.w	8005c76 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005a96:	a201      	add	r2, pc, #4	; (adr r2, 8005a9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a9c:	08005af1 	.word	0x08005af1
 8005aa0:	08005c77 	.word	0x08005c77
 8005aa4:	08005c77 	.word	0x08005c77
 8005aa8:	08005c77 	.word	0x08005c77
 8005aac:	08005b31 	.word	0x08005b31
 8005ab0:	08005c77 	.word	0x08005c77
 8005ab4:	08005c77 	.word	0x08005c77
 8005ab8:	08005c77 	.word	0x08005c77
 8005abc:	08005b73 	.word	0x08005b73
 8005ac0:	08005c77 	.word	0x08005c77
 8005ac4:	08005c77 	.word	0x08005c77
 8005ac8:	08005c77 	.word	0x08005c77
 8005acc:	08005bb3 	.word	0x08005bb3
 8005ad0:	08005c77 	.word	0x08005c77
 8005ad4:	08005c77 	.word	0x08005c77
 8005ad8:	08005c77 	.word	0x08005c77
 8005adc:	08005bf5 	.word	0x08005bf5
 8005ae0:	08005c77 	.word	0x08005c77
 8005ae4:	08005c77 	.word	0x08005c77
 8005ae8:	08005c77 	.word	0x08005c77
 8005aec:	08005c35 	.word	0x08005c35
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68b9      	ldr	r1, [r7, #8]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f000 f9f8 	bl	8005eec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	699a      	ldr	r2, [r3, #24]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f042 0208 	orr.w	r2, r2, #8
 8005b0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	699a      	ldr	r2, [r3, #24]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 0204 	bic.w	r2, r2, #4
 8005b1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	6999      	ldr	r1, [r3, #24]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	691a      	ldr	r2, [r3, #16]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	619a      	str	r2, [r3, #24]
      break;
 8005b2e:	e0a5      	b.n	8005c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68b9      	ldr	r1, [r7, #8]
 8005b36:	4618      	mov	r0, r3
 8005b38:	f000 fa54 	bl	8005fe4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	699a      	ldr	r2, [r3, #24]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	699a      	ldr	r2, [r3, #24]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6999      	ldr	r1, [r3, #24]
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	021a      	lsls	r2, r3, #8
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	619a      	str	r2, [r3, #24]
      break;
 8005b70:	e084      	b.n	8005c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68b9      	ldr	r1, [r7, #8]
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f000 faad 	bl	80060d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	69da      	ldr	r2, [r3, #28]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f042 0208 	orr.w	r2, r2, #8
 8005b8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	69da      	ldr	r2, [r3, #28]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f022 0204 	bic.w	r2, r2, #4
 8005b9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	69d9      	ldr	r1, [r3, #28]
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	691a      	ldr	r2, [r3, #16]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	430a      	orrs	r2, r1
 8005bae:	61da      	str	r2, [r3, #28]
      break;
 8005bb0:	e064      	b.n	8005c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68b9      	ldr	r1, [r7, #8]
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f000 fb05 	bl	80061c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	69da      	ldr	r2, [r3, #28]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	69da      	ldr	r2, [r3, #28]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	69d9      	ldr	r1, [r3, #28]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	691b      	ldr	r3, [r3, #16]
 8005be8:	021a      	lsls	r2, r3, #8
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	61da      	str	r2, [r3, #28]
      break;
 8005bf2:	e043      	b.n	8005c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68b9      	ldr	r1, [r7, #8]
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f000 fb42 	bl	8006284 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f042 0208 	orr.w	r2, r2, #8
 8005c0e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f022 0204 	bic.w	r2, r2, #4
 8005c1e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	691a      	ldr	r2, [r3, #16]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	430a      	orrs	r2, r1
 8005c30:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005c32:	e023      	b.n	8005c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68b9      	ldr	r1, [r7, #8]
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f000 fb7a 	bl	8006334 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c4e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c5e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	021a      	lsls	r2, r3, #8
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005c74:	e002      	b.n	8005c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	75fb      	strb	r3, [r7, #23]
      break;
 8005c7a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c84:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3718      	adds	r7, #24
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop

08005c90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d101      	bne.n	8005cac <HAL_TIM_ConfigClockSource+0x1c>
 8005ca8:	2302      	movs	r3, #2
 8005caa:	e0b6      	b.n	8005e1a <HAL_TIM_ConfigClockSource+0x18a>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005cce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ce8:	d03e      	beq.n	8005d68 <HAL_TIM_ConfigClockSource+0xd8>
 8005cea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cee:	f200 8087 	bhi.w	8005e00 <HAL_TIM_ConfigClockSource+0x170>
 8005cf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cf6:	f000 8086 	beq.w	8005e06 <HAL_TIM_ConfigClockSource+0x176>
 8005cfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cfe:	d87f      	bhi.n	8005e00 <HAL_TIM_ConfigClockSource+0x170>
 8005d00:	2b70      	cmp	r3, #112	; 0x70
 8005d02:	d01a      	beq.n	8005d3a <HAL_TIM_ConfigClockSource+0xaa>
 8005d04:	2b70      	cmp	r3, #112	; 0x70
 8005d06:	d87b      	bhi.n	8005e00 <HAL_TIM_ConfigClockSource+0x170>
 8005d08:	2b60      	cmp	r3, #96	; 0x60
 8005d0a:	d050      	beq.n	8005dae <HAL_TIM_ConfigClockSource+0x11e>
 8005d0c:	2b60      	cmp	r3, #96	; 0x60
 8005d0e:	d877      	bhi.n	8005e00 <HAL_TIM_ConfigClockSource+0x170>
 8005d10:	2b50      	cmp	r3, #80	; 0x50
 8005d12:	d03c      	beq.n	8005d8e <HAL_TIM_ConfigClockSource+0xfe>
 8005d14:	2b50      	cmp	r3, #80	; 0x50
 8005d16:	d873      	bhi.n	8005e00 <HAL_TIM_ConfigClockSource+0x170>
 8005d18:	2b40      	cmp	r3, #64	; 0x40
 8005d1a:	d058      	beq.n	8005dce <HAL_TIM_ConfigClockSource+0x13e>
 8005d1c:	2b40      	cmp	r3, #64	; 0x40
 8005d1e:	d86f      	bhi.n	8005e00 <HAL_TIM_ConfigClockSource+0x170>
 8005d20:	2b30      	cmp	r3, #48	; 0x30
 8005d22:	d064      	beq.n	8005dee <HAL_TIM_ConfigClockSource+0x15e>
 8005d24:	2b30      	cmp	r3, #48	; 0x30
 8005d26:	d86b      	bhi.n	8005e00 <HAL_TIM_ConfigClockSource+0x170>
 8005d28:	2b20      	cmp	r3, #32
 8005d2a:	d060      	beq.n	8005dee <HAL_TIM_ConfigClockSource+0x15e>
 8005d2c:	2b20      	cmp	r3, #32
 8005d2e:	d867      	bhi.n	8005e00 <HAL_TIM_ConfigClockSource+0x170>
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d05c      	beq.n	8005dee <HAL_TIM_ConfigClockSource+0x15e>
 8005d34:	2b10      	cmp	r3, #16
 8005d36:	d05a      	beq.n	8005dee <HAL_TIM_ConfigClockSource+0x15e>
 8005d38:	e062      	b.n	8005e00 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6818      	ldr	r0, [r3, #0]
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	6899      	ldr	r1, [r3, #8]
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	685a      	ldr	r2, [r3, #4]
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	f000 fbc7 	bl	80064dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005d5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	68ba      	ldr	r2, [r7, #8]
 8005d64:	609a      	str	r2, [r3, #8]
      break;
 8005d66:	e04f      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6818      	ldr	r0, [r3, #0]
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	6899      	ldr	r1, [r3, #8]
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685a      	ldr	r2, [r3, #4]
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	f000 fbb0 	bl	80064dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	689a      	ldr	r2, [r3, #8]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d8a:	609a      	str	r2, [r3, #8]
      break;
 8005d8c:	e03c      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6818      	ldr	r0, [r3, #0]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	6859      	ldr	r1, [r3, #4]
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	f000 fb24 	bl	80063e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2150      	movs	r1, #80	; 0x50
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 fb7d 	bl	80064a6 <TIM_ITRx_SetConfig>
      break;
 8005dac:	e02c      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6818      	ldr	r0, [r3, #0]
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	6859      	ldr	r1, [r3, #4]
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	461a      	mov	r2, r3
 8005dbc:	f000 fb43 	bl	8006446 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2160      	movs	r1, #96	; 0x60
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f000 fb6d 	bl	80064a6 <TIM_ITRx_SetConfig>
      break;
 8005dcc:	e01c      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6818      	ldr	r0, [r3, #0]
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	6859      	ldr	r1, [r3, #4]
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	461a      	mov	r2, r3
 8005ddc:	f000 fb04 	bl	80063e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	2140      	movs	r1, #64	; 0x40
 8005de6:	4618      	mov	r0, r3
 8005de8:	f000 fb5d 	bl	80064a6 <TIM_ITRx_SetConfig>
      break;
 8005dec:	e00c      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4619      	mov	r1, r3
 8005df8:	4610      	mov	r0, r2
 8005dfa:	f000 fb54 	bl	80064a6 <TIM_ITRx_SetConfig>
      break;
 8005dfe:	e003      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	73fb      	strb	r3, [r7, #15]
      break;
 8005e04:	e000      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005e06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3710      	adds	r7, #16
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
	...

08005e24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a2a      	ldr	r2, [pc, #168]	; (8005ee0 <TIM_Base_SetConfig+0xbc>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d003      	beq.n	8005e44 <TIM_Base_SetConfig+0x20>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e42:	d108      	bne.n	8005e56 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a21      	ldr	r2, [pc, #132]	; (8005ee0 <TIM_Base_SetConfig+0xbc>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d00b      	beq.n	8005e76 <TIM_Base_SetConfig+0x52>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e64:	d007      	beq.n	8005e76 <TIM_Base_SetConfig+0x52>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	4a1e      	ldr	r2, [pc, #120]	; (8005ee4 <TIM_Base_SetConfig+0xc0>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d003      	beq.n	8005e76 <TIM_Base_SetConfig+0x52>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	4a1d      	ldr	r2, [pc, #116]	; (8005ee8 <TIM_Base_SetConfig+0xc4>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d108      	bne.n	8005e88 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	68fa      	ldr	r2, [r7, #12]
 8005e9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	689a      	ldr	r2, [r3, #8]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a0c      	ldr	r2, [pc, #48]	; (8005ee0 <TIM_Base_SetConfig+0xbc>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d007      	beq.n	8005ec4 <TIM_Base_SetConfig+0xa0>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a0b      	ldr	r2, [pc, #44]	; (8005ee4 <TIM_Base_SetConfig+0xc0>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d003      	beq.n	8005ec4 <TIM_Base_SetConfig+0xa0>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4a0a      	ldr	r2, [pc, #40]	; (8005ee8 <TIM_Base_SetConfig+0xc4>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d103      	bne.n	8005ecc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	691a      	ldr	r2, [r3, #16]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	615a      	str	r2, [r3, #20]
}
 8005ed2:	bf00      	nop
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	40012c00 	.word	0x40012c00
 8005ee4:	40014000 	.word	0x40014000
 8005ee8:	40014400 	.word	0x40014400

08005eec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	f023 0201 	bic.w	r2, r3, #1
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 0303 	bic.w	r3, r3, #3
 8005f26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	f023 0302 	bic.w	r3, r3, #2
 8005f38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	697a      	ldr	r2, [r7, #20]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a24      	ldr	r2, [pc, #144]	; (8005fd8 <TIM_OC1_SetConfig+0xec>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d007      	beq.n	8005f5c <TIM_OC1_SetConfig+0x70>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a23      	ldr	r2, [pc, #140]	; (8005fdc <TIM_OC1_SetConfig+0xf0>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d003      	beq.n	8005f5c <TIM_OC1_SetConfig+0x70>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a22      	ldr	r2, [pc, #136]	; (8005fe0 <TIM_OC1_SetConfig+0xf4>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d10c      	bne.n	8005f76 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	f023 0308 	bic.w	r3, r3, #8
 8005f62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	697a      	ldr	r2, [r7, #20]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	f023 0304 	bic.w	r3, r3, #4
 8005f74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a17      	ldr	r2, [pc, #92]	; (8005fd8 <TIM_OC1_SetConfig+0xec>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d007      	beq.n	8005f8e <TIM_OC1_SetConfig+0xa2>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a16      	ldr	r2, [pc, #88]	; (8005fdc <TIM_OC1_SetConfig+0xf0>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d003      	beq.n	8005f8e <TIM_OC1_SetConfig+0xa2>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a15      	ldr	r2, [pc, #84]	; (8005fe0 <TIM_OC1_SetConfig+0xf4>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d111      	bne.n	8005fb2 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	695b      	ldr	r3, [r3, #20]
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	699b      	ldr	r3, [r3, #24]
 8005fac:	693a      	ldr	r2, [r7, #16]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	685a      	ldr	r2, [r3, #4]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	621a      	str	r2, [r3, #32]
}
 8005fcc:	bf00      	nop
 8005fce:	371c      	adds	r7, #28
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr
 8005fd8:	40012c00 	.word	0x40012c00
 8005fdc:	40014000 	.word	0x40014000
 8005fe0:	40014400 	.word	0x40014400

08005fe4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b087      	sub	sp, #28
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a1b      	ldr	r3, [r3, #32]
 8005ff2:	f023 0210 	bic.w	r2, r3, #16
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	699b      	ldr	r3, [r3, #24]
 800600a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006012:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800601e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	021b      	lsls	r3, r3, #8
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	4313      	orrs	r3, r2
 800602a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	f023 0320 	bic.w	r3, r3, #32
 8006032:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	011b      	lsls	r3, r3, #4
 800603a:	697a      	ldr	r2, [r7, #20]
 800603c:	4313      	orrs	r3, r2
 800603e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a22      	ldr	r2, [pc, #136]	; (80060cc <TIM_OC2_SetConfig+0xe8>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d10d      	bne.n	8006064 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800604e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	011b      	lsls	r3, r3, #4
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	4313      	orrs	r3, r2
 800605a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006062:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a19      	ldr	r2, [pc, #100]	; (80060cc <TIM_OC2_SetConfig+0xe8>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d007      	beq.n	800607c <TIM_OC2_SetConfig+0x98>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a18      	ldr	r2, [pc, #96]	; (80060d0 <TIM_OC2_SetConfig+0xec>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d003      	beq.n	800607c <TIM_OC2_SetConfig+0x98>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a17      	ldr	r2, [pc, #92]	; (80060d4 <TIM_OC2_SetConfig+0xf0>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d113      	bne.n	80060a4 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006082:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800608a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	4313      	orrs	r3, r2
 8006096:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	699b      	ldr	r3, [r3, #24]
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	693a      	ldr	r2, [r7, #16]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68fa      	ldr	r2, [r7, #12]
 80060ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	685a      	ldr	r2, [r3, #4]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	621a      	str	r2, [r3, #32]
}
 80060be:	bf00      	nop
 80060c0:	371c      	adds	r7, #28
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	40012c00 	.word	0x40012c00
 80060d0:	40014000 	.word	0x40014000
 80060d4:	40014400 	.word	0x40014400

080060d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060d8:	b480      	push	{r7}
 80060da:	b087      	sub	sp, #28
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a1b      	ldr	r3, [r3, #32]
 80060e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a1b      	ldr	r3, [r3, #32]
 80060f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	69db      	ldr	r3, [r3, #28]
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800610a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f023 0303 	bic.w	r3, r3, #3
 8006112:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68fa      	ldr	r2, [r7, #12]
 800611a:	4313      	orrs	r3, r2
 800611c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006124:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	021b      	lsls	r3, r3, #8
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	4313      	orrs	r3, r2
 8006130:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a21      	ldr	r2, [pc, #132]	; (80061bc <TIM_OC3_SetConfig+0xe4>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d10d      	bne.n	8006156 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006140:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
 8006146:	021b      	lsls	r3, r3, #8
 8006148:	697a      	ldr	r2, [r7, #20]
 800614a:	4313      	orrs	r3, r2
 800614c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006154:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a18      	ldr	r2, [pc, #96]	; (80061bc <TIM_OC3_SetConfig+0xe4>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d007      	beq.n	800616e <TIM_OC3_SetConfig+0x96>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a17      	ldr	r2, [pc, #92]	; (80061c0 <TIM_OC3_SetConfig+0xe8>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d003      	beq.n	800616e <TIM_OC3_SetConfig+0x96>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a16      	ldr	r2, [pc, #88]	; (80061c4 <TIM_OC3_SetConfig+0xec>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d113      	bne.n	8006196 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800617c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	695b      	ldr	r3, [r3, #20]
 8006182:	011b      	lsls	r3, r3, #4
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	4313      	orrs	r3, r2
 8006188:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	011b      	lsls	r3, r3, #4
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	4313      	orrs	r3, r2
 8006194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	693a      	ldr	r2, [r7, #16]
 800619a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	621a      	str	r2, [r3, #32]
}
 80061b0:	bf00      	nop
 80061b2:	371c      	adds	r7, #28
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr
 80061bc:	40012c00 	.word	0x40012c00
 80061c0:	40014000 	.word	0x40014000
 80061c4:	40014400 	.word	0x40014400

080061c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b087      	sub	sp, #28
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a1b      	ldr	r3, [r3, #32]
 80061d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	69db      	ldr	r3, [r3, #28]
 80061ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80061f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	021b      	lsls	r3, r3, #8
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	4313      	orrs	r3, r2
 800620e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006216:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	031b      	lsls	r3, r3, #12
 800621e:	693a      	ldr	r2, [r7, #16]
 8006220:	4313      	orrs	r3, r2
 8006222:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a14      	ldr	r2, [pc, #80]	; (8006278 <TIM_OC4_SetConfig+0xb0>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d007      	beq.n	800623c <TIM_OC4_SetConfig+0x74>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a13      	ldr	r2, [pc, #76]	; (800627c <TIM_OC4_SetConfig+0xb4>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d003      	beq.n	800623c <TIM_OC4_SetConfig+0x74>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a12      	ldr	r2, [pc, #72]	; (8006280 <TIM_OC4_SetConfig+0xb8>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d109      	bne.n	8006250 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006242:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	695b      	ldr	r3, [r3, #20]
 8006248:	019b      	lsls	r3, r3, #6
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	4313      	orrs	r3, r2
 800624e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	685a      	ldr	r2, [r3, #4]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	621a      	str	r2, [r3, #32]
}
 800626a:	bf00      	nop
 800626c:	371c      	adds	r7, #28
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr
 8006276:	bf00      	nop
 8006278:	40012c00 	.word	0x40012c00
 800627c:	40014000 	.word	0x40014000
 8006280:	40014400 	.word	0x40014400

08006284 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006284:	b480      	push	{r7}
 8006286:	b087      	sub	sp, #28
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	4313      	orrs	r3, r2
 80062c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80062c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	041b      	lsls	r3, r3, #16
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a13      	ldr	r2, [pc, #76]	; (8006328 <TIM_OC5_SetConfig+0xa4>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d007      	beq.n	80062ee <TIM_OC5_SetConfig+0x6a>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a12      	ldr	r2, [pc, #72]	; (800632c <TIM_OC5_SetConfig+0xa8>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d003      	beq.n	80062ee <TIM_OC5_SetConfig+0x6a>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a11      	ldr	r2, [pc, #68]	; (8006330 <TIM_OC5_SetConfig+0xac>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d109      	bne.n	8006302 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	695b      	ldr	r3, [r3, #20]
 80062fa:	021b      	lsls	r3, r3, #8
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	4313      	orrs	r3, r2
 8006300:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	685a      	ldr	r2, [r3, #4]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	621a      	str	r2, [r3, #32]
}
 800631c:	bf00      	nop
 800631e:	371c      	adds	r7, #28
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr
 8006328:	40012c00 	.word	0x40012c00
 800632c:	40014000 	.word	0x40014000
 8006330:	40014400 	.word	0x40014400

08006334 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006334:	b480      	push	{r7}
 8006336:	b087      	sub	sp, #28
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a1b      	ldr	r3, [r3, #32]
 8006342:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a1b      	ldr	r3, [r3, #32]
 800634e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800635a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006362:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	021b      	lsls	r3, r3, #8
 800636e:	68fa      	ldr	r2, [r7, #12]
 8006370:	4313      	orrs	r3, r2
 8006372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800637a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	051b      	lsls	r3, r3, #20
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	4313      	orrs	r3, r2
 8006386:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a14      	ldr	r2, [pc, #80]	; (80063dc <TIM_OC6_SetConfig+0xa8>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d007      	beq.n	80063a0 <TIM_OC6_SetConfig+0x6c>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a13      	ldr	r2, [pc, #76]	; (80063e0 <TIM_OC6_SetConfig+0xac>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d003      	beq.n	80063a0 <TIM_OC6_SetConfig+0x6c>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a12      	ldr	r2, [pc, #72]	; (80063e4 <TIM_OC6_SetConfig+0xb0>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d109      	bne.n	80063b4 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063a6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	029b      	lsls	r3, r3, #10
 80063ae:	697a      	ldr	r2, [r7, #20]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	697a      	ldr	r2, [r7, #20]
 80063b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	685a      	ldr	r2, [r3, #4]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	693a      	ldr	r2, [r7, #16]
 80063cc:	621a      	str	r2, [r3, #32]
}
 80063ce:	bf00      	nop
 80063d0:	371c      	adds	r7, #28
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	40012c00 	.word	0x40012c00
 80063e0:	40014000 	.word	0x40014000
 80063e4:	40014400 	.word	0x40014400

080063e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b087      	sub	sp, #28
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	6a1b      	ldr	r3, [r3, #32]
 80063f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6a1b      	ldr	r3, [r3, #32]
 80063fe:	f023 0201 	bic.w	r2, r3, #1
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	699b      	ldr	r3, [r3, #24]
 800640a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006412:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	011b      	lsls	r3, r3, #4
 8006418:	693a      	ldr	r2, [r7, #16]
 800641a:	4313      	orrs	r3, r2
 800641c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	f023 030a 	bic.w	r3, r3, #10
 8006424:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006426:	697a      	ldr	r2, [r7, #20]
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	4313      	orrs	r3, r2
 800642c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	693a      	ldr	r2, [r7, #16]
 8006432:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	697a      	ldr	r2, [r7, #20]
 8006438:	621a      	str	r2, [r3, #32]
}
 800643a:	bf00      	nop
 800643c:	371c      	adds	r7, #28
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr

08006446 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006446:	b480      	push	{r7}
 8006448:	b087      	sub	sp, #28
 800644a:	af00      	add	r7, sp, #0
 800644c:	60f8      	str	r0, [r7, #12]
 800644e:	60b9      	str	r1, [r7, #8]
 8006450:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6a1b      	ldr	r3, [r3, #32]
 8006456:	f023 0210 	bic.w	r2, r3, #16
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	699b      	ldr	r3, [r3, #24]
 8006462:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6a1b      	ldr	r3, [r3, #32]
 8006468:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006470:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	031b      	lsls	r3, r3, #12
 8006476:	697a      	ldr	r2, [r7, #20]
 8006478:	4313      	orrs	r3, r2
 800647a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006482:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	011b      	lsls	r3, r3, #4
 8006488:	693a      	ldr	r2, [r7, #16]
 800648a:	4313      	orrs	r3, r2
 800648c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	697a      	ldr	r2, [r7, #20]
 8006492:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	621a      	str	r2, [r3, #32]
}
 800649a:	bf00      	nop
 800649c:	371c      	adds	r7, #28
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr

080064a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80064a6:	b480      	push	{r7}
 80064a8:	b085      	sub	sp, #20
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	6078      	str	r0, [r7, #4]
 80064ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80064be:	683a      	ldr	r2, [r7, #0]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	f043 0307 	orr.w	r3, r3, #7
 80064c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	609a      	str	r2, [r3, #8]
}
 80064d0:	bf00      	nop
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80064dc:	b480      	push	{r7}
 80064de:	b087      	sub	sp, #28
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
 80064e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	021a      	lsls	r2, r3, #8
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	431a      	orrs	r2, r3
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	4313      	orrs	r3, r2
 8006504:	697a      	ldr	r2, [r7, #20]
 8006506:	4313      	orrs	r3, r2
 8006508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	697a      	ldr	r2, [r7, #20]
 800650e:	609a      	str	r2, [r3, #8]
}
 8006510:	bf00      	nop
 8006512:	371c      	adds	r7, #28
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800651c:	b480      	push	{r7}
 800651e:	b087      	sub	sp, #28
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	f003 031f 	and.w	r3, r3, #31
 800652e:	2201      	movs	r2, #1
 8006530:	fa02 f303 	lsl.w	r3, r2, r3
 8006534:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6a1a      	ldr	r2, [r3, #32]
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	43db      	mvns	r3, r3
 800653e:	401a      	ands	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6a1a      	ldr	r2, [r3, #32]
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	f003 031f 	and.w	r3, r3, #31
 800654e:	6879      	ldr	r1, [r7, #4]
 8006550:	fa01 f303 	lsl.w	r3, r1, r3
 8006554:	431a      	orrs	r2, r3
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	621a      	str	r2, [r3, #32]
}
 800655a:	bf00      	nop
 800655c:	371c      	adds	r7, #28
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr
	...

08006568 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006568:	b480      	push	{r7}
 800656a:	b085      	sub	sp, #20
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006578:	2b01      	cmp	r3, #1
 800657a:	d101      	bne.n	8006580 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800657c:	2302      	movs	r3, #2
 800657e:	e04f      	b.n	8006620 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2202      	movs	r2, #2
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a21      	ldr	r2, [pc, #132]	; (800662c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d108      	bne.n	80065bc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80065b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68fa      	ldr	r2, [r7, #12]
 80065d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a14      	ldr	r2, [pc, #80]	; (800662c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d009      	beq.n	80065f4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065e8:	d004      	beq.n	80065f4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a10      	ldr	r2, [pc, #64]	; (8006630 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d10c      	bne.n	800660e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	68ba      	ldr	r2, [r7, #8]
 8006602:	4313      	orrs	r3, r2
 8006604:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68ba      	ldr	r2, [r7, #8]
 800660c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2201      	movs	r2, #1
 8006612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800661e:	2300      	movs	r3, #0
}
 8006620:	4618      	mov	r0, r3
 8006622:	3714      	adds	r7, #20
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr
 800662c:	40012c00 	.word	0x40012c00
 8006630:	40014000 	.word	0x40014000

08006634 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006634:	b480      	push	{r7}
 8006636:	b085      	sub	sp, #20
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800663e:	2300      	movs	r3, #0
 8006640:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006648:	2b01      	cmp	r3, #1
 800664a:	d101      	bne.n	8006650 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800664c:	2302      	movs	r3, #2
 800664e:	e060      	b.n	8006712 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	4313      	orrs	r3, r2
 8006664:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	4313      	orrs	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	4313      	orrs	r3, r2
 8006680:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4313      	orrs	r3, r2
 800668e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	4313      	orrs	r3, r2
 800669c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b6:	4313      	orrs	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	699b      	ldr	r3, [r3, #24]
 80066c4:	041b      	lsls	r3, r3, #16
 80066c6:	4313      	orrs	r3, r2
 80066c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a14      	ldr	r2, [pc, #80]	; (8006720 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d115      	bne.n	8006700 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066de:	051b      	lsls	r3, r3, #20
 80066e0:	4313      	orrs	r3, r2
 80066e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	69db      	ldr	r3, [r3, #28]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68fa      	ldr	r2, [r7, #12]
 8006706:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3714      	adds	r7, #20
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop
 8006720:	40012c00 	.word	0x40012c00

08006724 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d101      	bne.n	8006736 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e040      	b.n	80067b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800673a:	2b00      	cmp	r3, #0
 800673c:	d106      	bne.n	800674c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f7fb fd82 	bl	8002250 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2224      	movs	r2, #36	; 0x24
 8006750:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f022 0201 	bic.w	r2, r2, #1
 8006760:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 fc18 	bl	8006f98 <UART_SetConfig>
 8006768:	4603      	mov	r3, r0
 800676a:	2b01      	cmp	r3, #1
 800676c:	d101      	bne.n	8006772 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e022      	b.n	80067b8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006776:	2b00      	cmp	r3, #0
 8006778:	d002      	beq.n	8006780 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 fe66 	bl	800744c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	685a      	ldr	r2, [r3, #4]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800678e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	689a      	ldr	r2, [r3, #8]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800679e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f042 0201 	orr.w	r2, r2, #1
 80067ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 feed 	bl	8007590 <UART_CheckIdleState>
 80067b6:	4603      	mov	r3, r0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3708      	adds	r7, #8
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b08a      	sub	sp, #40	; 0x28
 80067c4:	af02      	add	r7, sp, #8
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	603b      	str	r3, [r7, #0]
 80067cc:	4613      	mov	r3, r2
 80067ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067d4:	2b20      	cmp	r3, #32
 80067d6:	f040 8082 	bne.w	80068de <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d002      	beq.n	80067e6 <HAL_UART_Transmit+0x26>
 80067e0:	88fb      	ldrh	r3, [r7, #6]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d101      	bne.n	80067ea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e07a      	b.n	80068e0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d101      	bne.n	80067f8 <HAL_UART_Transmit+0x38>
 80067f4:	2302      	movs	r3, #2
 80067f6:	e073      	b.n	80068e0 <HAL_UART_Transmit+0x120>
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2221      	movs	r2, #33	; 0x21
 800680c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800680e:	f7fc fc83 	bl	8003118 <HAL_GetTick>
 8006812:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	88fa      	ldrh	r2, [r7, #6]
 8006818:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	88fa      	ldrh	r2, [r7, #6]
 8006820:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800682c:	d108      	bne.n	8006840 <HAL_UART_Transmit+0x80>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d104      	bne.n	8006840 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006836:	2300      	movs	r3, #0
 8006838:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	61bb      	str	r3, [r7, #24]
 800683e:	e003      	b.n	8006848 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006844:	2300      	movs	r3, #0
 8006846:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006850:	e02d      	b.n	80068ae <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	2200      	movs	r2, #0
 800685a:	2180      	movs	r1, #128	; 0x80
 800685c:	68f8      	ldr	r0, [r7, #12]
 800685e:	f000 fee0 	bl	8007622 <UART_WaitOnFlagUntilTimeout>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d001      	beq.n	800686c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006868:	2303      	movs	r3, #3
 800686a:	e039      	b.n	80068e0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800686c:	69fb      	ldr	r3, [r7, #28]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d10b      	bne.n	800688a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	881a      	ldrh	r2, [r3, #0]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800687e:	b292      	uxth	r2, r2
 8006880:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	3302      	adds	r3, #2
 8006886:	61bb      	str	r3, [r7, #24]
 8006888:	e008      	b.n	800689c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	781a      	ldrb	r2, [r3, #0]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	b292      	uxth	r2, r2
 8006894:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	3301      	adds	r3, #1
 800689a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	3b01      	subs	r3, #1
 80068a6:	b29a      	uxth	r2, r3
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1cb      	bne.n	8006852 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	2200      	movs	r2, #0
 80068c2:	2140      	movs	r1, #64	; 0x40
 80068c4:	68f8      	ldr	r0, [r7, #12]
 80068c6:	f000 feac 	bl	8007622 <UART_WaitOnFlagUntilTimeout>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d001      	beq.n	80068d4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e005      	b.n	80068e0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2220      	movs	r2, #32
 80068d8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80068da:	2300      	movs	r3, #0
 80068dc:	e000      	b.n	80068e0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80068de:	2302      	movs	r3, #2
  }
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3720      	adds	r7, #32
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b08a      	sub	sp, #40	; 0x28
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	60f8      	str	r0, [r7, #12]
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	4613      	mov	r3, r2
 80068f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068fa:	2b20      	cmp	r3, #32
 80068fc:	d142      	bne.n	8006984 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d002      	beq.n	800690a <HAL_UART_Receive_IT+0x22>
 8006904:	88fb      	ldrh	r3, [r7, #6]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d101      	bne.n	800690e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	e03b      	b.n	8006986 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006914:	2b01      	cmp	r3, #1
 8006916:	d101      	bne.n	800691c <HAL_UART_Receive_IT+0x34>
 8006918:	2302      	movs	r3, #2
 800691a:	e034      	b.n	8006986 <HAL_UART_Receive_IT+0x9e>
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2200      	movs	r2, #0
 8006928:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a18      	ldr	r2, [pc, #96]	; (8006990 <HAL_UART_Receive_IT+0xa8>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d01f      	beq.n	8006974 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d018      	beq.n	8006974 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	e853 3f00 	ldrex	r3, [r3]
 800694e:	613b      	str	r3, [r7, #16]
   return(result);
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006956:	627b      	str	r3, [r7, #36]	; 0x24
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	461a      	mov	r2, r3
 800695e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006960:	623b      	str	r3, [r7, #32]
 8006962:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006964:	69f9      	ldr	r1, [r7, #28]
 8006966:	6a3a      	ldr	r2, [r7, #32]
 8006968:	e841 2300 	strex	r3, r2, [r1]
 800696c:	61bb      	str	r3, [r7, #24]
   return(result);
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1e6      	bne.n	8006942 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006974:	88fb      	ldrh	r3, [r7, #6]
 8006976:	461a      	mov	r2, r3
 8006978:	68b9      	ldr	r1, [r7, #8]
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f000 ff16 	bl	80077ac <UART_Start_Receive_IT>
 8006980:	4603      	mov	r3, r0
 8006982:	e000      	b.n	8006986 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006984:	2302      	movs	r3, #2
  }
}
 8006986:	4618      	mov	r0, r3
 8006988:	3728      	adds	r7, #40	; 0x28
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}
 800698e:	bf00      	nop
 8006990:	40008000 	.word	0x40008000

08006994 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b0ba      	sub	sp, #232	; 0xe8
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	69db      	ldr	r3, [r3, #28]
 80069a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80069ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80069be:	f640 030f 	movw	r3, #2063	; 0x80f
 80069c2:	4013      	ands	r3, r2
 80069c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80069c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d115      	bne.n	80069fc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80069d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069d4:	f003 0320 	and.w	r3, r3, #32
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d00f      	beq.n	80069fc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80069dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069e0:	f003 0320 	and.w	r3, r3, #32
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d009      	beq.n	80069fc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f000 82a6 	beq.w	8006f3e <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	4798      	blx	r3
      }
      return;
 80069fa:	e2a0      	b.n	8006f3e <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80069fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f000 8117 	beq.w	8006c34 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006a06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a0a:	f003 0301 	and.w	r3, r3, #1
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d106      	bne.n	8006a20 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006a12:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006a16:	4b85      	ldr	r3, [pc, #532]	; (8006c2c <HAL_UART_IRQHandler+0x298>)
 8006a18:	4013      	ands	r3, r2
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f000 810a 	beq.w	8006c34 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d011      	beq.n	8006a50 <HAL_UART_IRQHandler+0xbc>
 8006a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d00b      	beq.n	8006a50 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a46:	f043 0201 	orr.w	r2, r3, #1
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a54:	f003 0302 	and.w	r3, r3, #2
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d011      	beq.n	8006a80 <HAL_UART_IRQHandler+0xec>
 8006a5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a60:	f003 0301 	and.w	r3, r3, #1
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d00b      	beq.n	8006a80 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	2202      	movs	r2, #2
 8006a6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a76:	f043 0204 	orr.w	r2, r3, #4
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a84:	f003 0304 	and.w	r3, r3, #4
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d011      	beq.n	8006ab0 <HAL_UART_IRQHandler+0x11c>
 8006a8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a90:	f003 0301 	and.w	r3, r3, #1
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00b      	beq.n	8006ab0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	2204      	movs	r2, #4
 8006a9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006aa6:	f043 0202 	orr.w	r2, r3, #2
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ab4:	f003 0308 	and.w	r3, r3, #8
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d017      	beq.n	8006aec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ac0:	f003 0320 	and.w	r3, r3, #32
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d105      	bne.n	8006ad4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006ac8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006acc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d00b      	beq.n	8006aec <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2208      	movs	r2, #8
 8006ada:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ae2:	f043 0208 	orr.w	r2, r3, #8
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006af0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d012      	beq.n	8006b1e <HAL_UART_IRQHandler+0x18a>
 8006af8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006afc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d00c      	beq.n	8006b1e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b14:	f043 0220 	orr.w	r2, r3, #32
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	f000 820c 	beq.w	8006f42 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b2e:	f003 0320 	and.w	r3, r3, #32
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00d      	beq.n	8006b52 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b3a:	f003 0320 	and.w	r3, r3, #32
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d007      	beq.n	8006b52 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d003      	beq.n	8006b52 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b66:	2b40      	cmp	r3, #64	; 0x40
 8006b68:	d005      	beq.n	8006b76 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b6e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d04f      	beq.n	8006c16 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 fee2 	bl	8007940 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b86:	2b40      	cmp	r3, #64	; 0x40
 8006b88:	d141      	bne.n	8006c0e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	3308      	adds	r3, #8
 8006b90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b94:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006b98:	e853 3f00 	ldrex	r3, [r3]
 8006b9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006ba0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ba4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ba8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	3308      	adds	r3, #8
 8006bb2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006bb6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006bba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bbe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006bc2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006bc6:	e841 2300 	strex	r3, r2, [r1]
 8006bca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006bce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1d9      	bne.n	8006b8a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d013      	beq.n	8006c06 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006be2:	4a13      	ldr	r2, [pc, #76]	; (8006c30 <HAL_UART_IRQHandler+0x29c>)
 8006be4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7fc fccc 	bl	8003588 <HAL_DMA_Abort_IT>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d017      	beq.n	8006c26 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006c00:	4610      	mov	r0, r2
 8006c02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c04:	e00f      	b.n	8006c26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f9b0 	bl	8006f6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c0c:	e00b      	b.n	8006c26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 f9ac 	bl	8006f6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c14:	e007      	b.n	8006c26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f9a8 	bl	8006f6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006c24:	e18d      	b.n	8006f42 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c26:	bf00      	nop
    return;
 8006c28:	e18b      	b.n	8006f42 <HAL_UART_IRQHandler+0x5ae>
 8006c2a:	bf00      	nop
 8006c2c:	04000120 	.word	0x04000120
 8006c30:	08007a07 	.word	0x08007a07

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	f040 8146 	bne.w	8006eca <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c42:	f003 0310 	and.w	r3, r3, #16
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f000 813f 	beq.w	8006eca <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c50:	f003 0310 	and.w	r3, r3, #16
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	f000 8138 	beq.w	8006eca <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2210      	movs	r2, #16
 8006c60:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c6c:	2b40      	cmp	r3, #64	; 0x40
 8006c6e:	f040 80b4 	bne.w	8006dda <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c7e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	f000 815f 	beq.w	8006f46 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006c8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c92:	429a      	cmp	r2, r3
 8006c94:	f080 8157 	bcs.w	8006f46 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c9e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0320 	and.w	r3, r3, #32
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f040 8085 	bne.w	8006dbe <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006cc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ccc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cd0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	461a      	mov	r2, r3
 8006cda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006cde:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006ce2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006cea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006cee:	e841 2300 	strex	r3, r2, [r1]
 8006cf2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006cf6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1da      	bne.n	8006cb4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	3308      	adds	r3, #8
 8006d04:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d08:	e853 3f00 	ldrex	r3, [r3]
 8006d0c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006d0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006d10:	f023 0301 	bic.w	r3, r3, #1
 8006d14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	3308      	adds	r3, #8
 8006d1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006d22:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006d26:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d28:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006d2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006d2e:	e841 2300 	strex	r3, r2, [r1]
 8006d32:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006d34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1e1      	bne.n	8006cfe <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	3308      	adds	r3, #8
 8006d40:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006d44:	e853 3f00 	ldrex	r3, [r3]
 8006d48:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006d4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	3308      	adds	r3, #8
 8006d5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006d5e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006d60:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d62:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006d64:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006d66:	e841 2300 	strex	r3, r2, [r1]
 8006d6a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006d6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1e3      	bne.n	8006d3a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2220      	movs	r2, #32
 8006d76:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d86:	e853 3f00 	ldrex	r3, [r3]
 8006d8a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006d8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d8e:	f023 0310 	bic.w	r3, r3, #16
 8006d92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006da0:	65bb      	str	r3, [r7, #88]	; 0x58
 8006da2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006da6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006da8:	e841 2300 	strex	r3, r2, [r1]
 8006dac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006dae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d1e4      	bne.n	8006d7e <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006db8:	4618      	mov	r0, r3
 8006dba:	f7fc fba7 	bl	800350c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 f8d4 	bl	8006f80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006dd8:	e0b5      	b.n	8006f46 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	f000 80a7 	beq.w	8006f4a <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8006dfc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	f000 80a2 	beq.w	8006f4a <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e0e:	e853 3f00 	ldrex	r3, [r3]
 8006e12:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006e14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e16:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	461a      	mov	r2, r3
 8006e24:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006e28:	647b      	str	r3, [r7, #68]	; 0x44
 8006e2a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e30:	e841 2300 	strex	r3, r2, [r1]
 8006e34:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d1e4      	bne.n	8006e06 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3308      	adds	r3, #8
 8006e42:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e46:	e853 3f00 	ldrex	r3, [r3]
 8006e4a:	623b      	str	r3, [r7, #32]
   return(result);
 8006e4c:	6a3b      	ldr	r3, [r7, #32]
 8006e4e:	f023 0301 	bic.w	r3, r3, #1
 8006e52:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3308      	adds	r3, #8
 8006e5c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006e60:	633a      	str	r2, [r7, #48]	; 0x30
 8006e62:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e68:	e841 2300 	strex	r3, r2, [r1]
 8006e6c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1e3      	bne.n	8006e3c <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2220      	movs	r2, #32
 8006e78:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2200      	movs	r2, #0
 8006e84:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f023 0310 	bic.w	r3, r3, #16
 8006e9a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006ea8:	61fb      	str	r3, [r7, #28]
 8006eaa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eac:	69b9      	ldr	r1, [r7, #24]
 8006eae:	69fa      	ldr	r2, [r7, #28]
 8006eb0:	e841 2300 	strex	r3, r2, [r1]
 8006eb4:	617b      	str	r3, [r7, #20]
   return(result);
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1e4      	bne.n	8006e86 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ebc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 f85c 	bl	8006f80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ec8:	e03f      	b.n	8006f4a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ece:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00e      	beq.n	8006ef4 <HAL_UART_IRQHandler+0x560>
 8006ed6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d008      	beq.n	8006ef4 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006eea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 ff2a 	bl	8007d46 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ef2:	e02d      	b.n	8006f50 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006ef4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00e      	beq.n	8006f1e <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d008      	beq.n	8006f1e <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d01c      	beq.n	8006f4e <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	4798      	blx	r3
    }
    return;
 8006f1c:	e017      	b.n	8006f4e <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d012      	beq.n	8006f50 <HAL_UART_IRQHandler+0x5bc>
 8006f2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00c      	beq.n	8006f50 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 fd7b 	bl	8007a32 <UART_EndTransmit_IT>
    return;
 8006f3c:	e008      	b.n	8006f50 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006f3e:	bf00      	nop
 8006f40:	e006      	b.n	8006f50 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006f42:	bf00      	nop
 8006f44:	e004      	b.n	8006f50 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006f46:	bf00      	nop
 8006f48:	e002      	b.n	8006f50 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006f4a:	bf00      	nop
 8006f4c:	e000      	b.n	8006f50 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006f4e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006f50:	37e8      	adds	r7, #232	; 0xe8
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop

08006f58 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b083      	sub	sp, #12
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006f60:	bf00      	nop
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr

08006f6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006f74:	bf00      	nop
 8006f76:	370c      	adds	r7, #12
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	460b      	mov	r3, r1
 8006f8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f9c:	b08a      	sub	sp, #40	; 0x28
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	689a      	ldr	r2, [r3, #8]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	431a      	orrs	r2, r3
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	695b      	ldr	r3, [r3, #20]
 8006fb6:	431a      	orrs	r2, r3
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	69db      	ldr	r3, [r3, #28]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	4b9e      	ldr	r3, [pc, #632]	; (8007240 <UART_SetConfig+0x2a8>)
 8006fc8:	4013      	ands	r3, r2
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	6812      	ldr	r2, [r2, #0]
 8006fce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006fd0:	430b      	orrs	r3, r1
 8006fd2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	68da      	ldr	r2, [r3, #12]
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	430a      	orrs	r2, r1
 8006fe8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	699b      	ldr	r3, [r3, #24]
 8006fee:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a93      	ldr	r2, [pc, #588]	; (8007244 <UART_SetConfig+0x2ac>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d004      	beq.n	8007004 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6a1b      	ldr	r3, [r3, #32]
 8006ffe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007000:	4313      	orrs	r3, r2
 8007002:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007014:	430a      	orrs	r2, r1
 8007016:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a8a      	ldr	r2, [pc, #552]	; (8007248 <UART_SetConfig+0x2b0>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d126      	bne.n	8007070 <UART_SetConfig+0xd8>
 8007022:	4b8a      	ldr	r3, [pc, #552]	; (800724c <UART_SetConfig+0x2b4>)
 8007024:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007028:	f003 0303 	and.w	r3, r3, #3
 800702c:	2b03      	cmp	r3, #3
 800702e:	d81b      	bhi.n	8007068 <UART_SetConfig+0xd0>
 8007030:	a201      	add	r2, pc, #4	; (adr r2, 8007038 <UART_SetConfig+0xa0>)
 8007032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007036:	bf00      	nop
 8007038:	08007049 	.word	0x08007049
 800703c:	08007059 	.word	0x08007059
 8007040:	08007051 	.word	0x08007051
 8007044:	08007061 	.word	0x08007061
 8007048:	2301      	movs	r3, #1
 800704a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800704e:	e0ab      	b.n	80071a8 <UART_SetConfig+0x210>
 8007050:	2302      	movs	r3, #2
 8007052:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007056:	e0a7      	b.n	80071a8 <UART_SetConfig+0x210>
 8007058:	2304      	movs	r3, #4
 800705a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800705e:	e0a3      	b.n	80071a8 <UART_SetConfig+0x210>
 8007060:	2308      	movs	r3, #8
 8007062:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007066:	e09f      	b.n	80071a8 <UART_SetConfig+0x210>
 8007068:	2310      	movs	r3, #16
 800706a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800706e:	e09b      	b.n	80071a8 <UART_SetConfig+0x210>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a76      	ldr	r2, [pc, #472]	; (8007250 <UART_SetConfig+0x2b8>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d138      	bne.n	80070ec <UART_SetConfig+0x154>
 800707a:	4b74      	ldr	r3, [pc, #464]	; (800724c <UART_SetConfig+0x2b4>)
 800707c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007080:	f003 030c 	and.w	r3, r3, #12
 8007084:	2b0c      	cmp	r3, #12
 8007086:	d82d      	bhi.n	80070e4 <UART_SetConfig+0x14c>
 8007088:	a201      	add	r2, pc, #4	; (adr r2, 8007090 <UART_SetConfig+0xf8>)
 800708a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800708e:	bf00      	nop
 8007090:	080070c5 	.word	0x080070c5
 8007094:	080070e5 	.word	0x080070e5
 8007098:	080070e5 	.word	0x080070e5
 800709c:	080070e5 	.word	0x080070e5
 80070a0:	080070d5 	.word	0x080070d5
 80070a4:	080070e5 	.word	0x080070e5
 80070a8:	080070e5 	.word	0x080070e5
 80070ac:	080070e5 	.word	0x080070e5
 80070b0:	080070cd 	.word	0x080070cd
 80070b4:	080070e5 	.word	0x080070e5
 80070b8:	080070e5 	.word	0x080070e5
 80070bc:	080070e5 	.word	0x080070e5
 80070c0:	080070dd 	.word	0x080070dd
 80070c4:	2300      	movs	r3, #0
 80070c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070ca:	e06d      	b.n	80071a8 <UART_SetConfig+0x210>
 80070cc:	2302      	movs	r3, #2
 80070ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070d2:	e069      	b.n	80071a8 <UART_SetConfig+0x210>
 80070d4:	2304      	movs	r3, #4
 80070d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070da:	e065      	b.n	80071a8 <UART_SetConfig+0x210>
 80070dc:	2308      	movs	r3, #8
 80070de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070e2:	e061      	b.n	80071a8 <UART_SetConfig+0x210>
 80070e4:	2310      	movs	r3, #16
 80070e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070ea:	e05d      	b.n	80071a8 <UART_SetConfig+0x210>
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a58      	ldr	r2, [pc, #352]	; (8007254 <UART_SetConfig+0x2bc>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d125      	bne.n	8007142 <UART_SetConfig+0x1aa>
 80070f6:	4b55      	ldr	r3, [pc, #340]	; (800724c <UART_SetConfig+0x2b4>)
 80070f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070fc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007100:	2b30      	cmp	r3, #48	; 0x30
 8007102:	d016      	beq.n	8007132 <UART_SetConfig+0x19a>
 8007104:	2b30      	cmp	r3, #48	; 0x30
 8007106:	d818      	bhi.n	800713a <UART_SetConfig+0x1a2>
 8007108:	2b20      	cmp	r3, #32
 800710a:	d00a      	beq.n	8007122 <UART_SetConfig+0x18a>
 800710c:	2b20      	cmp	r3, #32
 800710e:	d814      	bhi.n	800713a <UART_SetConfig+0x1a2>
 8007110:	2b00      	cmp	r3, #0
 8007112:	d002      	beq.n	800711a <UART_SetConfig+0x182>
 8007114:	2b10      	cmp	r3, #16
 8007116:	d008      	beq.n	800712a <UART_SetConfig+0x192>
 8007118:	e00f      	b.n	800713a <UART_SetConfig+0x1a2>
 800711a:	2300      	movs	r3, #0
 800711c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007120:	e042      	b.n	80071a8 <UART_SetConfig+0x210>
 8007122:	2302      	movs	r3, #2
 8007124:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007128:	e03e      	b.n	80071a8 <UART_SetConfig+0x210>
 800712a:	2304      	movs	r3, #4
 800712c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007130:	e03a      	b.n	80071a8 <UART_SetConfig+0x210>
 8007132:	2308      	movs	r3, #8
 8007134:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007138:	e036      	b.n	80071a8 <UART_SetConfig+0x210>
 800713a:	2310      	movs	r3, #16
 800713c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007140:	e032      	b.n	80071a8 <UART_SetConfig+0x210>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a3f      	ldr	r2, [pc, #252]	; (8007244 <UART_SetConfig+0x2ac>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d12a      	bne.n	80071a2 <UART_SetConfig+0x20a>
 800714c:	4b3f      	ldr	r3, [pc, #252]	; (800724c <UART_SetConfig+0x2b4>)
 800714e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007152:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007156:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800715a:	d01a      	beq.n	8007192 <UART_SetConfig+0x1fa>
 800715c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007160:	d81b      	bhi.n	800719a <UART_SetConfig+0x202>
 8007162:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007166:	d00c      	beq.n	8007182 <UART_SetConfig+0x1ea>
 8007168:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800716c:	d815      	bhi.n	800719a <UART_SetConfig+0x202>
 800716e:	2b00      	cmp	r3, #0
 8007170:	d003      	beq.n	800717a <UART_SetConfig+0x1e2>
 8007172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007176:	d008      	beq.n	800718a <UART_SetConfig+0x1f2>
 8007178:	e00f      	b.n	800719a <UART_SetConfig+0x202>
 800717a:	2300      	movs	r3, #0
 800717c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007180:	e012      	b.n	80071a8 <UART_SetConfig+0x210>
 8007182:	2302      	movs	r3, #2
 8007184:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007188:	e00e      	b.n	80071a8 <UART_SetConfig+0x210>
 800718a:	2304      	movs	r3, #4
 800718c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007190:	e00a      	b.n	80071a8 <UART_SetConfig+0x210>
 8007192:	2308      	movs	r3, #8
 8007194:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007198:	e006      	b.n	80071a8 <UART_SetConfig+0x210>
 800719a:	2310      	movs	r3, #16
 800719c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071a0:	e002      	b.n	80071a8 <UART_SetConfig+0x210>
 80071a2:	2310      	movs	r3, #16
 80071a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a25      	ldr	r2, [pc, #148]	; (8007244 <UART_SetConfig+0x2ac>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	f040 808a 	bne.w	80072c8 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80071b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80071b8:	2b08      	cmp	r3, #8
 80071ba:	d824      	bhi.n	8007206 <UART_SetConfig+0x26e>
 80071bc:	a201      	add	r2, pc, #4	; (adr r2, 80071c4 <UART_SetConfig+0x22c>)
 80071be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c2:	bf00      	nop
 80071c4:	080071e9 	.word	0x080071e9
 80071c8:	08007207 	.word	0x08007207
 80071cc:	080071f1 	.word	0x080071f1
 80071d0:	08007207 	.word	0x08007207
 80071d4:	080071f7 	.word	0x080071f7
 80071d8:	08007207 	.word	0x08007207
 80071dc:	08007207 	.word	0x08007207
 80071e0:	08007207 	.word	0x08007207
 80071e4:	080071ff 	.word	0x080071ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071e8:	f7fd fa78 	bl	80046dc <HAL_RCC_GetPCLK1Freq>
 80071ec:	61f8      	str	r0, [r7, #28]
        break;
 80071ee:	e010      	b.n	8007212 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071f0:	4b19      	ldr	r3, [pc, #100]	; (8007258 <UART_SetConfig+0x2c0>)
 80071f2:	61fb      	str	r3, [r7, #28]
        break;
 80071f4:	e00d      	b.n	8007212 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071f6:	f7fd f9d9 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 80071fa:	61f8      	str	r0, [r7, #28]
        break;
 80071fc:	e009      	b.n	8007212 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007202:	61fb      	str	r3, [r7, #28]
        break;
 8007204:	e005      	b.n	8007212 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007206:	2300      	movs	r3, #0
 8007208:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007210:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007212:	69fb      	ldr	r3, [r7, #28]
 8007214:	2b00      	cmp	r3, #0
 8007216:	f000 8109 	beq.w	800742c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	685a      	ldr	r2, [r3, #4]
 800721e:	4613      	mov	r3, r2
 8007220:	005b      	lsls	r3, r3, #1
 8007222:	4413      	add	r3, r2
 8007224:	69fa      	ldr	r2, [r7, #28]
 8007226:	429a      	cmp	r2, r3
 8007228:	d305      	bcc.n	8007236 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007230:	69fa      	ldr	r2, [r7, #28]
 8007232:	429a      	cmp	r2, r3
 8007234:	d912      	bls.n	800725c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800723c:	e0f6      	b.n	800742c <UART_SetConfig+0x494>
 800723e:	bf00      	nop
 8007240:	efff69f3 	.word	0xefff69f3
 8007244:	40008000 	.word	0x40008000
 8007248:	40013800 	.word	0x40013800
 800724c:	40021000 	.word	0x40021000
 8007250:	40004400 	.word	0x40004400
 8007254:	40004800 	.word	0x40004800
 8007258:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800725c:	69fb      	ldr	r3, [r7, #28]
 800725e:	2200      	movs	r2, #0
 8007260:	461c      	mov	r4, r3
 8007262:	4615      	mov	r5, r2
 8007264:	f04f 0200 	mov.w	r2, #0
 8007268:	f04f 0300 	mov.w	r3, #0
 800726c:	022b      	lsls	r3, r5, #8
 800726e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007272:	0222      	lsls	r2, r4, #8
 8007274:	68f9      	ldr	r1, [r7, #12]
 8007276:	6849      	ldr	r1, [r1, #4]
 8007278:	0849      	lsrs	r1, r1, #1
 800727a:	2000      	movs	r0, #0
 800727c:	4688      	mov	r8, r1
 800727e:	4681      	mov	r9, r0
 8007280:	eb12 0a08 	adds.w	sl, r2, r8
 8007284:	eb43 0b09 	adc.w	fp, r3, r9
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	603b      	str	r3, [r7, #0]
 8007290:	607a      	str	r2, [r7, #4]
 8007292:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007296:	4650      	mov	r0, sl
 8007298:	4659      	mov	r1, fp
 800729a:	f7f9 fd05 	bl	8000ca8 <__aeabi_uldivmod>
 800729e:	4602      	mov	r2, r0
 80072a0:	460b      	mov	r3, r1
 80072a2:	4613      	mov	r3, r2
 80072a4:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072a6:	69bb      	ldr	r3, [r7, #24]
 80072a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072ac:	d308      	bcc.n	80072c0 <UART_SetConfig+0x328>
 80072ae:	69bb      	ldr	r3, [r7, #24]
 80072b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072b4:	d204      	bcs.n	80072c0 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	69ba      	ldr	r2, [r7, #24]
 80072bc:	60da      	str	r2, [r3, #12]
 80072be:	e0b5      	b.n	800742c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80072c6:	e0b1      	b.n	800742c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	69db      	ldr	r3, [r3, #28]
 80072cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072d0:	d15d      	bne.n	800738e <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80072d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80072d6:	2b08      	cmp	r3, #8
 80072d8:	d827      	bhi.n	800732a <UART_SetConfig+0x392>
 80072da:	a201      	add	r2, pc, #4	; (adr r2, 80072e0 <UART_SetConfig+0x348>)
 80072dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e0:	08007305 	.word	0x08007305
 80072e4:	0800730d 	.word	0x0800730d
 80072e8:	08007315 	.word	0x08007315
 80072ec:	0800732b 	.word	0x0800732b
 80072f0:	0800731b 	.word	0x0800731b
 80072f4:	0800732b 	.word	0x0800732b
 80072f8:	0800732b 	.word	0x0800732b
 80072fc:	0800732b 	.word	0x0800732b
 8007300:	08007323 	.word	0x08007323
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007304:	f7fd f9ea 	bl	80046dc <HAL_RCC_GetPCLK1Freq>
 8007308:	61f8      	str	r0, [r7, #28]
        break;
 800730a:	e014      	b.n	8007336 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800730c:	f7fd f9fc 	bl	8004708 <HAL_RCC_GetPCLK2Freq>
 8007310:	61f8      	str	r0, [r7, #28]
        break;
 8007312:	e010      	b.n	8007336 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007314:	4b4c      	ldr	r3, [pc, #304]	; (8007448 <UART_SetConfig+0x4b0>)
 8007316:	61fb      	str	r3, [r7, #28]
        break;
 8007318:	e00d      	b.n	8007336 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800731a:	f7fd f947 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 800731e:	61f8      	str	r0, [r7, #28]
        break;
 8007320:	e009      	b.n	8007336 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007322:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007326:	61fb      	str	r3, [r7, #28]
        break;
 8007328:	e005      	b.n	8007336 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800732a:	2300      	movs	r3, #0
 800732c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007334:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d077      	beq.n	800742c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	005a      	lsls	r2, r3, #1
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	085b      	lsrs	r3, r3, #1
 8007346:	441a      	add	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007350:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007352:	69bb      	ldr	r3, [r7, #24]
 8007354:	2b0f      	cmp	r3, #15
 8007356:	d916      	bls.n	8007386 <UART_SetConfig+0x3ee>
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800735e:	d212      	bcs.n	8007386 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	b29b      	uxth	r3, r3
 8007364:	f023 030f 	bic.w	r3, r3, #15
 8007368:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	085b      	lsrs	r3, r3, #1
 800736e:	b29b      	uxth	r3, r3
 8007370:	f003 0307 	and.w	r3, r3, #7
 8007374:	b29a      	uxth	r2, r3
 8007376:	8afb      	ldrh	r3, [r7, #22]
 8007378:	4313      	orrs	r3, r2
 800737a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	8afa      	ldrh	r2, [r7, #22]
 8007382:	60da      	str	r2, [r3, #12]
 8007384:	e052      	b.n	800742c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800738c:	e04e      	b.n	800742c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800738e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007392:	2b08      	cmp	r3, #8
 8007394:	d827      	bhi.n	80073e6 <UART_SetConfig+0x44e>
 8007396:	a201      	add	r2, pc, #4	; (adr r2, 800739c <UART_SetConfig+0x404>)
 8007398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800739c:	080073c1 	.word	0x080073c1
 80073a0:	080073c9 	.word	0x080073c9
 80073a4:	080073d1 	.word	0x080073d1
 80073a8:	080073e7 	.word	0x080073e7
 80073ac:	080073d7 	.word	0x080073d7
 80073b0:	080073e7 	.word	0x080073e7
 80073b4:	080073e7 	.word	0x080073e7
 80073b8:	080073e7 	.word	0x080073e7
 80073bc:	080073df 	.word	0x080073df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073c0:	f7fd f98c 	bl	80046dc <HAL_RCC_GetPCLK1Freq>
 80073c4:	61f8      	str	r0, [r7, #28]
        break;
 80073c6:	e014      	b.n	80073f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073c8:	f7fd f99e 	bl	8004708 <HAL_RCC_GetPCLK2Freq>
 80073cc:	61f8      	str	r0, [r7, #28]
        break;
 80073ce:	e010      	b.n	80073f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073d0:	4b1d      	ldr	r3, [pc, #116]	; (8007448 <UART_SetConfig+0x4b0>)
 80073d2:	61fb      	str	r3, [r7, #28]
        break;
 80073d4:	e00d      	b.n	80073f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073d6:	f7fd f8e9 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 80073da:	61f8      	str	r0, [r7, #28]
        break;
 80073dc:	e009      	b.n	80073f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073e2:	61fb      	str	r3, [r7, #28]
        break;
 80073e4:	e005      	b.n	80073f2 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80073f0:	bf00      	nop
    }

    if (pclk != 0U)
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d019      	beq.n	800742c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	085a      	lsrs	r2, r3, #1
 80073fe:	69fb      	ldr	r3, [r7, #28]
 8007400:	441a      	add	r2, r3
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	685b      	ldr	r3, [r3, #4]
 8007406:	fbb2 f3f3 	udiv	r3, r2, r3
 800740a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800740c:	69bb      	ldr	r3, [r7, #24]
 800740e:	2b0f      	cmp	r3, #15
 8007410:	d909      	bls.n	8007426 <UART_SetConfig+0x48e>
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007418:	d205      	bcs.n	8007426 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	b29a      	uxth	r2, r3
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	60da      	str	r2, [r3, #12]
 8007424:	e002      	b.n	800742c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2200      	movs	r2, #0
 8007436:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007438:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800743c:	4618      	mov	r0, r3
 800743e:	3728      	adds	r7, #40	; 0x28
 8007440:	46bd      	mov	sp, r7
 8007442:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007446:	bf00      	nop
 8007448:	00f42400 	.word	0x00f42400

0800744c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800744c:	b480      	push	{r7}
 800744e:	b083      	sub	sp, #12
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007458:	f003 0301 	and.w	r3, r3, #1
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00a      	beq.n	8007476 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	430a      	orrs	r2, r1
 8007474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00a      	beq.n	8007498 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	430a      	orrs	r2, r1
 8007496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749c:	f003 0304 	and.w	r3, r3, #4
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d00a      	beq.n	80074ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	430a      	orrs	r2, r1
 80074b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074be:	f003 0308 	and.w	r3, r3, #8
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00a      	beq.n	80074dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	430a      	orrs	r2, r1
 80074da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e0:	f003 0310 	and.w	r3, r3, #16
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00a      	beq.n	80074fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	430a      	orrs	r2, r1
 80074fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007502:	f003 0320 	and.w	r3, r3, #32
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00a      	beq.n	8007520 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	430a      	orrs	r2, r1
 800751e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007528:	2b00      	cmp	r3, #0
 800752a:	d01a      	beq.n	8007562 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	430a      	orrs	r2, r1
 8007540:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007546:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800754a:	d10a      	bne.n	8007562 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	430a      	orrs	r2, r1
 8007560:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00a      	beq.n	8007584 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	430a      	orrs	r2, r1
 8007582:	605a      	str	r2, [r3, #4]
  }
}
 8007584:	bf00      	nop
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b086      	sub	sp, #24
 8007594:	af02      	add	r7, sp, #8
 8007596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2200      	movs	r2, #0
 800759c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075a0:	f7fb fdba 	bl	8003118 <HAL_GetTick>
 80075a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0308 	and.w	r3, r3, #8
 80075b0:	2b08      	cmp	r3, #8
 80075b2:	d10e      	bne.n	80075d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075b8:	9300      	str	r3, [sp, #0]
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f82d 	bl	8007622 <UART_WaitOnFlagUntilTimeout>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d001      	beq.n	80075d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075ce:	2303      	movs	r3, #3
 80075d0:	e023      	b.n	800761a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f003 0304 	and.w	r3, r3, #4
 80075dc:	2b04      	cmp	r3, #4
 80075de:	d10e      	bne.n	80075fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075e4:	9300      	str	r3, [sp, #0]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 f817 	bl	8007622 <UART_WaitOnFlagUntilTimeout>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d001      	beq.n	80075fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075fa:	2303      	movs	r3, #3
 80075fc:	e00d      	b.n	800761a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2220      	movs	r2, #32
 8007602:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2220      	movs	r2, #32
 8007608:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2200      	movs	r2, #0
 800760e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3710      	adds	r7, #16
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}

08007622 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007622:	b580      	push	{r7, lr}
 8007624:	b09c      	sub	sp, #112	; 0x70
 8007626:	af00      	add	r7, sp, #0
 8007628:	60f8      	str	r0, [r7, #12]
 800762a:	60b9      	str	r1, [r7, #8]
 800762c:	603b      	str	r3, [r7, #0]
 800762e:	4613      	mov	r3, r2
 8007630:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007632:	e0a5      	b.n	8007780 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007634:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800763a:	f000 80a1 	beq.w	8007780 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800763e:	f7fb fd6b 	bl	8003118 <HAL_GetTick>
 8007642:	4602      	mov	r2, r0
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800764a:	429a      	cmp	r2, r3
 800764c:	d302      	bcc.n	8007654 <UART_WaitOnFlagUntilTimeout+0x32>
 800764e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007650:	2b00      	cmp	r3, #0
 8007652:	d13e      	bne.n	80076d2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800765c:	e853 3f00 	ldrex	r3, [r3]
 8007660:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007662:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007664:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007668:	667b      	str	r3, [r7, #100]	; 0x64
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	461a      	mov	r2, r3
 8007670:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007672:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007674:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007676:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007678:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800767a:	e841 2300 	strex	r3, r2, [r1]
 800767e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007680:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1e6      	bne.n	8007654 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	3308      	adds	r3, #8
 800768c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007690:	e853 3f00 	ldrex	r3, [r3]
 8007694:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007698:	f023 0301 	bic.w	r3, r3, #1
 800769c:	663b      	str	r3, [r7, #96]	; 0x60
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	3308      	adds	r3, #8
 80076a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80076a6:	64ba      	str	r2, [r7, #72]	; 0x48
 80076a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80076ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076ae:	e841 2300 	strex	r3, r2, [r1]
 80076b2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80076b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1e5      	bne.n	8007686 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2220      	movs	r2, #32
 80076be:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2220      	movs	r2, #32
 80076c4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e067      	b.n	80077a2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f003 0304 	and.w	r3, r3, #4
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d04f      	beq.n	8007780 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	69db      	ldr	r3, [r3, #28]
 80076e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076ee:	d147      	bne.n	8007780 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80076f8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007702:	e853 3f00 	ldrex	r3, [r3]
 8007706:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800770e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	461a      	mov	r2, r3
 8007716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007718:	637b      	str	r3, [r7, #52]	; 0x34
 800771a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800771c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800771e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007720:	e841 2300 	strex	r3, r2, [r1]
 8007724:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1e6      	bne.n	80076fa <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3308      	adds	r3, #8
 8007732:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	e853 3f00 	ldrex	r3, [r3]
 800773a:	613b      	str	r3, [r7, #16]
   return(result);
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	f023 0301 	bic.w	r3, r3, #1
 8007742:	66bb      	str	r3, [r7, #104]	; 0x68
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3308      	adds	r3, #8
 800774a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800774c:	623a      	str	r2, [r7, #32]
 800774e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007750:	69f9      	ldr	r1, [r7, #28]
 8007752:	6a3a      	ldr	r2, [r7, #32]
 8007754:	e841 2300 	strex	r3, r2, [r1]
 8007758:	61bb      	str	r3, [r7, #24]
   return(result);
 800775a:	69bb      	ldr	r3, [r7, #24]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1e5      	bne.n	800772c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2220      	movs	r2, #32
 8007764:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2220      	movs	r2, #32
 800776a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2220      	movs	r2, #32
 8007770:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2200      	movs	r2, #0
 8007778:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e010      	b.n	80077a2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	69da      	ldr	r2, [r3, #28]
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	4013      	ands	r3, r2
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	429a      	cmp	r2, r3
 800778e:	bf0c      	ite	eq
 8007790:	2301      	moveq	r3, #1
 8007792:	2300      	movne	r3, #0
 8007794:	b2db      	uxtb	r3, r3
 8007796:	461a      	mov	r2, r3
 8007798:	79fb      	ldrb	r3, [r7, #7]
 800779a:	429a      	cmp	r2, r3
 800779c:	f43f af4a 	beq.w	8007634 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3770      	adds	r7, #112	; 0x70
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
	...

080077ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b097      	sub	sp, #92	; 0x5c
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	4613      	mov	r3, r2
 80077b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	88fa      	ldrh	r2, [r7, #6]
 80077c4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	88fa      	ldrh	r2, [r7, #6]
 80077cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077de:	d10e      	bne.n	80077fe <UART_Start_Receive_IT+0x52>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	691b      	ldr	r3, [r3, #16]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d105      	bne.n	80077f4 <UART_Start_Receive_IT+0x48>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f240 12ff 	movw	r2, #511	; 0x1ff
 80077ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077f2:	e02d      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	22ff      	movs	r2, #255	; 0xff
 80077f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077fc:	e028      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d10d      	bne.n	8007822 <UART_Start_Receive_IT+0x76>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d104      	bne.n	8007818 <UART_Start_Receive_IT+0x6c>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	22ff      	movs	r2, #255	; 0xff
 8007812:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007816:	e01b      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	227f      	movs	r2, #127	; 0x7f
 800781c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007820:	e016      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800782a:	d10d      	bne.n	8007848 <UART_Start_Receive_IT+0x9c>
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	691b      	ldr	r3, [r3, #16]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d104      	bne.n	800783e <UART_Start_Receive_IT+0x92>
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	227f      	movs	r2, #127	; 0x7f
 8007838:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800783c:	e008      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	223f      	movs	r2, #63	; 0x3f
 8007842:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007846:	e003      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2200      	movs	r2, #0
 8007854:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2222      	movs	r2, #34	; 0x22
 800785c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3308      	adds	r3, #8
 8007864:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007868:	e853 3f00 	ldrex	r3, [r3]
 800786c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800786e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007870:	f043 0301 	orr.w	r3, r3, #1
 8007874:	657b      	str	r3, [r7, #84]	; 0x54
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3308      	adds	r3, #8
 800787c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800787e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007880:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007882:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007884:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007886:	e841 2300 	strex	r3, r2, [r1]
 800788a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800788c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800788e:	2b00      	cmp	r3, #0
 8007890:	d1e5      	bne.n	800785e <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800789a:	d107      	bne.n	80078ac <UART_Start_Receive_IT+0x100>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	691b      	ldr	r3, [r3, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d103      	bne.n	80078ac <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4a24      	ldr	r2, [pc, #144]	; (8007938 <UART_Start_Receive_IT+0x18c>)
 80078a8:	665a      	str	r2, [r3, #100]	; 0x64
 80078aa:	e002      	b.n	80078b2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	4a23      	ldr	r2, [pc, #140]	; (800793c <UART_Start_Receive_IT+0x190>)
 80078b0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	691b      	ldr	r3, [r3, #16]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d019      	beq.n	80078f6 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ca:	e853 3f00 	ldrex	r3, [r3]
 80078ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80078d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	461a      	mov	r2, r3
 80078de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078e0:	637b      	str	r3, [r7, #52]	; 0x34
 80078e2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078e8:	e841 2300 	strex	r3, r2, [r1]
 80078ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80078ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1e6      	bne.n	80078c2 <UART_Start_Receive_IT+0x116>
 80078f4:	e018      	b.n	8007928 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	e853 3f00 	ldrex	r3, [r3]
 8007902:	613b      	str	r3, [r7, #16]
   return(result);
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	f043 0320 	orr.w	r3, r3, #32
 800790a:	653b      	str	r3, [r7, #80]	; 0x50
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	461a      	mov	r2, r3
 8007912:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007914:	623b      	str	r3, [r7, #32]
 8007916:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007918:	69f9      	ldr	r1, [r7, #28]
 800791a:	6a3a      	ldr	r2, [r7, #32]
 800791c:	e841 2300 	strex	r3, r2, [r1]
 8007920:	61bb      	str	r3, [r7, #24]
   return(result);
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1e6      	bne.n	80078f6 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007928:	2300      	movs	r3, #0
}
 800792a:	4618      	mov	r0, r3
 800792c:	375c      	adds	r7, #92	; 0x5c
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	08007be7 	.word	0x08007be7
 800793c:	08007a87 	.word	0x08007a87

08007940 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007940:	b480      	push	{r7}
 8007942:	b095      	sub	sp, #84	; 0x54
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007950:	e853 3f00 	ldrex	r3, [r3]
 8007954:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007958:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800795c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	461a      	mov	r2, r3
 8007964:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007966:	643b      	str	r3, [r7, #64]	; 0x40
 8007968:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800796c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800796e:	e841 2300 	strex	r3, r2, [r1]
 8007972:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007976:	2b00      	cmp	r3, #0
 8007978:	d1e6      	bne.n	8007948 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	3308      	adds	r3, #8
 8007980:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007982:	6a3b      	ldr	r3, [r7, #32]
 8007984:	e853 3f00 	ldrex	r3, [r3]
 8007988:	61fb      	str	r3, [r7, #28]
   return(result);
 800798a:	69fb      	ldr	r3, [r7, #28]
 800798c:	f023 0301 	bic.w	r3, r3, #1
 8007990:	64bb      	str	r3, [r7, #72]	; 0x48
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	3308      	adds	r3, #8
 8007998:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800799a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800799c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80079a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079a2:	e841 2300 	strex	r3, r2, [r1]
 80079a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80079a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1e5      	bne.n	800797a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d118      	bne.n	80079e8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	e853 3f00 	ldrex	r3, [r3]
 80079c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	f023 0310 	bic.w	r3, r3, #16
 80079ca:	647b      	str	r3, [r7, #68]	; 0x44
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	461a      	mov	r2, r3
 80079d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80079d4:	61bb      	str	r3, [r7, #24]
 80079d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d8:	6979      	ldr	r1, [r7, #20]
 80079da:	69ba      	ldr	r2, [r7, #24]
 80079dc:	e841 2300 	strex	r3, r2, [r1]
 80079e0:	613b      	str	r3, [r7, #16]
   return(result);
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d1e6      	bne.n	80079b6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2220      	movs	r2, #32
 80079ec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2200      	movs	r2, #0
 80079f8:	665a      	str	r2, [r3, #100]	; 0x64
}
 80079fa:	bf00      	nop
 80079fc:	3754      	adds	r7, #84	; 0x54
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr

08007a06 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b084      	sub	sp, #16
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2200      	movs	r2, #0
 8007a18:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a24:	68f8      	ldr	r0, [r7, #12]
 8007a26:	f7ff faa1 	bl	8006f6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a2a:	bf00      	nop
 8007a2c:	3710      	adds	r7, #16
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b088      	sub	sp, #32
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	e853 3f00 	ldrex	r3, [r3]
 8007a46:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a4e:	61fb      	str	r3, [r7, #28]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	461a      	mov	r2, r3
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	61bb      	str	r3, [r7, #24]
 8007a5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5c:	6979      	ldr	r1, [r7, #20]
 8007a5e:	69ba      	ldr	r2, [r7, #24]
 8007a60:	e841 2300 	strex	r3, r2, [r1]
 8007a64:	613b      	str	r3, [r7, #16]
   return(result);
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d1e6      	bne.n	8007a3a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2220      	movs	r2, #32
 8007a70:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2200      	movs	r2, #0
 8007a76:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f7ff fa6d 	bl	8006f58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a7e:	bf00      	nop
 8007a80:	3720      	adds	r7, #32
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b096      	sub	sp, #88	; 0x58
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a94:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a9c:	2b22      	cmp	r3, #34	; 0x22
 8007a9e:	f040 8094 	bne.w	8007bca <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007aa8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007aac:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007ab0:	b2d9      	uxtb	r1, r3
 8007ab2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007ab6:	b2da      	uxtb	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007abc:	400a      	ands	r2, r1
 8007abe:	b2d2      	uxtb	r2, r2
 8007ac0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ac6:	1c5a      	adds	r2, r3, #1
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	3b01      	subs	r3, #1
 8007ad6:	b29a      	uxth	r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d179      	bne.n	8007bde <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007af2:	e853 3f00 	ldrex	r3, [r3]
 8007af6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007afa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007afe:	653b      	str	r3, [r7, #80]	; 0x50
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	461a      	mov	r2, r3
 8007b06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b08:	647b      	str	r3, [r7, #68]	; 0x44
 8007b0a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b10:	e841 2300 	strex	r3, r2, [r1]
 8007b14:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1e6      	bne.n	8007aea <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	3308      	adds	r3, #8
 8007b22:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b26:	e853 3f00 	ldrex	r3, [r3]
 8007b2a:	623b      	str	r3, [r7, #32]
   return(result);
 8007b2c:	6a3b      	ldr	r3, [r7, #32]
 8007b2e:	f023 0301 	bic.w	r3, r3, #1
 8007b32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	3308      	adds	r3, #8
 8007b3a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b3c:	633a      	str	r2, [r7, #48]	; 0x30
 8007b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b40:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b44:	e841 2300 	strex	r3, r2, [r1]
 8007b48:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1e5      	bne.n	8007b1c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2220      	movs	r2, #32
 8007b54:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d12e      	bne.n	8007bc2 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f023 0310 	bic.w	r3, r3, #16
 8007b7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	461a      	mov	r2, r3
 8007b86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b88:	61fb      	str	r3, [r7, #28]
 8007b8a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	69b9      	ldr	r1, [r7, #24]
 8007b8e:	69fa      	ldr	r2, [r7, #28]
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	617b      	str	r3, [r7, #20]
   return(result);
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e6      	bne.n	8007b6a <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	69db      	ldr	r3, [r3, #28]
 8007ba2:	f003 0310 	and.w	r3, r3, #16
 8007ba6:	2b10      	cmp	r3, #16
 8007ba8:	d103      	bne.n	8007bb2 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2210      	movs	r2, #16
 8007bb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007bb8:	4619      	mov	r1, r3
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f7ff f9e0 	bl	8006f80 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007bc0:	e00d      	b.n	8007bde <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f7f9 fd7a 	bl	80016bc <HAL_UART_RxCpltCallback>
}
 8007bc8:	e009      	b.n	8007bde <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	8b1b      	ldrh	r3, [r3, #24]
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f042 0208 	orr.w	r2, r2, #8
 8007bda:	b292      	uxth	r2, r2
 8007bdc:	831a      	strh	r2, [r3, #24]
}
 8007bde:	bf00      	nop
 8007be0:	3758      	adds	r7, #88	; 0x58
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}

08007be6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007be6:	b580      	push	{r7, lr}
 8007be8:	b096      	sub	sp, #88	; 0x58
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007bf4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bfc:	2b22      	cmp	r3, #34	; 0x22
 8007bfe:	f040 8094 	bne.w	8007d2a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007c08:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c10:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007c12:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007c16:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007c1a:	4013      	ands	r3, r2
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c20:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c26:	1c9a      	adds	r2, r3, #2
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	3b01      	subs	r3, #1
 8007c36:	b29a      	uxth	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d179      	bne.n	8007d3e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c52:	e853 3f00 	ldrex	r3, [r3]
 8007c56:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c5a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	461a      	mov	r2, r3
 8007c66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c68:	643b      	str	r3, [r7, #64]	; 0x40
 8007c6a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c6c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007c6e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c70:	e841 2300 	strex	r3, r2, [r1]
 8007c74:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d1e6      	bne.n	8007c4a <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	3308      	adds	r3, #8
 8007c82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c84:	6a3b      	ldr	r3, [r7, #32]
 8007c86:	e853 3f00 	ldrex	r3, [r3]
 8007c8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c8c:	69fb      	ldr	r3, [r7, #28]
 8007c8e:	f023 0301 	bic.w	r3, r3, #1
 8007c92:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	3308      	adds	r3, #8
 8007c9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c9c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007c9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ca2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ca4:	e841 2300 	strex	r3, r2, [r1]
 8007ca8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d1e5      	bne.n	8007c7c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2220      	movs	r2, #32
 8007cb4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d12e      	bne.n	8007d22 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	e853 3f00 	ldrex	r3, [r3]
 8007cd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	f023 0310 	bic.w	r3, r3, #16
 8007cde:	647b      	str	r3, [r7, #68]	; 0x44
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ce8:	61bb      	str	r3, [r7, #24]
 8007cea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cec:	6979      	ldr	r1, [r7, #20]
 8007cee:	69ba      	ldr	r2, [r7, #24]
 8007cf0:	e841 2300 	strex	r3, r2, [r1]
 8007cf4:	613b      	str	r3, [r7, #16]
   return(result);
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d1e6      	bne.n	8007cca <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	69db      	ldr	r3, [r3, #28]
 8007d02:	f003 0310 	and.w	r3, r3, #16
 8007d06:	2b10      	cmp	r3, #16
 8007d08:	d103      	bne.n	8007d12 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	2210      	movs	r2, #16
 8007d10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007d18:	4619      	mov	r1, r3
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f7ff f930 	bl	8006f80 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007d20:	e00d      	b.n	8007d3e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f7f9 fcca 	bl	80016bc <HAL_UART_RxCpltCallback>
}
 8007d28:	e009      	b.n	8007d3e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	8b1b      	ldrh	r3, [r3, #24]
 8007d30:	b29a      	uxth	r2, r3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f042 0208 	orr.w	r2, r2, #8
 8007d3a:	b292      	uxth	r2, r2
 8007d3c:	831a      	strh	r2, [r3, #24]
}
 8007d3e:	bf00      	nop
 8007d40:	3758      	adds	r7, #88	; 0x58
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007d46:	b480      	push	{r7}
 8007d48:	b083      	sub	sp, #12
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007d4e:	bf00      	nop
 8007d50:	370c      	adds	r7, #12
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr

08007d5a <setCSLine>:
#define RES14           14

#define AMT22_DELAY     10

void setCSLine (GPIO_TypeDef* encoderPort, uint16_t encoderPin, GPIO_PinState csLine)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b082      	sub	sp, #8
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	6078      	str	r0, [r7, #4]
 8007d62:	460b      	mov	r3, r1
 8007d64:	807b      	strh	r3, [r7, #2]
 8007d66:	4613      	mov	r3, r2
 8007d68:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 8007d6a:	787a      	ldrb	r2, [r7, #1]
 8007d6c:	887b      	ldrh	r3, [r7, #2]
 8007d6e:	4619      	mov	r1, r3
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f7fb fe73 	bl	8003a5c <HAL_GPIO_WritePin>
}
 8007d76:	bf00      	nop
 8007d78:	3708      	adds	r7, #8
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}

08007d7e <spiWriteRead>:

uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t releaseLine, TIM_HandleTypeDef *timer)
{
 8007d7e:	b580      	push	{r7, lr}
 8007d80:	b088      	sub	sp, #32
 8007d82:	af02      	add	r7, sp, #8
 8007d84:	60f8      	str	r0, [r7, #12]
 8007d86:	607a      	str	r2, [r7, #4]
 8007d88:	461a      	mov	r2, r3
 8007d8a:	460b      	mov	r3, r1
 8007d8c:	72fb      	strb	r3, [r7, #11]
 8007d8e:	4613      	mov	r3, r2
 8007d90:	813b      	strh	r3, [r7, #8]
  //to hold received data  
  uint8_t data;

  //set cs low, cs may already be low but there's no issue calling it again except for extra time
  setCSLine(encoderPort, encoderPin , GPIO_PIN_RESET);
 8007d92:	893b      	ldrh	r3, [r7, #8]
 8007d94:	2200      	movs	r2, #0
 8007d96:	4619      	mov	r1, r3
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7ff ffde 	bl	8007d5a <setCSLine>

  //There is a minimum time requirement after CS goes low before data can be clocked out of the encoder.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8007d9e:	200a      	movs	r0, #10
 8007da0:	f000 f9c8 	bl	8008134 <delay_us_AMT22>

  //send the command and receive response of the slave
  HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 8007da4:	f107 0217 	add.w	r2, r7, #23
 8007da8:	f107 010b 	add.w	r1, r7, #11
 8007dac:	230a      	movs	r3, #10
 8007dae:	9300      	str	r3, [sp, #0]
 8007db0:	2301      	movs	r3, #1
 8007db2:	68f8      	ldr	r0, [r7, #12]
 8007db4:	f7fd f8fd 	bl	8004fb2 <HAL_SPI_TransmitReceive>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
  //  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8007db8:	200a      	movs	r0, #10
 8007dba:	f000 f9bb 	bl	8008134 <delay_us_AMT22>

  setCSLine(encoderPort, encoderPin, releaseLine); //if releaseLine is high set it high else it stays low
 8007dbe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007dc2:	893b      	ldrh	r3, [r7, #8]
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f7ff ffc7 	bl	8007d5a <setCSLine>

  return data;
 8007dcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3718      	adds	r7, #24
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}

08007dd6 <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8007dd6:	b580      	push	{r7, lr}
 8007dd8:	b08c      	sub	sp, #48	; 0x30
 8007dda:	af02      	add	r7, sp, #8
 8007ddc:	60f8      	str	r0, [r7, #12]
 8007dde:	60b9      	str	r1, [r7, #8]
 8007de0:	4611      	mov	r1, r2
 8007de2:	461a      	mov	r2, r3
 8007de4:	460b      	mov	r3, r1
 8007de6:	80fb      	strh	r3, [r7, #6]
 8007de8:	4613      	mov	r3, r2
 8007dea:	717b      	strb	r3, [r7, #5]
  uint16_t currentPosition;       //16-bit response from encoder
  uint8_t binaryArray[16];        //after receiving the position we will populate this array and use it for calculating the checksum

  //get first byte which is the high byte, shift it 8 bits. don't release line for the first byte
  currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8;
 8007dec:	88fa      	ldrh	r2, [r7, #6]
 8007dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df0:	9301      	str	r3, [sp, #4]
 8007df2:	2300      	movs	r3, #0
 8007df4:	9300      	str	r3, [sp, #0]
 8007df6:	4613      	mov	r3, r2
 8007df8:	68ba      	ldr	r2, [r7, #8]
 8007dfa:	2100      	movs	r1, #0
 8007dfc:	68f8      	ldr	r0, [r7, #12]
 8007dfe:	f7ff ffbe 	bl	8007d7e <spiWriteRead>
 8007e02:	4603      	mov	r3, r0
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	021b      	lsls	r3, r3, #8
 8007e08:	84fb      	strh	r3, [r7, #38]	; 0x26

  //this is the time required between bytes as specified in the datasheet.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8007e0a:	200a      	movs	r0, #10
 8007e0c:	f000 f992 	bl	8008134 <delay_us_AMT22>

  //OR the low byte with the currentPosition variable. release line after second byte
  currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer);
 8007e10:	88fa      	ldrh	r2, [r7, #6]
 8007e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e14:	9301      	str	r3, [sp, #4]
 8007e16:	2301      	movs	r3, #1
 8007e18:	9300      	str	r3, [sp, #0]
 8007e1a:	4613      	mov	r3, r2
 8007e1c:	68ba      	ldr	r2, [r7, #8]
 8007e1e:	2100      	movs	r1, #0
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	f7ff ffac 	bl	8007d7e <spiWriteRead>
 8007e26:	4603      	mov	r3, r0
 8007e28:	b29a      	uxth	r2, r3
 8007e2a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	84fb      	strh	r3, [r7, #38]	; 0x26

  //run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
  for(int i = 0; i < 16; i++) binaryArray[i] = (0x01) & (currentPosition >> (i));
 8007e30:	2300      	movs	r3, #0
 8007e32:	623b      	str	r3, [r7, #32]
 8007e34:	e010      	b.n	8007e58 <getPositionSPI+0x82>
 8007e36:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007e38:	6a3b      	ldr	r3, [r7, #32]
 8007e3a:	fa42 f303 	asr.w	r3, r2, r3
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	f003 0301 	and.w	r3, r3, #1
 8007e44:	b2d9      	uxtb	r1, r3
 8007e46:	f107 0210 	add.w	r2, r7, #16
 8007e4a:	6a3b      	ldr	r3, [r7, #32]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	460a      	mov	r2, r1
 8007e50:	701a      	strb	r2, [r3, #0]
 8007e52:	6a3b      	ldr	r3, [r7, #32]
 8007e54:	3301      	adds	r3, #1
 8007e56:	623b      	str	r3, [r7, #32]
 8007e58:	6a3b      	ldr	r3, [r7, #32]
 8007e5a:	2b0f      	cmp	r3, #15
 8007e5c:	ddeb      	ble.n	8007e36 <getPositionSPI+0x60>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
 if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 8007e5e:	7ffb      	ldrb	r3, [r7, #31]
 8007e60:	4619      	mov	r1, r3
 8007e62:	7f7a      	ldrb	r2, [r7, #29]
 8007e64:	7efb      	ldrb	r3, [r7, #27]
 8007e66:	4053      	eors	r3, r2
 8007e68:	b2da      	uxtb	r2, r3
 8007e6a:	7e7b      	ldrb	r3, [r7, #25]
 8007e6c:	4053      	eors	r3, r2
 8007e6e:	b2da      	uxtb	r2, r3
 8007e70:	7dfb      	ldrb	r3, [r7, #23]
 8007e72:	4053      	eors	r3, r2
 8007e74:	b2da      	uxtb	r2, r3
 8007e76:	7d7b      	ldrb	r3, [r7, #21]
 8007e78:	4053      	eors	r3, r2
 8007e7a:	b2da      	uxtb	r2, r3
 8007e7c:	7cfb      	ldrb	r3, [r7, #19]
 8007e7e:	4053      	eors	r3, r2
 8007e80:	b2da      	uxtb	r2, r3
 8007e82:	7c7b      	ldrb	r3, [r7, #17]
 8007e84:	429a      	cmp	r2, r3
 8007e86:	bf0c      	ite	eq
 8007e88:	2301      	moveq	r3, #1
 8007e8a:	2300      	movne	r3, #0
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	4299      	cmp	r1, r3
 8007e90:	d11e      	bne.n	8007ed0 <getPositionSPI+0xfa>
         && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 8007e92:	7fbb      	ldrb	r3, [r7, #30]
 8007e94:	4619      	mov	r1, r3
 8007e96:	7f3a      	ldrb	r2, [r7, #28]
 8007e98:	7ebb      	ldrb	r3, [r7, #26]
 8007e9a:	4053      	eors	r3, r2
 8007e9c:	b2da      	uxtb	r2, r3
 8007e9e:	7e3b      	ldrb	r3, [r7, #24]
 8007ea0:	4053      	eors	r3, r2
 8007ea2:	b2da      	uxtb	r2, r3
 8007ea4:	7dbb      	ldrb	r3, [r7, #22]
 8007ea6:	4053      	eors	r3, r2
 8007ea8:	b2da      	uxtb	r2, r3
 8007eaa:	7d3b      	ldrb	r3, [r7, #20]
 8007eac:	4053      	eors	r3, r2
 8007eae:	b2da      	uxtb	r2, r3
 8007eb0:	7cbb      	ldrb	r3, [r7, #18]
 8007eb2:	4053      	eors	r3, r2
 8007eb4:	b2da      	uxtb	r2, r3
 8007eb6:	7c3b      	ldrb	r3, [r7, #16]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	bf0c      	ite	eq
 8007ebc:	2301      	moveq	r3, #1
 8007ebe:	2300      	movne	r3, #0
 8007ec0:	b2db      	uxtb	r3, r3
 8007ec2:	4299      	cmp	r1, r3
 8007ec4:	d104      	bne.n	8007ed0 <getPositionSPI+0xfa>
   {
     //we got back a good position, so just mask away the checkbits
     currentPosition &= 0x3FFF;
 8007ec6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007ec8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8007ecc:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007ece:	e002      	b.n	8007ed6 <getPositionSPI+0x100>
   }
 else
 {
   currentPosition = 0xFFFF; //bad position
 8007ed0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007ed4:	84fb      	strh	r3, [r7, #38]	; 0x26
 }
  // currentPosition &= 0x3FFF;
  //If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (currentPosition != 0xFFFF)) currentPosition = currentPosition >> 2;
 8007ed6:	797b      	ldrb	r3, [r7, #5]
 8007ed8:	2b0c      	cmp	r3, #12
 8007eda:	d107      	bne.n	8007eec <getPositionSPI+0x116>
 8007edc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007ede:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d002      	beq.n	8007eec <getPositionSPI+0x116>
 8007ee6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007ee8:	089b      	lsrs	r3, r3, #2
 8007eea:	84fb      	strh	r3, [r7, #38]	; 0x26
  return currentPosition;
 8007eec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3728      	adds	r7, #40	; 0x28
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <getTurnCounterSPI>:
void getTurnCounterSPI(int16_t* returnArr, SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b090      	sub	sp, #64	; 0x40
 8007efa:	af02      	add	r7, sp, #8
 8007efc:	60f8      	str	r0, [r7, #12]
 8007efe:	60b9      	str	r1, [r7, #8]
 8007f00:	607a      	str	r2, [r7, #4]
 8007f02:	807b      	strh	r3, [r7, #2]
	uint8_t binaryArray[16];        //after receiving the position and turn we will populate this array and use it for calculating the checksum
	int16_t position, turns;

	//get first byte of position which is the high byte, shift it 8 bits. don't release line for the first byte. then, get the lower byte and
	// or it with the variable to complete the read
	position_raw = (spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8);
 8007f04:	887a      	ldrh	r2, [r7, #2]
 8007f06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f08:	9301      	str	r3, [sp, #4]
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	4613      	mov	r3, r2
 8007f10:	687a      	ldr	r2, [r7, #4]
 8007f12:	2100      	movs	r1, #0
 8007f14:	68b8      	ldr	r0, [r7, #8]
 8007f16:	f7ff ff32 	bl	8007d7e <spiWriteRead>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	021b      	lsls	r3, r3, #8
 8007f1e:	62bb      	str	r3, [r7, #40]	; 0x28
	delay_us_AMT22(AMT22_DELAY);
 8007f20:	200a      	movs	r0, #10
 8007f22:	f000 f907 	bl	8008134 <delay_us_AMT22>
	position_raw |= (spiWriteRead(hspi, AMT22_TURNS, encoderPort, encoderPin, 0, timer));
 8007f26:	887a      	ldrh	r2, [r7, #2]
 8007f28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f2a:	9301      	str	r3, [sp, #4]
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	9300      	str	r3, [sp, #0]
 8007f30:	4613      	mov	r3, r2
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	21a0      	movs	r1, #160	; 0xa0
 8007f36:	68b8      	ldr	r0, [r7, #8]
 8007f38:	f7ff ff21 	bl	8007d7e <spiWriteRead>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	461a      	mov	r2, r3
 8007f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f42:	4313      	orrs	r3, r2
 8007f44:	62bb      	str	r3, [r7, #40]	; 0x28

	delay_us_AMT22(AMT22_DELAY);
 8007f46:	200a      	movs	r0, #10
 8007f48:	f000 f8f4 	bl	8008134 <delay_us_AMT22>

	//same thing with the turn counter
	turns_raw = (spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8);
 8007f4c:	887a      	ldrh	r2, [r7, #2]
 8007f4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f50:	9301      	str	r3, [sp, #4]
 8007f52:	2300      	movs	r3, #0
 8007f54:	9300      	str	r3, [sp, #0]
 8007f56:	4613      	mov	r3, r2
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	2100      	movs	r1, #0
 8007f5c:	68b8      	ldr	r0, [r7, #8]
 8007f5e:	f7ff ff0e 	bl	8007d7e <spiWriteRead>
 8007f62:	4603      	mov	r3, r0
 8007f64:	021b      	lsls	r3, r3, #8
 8007f66:	627b      	str	r3, [r7, #36]	; 0x24
	delay_us_AMT22(AMT22_DELAY);
 8007f68:	200a      	movs	r0, #10
 8007f6a:	f000 f8e3 	bl	8008134 <delay_us_AMT22>
	turns_raw |= (spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer));
 8007f6e:	887a      	ldrh	r2, [r7, #2]
 8007f70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f72:	9301      	str	r3, [sp, #4]
 8007f74:	2301      	movs	r3, #1
 8007f76:	9300      	str	r3, [sp, #0]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	687a      	ldr	r2, [r7, #4]
 8007f7c:	2100      	movs	r1, #0
 8007f7e:	68b8      	ldr	r0, [r7, #8]
 8007f80:	f7ff fefd 	bl	8007d7e <spiWriteRead>
 8007f84:	4603      	mov	r3, r0
 8007f86:	461a      	mov	r2, r3
 8007f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	627b      	str	r3, [r7, #36]	; 0x24

	//run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
	for(int i = 0; i < 16; i++){binaryArray[i] = (0x01) & (position_raw >> (i));}
 8007f8e:	2300      	movs	r3, #0
 8007f90:	633b      	str	r3, [r7, #48]	; 0x30
 8007f92:	e010      	b.n	8007fb6 <getTurnCounterSPI+0xc0>
 8007f94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f98:	fa22 f303 	lsr.w	r3, r2, r3
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	f003 0301 	and.w	r3, r3, #1
 8007fa2:	b2d9      	uxtb	r1, r3
 8007fa4:	f107 0214 	add.w	r2, r7, #20
 8007fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007faa:	4413      	add	r3, r2
 8007fac:	460a      	mov	r2, r1
 8007fae:	701a      	strb	r2, [r3, #0]
 8007fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	633b      	str	r3, [r7, #48]	; 0x30
 8007fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb8:	2b0f      	cmp	r3, #15
 8007fba:	ddeb      	ble.n	8007f94 <getTurnCounterSPI+0x9e>

	//using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
	if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 8007fbc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007fc0:	4619      	mov	r1, r3
 8007fc2:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007fc6:	7ffb      	ldrb	r3, [r7, #31]
 8007fc8:	4053      	eors	r3, r2
 8007fca:	b2da      	uxtb	r2, r3
 8007fcc:	7f7b      	ldrb	r3, [r7, #29]
 8007fce:	4053      	eors	r3, r2
 8007fd0:	b2da      	uxtb	r2, r3
 8007fd2:	7efb      	ldrb	r3, [r7, #27]
 8007fd4:	4053      	eors	r3, r2
 8007fd6:	b2da      	uxtb	r2, r3
 8007fd8:	7e7b      	ldrb	r3, [r7, #25]
 8007fda:	4053      	eors	r3, r2
 8007fdc:	b2da      	uxtb	r2, r3
 8007fde:	7dfb      	ldrb	r3, [r7, #23]
 8007fe0:	4053      	eors	r3, r2
 8007fe2:	b2da      	uxtb	r2, r3
 8007fe4:	7d7b      	ldrb	r3, [r7, #21]
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	bf0c      	ite	eq
 8007fea:	2301      	moveq	r3, #1
 8007fec:	2300      	movne	r3, #0
 8007fee:	b2db      	uxtb	r3, r3
 8007ff0:	4299      	cmp	r1, r3
 8007ff2:	d121      	bne.n	8008038 <getTurnCounterSPI+0x142>
		 && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 8007ff4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007ffe:	7fbb      	ldrb	r3, [r7, #30]
 8008000:	4053      	eors	r3, r2
 8008002:	b2da      	uxtb	r2, r3
 8008004:	7f3b      	ldrb	r3, [r7, #28]
 8008006:	4053      	eors	r3, r2
 8008008:	b2da      	uxtb	r2, r3
 800800a:	7ebb      	ldrb	r3, [r7, #26]
 800800c:	4053      	eors	r3, r2
 800800e:	b2da      	uxtb	r2, r3
 8008010:	7e3b      	ldrb	r3, [r7, #24]
 8008012:	4053      	eors	r3, r2
 8008014:	b2da      	uxtb	r2, r3
 8008016:	7dbb      	ldrb	r3, [r7, #22]
 8008018:	4053      	eors	r3, r2
 800801a:	b2da      	uxtb	r2, r3
 800801c:	7d3b      	ldrb	r3, [r7, #20]
 800801e:	429a      	cmp	r2, r3
 8008020:	bf0c      	ite	eq
 8008022:	2301      	moveq	r3, #1
 8008024:	2300      	movne	r3, #0
 8008026:	b2db      	uxtb	r3, r3
 8008028:	4299      	cmp	r1, r3
 800802a:	d105      	bne.n	8008038 <getTurnCounterSPI+0x142>
	{
	 //we got back a good position, so just mask away the checkbits
	 // bitstream &= 0x3FFF;
	 // position = bitstream;
		position = (position_raw & 0x3FFF);
 800802c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800802e:	b21b      	sxth	r3, r3
 8008030:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8008034:	86fb      	strh	r3, [r7, #54]	; 0x36
 8008036:	e002      	b.n	800803e <getTurnCounterSPI+0x148>
	}
	else{position = 0xFFFF;} // bad position
 8008038:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800803c:	86fb      	strh	r3, [r7, #54]	; 0x36

  //if the resolution is 12-bits, and position wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (position != 0xFFFF)) position = position >> 2;
 800803e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8008042:	2b0c      	cmp	r3, #12
 8008044:	d103      	bne.n	800804e <getTurnCounterSPI+0x158>
 8008046:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800804a:	109b      	asrs	r3, r3, #2
 800804c:	86fb      	strh	r3, [r7, #54]	; 0x36


  //repeat checksum calculation for the turn counter
  for(int i = 0; i < 16; i++){binaryArray[i] = (0x01) & (turns_raw >> (i));} // TODO check if this is necessary
 800804e:	2300      	movs	r3, #0
 8008050:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008052:	e010      	b.n	8008076 <getTurnCounterSPI+0x180>
 8008054:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008058:	fa22 f303 	lsr.w	r3, r2, r3
 800805c:	b2db      	uxtb	r3, r3
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	b2d9      	uxtb	r1, r3
 8008064:	f107 0214 	add.w	r2, r7, #20
 8008068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800806a:	4413      	add	r3, r2
 800806c:	460a      	mov	r2, r1
 800806e:	701a      	strb	r2, [r3, #0]
 8008070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008072:	3301      	adds	r3, #1
 8008074:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008078:	2b0f      	cmp	r3, #15
 800807a:	ddeb      	ble.n	8008054 <getTurnCounterSPI+0x15e>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
	if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 800807c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008080:	4619      	mov	r1, r3
 8008082:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008086:	7ffb      	ldrb	r3, [r7, #31]
 8008088:	4053      	eors	r3, r2
 800808a:	b2da      	uxtb	r2, r3
 800808c:	7f7b      	ldrb	r3, [r7, #29]
 800808e:	4053      	eors	r3, r2
 8008090:	b2da      	uxtb	r2, r3
 8008092:	7efb      	ldrb	r3, [r7, #27]
 8008094:	4053      	eors	r3, r2
 8008096:	b2da      	uxtb	r2, r3
 8008098:	7e7b      	ldrb	r3, [r7, #25]
 800809a:	4053      	eors	r3, r2
 800809c:	b2da      	uxtb	r2, r3
 800809e:	7dfb      	ldrb	r3, [r7, #23]
 80080a0:	4053      	eors	r3, r2
 80080a2:	b2da      	uxtb	r2, r3
 80080a4:	7d7b      	ldrb	r3, [r7, #21]
 80080a6:	429a      	cmp	r2, r3
 80080a8:	bf0c      	ite	eq
 80080aa:	2301      	moveq	r3, #1
 80080ac:	2300      	movne	r3, #0
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	4299      	cmp	r1, r3
 80080b2:	d130      	bne.n	8008116 <getTurnCounterSPI+0x220>
		 && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 80080b4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80080b8:	4619      	mov	r1, r3
 80080ba:	f897 2020 	ldrb.w	r2, [r7, #32]
 80080be:	7fbb      	ldrb	r3, [r7, #30]
 80080c0:	4053      	eors	r3, r2
 80080c2:	b2da      	uxtb	r2, r3
 80080c4:	7f3b      	ldrb	r3, [r7, #28]
 80080c6:	4053      	eors	r3, r2
 80080c8:	b2da      	uxtb	r2, r3
 80080ca:	7ebb      	ldrb	r3, [r7, #26]
 80080cc:	4053      	eors	r3, r2
 80080ce:	b2da      	uxtb	r2, r3
 80080d0:	7e3b      	ldrb	r3, [r7, #24]
 80080d2:	4053      	eors	r3, r2
 80080d4:	b2da      	uxtb	r2, r3
 80080d6:	7dbb      	ldrb	r3, [r7, #22]
 80080d8:	4053      	eors	r3, r2
 80080da:	b2da      	uxtb	r2, r3
 80080dc:	7d3b      	ldrb	r3, [r7, #20]
 80080de:	429a      	cmp	r2, r3
 80080e0:	bf0c      	ite	eq
 80080e2:	2301      	moveq	r3, #1
 80080e4:	2300      	movne	r3, #0
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	4299      	cmp	r1, r3
 80080ea:	d114      	bne.n	8008116 <getTurnCounterSPI+0x220>
	{
    //we got back a good position, so just mask away the checkbits
    turns_raw &= 0x3FFF;
 80080ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ee:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80080f2:	627b      	str	r3, [r7, #36]	; 0x24

    // the received 16 bit integer is supposed to be a 14-bit signed integer with two check bits as its
    // msb. once that is masked away, we still have to figure out its sign and extend it.

    // check bit 14
    if(turns_raw & 0x2000){
 80080f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d008      	beq.n	8008110 <getTurnCounterSPI+0x21a>
      // if number is negative, extend the sign by or'ing it with 1100 0000 0000 0000 and complete it to
      // an int16_t
      turns = (0xC000 | turns_raw);
 80080fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008100:	b29b      	uxth	r3, r3
 8008102:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 8008106:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 800810a:	b29b      	uxth	r3, r3
 800810c:	86bb      	strh	r3, [r7, #52]	; 0x34
    if(turns_raw & 0x2000){
 800810e:	e005      	b.n	800811c <getTurnCounterSPI+0x226>
    }else{
      // if number is positive, its 14-bit version will be equal to its int16_t version
      turns = turns_raw;
 8008110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008112:	86bb      	strh	r3, [r7, #52]	; 0x34
    if(turns_raw & 0x2000){
 8008114:	e002      	b.n	800811c <getTurnCounterSPI+0x226>
    }
	}
	else
	{
	  turns = 0xFFFF; //bad position
 8008116:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800811a:	86bb      	strh	r3, [r7, #52]	; 0x34
	}


	// populate return array
	returnArr[0] = position;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008120:	801a      	strh	r2, [r3, #0]
	returnArr[1] = turns;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	3302      	adds	r3, #2
 8008126:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8008128:	801a      	strh	r2, [r3, #0]

}
 800812a:	bf00      	nop
 800812c:	3738      	adds	r7, #56	; 0x38
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}
	...

08008134 <delay_us_AMT22>:
			passedTime +=timer->Init.Period;
		}
	}
}
void delay_us_AMT22 (uint16_t us)
{
 8008134:	b480      	push	{r7}
 8008136:	b083      	sub	sp, #12
 8008138:	af00      	add	r7, sp, #0
 800813a:	4603      	mov	r3, r0
 800813c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 800813e:	4b09      	ldr	r3, [pc, #36]	; (8008164 <delay_us_AMT22+0x30>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2200      	movs	r2, #0
 8008144:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8008146:	bf00      	nop
 8008148:	4b06      	ldr	r3, [pc, #24]	; (8008164 <delay_us_AMT22+0x30>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800814e:	88fb      	ldrh	r3, [r7, #6]
 8008150:	429a      	cmp	r2, r3
 8008152:	d3f9      	bcc.n	8008148 <delay_us_AMT22+0x14>
}
 8008154:	bf00      	nop
 8008156:	bf00      	nop
 8008158:	370c      	adds	r7, #12
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	20000694 	.word	0x20000694

08008168 <_Znaj>:
 8008168:	f000 b800 	b.w	800816c <_Znwj>

0800816c <_Znwj>:
 800816c:	2801      	cmp	r0, #1
 800816e:	bf38      	it	cc
 8008170:	2001      	movcc	r0, #1
 8008172:	b510      	push	{r4, lr}
 8008174:	4604      	mov	r4, r0
 8008176:	4620      	mov	r0, r4
 8008178:	f000 f844 	bl	8008204 <malloc>
 800817c:	b930      	cbnz	r0, 800818c <_Znwj+0x20>
 800817e:	f000 f807 	bl	8008190 <_ZSt15get_new_handlerv>
 8008182:	b908      	cbnz	r0, 8008188 <_Znwj+0x1c>
 8008184:	f000 f80c 	bl	80081a0 <abort>
 8008188:	4780      	blx	r0
 800818a:	e7f4      	b.n	8008176 <_Znwj+0xa>
 800818c:	bd10      	pop	{r4, pc}
	...

08008190 <_ZSt15get_new_handlerv>:
 8008190:	4b02      	ldr	r3, [pc, #8]	; (800819c <_ZSt15get_new_handlerv+0xc>)
 8008192:	6818      	ldr	r0, [r3, #0]
 8008194:	f3bf 8f5b 	dmb	ish
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop
 800819c:	200007fc 	.word	0x200007fc

080081a0 <abort>:
 80081a0:	b508      	push	{r3, lr}
 80081a2:	2006      	movs	r0, #6
 80081a4:	f001 f878 	bl	8009298 <raise>
 80081a8:	2001      	movs	r0, #1
 80081aa:	f7f9 fd8d 	bl	8001cc8 <_exit>
	...

080081b0 <__errno>:
 80081b0:	4b01      	ldr	r3, [pc, #4]	; (80081b8 <__errno+0x8>)
 80081b2:	6818      	ldr	r0, [r3, #0]
 80081b4:	4770      	bx	lr
 80081b6:	bf00      	nop
 80081b8:	2000002c 	.word	0x2000002c

080081bc <__libc_init_array>:
 80081bc:	b570      	push	{r4, r5, r6, lr}
 80081be:	4d0d      	ldr	r5, [pc, #52]	; (80081f4 <__libc_init_array+0x38>)
 80081c0:	4c0d      	ldr	r4, [pc, #52]	; (80081f8 <__libc_init_array+0x3c>)
 80081c2:	1b64      	subs	r4, r4, r5
 80081c4:	10a4      	asrs	r4, r4, #2
 80081c6:	2600      	movs	r6, #0
 80081c8:	42a6      	cmp	r6, r4
 80081ca:	d109      	bne.n	80081e0 <__libc_init_array+0x24>
 80081cc:	4d0b      	ldr	r5, [pc, #44]	; (80081fc <__libc_init_array+0x40>)
 80081ce:	4c0c      	ldr	r4, [pc, #48]	; (8008200 <__libc_init_array+0x44>)
 80081d0:	f005 fba4 	bl	800d91c <_init>
 80081d4:	1b64      	subs	r4, r4, r5
 80081d6:	10a4      	asrs	r4, r4, #2
 80081d8:	2600      	movs	r6, #0
 80081da:	42a6      	cmp	r6, r4
 80081dc:	d105      	bne.n	80081ea <__libc_init_array+0x2e>
 80081de:	bd70      	pop	{r4, r5, r6, pc}
 80081e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80081e4:	4798      	blx	r3
 80081e6:	3601      	adds	r6, #1
 80081e8:	e7ee      	b.n	80081c8 <__libc_init_array+0xc>
 80081ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80081ee:	4798      	blx	r3
 80081f0:	3601      	adds	r6, #1
 80081f2:	e7f2      	b.n	80081da <__libc_init_array+0x1e>
 80081f4:	0800e5f4 	.word	0x0800e5f4
 80081f8:	0800e5f4 	.word	0x0800e5f4
 80081fc:	0800e5f4 	.word	0x0800e5f4
 8008200:	0800e5fc 	.word	0x0800e5fc

08008204 <malloc>:
 8008204:	4b02      	ldr	r3, [pc, #8]	; (8008210 <malloc+0xc>)
 8008206:	4601      	mov	r1, r0
 8008208:	6818      	ldr	r0, [r3, #0]
 800820a:	f000 b877 	b.w	80082fc <_malloc_r>
 800820e:	bf00      	nop
 8008210:	2000002c 	.word	0x2000002c

08008214 <memset>:
 8008214:	4402      	add	r2, r0
 8008216:	4603      	mov	r3, r0
 8008218:	4293      	cmp	r3, r2
 800821a:	d100      	bne.n	800821e <memset+0xa>
 800821c:	4770      	bx	lr
 800821e:	f803 1b01 	strb.w	r1, [r3], #1
 8008222:	e7f9      	b.n	8008218 <memset+0x4>

08008224 <_free_r>:
 8008224:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008226:	2900      	cmp	r1, #0
 8008228:	d044      	beq.n	80082b4 <_free_r+0x90>
 800822a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800822e:	9001      	str	r0, [sp, #4]
 8008230:	2b00      	cmp	r3, #0
 8008232:	f1a1 0404 	sub.w	r4, r1, #4
 8008236:	bfb8      	it	lt
 8008238:	18e4      	addlt	r4, r4, r3
 800823a:	f003 fdc9 	bl	800bdd0 <__malloc_lock>
 800823e:	4a1e      	ldr	r2, [pc, #120]	; (80082b8 <_free_r+0x94>)
 8008240:	9801      	ldr	r0, [sp, #4]
 8008242:	6813      	ldr	r3, [r2, #0]
 8008244:	b933      	cbnz	r3, 8008254 <_free_r+0x30>
 8008246:	6063      	str	r3, [r4, #4]
 8008248:	6014      	str	r4, [r2, #0]
 800824a:	b003      	add	sp, #12
 800824c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008250:	f003 bdc4 	b.w	800bddc <__malloc_unlock>
 8008254:	42a3      	cmp	r3, r4
 8008256:	d908      	bls.n	800826a <_free_r+0x46>
 8008258:	6825      	ldr	r5, [r4, #0]
 800825a:	1961      	adds	r1, r4, r5
 800825c:	428b      	cmp	r3, r1
 800825e:	bf01      	itttt	eq
 8008260:	6819      	ldreq	r1, [r3, #0]
 8008262:	685b      	ldreq	r3, [r3, #4]
 8008264:	1949      	addeq	r1, r1, r5
 8008266:	6021      	streq	r1, [r4, #0]
 8008268:	e7ed      	b.n	8008246 <_free_r+0x22>
 800826a:	461a      	mov	r2, r3
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	b10b      	cbz	r3, 8008274 <_free_r+0x50>
 8008270:	42a3      	cmp	r3, r4
 8008272:	d9fa      	bls.n	800826a <_free_r+0x46>
 8008274:	6811      	ldr	r1, [r2, #0]
 8008276:	1855      	adds	r5, r2, r1
 8008278:	42a5      	cmp	r5, r4
 800827a:	d10b      	bne.n	8008294 <_free_r+0x70>
 800827c:	6824      	ldr	r4, [r4, #0]
 800827e:	4421      	add	r1, r4
 8008280:	1854      	adds	r4, r2, r1
 8008282:	42a3      	cmp	r3, r4
 8008284:	6011      	str	r1, [r2, #0]
 8008286:	d1e0      	bne.n	800824a <_free_r+0x26>
 8008288:	681c      	ldr	r4, [r3, #0]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	6053      	str	r3, [r2, #4]
 800828e:	4421      	add	r1, r4
 8008290:	6011      	str	r1, [r2, #0]
 8008292:	e7da      	b.n	800824a <_free_r+0x26>
 8008294:	d902      	bls.n	800829c <_free_r+0x78>
 8008296:	230c      	movs	r3, #12
 8008298:	6003      	str	r3, [r0, #0]
 800829a:	e7d6      	b.n	800824a <_free_r+0x26>
 800829c:	6825      	ldr	r5, [r4, #0]
 800829e:	1961      	adds	r1, r4, r5
 80082a0:	428b      	cmp	r3, r1
 80082a2:	bf04      	itt	eq
 80082a4:	6819      	ldreq	r1, [r3, #0]
 80082a6:	685b      	ldreq	r3, [r3, #4]
 80082a8:	6063      	str	r3, [r4, #4]
 80082aa:	bf04      	itt	eq
 80082ac:	1949      	addeq	r1, r1, r5
 80082ae:	6021      	streq	r1, [r4, #0]
 80082b0:	6054      	str	r4, [r2, #4]
 80082b2:	e7ca      	b.n	800824a <_free_r+0x26>
 80082b4:	b003      	add	sp, #12
 80082b6:	bd30      	pop	{r4, r5, pc}
 80082b8:	20000800 	.word	0x20000800

080082bc <sbrk_aligned>:
 80082bc:	b570      	push	{r4, r5, r6, lr}
 80082be:	4e0e      	ldr	r6, [pc, #56]	; (80082f8 <sbrk_aligned+0x3c>)
 80082c0:	460c      	mov	r4, r1
 80082c2:	6831      	ldr	r1, [r6, #0]
 80082c4:	4605      	mov	r5, r0
 80082c6:	b911      	cbnz	r1, 80082ce <sbrk_aligned+0x12>
 80082c8:	f000 ffa8 	bl	800921c <_sbrk_r>
 80082cc:	6030      	str	r0, [r6, #0]
 80082ce:	4621      	mov	r1, r4
 80082d0:	4628      	mov	r0, r5
 80082d2:	f000 ffa3 	bl	800921c <_sbrk_r>
 80082d6:	1c43      	adds	r3, r0, #1
 80082d8:	d00a      	beq.n	80082f0 <sbrk_aligned+0x34>
 80082da:	1cc4      	adds	r4, r0, #3
 80082dc:	f024 0403 	bic.w	r4, r4, #3
 80082e0:	42a0      	cmp	r0, r4
 80082e2:	d007      	beq.n	80082f4 <sbrk_aligned+0x38>
 80082e4:	1a21      	subs	r1, r4, r0
 80082e6:	4628      	mov	r0, r5
 80082e8:	f000 ff98 	bl	800921c <_sbrk_r>
 80082ec:	3001      	adds	r0, #1
 80082ee:	d101      	bne.n	80082f4 <sbrk_aligned+0x38>
 80082f0:	f04f 34ff 	mov.w	r4, #4294967295
 80082f4:	4620      	mov	r0, r4
 80082f6:	bd70      	pop	{r4, r5, r6, pc}
 80082f8:	20000804 	.word	0x20000804

080082fc <_malloc_r>:
 80082fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008300:	1ccd      	adds	r5, r1, #3
 8008302:	f025 0503 	bic.w	r5, r5, #3
 8008306:	3508      	adds	r5, #8
 8008308:	2d0c      	cmp	r5, #12
 800830a:	bf38      	it	cc
 800830c:	250c      	movcc	r5, #12
 800830e:	2d00      	cmp	r5, #0
 8008310:	4607      	mov	r7, r0
 8008312:	db01      	blt.n	8008318 <_malloc_r+0x1c>
 8008314:	42a9      	cmp	r1, r5
 8008316:	d905      	bls.n	8008324 <_malloc_r+0x28>
 8008318:	230c      	movs	r3, #12
 800831a:	603b      	str	r3, [r7, #0]
 800831c:	2600      	movs	r6, #0
 800831e:	4630      	mov	r0, r6
 8008320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008324:	4e2e      	ldr	r6, [pc, #184]	; (80083e0 <_malloc_r+0xe4>)
 8008326:	f003 fd53 	bl	800bdd0 <__malloc_lock>
 800832a:	6833      	ldr	r3, [r6, #0]
 800832c:	461c      	mov	r4, r3
 800832e:	bb34      	cbnz	r4, 800837e <_malloc_r+0x82>
 8008330:	4629      	mov	r1, r5
 8008332:	4638      	mov	r0, r7
 8008334:	f7ff ffc2 	bl	80082bc <sbrk_aligned>
 8008338:	1c43      	adds	r3, r0, #1
 800833a:	4604      	mov	r4, r0
 800833c:	d14d      	bne.n	80083da <_malloc_r+0xde>
 800833e:	6834      	ldr	r4, [r6, #0]
 8008340:	4626      	mov	r6, r4
 8008342:	2e00      	cmp	r6, #0
 8008344:	d140      	bne.n	80083c8 <_malloc_r+0xcc>
 8008346:	6823      	ldr	r3, [r4, #0]
 8008348:	4631      	mov	r1, r6
 800834a:	4638      	mov	r0, r7
 800834c:	eb04 0803 	add.w	r8, r4, r3
 8008350:	f000 ff64 	bl	800921c <_sbrk_r>
 8008354:	4580      	cmp	r8, r0
 8008356:	d13a      	bne.n	80083ce <_malloc_r+0xd2>
 8008358:	6821      	ldr	r1, [r4, #0]
 800835a:	3503      	adds	r5, #3
 800835c:	1a6d      	subs	r5, r5, r1
 800835e:	f025 0503 	bic.w	r5, r5, #3
 8008362:	3508      	adds	r5, #8
 8008364:	2d0c      	cmp	r5, #12
 8008366:	bf38      	it	cc
 8008368:	250c      	movcc	r5, #12
 800836a:	4629      	mov	r1, r5
 800836c:	4638      	mov	r0, r7
 800836e:	f7ff ffa5 	bl	80082bc <sbrk_aligned>
 8008372:	3001      	adds	r0, #1
 8008374:	d02b      	beq.n	80083ce <_malloc_r+0xd2>
 8008376:	6823      	ldr	r3, [r4, #0]
 8008378:	442b      	add	r3, r5
 800837a:	6023      	str	r3, [r4, #0]
 800837c:	e00e      	b.n	800839c <_malloc_r+0xa0>
 800837e:	6822      	ldr	r2, [r4, #0]
 8008380:	1b52      	subs	r2, r2, r5
 8008382:	d41e      	bmi.n	80083c2 <_malloc_r+0xc6>
 8008384:	2a0b      	cmp	r2, #11
 8008386:	d916      	bls.n	80083b6 <_malloc_r+0xba>
 8008388:	1961      	adds	r1, r4, r5
 800838a:	42a3      	cmp	r3, r4
 800838c:	6025      	str	r5, [r4, #0]
 800838e:	bf18      	it	ne
 8008390:	6059      	strne	r1, [r3, #4]
 8008392:	6863      	ldr	r3, [r4, #4]
 8008394:	bf08      	it	eq
 8008396:	6031      	streq	r1, [r6, #0]
 8008398:	5162      	str	r2, [r4, r5]
 800839a:	604b      	str	r3, [r1, #4]
 800839c:	4638      	mov	r0, r7
 800839e:	f104 060b 	add.w	r6, r4, #11
 80083a2:	f003 fd1b 	bl	800bddc <__malloc_unlock>
 80083a6:	f026 0607 	bic.w	r6, r6, #7
 80083aa:	1d23      	adds	r3, r4, #4
 80083ac:	1af2      	subs	r2, r6, r3
 80083ae:	d0b6      	beq.n	800831e <_malloc_r+0x22>
 80083b0:	1b9b      	subs	r3, r3, r6
 80083b2:	50a3      	str	r3, [r4, r2]
 80083b4:	e7b3      	b.n	800831e <_malloc_r+0x22>
 80083b6:	6862      	ldr	r2, [r4, #4]
 80083b8:	42a3      	cmp	r3, r4
 80083ba:	bf0c      	ite	eq
 80083bc:	6032      	streq	r2, [r6, #0]
 80083be:	605a      	strne	r2, [r3, #4]
 80083c0:	e7ec      	b.n	800839c <_malloc_r+0xa0>
 80083c2:	4623      	mov	r3, r4
 80083c4:	6864      	ldr	r4, [r4, #4]
 80083c6:	e7b2      	b.n	800832e <_malloc_r+0x32>
 80083c8:	4634      	mov	r4, r6
 80083ca:	6876      	ldr	r6, [r6, #4]
 80083cc:	e7b9      	b.n	8008342 <_malloc_r+0x46>
 80083ce:	230c      	movs	r3, #12
 80083d0:	603b      	str	r3, [r7, #0]
 80083d2:	4638      	mov	r0, r7
 80083d4:	f003 fd02 	bl	800bddc <__malloc_unlock>
 80083d8:	e7a1      	b.n	800831e <_malloc_r+0x22>
 80083da:	6025      	str	r5, [r4, #0]
 80083dc:	e7de      	b.n	800839c <_malloc_r+0xa0>
 80083de:	bf00      	nop
 80083e0:	20000800 	.word	0x20000800

080083e4 <__cvt>:
 80083e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083e8:	ec55 4b10 	vmov	r4, r5, d0
 80083ec:	2d00      	cmp	r5, #0
 80083ee:	460e      	mov	r6, r1
 80083f0:	4619      	mov	r1, r3
 80083f2:	462b      	mov	r3, r5
 80083f4:	bfbb      	ittet	lt
 80083f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80083fa:	461d      	movlt	r5, r3
 80083fc:	2300      	movge	r3, #0
 80083fe:	232d      	movlt	r3, #45	; 0x2d
 8008400:	700b      	strb	r3, [r1, #0]
 8008402:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008404:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008408:	4691      	mov	r9, r2
 800840a:	f023 0820 	bic.w	r8, r3, #32
 800840e:	bfbc      	itt	lt
 8008410:	4622      	movlt	r2, r4
 8008412:	4614      	movlt	r4, r2
 8008414:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008418:	d005      	beq.n	8008426 <__cvt+0x42>
 800841a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800841e:	d100      	bne.n	8008422 <__cvt+0x3e>
 8008420:	3601      	adds	r6, #1
 8008422:	2102      	movs	r1, #2
 8008424:	e000      	b.n	8008428 <__cvt+0x44>
 8008426:	2103      	movs	r1, #3
 8008428:	ab03      	add	r3, sp, #12
 800842a:	9301      	str	r3, [sp, #4]
 800842c:	ab02      	add	r3, sp, #8
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	ec45 4b10 	vmov	d0, r4, r5
 8008434:	4653      	mov	r3, sl
 8008436:	4632      	mov	r2, r6
 8008438:	f002 f93e 	bl	800a6b8 <_dtoa_r>
 800843c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008440:	4607      	mov	r7, r0
 8008442:	d102      	bne.n	800844a <__cvt+0x66>
 8008444:	f019 0f01 	tst.w	r9, #1
 8008448:	d022      	beq.n	8008490 <__cvt+0xac>
 800844a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800844e:	eb07 0906 	add.w	r9, r7, r6
 8008452:	d110      	bne.n	8008476 <__cvt+0x92>
 8008454:	783b      	ldrb	r3, [r7, #0]
 8008456:	2b30      	cmp	r3, #48	; 0x30
 8008458:	d10a      	bne.n	8008470 <__cvt+0x8c>
 800845a:	2200      	movs	r2, #0
 800845c:	2300      	movs	r3, #0
 800845e:	4620      	mov	r0, r4
 8008460:	4629      	mov	r1, r5
 8008462:	f7f8 fb41 	bl	8000ae8 <__aeabi_dcmpeq>
 8008466:	b918      	cbnz	r0, 8008470 <__cvt+0x8c>
 8008468:	f1c6 0601 	rsb	r6, r6, #1
 800846c:	f8ca 6000 	str.w	r6, [sl]
 8008470:	f8da 3000 	ldr.w	r3, [sl]
 8008474:	4499      	add	r9, r3
 8008476:	2200      	movs	r2, #0
 8008478:	2300      	movs	r3, #0
 800847a:	4620      	mov	r0, r4
 800847c:	4629      	mov	r1, r5
 800847e:	f7f8 fb33 	bl	8000ae8 <__aeabi_dcmpeq>
 8008482:	b108      	cbz	r0, 8008488 <__cvt+0xa4>
 8008484:	f8cd 900c 	str.w	r9, [sp, #12]
 8008488:	2230      	movs	r2, #48	; 0x30
 800848a:	9b03      	ldr	r3, [sp, #12]
 800848c:	454b      	cmp	r3, r9
 800848e:	d307      	bcc.n	80084a0 <__cvt+0xbc>
 8008490:	9b03      	ldr	r3, [sp, #12]
 8008492:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008494:	1bdb      	subs	r3, r3, r7
 8008496:	4638      	mov	r0, r7
 8008498:	6013      	str	r3, [r2, #0]
 800849a:	b004      	add	sp, #16
 800849c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084a0:	1c59      	adds	r1, r3, #1
 80084a2:	9103      	str	r1, [sp, #12]
 80084a4:	701a      	strb	r2, [r3, #0]
 80084a6:	e7f0      	b.n	800848a <__cvt+0xa6>

080084a8 <__exponent>:
 80084a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084aa:	4603      	mov	r3, r0
 80084ac:	2900      	cmp	r1, #0
 80084ae:	bfb8      	it	lt
 80084b0:	4249      	neglt	r1, r1
 80084b2:	f803 2b02 	strb.w	r2, [r3], #2
 80084b6:	bfb4      	ite	lt
 80084b8:	222d      	movlt	r2, #45	; 0x2d
 80084ba:	222b      	movge	r2, #43	; 0x2b
 80084bc:	2909      	cmp	r1, #9
 80084be:	7042      	strb	r2, [r0, #1]
 80084c0:	dd2a      	ble.n	8008518 <__exponent+0x70>
 80084c2:	f10d 0407 	add.w	r4, sp, #7
 80084c6:	46a4      	mov	ip, r4
 80084c8:	270a      	movs	r7, #10
 80084ca:	46a6      	mov	lr, r4
 80084cc:	460a      	mov	r2, r1
 80084ce:	fb91 f6f7 	sdiv	r6, r1, r7
 80084d2:	fb07 1516 	mls	r5, r7, r6, r1
 80084d6:	3530      	adds	r5, #48	; 0x30
 80084d8:	2a63      	cmp	r2, #99	; 0x63
 80084da:	f104 34ff 	add.w	r4, r4, #4294967295
 80084de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80084e2:	4631      	mov	r1, r6
 80084e4:	dcf1      	bgt.n	80084ca <__exponent+0x22>
 80084e6:	3130      	adds	r1, #48	; 0x30
 80084e8:	f1ae 0502 	sub.w	r5, lr, #2
 80084ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 80084f0:	1c44      	adds	r4, r0, #1
 80084f2:	4629      	mov	r1, r5
 80084f4:	4561      	cmp	r1, ip
 80084f6:	d30a      	bcc.n	800850e <__exponent+0x66>
 80084f8:	f10d 0209 	add.w	r2, sp, #9
 80084fc:	eba2 020e 	sub.w	r2, r2, lr
 8008500:	4565      	cmp	r5, ip
 8008502:	bf88      	it	hi
 8008504:	2200      	movhi	r2, #0
 8008506:	4413      	add	r3, r2
 8008508:	1a18      	subs	r0, r3, r0
 800850a:	b003      	add	sp, #12
 800850c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800850e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008512:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008516:	e7ed      	b.n	80084f4 <__exponent+0x4c>
 8008518:	2330      	movs	r3, #48	; 0x30
 800851a:	3130      	adds	r1, #48	; 0x30
 800851c:	7083      	strb	r3, [r0, #2]
 800851e:	70c1      	strb	r1, [r0, #3]
 8008520:	1d03      	adds	r3, r0, #4
 8008522:	e7f1      	b.n	8008508 <__exponent+0x60>

08008524 <_printf_float>:
 8008524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008528:	ed2d 8b02 	vpush	{d8}
 800852c:	b08d      	sub	sp, #52	; 0x34
 800852e:	460c      	mov	r4, r1
 8008530:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008534:	4616      	mov	r6, r2
 8008536:	461f      	mov	r7, r3
 8008538:	4605      	mov	r5, r0
 800853a:	f003 fc0f 	bl	800bd5c <_localeconv_r>
 800853e:	f8d0 a000 	ldr.w	sl, [r0]
 8008542:	4650      	mov	r0, sl
 8008544:	f7f7 fe4e 	bl	80001e4 <strlen>
 8008548:	2300      	movs	r3, #0
 800854a:	930a      	str	r3, [sp, #40]	; 0x28
 800854c:	6823      	ldr	r3, [r4, #0]
 800854e:	9305      	str	r3, [sp, #20]
 8008550:	f8d8 3000 	ldr.w	r3, [r8]
 8008554:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008558:	3307      	adds	r3, #7
 800855a:	f023 0307 	bic.w	r3, r3, #7
 800855e:	f103 0208 	add.w	r2, r3, #8
 8008562:	f8c8 2000 	str.w	r2, [r8]
 8008566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800856a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800856e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008572:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008576:	9307      	str	r3, [sp, #28]
 8008578:	f8cd 8018 	str.w	r8, [sp, #24]
 800857c:	ee08 0a10 	vmov	s16, r0
 8008580:	4b9f      	ldr	r3, [pc, #636]	; (8008800 <_printf_float+0x2dc>)
 8008582:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008586:	f04f 32ff 	mov.w	r2, #4294967295
 800858a:	f7f8 fadf 	bl	8000b4c <__aeabi_dcmpun>
 800858e:	bb88      	cbnz	r0, 80085f4 <_printf_float+0xd0>
 8008590:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008594:	4b9a      	ldr	r3, [pc, #616]	; (8008800 <_printf_float+0x2dc>)
 8008596:	f04f 32ff 	mov.w	r2, #4294967295
 800859a:	f7f8 fab9 	bl	8000b10 <__aeabi_dcmple>
 800859e:	bb48      	cbnz	r0, 80085f4 <_printf_float+0xd0>
 80085a0:	2200      	movs	r2, #0
 80085a2:	2300      	movs	r3, #0
 80085a4:	4640      	mov	r0, r8
 80085a6:	4649      	mov	r1, r9
 80085a8:	f7f8 faa8 	bl	8000afc <__aeabi_dcmplt>
 80085ac:	b110      	cbz	r0, 80085b4 <_printf_float+0x90>
 80085ae:	232d      	movs	r3, #45	; 0x2d
 80085b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085b4:	4b93      	ldr	r3, [pc, #588]	; (8008804 <_printf_float+0x2e0>)
 80085b6:	4894      	ldr	r0, [pc, #592]	; (8008808 <_printf_float+0x2e4>)
 80085b8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80085bc:	bf94      	ite	ls
 80085be:	4698      	movls	r8, r3
 80085c0:	4680      	movhi	r8, r0
 80085c2:	2303      	movs	r3, #3
 80085c4:	6123      	str	r3, [r4, #16]
 80085c6:	9b05      	ldr	r3, [sp, #20]
 80085c8:	f023 0204 	bic.w	r2, r3, #4
 80085cc:	6022      	str	r2, [r4, #0]
 80085ce:	f04f 0900 	mov.w	r9, #0
 80085d2:	9700      	str	r7, [sp, #0]
 80085d4:	4633      	mov	r3, r6
 80085d6:	aa0b      	add	r2, sp, #44	; 0x2c
 80085d8:	4621      	mov	r1, r4
 80085da:	4628      	mov	r0, r5
 80085dc:	f000 f9d8 	bl	8008990 <_printf_common>
 80085e0:	3001      	adds	r0, #1
 80085e2:	f040 8090 	bne.w	8008706 <_printf_float+0x1e2>
 80085e6:	f04f 30ff 	mov.w	r0, #4294967295
 80085ea:	b00d      	add	sp, #52	; 0x34
 80085ec:	ecbd 8b02 	vpop	{d8}
 80085f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085f4:	4642      	mov	r2, r8
 80085f6:	464b      	mov	r3, r9
 80085f8:	4640      	mov	r0, r8
 80085fa:	4649      	mov	r1, r9
 80085fc:	f7f8 faa6 	bl	8000b4c <__aeabi_dcmpun>
 8008600:	b140      	cbz	r0, 8008614 <_printf_float+0xf0>
 8008602:	464b      	mov	r3, r9
 8008604:	2b00      	cmp	r3, #0
 8008606:	bfbc      	itt	lt
 8008608:	232d      	movlt	r3, #45	; 0x2d
 800860a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800860e:	487f      	ldr	r0, [pc, #508]	; (800880c <_printf_float+0x2e8>)
 8008610:	4b7f      	ldr	r3, [pc, #508]	; (8008810 <_printf_float+0x2ec>)
 8008612:	e7d1      	b.n	80085b8 <_printf_float+0x94>
 8008614:	6863      	ldr	r3, [r4, #4]
 8008616:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800861a:	9206      	str	r2, [sp, #24]
 800861c:	1c5a      	adds	r2, r3, #1
 800861e:	d13f      	bne.n	80086a0 <_printf_float+0x17c>
 8008620:	2306      	movs	r3, #6
 8008622:	6063      	str	r3, [r4, #4]
 8008624:	9b05      	ldr	r3, [sp, #20]
 8008626:	6861      	ldr	r1, [r4, #4]
 8008628:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800862c:	2300      	movs	r3, #0
 800862e:	9303      	str	r3, [sp, #12]
 8008630:	ab0a      	add	r3, sp, #40	; 0x28
 8008632:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008636:	ab09      	add	r3, sp, #36	; 0x24
 8008638:	ec49 8b10 	vmov	d0, r8, r9
 800863c:	9300      	str	r3, [sp, #0]
 800863e:	6022      	str	r2, [r4, #0]
 8008640:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008644:	4628      	mov	r0, r5
 8008646:	f7ff fecd 	bl	80083e4 <__cvt>
 800864a:	9b06      	ldr	r3, [sp, #24]
 800864c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800864e:	2b47      	cmp	r3, #71	; 0x47
 8008650:	4680      	mov	r8, r0
 8008652:	d108      	bne.n	8008666 <_printf_float+0x142>
 8008654:	1cc8      	adds	r0, r1, #3
 8008656:	db02      	blt.n	800865e <_printf_float+0x13a>
 8008658:	6863      	ldr	r3, [r4, #4]
 800865a:	4299      	cmp	r1, r3
 800865c:	dd41      	ble.n	80086e2 <_printf_float+0x1be>
 800865e:	f1ab 0b02 	sub.w	fp, fp, #2
 8008662:	fa5f fb8b 	uxtb.w	fp, fp
 8008666:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800866a:	d820      	bhi.n	80086ae <_printf_float+0x18a>
 800866c:	3901      	subs	r1, #1
 800866e:	465a      	mov	r2, fp
 8008670:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008674:	9109      	str	r1, [sp, #36]	; 0x24
 8008676:	f7ff ff17 	bl	80084a8 <__exponent>
 800867a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800867c:	1813      	adds	r3, r2, r0
 800867e:	2a01      	cmp	r2, #1
 8008680:	4681      	mov	r9, r0
 8008682:	6123      	str	r3, [r4, #16]
 8008684:	dc02      	bgt.n	800868c <_printf_float+0x168>
 8008686:	6822      	ldr	r2, [r4, #0]
 8008688:	07d2      	lsls	r2, r2, #31
 800868a:	d501      	bpl.n	8008690 <_printf_float+0x16c>
 800868c:	3301      	adds	r3, #1
 800868e:	6123      	str	r3, [r4, #16]
 8008690:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008694:	2b00      	cmp	r3, #0
 8008696:	d09c      	beq.n	80085d2 <_printf_float+0xae>
 8008698:	232d      	movs	r3, #45	; 0x2d
 800869a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800869e:	e798      	b.n	80085d2 <_printf_float+0xae>
 80086a0:	9a06      	ldr	r2, [sp, #24]
 80086a2:	2a47      	cmp	r2, #71	; 0x47
 80086a4:	d1be      	bne.n	8008624 <_printf_float+0x100>
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1bc      	bne.n	8008624 <_printf_float+0x100>
 80086aa:	2301      	movs	r3, #1
 80086ac:	e7b9      	b.n	8008622 <_printf_float+0xfe>
 80086ae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80086b2:	d118      	bne.n	80086e6 <_printf_float+0x1c2>
 80086b4:	2900      	cmp	r1, #0
 80086b6:	6863      	ldr	r3, [r4, #4]
 80086b8:	dd0b      	ble.n	80086d2 <_printf_float+0x1ae>
 80086ba:	6121      	str	r1, [r4, #16]
 80086bc:	b913      	cbnz	r3, 80086c4 <_printf_float+0x1a0>
 80086be:	6822      	ldr	r2, [r4, #0]
 80086c0:	07d0      	lsls	r0, r2, #31
 80086c2:	d502      	bpl.n	80086ca <_printf_float+0x1a6>
 80086c4:	3301      	adds	r3, #1
 80086c6:	440b      	add	r3, r1
 80086c8:	6123      	str	r3, [r4, #16]
 80086ca:	65a1      	str	r1, [r4, #88]	; 0x58
 80086cc:	f04f 0900 	mov.w	r9, #0
 80086d0:	e7de      	b.n	8008690 <_printf_float+0x16c>
 80086d2:	b913      	cbnz	r3, 80086da <_printf_float+0x1b6>
 80086d4:	6822      	ldr	r2, [r4, #0]
 80086d6:	07d2      	lsls	r2, r2, #31
 80086d8:	d501      	bpl.n	80086de <_printf_float+0x1ba>
 80086da:	3302      	adds	r3, #2
 80086dc:	e7f4      	b.n	80086c8 <_printf_float+0x1a4>
 80086de:	2301      	movs	r3, #1
 80086e0:	e7f2      	b.n	80086c8 <_printf_float+0x1a4>
 80086e2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80086e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086e8:	4299      	cmp	r1, r3
 80086ea:	db05      	blt.n	80086f8 <_printf_float+0x1d4>
 80086ec:	6823      	ldr	r3, [r4, #0]
 80086ee:	6121      	str	r1, [r4, #16]
 80086f0:	07d8      	lsls	r0, r3, #31
 80086f2:	d5ea      	bpl.n	80086ca <_printf_float+0x1a6>
 80086f4:	1c4b      	adds	r3, r1, #1
 80086f6:	e7e7      	b.n	80086c8 <_printf_float+0x1a4>
 80086f8:	2900      	cmp	r1, #0
 80086fa:	bfd4      	ite	le
 80086fc:	f1c1 0202 	rsble	r2, r1, #2
 8008700:	2201      	movgt	r2, #1
 8008702:	4413      	add	r3, r2
 8008704:	e7e0      	b.n	80086c8 <_printf_float+0x1a4>
 8008706:	6823      	ldr	r3, [r4, #0]
 8008708:	055a      	lsls	r2, r3, #21
 800870a:	d407      	bmi.n	800871c <_printf_float+0x1f8>
 800870c:	6923      	ldr	r3, [r4, #16]
 800870e:	4642      	mov	r2, r8
 8008710:	4631      	mov	r1, r6
 8008712:	4628      	mov	r0, r5
 8008714:	47b8      	blx	r7
 8008716:	3001      	adds	r0, #1
 8008718:	d12c      	bne.n	8008774 <_printf_float+0x250>
 800871a:	e764      	b.n	80085e6 <_printf_float+0xc2>
 800871c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008720:	f240 80e0 	bls.w	80088e4 <_printf_float+0x3c0>
 8008724:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008728:	2200      	movs	r2, #0
 800872a:	2300      	movs	r3, #0
 800872c:	f7f8 f9dc 	bl	8000ae8 <__aeabi_dcmpeq>
 8008730:	2800      	cmp	r0, #0
 8008732:	d034      	beq.n	800879e <_printf_float+0x27a>
 8008734:	4a37      	ldr	r2, [pc, #220]	; (8008814 <_printf_float+0x2f0>)
 8008736:	2301      	movs	r3, #1
 8008738:	4631      	mov	r1, r6
 800873a:	4628      	mov	r0, r5
 800873c:	47b8      	blx	r7
 800873e:	3001      	adds	r0, #1
 8008740:	f43f af51 	beq.w	80085e6 <_printf_float+0xc2>
 8008744:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008748:	429a      	cmp	r2, r3
 800874a:	db02      	blt.n	8008752 <_printf_float+0x22e>
 800874c:	6823      	ldr	r3, [r4, #0]
 800874e:	07d8      	lsls	r0, r3, #31
 8008750:	d510      	bpl.n	8008774 <_printf_float+0x250>
 8008752:	ee18 3a10 	vmov	r3, s16
 8008756:	4652      	mov	r2, sl
 8008758:	4631      	mov	r1, r6
 800875a:	4628      	mov	r0, r5
 800875c:	47b8      	blx	r7
 800875e:	3001      	adds	r0, #1
 8008760:	f43f af41 	beq.w	80085e6 <_printf_float+0xc2>
 8008764:	f04f 0800 	mov.w	r8, #0
 8008768:	f104 091a 	add.w	r9, r4, #26
 800876c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800876e:	3b01      	subs	r3, #1
 8008770:	4543      	cmp	r3, r8
 8008772:	dc09      	bgt.n	8008788 <_printf_float+0x264>
 8008774:	6823      	ldr	r3, [r4, #0]
 8008776:	079b      	lsls	r3, r3, #30
 8008778:	f100 8105 	bmi.w	8008986 <_printf_float+0x462>
 800877c:	68e0      	ldr	r0, [r4, #12]
 800877e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008780:	4298      	cmp	r0, r3
 8008782:	bfb8      	it	lt
 8008784:	4618      	movlt	r0, r3
 8008786:	e730      	b.n	80085ea <_printf_float+0xc6>
 8008788:	2301      	movs	r3, #1
 800878a:	464a      	mov	r2, r9
 800878c:	4631      	mov	r1, r6
 800878e:	4628      	mov	r0, r5
 8008790:	47b8      	blx	r7
 8008792:	3001      	adds	r0, #1
 8008794:	f43f af27 	beq.w	80085e6 <_printf_float+0xc2>
 8008798:	f108 0801 	add.w	r8, r8, #1
 800879c:	e7e6      	b.n	800876c <_printf_float+0x248>
 800879e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	dc39      	bgt.n	8008818 <_printf_float+0x2f4>
 80087a4:	4a1b      	ldr	r2, [pc, #108]	; (8008814 <_printf_float+0x2f0>)
 80087a6:	2301      	movs	r3, #1
 80087a8:	4631      	mov	r1, r6
 80087aa:	4628      	mov	r0, r5
 80087ac:	47b8      	blx	r7
 80087ae:	3001      	adds	r0, #1
 80087b0:	f43f af19 	beq.w	80085e6 <_printf_float+0xc2>
 80087b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80087b8:	4313      	orrs	r3, r2
 80087ba:	d102      	bne.n	80087c2 <_printf_float+0x29e>
 80087bc:	6823      	ldr	r3, [r4, #0]
 80087be:	07d9      	lsls	r1, r3, #31
 80087c0:	d5d8      	bpl.n	8008774 <_printf_float+0x250>
 80087c2:	ee18 3a10 	vmov	r3, s16
 80087c6:	4652      	mov	r2, sl
 80087c8:	4631      	mov	r1, r6
 80087ca:	4628      	mov	r0, r5
 80087cc:	47b8      	blx	r7
 80087ce:	3001      	adds	r0, #1
 80087d0:	f43f af09 	beq.w	80085e6 <_printf_float+0xc2>
 80087d4:	f04f 0900 	mov.w	r9, #0
 80087d8:	f104 0a1a 	add.w	sl, r4, #26
 80087dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087de:	425b      	negs	r3, r3
 80087e0:	454b      	cmp	r3, r9
 80087e2:	dc01      	bgt.n	80087e8 <_printf_float+0x2c4>
 80087e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087e6:	e792      	b.n	800870e <_printf_float+0x1ea>
 80087e8:	2301      	movs	r3, #1
 80087ea:	4652      	mov	r2, sl
 80087ec:	4631      	mov	r1, r6
 80087ee:	4628      	mov	r0, r5
 80087f0:	47b8      	blx	r7
 80087f2:	3001      	adds	r0, #1
 80087f4:	f43f aef7 	beq.w	80085e6 <_printf_float+0xc2>
 80087f8:	f109 0901 	add.w	r9, r9, #1
 80087fc:	e7ee      	b.n	80087dc <_printf_float+0x2b8>
 80087fe:	bf00      	nop
 8008800:	7fefffff 	.word	0x7fefffff
 8008804:	0800da98 	.word	0x0800da98
 8008808:	0800da9c 	.word	0x0800da9c
 800880c:	0800daa4 	.word	0x0800daa4
 8008810:	0800daa0 	.word	0x0800daa0
 8008814:	0800e599 	.word	0x0800e599
 8008818:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800881a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800881c:	429a      	cmp	r2, r3
 800881e:	bfa8      	it	ge
 8008820:	461a      	movge	r2, r3
 8008822:	2a00      	cmp	r2, #0
 8008824:	4691      	mov	r9, r2
 8008826:	dc37      	bgt.n	8008898 <_printf_float+0x374>
 8008828:	f04f 0b00 	mov.w	fp, #0
 800882c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008830:	f104 021a 	add.w	r2, r4, #26
 8008834:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008836:	9305      	str	r3, [sp, #20]
 8008838:	eba3 0309 	sub.w	r3, r3, r9
 800883c:	455b      	cmp	r3, fp
 800883e:	dc33      	bgt.n	80088a8 <_printf_float+0x384>
 8008840:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008844:	429a      	cmp	r2, r3
 8008846:	db3b      	blt.n	80088c0 <_printf_float+0x39c>
 8008848:	6823      	ldr	r3, [r4, #0]
 800884a:	07da      	lsls	r2, r3, #31
 800884c:	d438      	bmi.n	80088c0 <_printf_float+0x39c>
 800884e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008850:	9a05      	ldr	r2, [sp, #20]
 8008852:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008854:	1a9a      	subs	r2, r3, r2
 8008856:	eba3 0901 	sub.w	r9, r3, r1
 800885a:	4591      	cmp	r9, r2
 800885c:	bfa8      	it	ge
 800885e:	4691      	movge	r9, r2
 8008860:	f1b9 0f00 	cmp.w	r9, #0
 8008864:	dc35      	bgt.n	80088d2 <_printf_float+0x3ae>
 8008866:	f04f 0800 	mov.w	r8, #0
 800886a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800886e:	f104 0a1a 	add.w	sl, r4, #26
 8008872:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008876:	1a9b      	subs	r3, r3, r2
 8008878:	eba3 0309 	sub.w	r3, r3, r9
 800887c:	4543      	cmp	r3, r8
 800887e:	f77f af79 	ble.w	8008774 <_printf_float+0x250>
 8008882:	2301      	movs	r3, #1
 8008884:	4652      	mov	r2, sl
 8008886:	4631      	mov	r1, r6
 8008888:	4628      	mov	r0, r5
 800888a:	47b8      	blx	r7
 800888c:	3001      	adds	r0, #1
 800888e:	f43f aeaa 	beq.w	80085e6 <_printf_float+0xc2>
 8008892:	f108 0801 	add.w	r8, r8, #1
 8008896:	e7ec      	b.n	8008872 <_printf_float+0x34e>
 8008898:	4613      	mov	r3, r2
 800889a:	4631      	mov	r1, r6
 800889c:	4642      	mov	r2, r8
 800889e:	4628      	mov	r0, r5
 80088a0:	47b8      	blx	r7
 80088a2:	3001      	adds	r0, #1
 80088a4:	d1c0      	bne.n	8008828 <_printf_float+0x304>
 80088a6:	e69e      	b.n	80085e6 <_printf_float+0xc2>
 80088a8:	2301      	movs	r3, #1
 80088aa:	4631      	mov	r1, r6
 80088ac:	4628      	mov	r0, r5
 80088ae:	9205      	str	r2, [sp, #20]
 80088b0:	47b8      	blx	r7
 80088b2:	3001      	adds	r0, #1
 80088b4:	f43f ae97 	beq.w	80085e6 <_printf_float+0xc2>
 80088b8:	9a05      	ldr	r2, [sp, #20]
 80088ba:	f10b 0b01 	add.w	fp, fp, #1
 80088be:	e7b9      	b.n	8008834 <_printf_float+0x310>
 80088c0:	ee18 3a10 	vmov	r3, s16
 80088c4:	4652      	mov	r2, sl
 80088c6:	4631      	mov	r1, r6
 80088c8:	4628      	mov	r0, r5
 80088ca:	47b8      	blx	r7
 80088cc:	3001      	adds	r0, #1
 80088ce:	d1be      	bne.n	800884e <_printf_float+0x32a>
 80088d0:	e689      	b.n	80085e6 <_printf_float+0xc2>
 80088d2:	9a05      	ldr	r2, [sp, #20]
 80088d4:	464b      	mov	r3, r9
 80088d6:	4442      	add	r2, r8
 80088d8:	4631      	mov	r1, r6
 80088da:	4628      	mov	r0, r5
 80088dc:	47b8      	blx	r7
 80088de:	3001      	adds	r0, #1
 80088e0:	d1c1      	bne.n	8008866 <_printf_float+0x342>
 80088e2:	e680      	b.n	80085e6 <_printf_float+0xc2>
 80088e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088e6:	2a01      	cmp	r2, #1
 80088e8:	dc01      	bgt.n	80088ee <_printf_float+0x3ca>
 80088ea:	07db      	lsls	r3, r3, #31
 80088ec:	d538      	bpl.n	8008960 <_printf_float+0x43c>
 80088ee:	2301      	movs	r3, #1
 80088f0:	4642      	mov	r2, r8
 80088f2:	4631      	mov	r1, r6
 80088f4:	4628      	mov	r0, r5
 80088f6:	47b8      	blx	r7
 80088f8:	3001      	adds	r0, #1
 80088fa:	f43f ae74 	beq.w	80085e6 <_printf_float+0xc2>
 80088fe:	ee18 3a10 	vmov	r3, s16
 8008902:	4652      	mov	r2, sl
 8008904:	4631      	mov	r1, r6
 8008906:	4628      	mov	r0, r5
 8008908:	47b8      	blx	r7
 800890a:	3001      	adds	r0, #1
 800890c:	f43f ae6b 	beq.w	80085e6 <_printf_float+0xc2>
 8008910:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008914:	2200      	movs	r2, #0
 8008916:	2300      	movs	r3, #0
 8008918:	f7f8 f8e6 	bl	8000ae8 <__aeabi_dcmpeq>
 800891c:	b9d8      	cbnz	r0, 8008956 <_printf_float+0x432>
 800891e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008920:	f108 0201 	add.w	r2, r8, #1
 8008924:	3b01      	subs	r3, #1
 8008926:	4631      	mov	r1, r6
 8008928:	4628      	mov	r0, r5
 800892a:	47b8      	blx	r7
 800892c:	3001      	adds	r0, #1
 800892e:	d10e      	bne.n	800894e <_printf_float+0x42a>
 8008930:	e659      	b.n	80085e6 <_printf_float+0xc2>
 8008932:	2301      	movs	r3, #1
 8008934:	4652      	mov	r2, sl
 8008936:	4631      	mov	r1, r6
 8008938:	4628      	mov	r0, r5
 800893a:	47b8      	blx	r7
 800893c:	3001      	adds	r0, #1
 800893e:	f43f ae52 	beq.w	80085e6 <_printf_float+0xc2>
 8008942:	f108 0801 	add.w	r8, r8, #1
 8008946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008948:	3b01      	subs	r3, #1
 800894a:	4543      	cmp	r3, r8
 800894c:	dcf1      	bgt.n	8008932 <_printf_float+0x40e>
 800894e:	464b      	mov	r3, r9
 8008950:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008954:	e6dc      	b.n	8008710 <_printf_float+0x1ec>
 8008956:	f04f 0800 	mov.w	r8, #0
 800895a:	f104 0a1a 	add.w	sl, r4, #26
 800895e:	e7f2      	b.n	8008946 <_printf_float+0x422>
 8008960:	2301      	movs	r3, #1
 8008962:	4642      	mov	r2, r8
 8008964:	e7df      	b.n	8008926 <_printf_float+0x402>
 8008966:	2301      	movs	r3, #1
 8008968:	464a      	mov	r2, r9
 800896a:	4631      	mov	r1, r6
 800896c:	4628      	mov	r0, r5
 800896e:	47b8      	blx	r7
 8008970:	3001      	adds	r0, #1
 8008972:	f43f ae38 	beq.w	80085e6 <_printf_float+0xc2>
 8008976:	f108 0801 	add.w	r8, r8, #1
 800897a:	68e3      	ldr	r3, [r4, #12]
 800897c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800897e:	1a5b      	subs	r3, r3, r1
 8008980:	4543      	cmp	r3, r8
 8008982:	dcf0      	bgt.n	8008966 <_printf_float+0x442>
 8008984:	e6fa      	b.n	800877c <_printf_float+0x258>
 8008986:	f04f 0800 	mov.w	r8, #0
 800898a:	f104 0919 	add.w	r9, r4, #25
 800898e:	e7f4      	b.n	800897a <_printf_float+0x456>

08008990 <_printf_common>:
 8008990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008994:	4616      	mov	r6, r2
 8008996:	4699      	mov	r9, r3
 8008998:	688a      	ldr	r2, [r1, #8]
 800899a:	690b      	ldr	r3, [r1, #16]
 800899c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80089a0:	4293      	cmp	r3, r2
 80089a2:	bfb8      	it	lt
 80089a4:	4613      	movlt	r3, r2
 80089a6:	6033      	str	r3, [r6, #0]
 80089a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80089ac:	4607      	mov	r7, r0
 80089ae:	460c      	mov	r4, r1
 80089b0:	b10a      	cbz	r2, 80089b6 <_printf_common+0x26>
 80089b2:	3301      	adds	r3, #1
 80089b4:	6033      	str	r3, [r6, #0]
 80089b6:	6823      	ldr	r3, [r4, #0]
 80089b8:	0699      	lsls	r1, r3, #26
 80089ba:	bf42      	ittt	mi
 80089bc:	6833      	ldrmi	r3, [r6, #0]
 80089be:	3302      	addmi	r3, #2
 80089c0:	6033      	strmi	r3, [r6, #0]
 80089c2:	6825      	ldr	r5, [r4, #0]
 80089c4:	f015 0506 	ands.w	r5, r5, #6
 80089c8:	d106      	bne.n	80089d8 <_printf_common+0x48>
 80089ca:	f104 0a19 	add.w	sl, r4, #25
 80089ce:	68e3      	ldr	r3, [r4, #12]
 80089d0:	6832      	ldr	r2, [r6, #0]
 80089d2:	1a9b      	subs	r3, r3, r2
 80089d4:	42ab      	cmp	r3, r5
 80089d6:	dc26      	bgt.n	8008a26 <_printf_common+0x96>
 80089d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80089dc:	1e13      	subs	r3, r2, #0
 80089de:	6822      	ldr	r2, [r4, #0]
 80089e0:	bf18      	it	ne
 80089e2:	2301      	movne	r3, #1
 80089e4:	0692      	lsls	r2, r2, #26
 80089e6:	d42b      	bmi.n	8008a40 <_printf_common+0xb0>
 80089e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089ec:	4649      	mov	r1, r9
 80089ee:	4638      	mov	r0, r7
 80089f0:	47c0      	blx	r8
 80089f2:	3001      	adds	r0, #1
 80089f4:	d01e      	beq.n	8008a34 <_printf_common+0xa4>
 80089f6:	6823      	ldr	r3, [r4, #0]
 80089f8:	68e5      	ldr	r5, [r4, #12]
 80089fa:	6832      	ldr	r2, [r6, #0]
 80089fc:	f003 0306 	and.w	r3, r3, #6
 8008a00:	2b04      	cmp	r3, #4
 8008a02:	bf08      	it	eq
 8008a04:	1aad      	subeq	r5, r5, r2
 8008a06:	68a3      	ldr	r3, [r4, #8]
 8008a08:	6922      	ldr	r2, [r4, #16]
 8008a0a:	bf0c      	ite	eq
 8008a0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a10:	2500      	movne	r5, #0
 8008a12:	4293      	cmp	r3, r2
 8008a14:	bfc4      	itt	gt
 8008a16:	1a9b      	subgt	r3, r3, r2
 8008a18:	18ed      	addgt	r5, r5, r3
 8008a1a:	2600      	movs	r6, #0
 8008a1c:	341a      	adds	r4, #26
 8008a1e:	42b5      	cmp	r5, r6
 8008a20:	d11a      	bne.n	8008a58 <_printf_common+0xc8>
 8008a22:	2000      	movs	r0, #0
 8008a24:	e008      	b.n	8008a38 <_printf_common+0xa8>
 8008a26:	2301      	movs	r3, #1
 8008a28:	4652      	mov	r2, sl
 8008a2a:	4649      	mov	r1, r9
 8008a2c:	4638      	mov	r0, r7
 8008a2e:	47c0      	blx	r8
 8008a30:	3001      	adds	r0, #1
 8008a32:	d103      	bne.n	8008a3c <_printf_common+0xac>
 8008a34:	f04f 30ff 	mov.w	r0, #4294967295
 8008a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a3c:	3501      	adds	r5, #1
 8008a3e:	e7c6      	b.n	80089ce <_printf_common+0x3e>
 8008a40:	18e1      	adds	r1, r4, r3
 8008a42:	1c5a      	adds	r2, r3, #1
 8008a44:	2030      	movs	r0, #48	; 0x30
 8008a46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a4a:	4422      	add	r2, r4
 8008a4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a54:	3302      	adds	r3, #2
 8008a56:	e7c7      	b.n	80089e8 <_printf_common+0x58>
 8008a58:	2301      	movs	r3, #1
 8008a5a:	4622      	mov	r2, r4
 8008a5c:	4649      	mov	r1, r9
 8008a5e:	4638      	mov	r0, r7
 8008a60:	47c0      	blx	r8
 8008a62:	3001      	adds	r0, #1
 8008a64:	d0e6      	beq.n	8008a34 <_printf_common+0xa4>
 8008a66:	3601      	adds	r6, #1
 8008a68:	e7d9      	b.n	8008a1e <_printf_common+0x8e>
	...

08008a6c <_printf_i>:
 8008a6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a70:	7e0f      	ldrb	r7, [r1, #24]
 8008a72:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008a74:	2f78      	cmp	r7, #120	; 0x78
 8008a76:	4691      	mov	r9, r2
 8008a78:	4680      	mov	r8, r0
 8008a7a:	460c      	mov	r4, r1
 8008a7c:	469a      	mov	sl, r3
 8008a7e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008a82:	d807      	bhi.n	8008a94 <_printf_i+0x28>
 8008a84:	2f62      	cmp	r7, #98	; 0x62
 8008a86:	d80a      	bhi.n	8008a9e <_printf_i+0x32>
 8008a88:	2f00      	cmp	r7, #0
 8008a8a:	f000 80d8 	beq.w	8008c3e <_printf_i+0x1d2>
 8008a8e:	2f58      	cmp	r7, #88	; 0x58
 8008a90:	f000 80a3 	beq.w	8008bda <_printf_i+0x16e>
 8008a94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008a9c:	e03a      	b.n	8008b14 <_printf_i+0xa8>
 8008a9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008aa2:	2b15      	cmp	r3, #21
 8008aa4:	d8f6      	bhi.n	8008a94 <_printf_i+0x28>
 8008aa6:	a101      	add	r1, pc, #4	; (adr r1, 8008aac <_printf_i+0x40>)
 8008aa8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008aac:	08008b05 	.word	0x08008b05
 8008ab0:	08008b19 	.word	0x08008b19
 8008ab4:	08008a95 	.word	0x08008a95
 8008ab8:	08008a95 	.word	0x08008a95
 8008abc:	08008a95 	.word	0x08008a95
 8008ac0:	08008a95 	.word	0x08008a95
 8008ac4:	08008b19 	.word	0x08008b19
 8008ac8:	08008a95 	.word	0x08008a95
 8008acc:	08008a95 	.word	0x08008a95
 8008ad0:	08008a95 	.word	0x08008a95
 8008ad4:	08008a95 	.word	0x08008a95
 8008ad8:	08008c25 	.word	0x08008c25
 8008adc:	08008b49 	.word	0x08008b49
 8008ae0:	08008c07 	.word	0x08008c07
 8008ae4:	08008a95 	.word	0x08008a95
 8008ae8:	08008a95 	.word	0x08008a95
 8008aec:	08008c47 	.word	0x08008c47
 8008af0:	08008a95 	.word	0x08008a95
 8008af4:	08008b49 	.word	0x08008b49
 8008af8:	08008a95 	.word	0x08008a95
 8008afc:	08008a95 	.word	0x08008a95
 8008b00:	08008c0f 	.word	0x08008c0f
 8008b04:	682b      	ldr	r3, [r5, #0]
 8008b06:	1d1a      	adds	r2, r3, #4
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	602a      	str	r2, [r5, #0]
 8008b0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b14:	2301      	movs	r3, #1
 8008b16:	e0a3      	b.n	8008c60 <_printf_i+0x1f4>
 8008b18:	6820      	ldr	r0, [r4, #0]
 8008b1a:	6829      	ldr	r1, [r5, #0]
 8008b1c:	0606      	lsls	r6, r0, #24
 8008b1e:	f101 0304 	add.w	r3, r1, #4
 8008b22:	d50a      	bpl.n	8008b3a <_printf_i+0xce>
 8008b24:	680e      	ldr	r6, [r1, #0]
 8008b26:	602b      	str	r3, [r5, #0]
 8008b28:	2e00      	cmp	r6, #0
 8008b2a:	da03      	bge.n	8008b34 <_printf_i+0xc8>
 8008b2c:	232d      	movs	r3, #45	; 0x2d
 8008b2e:	4276      	negs	r6, r6
 8008b30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b34:	485e      	ldr	r0, [pc, #376]	; (8008cb0 <_printf_i+0x244>)
 8008b36:	230a      	movs	r3, #10
 8008b38:	e019      	b.n	8008b6e <_printf_i+0x102>
 8008b3a:	680e      	ldr	r6, [r1, #0]
 8008b3c:	602b      	str	r3, [r5, #0]
 8008b3e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008b42:	bf18      	it	ne
 8008b44:	b236      	sxthne	r6, r6
 8008b46:	e7ef      	b.n	8008b28 <_printf_i+0xbc>
 8008b48:	682b      	ldr	r3, [r5, #0]
 8008b4a:	6820      	ldr	r0, [r4, #0]
 8008b4c:	1d19      	adds	r1, r3, #4
 8008b4e:	6029      	str	r1, [r5, #0]
 8008b50:	0601      	lsls	r1, r0, #24
 8008b52:	d501      	bpl.n	8008b58 <_printf_i+0xec>
 8008b54:	681e      	ldr	r6, [r3, #0]
 8008b56:	e002      	b.n	8008b5e <_printf_i+0xf2>
 8008b58:	0646      	lsls	r6, r0, #25
 8008b5a:	d5fb      	bpl.n	8008b54 <_printf_i+0xe8>
 8008b5c:	881e      	ldrh	r6, [r3, #0]
 8008b5e:	4854      	ldr	r0, [pc, #336]	; (8008cb0 <_printf_i+0x244>)
 8008b60:	2f6f      	cmp	r7, #111	; 0x6f
 8008b62:	bf0c      	ite	eq
 8008b64:	2308      	moveq	r3, #8
 8008b66:	230a      	movne	r3, #10
 8008b68:	2100      	movs	r1, #0
 8008b6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b6e:	6865      	ldr	r5, [r4, #4]
 8008b70:	60a5      	str	r5, [r4, #8]
 8008b72:	2d00      	cmp	r5, #0
 8008b74:	bfa2      	ittt	ge
 8008b76:	6821      	ldrge	r1, [r4, #0]
 8008b78:	f021 0104 	bicge.w	r1, r1, #4
 8008b7c:	6021      	strge	r1, [r4, #0]
 8008b7e:	b90e      	cbnz	r6, 8008b84 <_printf_i+0x118>
 8008b80:	2d00      	cmp	r5, #0
 8008b82:	d04d      	beq.n	8008c20 <_printf_i+0x1b4>
 8008b84:	4615      	mov	r5, r2
 8008b86:	fbb6 f1f3 	udiv	r1, r6, r3
 8008b8a:	fb03 6711 	mls	r7, r3, r1, r6
 8008b8e:	5dc7      	ldrb	r7, [r0, r7]
 8008b90:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008b94:	4637      	mov	r7, r6
 8008b96:	42bb      	cmp	r3, r7
 8008b98:	460e      	mov	r6, r1
 8008b9a:	d9f4      	bls.n	8008b86 <_printf_i+0x11a>
 8008b9c:	2b08      	cmp	r3, #8
 8008b9e:	d10b      	bne.n	8008bb8 <_printf_i+0x14c>
 8008ba0:	6823      	ldr	r3, [r4, #0]
 8008ba2:	07de      	lsls	r6, r3, #31
 8008ba4:	d508      	bpl.n	8008bb8 <_printf_i+0x14c>
 8008ba6:	6923      	ldr	r3, [r4, #16]
 8008ba8:	6861      	ldr	r1, [r4, #4]
 8008baa:	4299      	cmp	r1, r3
 8008bac:	bfde      	ittt	le
 8008bae:	2330      	movle	r3, #48	; 0x30
 8008bb0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008bb4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008bb8:	1b52      	subs	r2, r2, r5
 8008bba:	6122      	str	r2, [r4, #16]
 8008bbc:	f8cd a000 	str.w	sl, [sp]
 8008bc0:	464b      	mov	r3, r9
 8008bc2:	aa03      	add	r2, sp, #12
 8008bc4:	4621      	mov	r1, r4
 8008bc6:	4640      	mov	r0, r8
 8008bc8:	f7ff fee2 	bl	8008990 <_printf_common>
 8008bcc:	3001      	adds	r0, #1
 8008bce:	d14c      	bne.n	8008c6a <_printf_i+0x1fe>
 8008bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd4:	b004      	add	sp, #16
 8008bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bda:	4835      	ldr	r0, [pc, #212]	; (8008cb0 <_printf_i+0x244>)
 8008bdc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008be0:	6829      	ldr	r1, [r5, #0]
 8008be2:	6823      	ldr	r3, [r4, #0]
 8008be4:	f851 6b04 	ldr.w	r6, [r1], #4
 8008be8:	6029      	str	r1, [r5, #0]
 8008bea:	061d      	lsls	r5, r3, #24
 8008bec:	d514      	bpl.n	8008c18 <_printf_i+0x1ac>
 8008bee:	07df      	lsls	r7, r3, #31
 8008bf0:	bf44      	itt	mi
 8008bf2:	f043 0320 	orrmi.w	r3, r3, #32
 8008bf6:	6023      	strmi	r3, [r4, #0]
 8008bf8:	b91e      	cbnz	r6, 8008c02 <_printf_i+0x196>
 8008bfa:	6823      	ldr	r3, [r4, #0]
 8008bfc:	f023 0320 	bic.w	r3, r3, #32
 8008c00:	6023      	str	r3, [r4, #0]
 8008c02:	2310      	movs	r3, #16
 8008c04:	e7b0      	b.n	8008b68 <_printf_i+0xfc>
 8008c06:	6823      	ldr	r3, [r4, #0]
 8008c08:	f043 0320 	orr.w	r3, r3, #32
 8008c0c:	6023      	str	r3, [r4, #0]
 8008c0e:	2378      	movs	r3, #120	; 0x78
 8008c10:	4828      	ldr	r0, [pc, #160]	; (8008cb4 <_printf_i+0x248>)
 8008c12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c16:	e7e3      	b.n	8008be0 <_printf_i+0x174>
 8008c18:	0659      	lsls	r1, r3, #25
 8008c1a:	bf48      	it	mi
 8008c1c:	b2b6      	uxthmi	r6, r6
 8008c1e:	e7e6      	b.n	8008bee <_printf_i+0x182>
 8008c20:	4615      	mov	r5, r2
 8008c22:	e7bb      	b.n	8008b9c <_printf_i+0x130>
 8008c24:	682b      	ldr	r3, [r5, #0]
 8008c26:	6826      	ldr	r6, [r4, #0]
 8008c28:	6961      	ldr	r1, [r4, #20]
 8008c2a:	1d18      	adds	r0, r3, #4
 8008c2c:	6028      	str	r0, [r5, #0]
 8008c2e:	0635      	lsls	r5, r6, #24
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	d501      	bpl.n	8008c38 <_printf_i+0x1cc>
 8008c34:	6019      	str	r1, [r3, #0]
 8008c36:	e002      	b.n	8008c3e <_printf_i+0x1d2>
 8008c38:	0670      	lsls	r0, r6, #25
 8008c3a:	d5fb      	bpl.n	8008c34 <_printf_i+0x1c8>
 8008c3c:	8019      	strh	r1, [r3, #0]
 8008c3e:	2300      	movs	r3, #0
 8008c40:	6123      	str	r3, [r4, #16]
 8008c42:	4615      	mov	r5, r2
 8008c44:	e7ba      	b.n	8008bbc <_printf_i+0x150>
 8008c46:	682b      	ldr	r3, [r5, #0]
 8008c48:	1d1a      	adds	r2, r3, #4
 8008c4a:	602a      	str	r2, [r5, #0]
 8008c4c:	681d      	ldr	r5, [r3, #0]
 8008c4e:	6862      	ldr	r2, [r4, #4]
 8008c50:	2100      	movs	r1, #0
 8008c52:	4628      	mov	r0, r5
 8008c54:	f7f7 fad4 	bl	8000200 <memchr>
 8008c58:	b108      	cbz	r0, 8008c5e <_printf_i+0x1f2>
 8008c5a:	1b40      	subs	r0, r0, r5
 8008c5c:	6060      	str	r0, [r4, #4]
 8008c5e:	6863      	ldr	r3, [r4, #4]
 8008c60:	6123      	str	r3, [r4, #16]
 8008c62:	2300      	movs	r3, #0
 8008c64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c68:	e7a8      	b.n	8008bbc <_printf_i+0x150>
 8008c6a:	6923      	ldr	r3, [r4, #16]
 8008c6c:	462a      	mov	r2, r5
 8008c6e:	4649      	mov	r1, r9
 8008c70:	4640      	mov	r0, r8
 8008c72:	47d0      	blx	sl
 8008c74:	3001      	adds	r0, #1
 8008c76:	d0ab      	beq.n	8008bd0 <_printf_i+0x164>
 8008c78:	6823      	ldr	r3, [r4, #0]
 8008c7a:	079b      	lsls	r3, r3, #30
 8008c7c:	d413      	bmi.n	8008ca6 <_printf_i+0x23a>
 8008c7e:	68e0      	ldr	r0, [r4, #12]
 8008c80:	9b03      	ldr	r3, [sp, #12]
 8008c82:	4298      	cmp	r0, r3
 8008c84:	bfb8      	it	lt
 8008c86:	4618      	movlt	r0, r3
 8008c88:	e7a4      	b.n	8008bd4 <_printf_i+0x168>
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	4632      	mov	r2, r6
 8008c8e:	4649      	mov	r1, r9
 8008c90:	4640      	mov	r0, r8
 8008c92:	47d0      	blx	sl
 8008c94:	3001      	adds	r0, #1
 8008c96:	d09b      	beq.n	8008bd0 <_printf_i+0x164>
 8008c98:	3501      	adds	r5, #1
 8008c9a:	68e3      	ldr	r3, [r4, #12]
 8008c9c:	9903      	ldr	r1, [sp, #12]
 8008c9e:	1a5b      	subs	r3, r3, r1
 8008ca0:	42ab      	cmp	r3, r5
 8008ca2:	dcf2      	bgt.n	8008c8a <_printf_i+0x21e>
 8008ca4:	e7eb      	b.n	8008c7e <_printf_i+0x212>
 8008ca6:	2500      	movs	r5, #0
 8008ca8:	f104 0619 	add.w	r6, r4, #25
 8008cac:	e7f5      	b.n	8008c9a <_printf_i+0x22e>
 8008cae:	bf00      	nop
 8008cb0:	0800daa8 	.word	0x0800daa8
 8008cb4:	0800dab9 	.word	0x0800dab9

08008cb8 <_scanf_float>:
 8008cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cbc:	b087      	sub	sp, #28
 8008cbe:	4617      	mov	r7, r2
 8008cc0:	9303      	str	r3, [sp, #12]
 8008cc2:	688b      	ldr	r3, [r1, #8]
 8008cc4:	1e5a      	subs	r2, r3, #1
 8008cc6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008cca:	bf83      	ittte	hi
 8008ccc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008cd0:	195b      	addhi	r3, r3, r5
 8008cd2:	9302      	strhi	r3, [sp, #8]
 8008cd4:	2300      	movls	r3, #0
 8008cd6:	bf86      	itte	hi
 8008cd8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008cdc:	608b      	strhi	r3, [r1, #8]
 8008cde:	9302      	strls	r3, [sp, #8]
 8008ce0:	680b      	ldr	r3, [r1, #0]
 8008ce2:	468b      	mov	fp, r1
 8008ce4:	2500      	movs	r5, #0
 8008ce6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008cea:	f84b 3b1c 	str.w	r3, [fp], #28
 8008cee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008cf2:	4680      	mov	r8, r0
 8008cf4:	460c      	mov	r4, r1
 8008cf6:	465e      	mov	r6, fp
 8008cf8:	46aa      	mov	sl, r5
 8008cfa:	46a9      	mov	r9, r5
 8008cfc:	9501      	str	r5, [sp, #4]
 8008cfe:	68a2      	ldr	r2, [r4, #8]
 8008d00:	b152      	cbz	r2, 8008d18 <_scanf_float+0x60>
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	2b4e      	cmp	r3, #78	; 0x4e
 8008d08:	d864      	bhi.n	8008dd4 <_scanf_float+0x11c>
 8008d0a:	2b40      	cmp	r3, #64	; 0x40
 8008d0c:	d83c      	bhi.n	8008d88 <_scanf_float+0xd0>
 8008d0e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008d12:	b2c8      	uxtb	r0, r1
 8008d14:	280e      	cmp	r0, #14
 8008d16:	d93a      	bls.n	8008d8e <_scanf_float+0xd6>
 8008d18:	f1b9 0f00 	cmp.w	r9, #0
 8008d1c:	d003      	beq.n	8008d26 <_scanf_float+0x6e>
 8008d1e:	6823      	ldr	r3, [r4, #0]
 8008d20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d24:	6023      	str	r3, [r4, #0]
 8008d26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d2a:	f1ba 0f01 	cmp.w	sl, #1
 8008d2e:	f200 8113 	bhi.w	8008f58 <_scanf_float+0x2a0>
 8008d32:	455e      	cmp	r6, fp
 8008d34:	f200 8105 	bhi.w	8008f42 <_scanf_float+0x28a>
 8008d38:	2501      	movs	r5, #1
 8008d3a:	4628      	mov	r0, r5
 8008d3c:	b007      	add	sp, #28
 8008d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d42:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008d46:	2a0d      	cmp	r2, #13
 8008d48:	d8e6      	bhi.n	8008d18 <_scanf_float+0x60>
 8008d4a:	a101      	add	r1, pc, #4	; (adr r1, 8008d50 <_scanf_float+0x98>)
 8008d4c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008d50:	08008e8f 	.word	0x08008e8f
 8008d54:	08008d19 	.word	0x08008d19
 8008d58:	08008d19 	.word	0x08008d19
 8008d5c:	08008d19 	.word	0x08008d19
 8008d60:	08008eef 	.word	0x08008eef
 8008d64:	08008ec7 	.word	0x08008ec7
 8008d68:	08008d19 	.word	0x08008d19
 8008d6c:	08008d19 	.word	0x08008d19
 8008d70:	08008e9d 	.word	0x08008e9d
 8008d74:	08008d19 	.word	0x08008d19
 8008d78:	08008d19 	.word	0x08008d19
 8008d7c:	08008d19 	.word	0x08008d19
 8008d80:	08008d19 	.word	0x08008d19
 8008d84:	08008e55 	.word	0x08008e55
 8008d88:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008d8c:	e7db      	b.n	8008d46 <_scanf_float+0x8e>
 8008d8e:	290e      	cmp	r1, #14
 8008d90:	d8c2      	bhi.n	8008d18 <_scanf_float+0x60>
 8008d92:	a001      	add	r0, pc, #4	; (adr r0, 8008d98 <_scanf_float+0xe0>)
 8008d94:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008d98:	08008e47 	.word	0x08008e47
 8008d9c:	08008d19 	.word	0x08008d19
 8008da0:	08008e47 	.word	0x08008e47
 8008da4:	08008edb 	.word	0x08008edb
 8008da8:	08008d19 	.word	0x08008d19
 8008dac:	08008df5 	.word	0x08008df5
 8008db0:	08008e31 	.word	0x08008e31
 8008db4:	08008e31 	.word	0x08008e31
 8008db8:	08008e31 	.word	0x08008e31
 8008dbc:	08008e31 	.word	0x08008e31
 8008dc0:	08008e31 	.word	0x08008e31
 8008dc4:	08008e31 	.word	0x08008e31
 8008dc8:	08008e31 	.word	0x08008e31
 8008dcc:	08008e31 	.word	0x08008e31
 8008dd0:	08008e31 	.word	0x08008e31
 8008dd4:	2b6e      	cmp	r3, #110	; 0x6e
 8008dd6:	d809      	bhi.n	8008dec <_scanf_float+0x134>
 8008dd8:	2b60      	cmp	r3, #96	; 0x60
 8008dda:	d8b2      	bhi.n	8008d42 <_scanf_float+0x8a>
 8008ddc:	2b54      	cmp	r3, #84	; 0x54
 8008dde:	d077      	beq.n	8008ed0 <_scanf_float+0x218>
 8008de0:	2b59      	cmp	r3, #89	; 0x59
 8008de2:	d199      	bne.n	8008d18 <_scanf_float+0x60>
 8008de4:	2d07      	cmp	r5, #7
 8008de6:	d197      	bne.n	8008d18 <_scanf_float+0x60>
 8008de8:	2508      	movs	r5, #8
 8008dea:	e029      	b.n	8008e40 <_scanf_float+0x188>
 8008dec:	2b74      	cmp	r3, #116	; 0x74
 8008dee:	d06f      	beq.n	8008ed0 <_scanf_float+0x218>
 8008df0:	2b79      	cmp	r3, #121	; 0x79
 8008df2:	e7f6      	b.n	8008de2 <_scanf_float+0x12a>
 8008df4:	6821      	ldr	r1, [r4, #0]
 8008df6:	05c8      	lsls	r0, r1, #23
 8008df8:	d51a      	bpl.n	8008e30 <_scanf_float+0x178>
 8008dfa:	9b02      	ldr	r3, [sp, #8]
 8008dfc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008e00:	6021      	str	r1, [r4, #0]
 8008e02:	f109 0901 	add.w	r9, r9, #1
 8008e06:	b11b      	cbz	r3, 8008e10 <_scanf_float+0x158>
 8008e08:	3b01      	subs	r3, #1
 8008e0a:	3201      	adds	r2, #1
 8008e0c:	9302      	str	r3, [sp, #8]
 8008e0e:	60a2      	str	r2, [r4, #8]
 8008e10:	68a3      	ldr	r3, [r4, #8]
 8008e12:	3b01      	subs	r3, #1
 8008e14:	60a3      	str	r3, [r4, #8]
 8008e16:	6923      	ldr	r3, [r4, #16]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	6123      	str	r3, [r4, #16]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	607b      	str	r3, [r7, #4]
 8008e24:	f340 8084 	ble.w	8008f30 <_scanf_float+0x278>
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	603b      	str	r3, [r7, #0]
 8008e2e:	e766      	b.n	8008cfe <_scanf_float+0x46>
 8008e30:	eb1a 0f05 	cmn.w	sl, r5
 8008e34:	f47f af70 	bne.w	8008d18 <_scanf_float+0x60>
 8008e38:	6822      	ldr	r2, [r4, #0]
 8008e3a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008e3e:	6022      	str	r2, [r4, #0]
 8008e40:	f806 3b01 	strb.w	r3, [r6], #1
 8008e44:	e7e4      	b.n	8008e10 <_scanf_float+0x158>
 8008e46:	6822      	ldr	r2, [r4, #0]
 8008e48:	0610      	lsls	r0, r2, #24
 8008e4a:	f57f af65 	bpl.w	8008d18 <_scanf_float+0x60>
 8008e4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e52:	e7f4      	b.n	8008e3e <_scanf_float+0x186>
 8008e54:	f1ba 0f00 	cmp.w	sl, #0
 8008e58:	d10e      	bne.n	8008e78 <_scanf_float+0x1c0>
 8008e5a:	f1b9 0f00 	cmp.w	r9, #0
 8008e5e:	d10e      	bne.n	8008e7e <_scanf_float+0x1c6>
 8008e60:	6822      	ldr	r2, [r4, #0]
 8008e62:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008e66:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008e6a:	d108      	bne.n	8008e7e <_scanf_float+0x1c6>
 8008e6c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e70:	6022      	str	r2, [r4, #0]
 8008e72:	f04f 0a01 	mov.w	sl, #1
 8008e76:	e7e3      	b.n	8008e40 <_scanf_float+0x188>
 8008e78:	f1ba 0f02 	cmp.w	sl, #2
 8008e7c:	d055      	beq.n	8008f2a <_scanf_float+0x272>
 8008e7e:	2d01      	cmp	r5, #1
 8008e80:	d002      	beq.n	8008e88 <_scanf_float+0x1d0>
 8008e82:	2d04      	cmp	r5, #4
 8008e84:	f47f af48 	bne.w	8008d18 <_scanf_float+0x60>
 8008e88:	3501      	adds	r5, #1
 8008e8a:	b2ed      	uxtb	r5, r5
 8008e8c:	e7d8      	b.n	8008e40 <_scanf_float+0x188>
 8008e8e:	f1ba 0f01 	cmp.w	sl, #1
 8008e92:	f47f af41 	bne.w	8008d18 <_scanf_float+0x60>
 8008e96:	f04f 0a02 	mov.w	sl, #2
 8008e9a:	e7d1      	b.n	8008e40 <_scanf_float+0x188>
 8008e9c:	b97d      	cbnz	r5, 8008ebe <_scanf_float+0x206>
 8008e9e:	f1b9 0f00 	cmp.w	r9, #0
 8008ea2:	f47f af3c 	bne.w	8008d1e <_scanf_float+0x66>
 8008ea6:	6822      	ldr	r2, [r4, #0]
 8008ea8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008eac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008eb0:	f47f af39 	bne.w	8008d26 <_scanf_float+0x6e>
 8008eb4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008eb8:	6022      	str	r2, [r4, #0]
 8008eba:	2501      	movs	r5, #1
 8008ebc:	e7c0      	b.n	8008e40 <_scanf_float+0x188>
 8008ebe:	2d03      	cmp	r5, #3
 8008ec0:	d0e2      	beq.n	8008e88 <_scanf_float+0x1d0>
 8008ec2:	2d05      	cmp	r5, #5
 8008ec4:	e7de      	b.n	8008e84 <_scanf_float+0x1cc>
 8008ec6:	2d02      	cmp	r5, #2
 8008ec8:	f47f af26 	bne.w	8008d18 <_scanf_float+0x60>
 8008ecc:	2503      	movs	r5, #3
 8008ece:	e7b7      	b.n	8008e40 <_scanf_float+0x188>
 8008ed0:	2d06      	cmp	r5, #6
 8008ed2:	f47f af21 	bne.w	8008d18 <_scanf_float+0x60>
 8008ed6:	2507      	movs	r5, #7
 8008ed8:	e7b2      	b.n	8008e40 <_scanf_float+0x188>
 8008eda:	6822      	ldr	r2, [r4, #0]
 8008edc:	0591      	lsls	r1, r2, #22
 8008ede:	f57f af1b 	bpl.w	8008d18 <_scanf_float+0x60>
 8008ee2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008ee6:	6022      	str	r2, [r4, #0]
 8008ee8:	f8cd 9004 	str.w	r9, [sp, #4]
 8008eec:	e7a8      	b.n	8008e40 <_scanf_float+0x188>
 8008eee:	6822      	ldr	r2, [r4, #0]
 8008ef0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008ef4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008ef8:	d006      	beq.n	8008f08 <_scanf_float+0x250>
 8008efa:	0550      	lsls	r0, r2, #21
 8008efc:	f57f af0c 	bpl.w	8008d18 <_scanf_float+0x60>
 8008f00:	f1b9 0f00 	cmp.w	r9, #0
 8008f04:	f43f af0f 	beq.w	8008d26 <_scanf_float+0x6e>
 8008f08:	0591      	lsls	r1, r2, #22
 8008f0a:	bf58      	it	pl
 8008f0c:	9901      	ldrpl	r1, [sp, #4]
 8008f0e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008f12:	bf58      	it	pl
 8008f14:	eba9 0101 	subpl.w	r1, r9, r1
 8008f18:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008f1c:	bf58      	it	pl
 8008f1e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008f22:	6022      	str	r2, [r4, #0]
 8008f24:	f04f 0900 	mov.w	r9, #0
 8008f28:	e78a      	b.n	8008e40 <_scanf_float+0x188>
 8008f2a:	f04f 0a03 	mov.w	sl, #3
 8008f2e:	e787      	b.n	8008e40 <_scanf_float+0x188>
 8008f30:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008f34:	4639      	mov	r1, r7
 8008f36:	4640      	mov	r0, r8
 8008f38:	4798      	blx	r3
 8008f3a:	2800      	cmp	r0, #0
 8008f3c:	f43f aedf 	beq.w	8008cfe <_scanf_float+0x46>
 8008f40:	e6ea      	b.n	8008d18 <_scanf_float+0x60>
 8008f42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f4a:	463a      	mov	r2, r7
 8008f4c:	4640      	mov	r0, r8
 8008f4e:	4798      	blx	r3
 8008f50:	6923      	ldr	r3, [r4, #16]
 8008f52:	3b01      	subs	r3, #1
 8008f54:	6123      	str	r3, [r4, #16]
 8008f56:	e6ec      	b.n	8008d32 <_scanf_float+0x7a>
 8008f58:	1e6b      	subs	r3, r5, #1
 8008f5a:	2b06      	cmp	r3, #6
 8008f5c:	d825      	bhi.n	8008faa <_scanf_float+0x2f2>
 8008f5e:	2d02      	cmp	r5, #2
 8008f60:	d836      	bhi.n	8008fd0 <_scanf_float+0x318>
 8008f62:	455e      	cmp	r6, fp
 8008f64:	f67f aee8 	bls.w	8008d38 <_scanf_float+0x80>
 8008f68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f6c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f70:	463a      	mov	r2, r7
 8008f72:	4640      	mov	r0, r8
 8008f74:	4798      	blx	r3
 8008f76:	6923      	ldr	r3, [r4, #16]
 8008f78:	3b01      	subs	r3, #1
 8008f7a:	6123      	str	r3, [r4, #16]
 8008f7c:	e7f1      	b.n	8008f62 <_scanf_float+0x2aa>
 8008f7e:	9802      	ldr	r0, [sp, #8]
 8008f80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f84:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008f88:	9002      	str	r0, [sp, #8]
 8008f8a:	463a      	mov	r2, r7
 8008f8c:	4640      	mov	r0, r8
 8008f8e:	4798      	blx	r3
 8008f90:	6923      	ldr	r3, [r4, #16]
 8008f92:	3b01      	subs	r3, #1
 8008f94:	6123      	str	r3, [r4, #16]
 8008f96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f9a:	fa5f fa8a 	uxtb.w	sl, sl
 8008f9e:	f1ba 0f02 	cmp.w	sl, #2
 8008fa2:	d1ec      	bne.n	8008f7e <_scanf_float+0x2c6>
 8008fa4:	3d03      	subs	r5, #3
 8008fa6:	b2ed      	uxtb	r5, r5
 8008fa8:	1b76      	subs	r6, r6, r5
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	05da      	lsls	r2, r3, #23
 8008fae:	d52f      	bpl.n	8009010 <_scanf_float+0x358>
 8008fb0:	055b      	lsls	r3, r3, #21
 8008fb2:	d510      	bpl.n	8008fd6 <_scanf_float+0x31e>
 8008fb4:	455e      	cmp	r6, fp
 8008fb6:	f67f aebf 	bls.w	8008d38 <_scanf_float+0x80>
 8008fba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008fc2:	463a      	mov	r2, r7
 8008fc4:	4640      	mov	r0, r8
 8008fc6:	4798      	blx	r3
 8008fc8:	6923      	ldr	r3, [r4, #16]
 8008fca:	3b01      	subs	r3, #1
 8008fcc:	6123      	str	r3, [r4, #16]
 8008fce:	e7f1      	b.n	8008fb4 <_scanf_float+0x2fc>
 8008fd0:	46aa      	mov	sl, r5
 8008fd2:	9602      	str	r6, [sp, #8]
 8008fd4:	e7df      	b.n	8008f96 <_scanf_float+0x2de>
 8008fd6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008fda:	6923      	ldr	r3, [r4, #16]
 8008fdc:	2965      	cmp	r1, #101	; 0x65
 8008fde:	f103 33ff 	add.w	r3, r3, #4294967295
 8008fe2:	f106 35ff 	add.w	r5, r6, #4294967295
 8008fe6:	6123      	str	r3, [r4, #16]
 8008fe8:	d00c      	beq.n	8009004 <_scanf_float+0x34c>
 8008fea:	2945      	cmp	r1, #69	; 0x45
 8008fec:	d00a      	beq.n	8009004 <_scanf_float+0x34c>
 8008fee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ff2:	463a      	mov	r2, r7
 8008ff4:	4640      	mov	r0, r8
 8008ff6:	4798      	blx	r3
 8008ff8:	6923      	ldr	r3, [r4, #16]
 8008ffa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008ffe:	3b01      	subs	r3, #1
 8009000:	1eb5      	subs	r5, r6, #2
 8009002:	6123      	str	r3, [r4, #16]
 8009004:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009008:	463a      	mov	r2, r7
 800900a:	4640      	mov	r0, r8
 800900c:	4798      	blx	r3
 800900e:	462e      	mov	r6, r5
 8009010:	6825      	ldr	r5, [r4, #0]
 8009012:	f015 0510 	ands.w	r5, r5, #16
 8009016:	d159      	bne.n	80090cc <_scanf_float+0x414>
 8009018:	7035      	strb	r5, [r6, #0]
 800901a:	6823      	ldr	r3, [r4, #0]
 800901c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009020:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009024:	d11b      	bne.n	800905e <_scanf_float+0x3a6>
 8009026:	9b01      	ldr	r3, [sp, #4]
 8009028:	454b      	cmp	r3, r9
 800902a:	eba3 0209 	sub.w	r2, r3, r9
 800902e:	d123      	bne.n	8009078 <_scanf_float+0x3c0>
 8009030:	2200      	movs	r2, #0
 8009032:	4659      	mov	r1, fp
 8009034:	4640      	mov	r0, r8
 8009036:	f001 f9e5 	bl	800a404 <_strtod_r>
 800903a:	6822      	ldr	r2, [r4, #0]
 800903c:	9b03      	ldr	r3, [sp, #12]
 800903e:	f012 0f02 	tst.w	r2, #2
 8009042:	ec57 6b10 	vmov	r6, r7, d0
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	d021      	beq.n	800908e <_scanf_float+0x3d6>
 800904a:	9903      	ldr	r1, [sp, #12]
 800904c:	1d1a      	adds	r2, r3, #4
 800904e:	600a      	str	r2, [r1, #0]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	e9c3 6700 	strd	r6, r7, [r3]
 8009056:	68e3      	ldr	r3, [r4, #12]
 8009058:	3301      	adds	r3, #1
 800905a:	60e3      	str	r3, [r4, #12]
 800905c:	e66d      	b.n	8008d3a <_scanf_float+0x82>
 800905e:	9b04      	ldr	r3, [sp, #16]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d0e5      	beq.n	8009030 <_scanf_float+0x378>
 8009064:	9905      	ldr	r1, [sp, #20]
 8009066:	230a      	movs	r3, #10
 8009068:	462a      	mov	r2, r5
 800906a:	3101      	adds	r1, #1
 800906c:	4640      	mov	r0, r8
 800906e:	f001 fa51 	bl	800a514 <_strtol_r>
 8009072:	9b04      	ldr	r3, [sp, #16]
 8009074:	9e05      	ldr	r6, [sp, #20]
 8009076:	1ac2      	subs	r2, r0, r3
 8009078:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800907c:	429e      	cmp	r6, r3
 800907e:	bf28      	it	cs
 8009080:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009084:	4912      	ldr	r1, [pc, #72]	; (80090d0 <_scanf_float+0x418>)
 8009086:	4630      	mov	r0, r6
 8009088:	f000 f922 	bl	80092d0 <siprintf>
 800908c:	e7d0      	b.n	8009030 <_scanf_float+0x378>
 800908e:	9903      	ldr	r1, [sp, #12]
 8009090:	f012 0f04 	tst.w	r2, #4
 8009094:	f103 0204 	add.w	r2, r3, #4
 8009098:	600a      	str	r2, [r1, #0]
 800909a:	d1d9      	bne.n	8009050 <_scanf_float+0x398>
 800909c:	f8d3 8000 	ldr.w	r8, [r3]
 80090a0:	ee10 2a10 	vmov	r2, s0
 80090a4:	ee10 0a10 	vmov	r0, s0
 80090a8:	463b      	mov	r3, r7
 80090aa:	4639      	mov	r1, r7
 80090ac:	f7f7 fd4e 	bl	8000b4c <__aeabi_dcmpun>
 80090b0:	b128      	cbz	r0, 80090be <_scanf_float+0x406>
 80090b2:	4808      	ldr	r0, [pc, #32]	; (80090d4 <_scanf_float+0x41c>)
 80090b4:	f000 f8c2 	bl	800923c <nanf>
 80090b8:	ed88 0a00 	vstr	s0, [r8]
 80090bc:	e7cb      	b.n	8009056 <_scanf_float+0x39e>
 80090be:	4630      	mov	r0, r6
 80090c0:	4639      	mov	r1, r7
 80090c2:	f7f7 fda1 	bl	8000c08 <__aeabi_d2f>
 80090c6:	f8c8 0000 	str.w	r0, [r8]
 80090ca:	e7c4      	b.n	8009056 <_scanf_float+0x39e>
 80090cc:	2500      	movs	r5, #0
 80090ce:	e634      	b.n	8008d3a <_scanf_float+0x82>
 80090d0:	0800daca 	.word	0x0800daca
 80090d4:	0800e5eb 	.word	0x0800e5eb

080090d8 <_perror_r>:
 80090d8:	6983      	ldr	r3, [r0, #24]
 80090da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090dc:	68c4      	ldr	r4, [r0, #12]
 80090de:	4605      	mov	r5, r0
 80090e0:	460e      	mov	r6, r1
 80090e2:	b90b      	cbnz	r3, 80090e8 <_perror_r+0x10>
 80090e4:	f002 fa2e 	bl	800b544 <__sinit>
 80090e8:	4b43      	ldr	r3, [pc, #268]	; (80091f8 <_perror_r+0x120>)
 80090ea:	429c      	cmp	r4, r3
 80090ec:	d132      	bne.n	8009154 <_perror_r+0x7c>
 80090ee:	686c      	ldr	r4, [r5, #4]
 80090f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80090f2:	07d8      	lsls	r0, r3, #31
 80090f4:	d405      	bmi.n	8009102 <_perror_r+0x2a>
 80090f6:	89a3      	ldrh	r3, [r4, #12]
 80090f8:	0599      	lsls	r1, r3, #22
 80090fa:	d402      	bmi.n	8009102 <_perror_r+0x2a>
 80090fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090fe:	f002 fe32 	bl	800bd66 <__retarget_lock_acquire_recursive>
 8009102:	4621      	mov	r1, r4
 8009104:	4628      	mov	r0, r5
 8009106:	f002 f94b 	bl	800b3a0 <_fflush_r>
 800910a:	bb6e      	cbnz	r6, 8009168 <_perror_r+0x90>
 800910c:	6829      	ldr	r1, [r5, #0]
 800910e:	ab01      	add	r3, sp, #4
 8009110:	2201      	movs	r2, #1
 8009112:	4628      	mov	r0, r5
 8009114:	f000 f96e 	bl	80093f4 <_strerror_r>
 8009118:	4607      	mov	r7, r0
 800911a:	2800      	cmp	r0, #0
 800911c:	d14f      	bne.n	80091be <_perror_r+0xe6>
 800911e:	4837      	ldr	r0, [pc, #220]	; (80091fc <_perror_r+0x124>)
 8009120:	4f36      	ldr	r7, [pc, #216]	; (80091fc <_perror_r+0x124>)
 8009122:	f7f7 f85f 	bl	80001e4 <strlen>
 8009126:	4606      	mov	r6, r0
 8009128:	b156      	cbz	r6, 8009140 <_perror_r+0x68>
 800912a:	4620      	mov	r0, r4
 800912c:	f002 f974 	bl	800b418 <fileno>
 8009130:	4633      	mov	r3, r6
 8009132:	4601      	mov	r1, r0
 8009134:	463a      	mov	r2, r7
 8009136:	4628      	mov	r0, r5
 8009138:	f001 fa10 	bl	800a55c <_write_r>
 800913c:	2800      	cmp	r0, #0
 800913e:	da51      	bge.n	80091e4 <_perror_r+0x10c>
 8009140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009144:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009146:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800914a:	07d2      	lsls	r2, r2, #31
 800914c:	81a3      	strh	r3, [r4, #12]
 800914e:	d54c      	bpl.n	80091ea <_perror_r+0x112>
 8009150:	b003      	add	sp, #12
 8009152:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009154:	4b2a      	ldr	r3, [pc, #168]	; (8009200 <_perror_r+0x128>)
 8009156:	429c      	cmp	r4, r3
 8009158:	d101      	bne.n	800915e <_perror_r+0x86>
 800915a:	68ac      	ldr	r4, [r5, #8]
 800915c:	e7c8      	b.n	80090f0 <_perror_r+0x18>
 800915e:	4b29      	ldr	r3, [pc, #164]	; (8009204 <_perror_r+0x12c>)
 8009160:	429c      	cmp	r4, r3
 8009162:	bf08      	it	eq
 8009164:	68ec      	ldreq	r4, [r5, #12]
 8009166:	e7c3      	b.n	80090f0 <_perror_r+0x18>
 8009168:	7833      	ldrb	r3, [r6, #0]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d0ce      	beq.n	800910c <_perror_r+0x34>
 800916e:	4630      	mov	r0, r6
 8009170:	f7f7 f838 	bl	80001e4 <strlen>
 8009174:	4607      	mov	r7, r0
 8009176:	b157      	cbz	r7, 800918e <_perror_r+0xb6>
 8009178:	4620      	mov	r0, r4
 800917a:	f002 f94d 	bl	800b418 <fileno>
 800917e:	463b      	mov	r3, r7
 8009180:	4601      	mov	r1, r0
 8009182:	4632      	mov	r2, r6
 8009184:	4628      	mov	r0, r5
 8009186:	f001 f9e9 	bl	800a55c <_write_r>
 800918a:	2800      	cmp	r0, #0
 800918c:	da14      	bge.n	80091b8 <_perror_r+0xe0>
 800918e:	481e      	ldr	r0, [pc, #120]	; (8009208 <_perror_r+0x130>)
 8009190:	4f1d      	ldr	r7, [pc, #116]	; (8009208 <_perror_r+0x130>)
 8009192:	f7f7 f827 	bl	80001e4 <strlen>
 8009196:	4606      	mov	r6, r0
 8009198:	2e00      	cmp	r6, #0
 800919a:	d0b7      	beq.n	800910c <_perror_r+0x34>
 800919c:	4620      	mov	r0, r4
 800919e:	f002 f93b 	bl	800b418 <fileno>
 80091a2:	4633      	mov	r3, r6
 80091a4:	4601      	mov	r1, r0
 80091a6:	463a      	mov	r2, r7
 80091a8:	4628      	mov	r0, r5
 80091aa:	f001 f9d7 	bl	800a55c <_write_r>
 80091ae:	2800      	cmp	r0, #0
 80091b0:	dbac      	blt.n	800910c <_perror_r+0x34>
 80091b2:	1a36      	subs	r6, r6, r0
 80091b4:	4407      	add	r7, r0
 80091b6:	e7ef      	b.n	8009198 <_perror_r+0xc0>
 80091b8:	1a3f      	subs	r7, r7, r0
 80091ba:	4406      	add	r6, r0
 80091bc:	e7db      	b.n	8009176 <_perror_r+0x9e>
 80091be:	f7f7 f811 	bl	80001e4 <strlen>
 80091c2:	4606      	mov	r6, r0
 80091c4:	2e00      	cmp	r6, #0
 80091c6:	d0aa      	beq.n	800911e <_perror_r+0x46>
 80091c8:	4620      	mov	r0, r4
 80091ca:	f002 f925 	bl	800b418 <fileno>
 80091ce:	4633      	mov	r3, r6
 80091d0:	4601      	mov	r1, r0
 80091d2:	463a      	mov	r2, r7
 80091d4:	4628      	mov	r0, r5
 80091d6:	f001 f9c1 	bl	800a55c <_write_r>
 80091da:	2800      	cmp	r0, #0
 80091dc:	db9f      	blt.n	800911e <_perror_r+0x46>
 80091de:	1a36      	subs	r6, r6, r0
 80091e0:	4407      	add	r7, r0
 80091e2:	e7ef      	b.n	80091c4 <_perror_r+0xec>
 80091e4:	1a36      	subs	r6, r6, r0
 80091e6:	4407      	add	r7, r0
 80091e8:	e79e      	b.n	8009128 <_perror_r+0x50>
 80091ea:	059b      	lsls	r3, r3, #22
 80091ec:	d4b0      	bmi.n	8009150 <_perror_r+0x78>
 80091ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091f0:	f002 fdba 	bl	800bd68 <__retarget_lock_release_recursive>
 80091f4:	e7ac      	b.n	8009150 <_perror_r+0x78>
 80091f6:	bf00      	nop
 80091f8:	0800e36c 	.word	0x0800e36c
 80091fc:	0800e5ea 	.word	0x0800e5ea
 8009200:	0800e38c 	.word	0x0800e38c
 8009204:	0800e34c 	.word	0x0800e34c
 8009208:	0800e5ba 	.word	0x0800e5ba

0800920c <perror>:
 800920c:	4b02      	ldr	r3, [pc, #8]	; (8009218 <perror+0xc>)
 800920e:	4601      	mov	r1, r0
 8009210:	6818      	ldr	r0, [r3, #0]
 8009212:	f7ff bf61 	b.w	80090d8 <_perror_r>
 8009216:	bf00      	nop
 8009218:	2000002c 	.word	0x2000002c

0800921c <_sbrk_r>:
 800921c:	b538      	push	{r3, r4, r5, lr}
 800921e:	4d06      	ldr	r5, [pc, #24]	; (8009238 <_sbrk_r+0x1c>)
 8009220:	2300      	movs	r3, #0
 8009222:	4604      	mov	r4, r0
 8009224:	4608      	mov	r0, r1
 8009226:	602b      	str	r3, [r5, #0]
 8009228:	f7f8 fdc6 	bl	8001db8 <_sbrk>
 800922c:	1c43      	adds	r3, r0, #1
 800922e:	d102      	bne.n	8009236 <_sbrk_r+0x1a>
 8009230:	682b      	ldr	r3, [r5, #0]
 8009232:	b103      	cbz	r3, 8009236 <_sbrk_r+0x1a>
 8009234:	6023      	str	r3, [r4, #0]
 8009236:	bd38      	pop	{r3, r4, r5, pc}
 8009238:	2000080c 	.word	0x2000080c

0800923c <nanf>:
 800923c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009244 <nanf+0x8>
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	7fc00000 	.word	0x7fc00000

08009248 <_raise_r>:
 8009248:	291f      	cmp	r1, #31
 800924a:	b538      	push	{r3, r4, r5, lr}
 800924c:	4604      	mov	r4, r0
 800924e:	460d      	mov	r5, r1
 8009250:	d904      	bls.n	800925c <_raise_r+0x14>
 8009252:	2316      	movs	r3, #22
 8009254:	6003      	str	r3, [r0, #0]
 8009256:	f04f 30ff 	mov.w	r0, #4294967295
 800925a:	bd38      	pop	{r3, r4, r5, pc}
 800925c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800925e:	b112      	cbz	r2, 8009266 <_raise_r+0x1e>
 8009260:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009264:	b94b      	cbnz	r3, 800927a <_raise_r+0x32>
 8009266:	4620      	mov	r0, r4
 8009268:	f000 f830 	bl	80092cc <_getpid_r>
 800926c:	462a      	mov	r2, r5
 800926e:	4601      	mov	r1, r0
 8009270:	4620      	mov	r0, r4
 8009272:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009276:	f000 b817 	b.w	80092a8 <_kill_r>
 800927a:	2b01      	cmp	r3, #1
 800927c:	d00a      	beq.n	8009294 <_raise_r+0x4c>
 800927e:	1c59      	adds	r1, r3, #1
 8009280:	d103      	bne.n	800928a <_raise_r+0x42>
 8009282:	2316      	movs	r3, #22
 8009284:	6003      	str	r3, [r0, #0]
 8009286:	2001      	movs	r0, #1
 8009288:	e7e7      	b.n	800925a <_raise_r+0x12>
 800928a:	2400      	movs	r4, #0
 800928c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009290:	4628      	mov	r0, r5
 8009292:	4798      	blx	r3
 8009294:	2000      	movs	r0, #0
 8009296:	e7e0      	b.n	800925a <_raise_r+0x12>

08009298 <raise>:
 8009298:	4b02      	ldr	r3, [pc, #8]	; (80092a4 <raise+0xc>)
 800929a:	4601      	mov	r1, r0
 800929c:	6818      	ldr	r0, [r3, #0]
 800929e:	f7ff bfd3 	b.w	8009248 <_raise_r>
 80092a2:	bf00      	nop
 80092a4:	2000002c 	.word	0x2000002c

080092a8 <_kill_r>:
 80092a8:	b538      	push	{r3, r4, r5, lr}
 80092aa:	4d07      	ldr	r5, [pc, #28]	; (80092c8 <_kill_r+0x20>)
 80092ac:	2300      	movs	r3, #0
 80092ae:	4604      	mov	r4, r0
 80092b0:	4608      	mov	r0, r1
 80092b2:	4611      	mov	r1, r2
 80092b4:	602b      	str	r3, [r5, #0]
 80092b6:	f7f8 fcf7 	bl	8001ca8 <_kill>
 80092ba:	1c43      	adds	r3, r0, #1
 80092bc:	d102      	bne.n	80092c4 <_kill_r+0x1c>
 80092be:	682b      	ldr	r3, [r5, #0]
 80092c0:	b103      	cbz	r3, 80092c4 <_kill_r+0x1c>
 80092c2:	6023      	str	r3, [r4, #0]
 80092c4:	bd38      	pop	{r3, r4, r5, pc}
 80092c6:	bf00      	nop
 80092c8:	2000080c 	.word	0x2000080c

080092cc <_getpid_r>:
 80092cc:	f7f8 bce4 	b.w	8001c98 <_getpid>

080092d0 <siprintf>:
 80092d0:	b40e      	push	{r1, r2, r3}
 80092d2:	b500      	push	{lr}
 80092d4:	b09c      	sub	sp, #112	; 0x70
 80092d6:	ab1d      	add	r3, sp, #116	; 0x74
 80092d8:	9002      	str	r0, [sp, #8]
 80092da:	9006      	str	r0, [sp, #24]
 80092dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80092e0:	4809      	ldr	r0, [pc, #36]	; (8009308 <siprintf+0x38>)
 80092e2:	9107      	str	r1, [sp, #28]
 80092e4:	9104      	str	r1, [sp, #16]
 80092e6:	4909      	ldr	r1, [pc, #36]	; (800930c <siprintf+0x3c>)
 80092e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80092ec:	9105      	str	r1, [sp, #20]
 80092ee:	6800      	ldr	r0, [r0, #0]
 80092f0:	9301      	str	r3, [sp, #4]
 80092f2:	a902      	add	r1, sp, #8
 80092f4:	f003 faaa 	bl	800c84c <_svfiprintf_r>
 80092f8:	9b02      	ldr	r3, [sp, #8]
 80092fa:	2200      	movs	r2, #0
 80092fc:	701a      	strb	r2, [r3, #0]
 80092fe:	b01c      	add	sp, #112	; 0x70
 8009300:	f85d eb04 	ldr.w	lr, [sp], #4
 8009304:	b003      	add	sp, #12
 8009306:	4770      	bx	lr
 8009308:	2000002c 	.word	0x2000002c
 800930c:	ffff0208 	.word	0xffff0208

08009310 <siscanf>:
 8009310:	b40e      	push	{r1, r2, r3}
 8009312:	b510      	push	{r4, lr}
 8009314:	b09f      	sub	sp, #124	; 0x7c
 8009316:	ac21      	add	r4, sp, #132	; 0x84
 8009318:	f44f 7101 	mov.w	r1, #516	; 0x204
 800931c:	f854 2b04 	ldr.w	r2, [r4], #4
 8009320:	9201      	str	r2, [sp, #4]
 8009322:	f8ad 101c 	strh.w	r1, [sp, #28]
 8009326:	9004      	str	r0, [sp, #16]
 8009328:	9008      	str	r0, [sp, #32]
 800932a:	f7f6 ff5b 	bl	80001e4 <strlen>
 800932e:	4b0c      	ldr	r3, [pc, #48]	; (8009360 <siscanf+0x50>)
 8009330:	9005      	str	r0, [sp, #20]
 8009332:	9009      	str	r0, [sp, #36]	; 0x24
 8009334:	930d      	str	r3, [sp, #52]	; 0x34
 8009336:	480b      	ldr	r0, [pc, #44]	; (8009364 <siscanf+0x54>)
 8009338:	9a01      	ldr	r2, [sp, #4]
 800933a:	6800      	ldr	r0, [r0, #0]
 800933c:	9403      	str	r4, [sp, #12]
 800933e:	2300      	movs	r3, #0
 8009340:	9311      	str	r3, [sp, #68]	; 0x44
 8009342:	9316      	str	r3, [sp, #88]	; 0x58
 8009344:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009348:	f8ad 301e 	strh.w	r3, [sp, #30]
 800934c:	a904      	add	r1, sp, #16
 800934e:	4623      	mov	r3, r4
 8009350:	f003 fbd6 	bl	800cb00 <__ssvfiscanf_r>
 8009354:	b01f      	add	sp, #124	; 0x7c
 8009356:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800935a:	b003      	add	sp, #12
 800935c:	4770      	bx	lr
 800935e:	bf00      	nop
 8009360:	0800938b 	.word	0x0800938b
 8009364:	2000002c 	.word	0x2000002c

08009368 <__sread>:
 8009368:	b510      	push	{r4, lr}
 800936a:	460c      	mov	r4, r1
 800936c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009370:	f003 fe90 	bl	800d094 <_read_r>
 8009374:	2800      	cmp	r0, #0
 8009376:	bfab      	itete	ge
 8009378:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800937a:	89a3      	ldrhlt	r3, [r4, #12]
 800937c:	181b      	addge	r3, r3, r0
 800937e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009382:	bfac      	ite	ge
 8009384:	6563      	strge	r3, [r4, #84]	; 0x54
 8009386:	81a3      	strhlt	r3, [r4, #12]
 8009388:	bd10      	pop	{r4, pc}

0800938a <__seofread>:
 800938a:	2000      	movs	r0, #0
 800938c:	4770      	bx	lr

0800938e <__swrite>:
 800938e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009392:	461f      	mov	r7, r3
 8009394:	898b      	ldrh	r3, [r1, #12]
 8009396:	05db      	lsls	r3, r3, #23
 8009398:	4605      	mov	r5, r0
 800939a:	460c      	mov	r4, r1
 800939c:	4616      	mov	r6, r2
 800939e:	d505      	bpl.n	80093ac <__swrite+0x1e>
 80093a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093a4:	2302      	movs	r3, #2
 80093a6:	2200      	movs	r2, #0
 80093a8:	f002 fce0 	bl	800bd6c <_lseek_r>
 80093ac:	89a3      	ldrh	r3, [r4, #12]
 80093ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80093b6:	81a3      	strh	r3, [r4, #12]
 80093b8:	4632      	mov	r2, r6
 80093ba:	463b      	mov	r3, r7
 80093bc:	4628      	mov	r0, r5
 80093be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093c2:	f001 b8cb 	b.w	800a55c <_write_r>

080093c6 <__sseek>:
 80093c6:	b510      	push	{r4, lr}
 80093c8:	460c      	mov	r4, r1
 80093ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ce:	f002 fccd 	bl	800bd6c <_lseek_r>
 80093d2:	1c43      	adds	r3, r0, #1
 80093d4:	89a3      	ldrh	r3, [r4, #12]
 80093d6:	bf15      	itete	ne
 80093d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80093da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80093de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80093e2:	81a3      	strheq	r3, [r4, #12]
 80093e4:	bf18      	it	ne
 80093e6:	81a3      	strhne	r3, [r4, #12]
 80093e8:	bd10      	pop	{r4, pc}

080093ea <__sclose>:
 80093ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ee:	f001 b8c7 	b.w	800a580 <_close_r>
	...

080093f4 <_strerror_r>:
 80093f4:	b510      	push	{r4, lr}
 80093f6:	4604      	mov	r4, r0
 80093f8:	4608      	mov	r0, r1
 80093fa:	4611      	mov	r1, r2
 80093fc:	288e      	cmp	r0, #142	; 0x8e
 80093fe:	f200 8130 	bhi.w	8009662 <_strerror_r+0x26e>
 8009402:	e8df f010 	tbh	[pc, r0, lsl #1]
 8009406:	0139      	.short	0x0139
 8009408:	0092008f 	.word	0x0092008f
 800940c:	00960094 	.word	0x00960094
 8009410:	009a0098 	.word	0x009a0098
 8009414:	009e009c 	.word	0x009e009c
 8009418:	00a400a2 	.word	0x00a400a2
 800941c:	00aa00a8 	.word	0x00aa00a8
 8009420:	00ae00ac 	.word	0x00ae00ac
 8009424:	00b0012e 	.word	0x00b0012e
 8009428:	00b400b2 	.word	0x00b400b2
 800942c:	00b800b6 	.word	0x00b800b6
 8009430:	00c000be 	.word	0x00c000be
 8009434:	00c800c6 	.word	0x00c800c6
 8009438:	00cc00ca 	.word	0x00cc00ca
 800943c:	00d200ce 	.word	0x00d200ce
 8009440:	00d800d6 	.word	0x00d800d6
 8009444:	00dc00da 	.word	0x00dc00da
 8009448:	00e000de 	.word	0x00e000de
 800944c:	00e400e2 	.word	0x00e400e2
 8009450:	012e012e 	.word	0x012e012e
 8009454:	012e012e 	.word	0x012e012e
 8009458:	012e012e 	.word	0x012e012e
 800945c:	012e012e 	.word	0x012e012e
 8009460:	00ec00e8 	.word	0x00ec00e8
 8009464:	012e012e 	.word	0x012e012e
 8009468:	012e012e 	.word	0x012e012e
 800946c:	012e012e 	.word	0x012e012e
 8009470:	012e012e 	.word	0x012e012e
 8009474:	012e012e 	.word	0x012e012e
 8009478:	012e012e 	.word	0x012e012e
 800947c:	00ee012e 	.word	0x00ee012e
 8009480:	00f00108 	.word	0x00f00108
 8009484:	012e00f2 	.word	0x012e00f2
 8009488:	012e012e 	.word	0x012e012e
 800948c:	012e00f4 	.word	0x012e00f4
 8009490:	012e012e 	.word	0x012e012e
 8009494:	012e00f6 	.word	0x012e00f6
 8009498:	00fa012e 	.word	0x00fa012e
 800949c:	012e012e 	.word	0x012e012e
 80094a0:	012e00fc 	.word	0x012e00fc
 80094a4:	012e012e 	.word	0x012e012e
 80094a8:	012e012e 	.word	0x012e012e
 80094ac:	012e012e 	.word	0x012e012e
 80094b0:	012e012e 	.word	0x012e012e
 80094b4:	00fe012e 	.word	0x00fe012e
 80094b8:	0100012e 	.word	0x0100012e
 80094bc:	01040102 	.word	0x01040102
 80094c0:	012e012e 	.word	0x012e012e
 80094c4:	012e0126 	.word	0x012e0126
 80094c8:	012e012e 	.word	0x012e012e
 80094cc:	012e012e 	.word	0x012e012e
 80094d0:	012e012e 	.word	0x012e012e
 80094d4:	0114012e 	.word	0x0114012e
 80094d8:	010a0106 	.word	0x010a0106
 80094dc:	010e010c 	.word	0x010e010c
 80094e0:	012e0110 	.word	0x012e0110
 80094e4:	01160112 	.word	0x01160112
 80094e8:	00ea011a 	.word	0x00ea011a
 80094ec:	012c00c2 	.word	0x012c00c2
 80094f0:	00d000ba 	.word	0x00d000ba
 80094f4:	00a000bc 	.word	0x00a000bc
 80094f8:	012a00a6 	.word	0x012a00a6
 80094fc:	012e00f8 	.word	0x012e00f8
 8009500:	00c40118 	.word	0x00c40118
 8009504:	011c011e 	.word	0x011c011e
 8009508:	012e012e 	.word	0x012e012e
 800950c:	012e012e 	.word	0x012e012e
 8009510:	00d4012e 	.word	0x00d4012e
 8009514:	012e012e 	.word	0x012e012e
 8009518:	00e6012e 	.word	0x00e6012e
 800951c:	01200128 	.word	0x01200128
 8009520:	01240122 	.word	0x01240122
 8009524:	4b55      	ldr	r3, [pc, #340]	; (800967c <_strerror_r+0x288>)
 8009526:	4618      	mov	r0, r3
 8009528:	bd10      	pop	{r4, pc}
 800952a:	4b55      	ldr	r3, [pc, #340]	; (8009680 <_strerror_r+0x28c>)
 800952c:	e7fb      	b.n	8009526 <_strerror_r+0x132>
 800952e:	4b55      	ldr	r3, [pc, #340]	; (8009684 <_strerror_r+0x290>)
 8009530:	e7f9      	b.n	8009526 <_strerror_r+0x132>
 8009532:	4b55      	ldr	r3, [pc, #340]	; (8009688 <_strerror_r+0x294>)
 8009534:	e7f7      	b.n	8009526 <_strerror_r+0x132>
 8009536:	4b55      	ldr	r3, [pc, #340]	; (800968c <_strerror_r+0x298>)
 8009538:	e7f5      	b.n	8009526 <_strerror_r+0x132>
 800953a:	4b55      	ldr	r3, [pc, #340]	; (8009690 <_strerror_r+0x29c>)
 800953c:	e7f3      	b.n	8009526 <_strerror_r+0x132>
 800953e:	4b55      	ldr	r3, [pc, #340]	; (8009694 <_strerror_r+0x2a0>)
 8009540:	e7f1      	b.n	8009526 <_strerror_r+0x132>
 8009542:	4b55      	ldr	r3, [pc, #340]	; (8009698 <_strerror_r+0x2a4>)
 8009544:	e7ef      	b.n	8009526 <_strerror_r+0x132>
 8009546:	4b55      	ldr	r3, [pc, #340]	; (800969c <_strerror_r+0x2a8>)
 8009548:	e7ed      	b.n	8009526 <_strerror_r+0x132>
 800954a:	4b55      	ldr	r3, [pc, #340]	; (80096a0 <_strerror_r+0x2ac>)
 800954c:	e7eb      	b.n	8009526 <_strerror_r+0x132>
 800954e:	4b55      	ldr	r3, [pc, #340]	; (80096a4 <_strerror_r+0x2b0>)
 8009550:	e7e9      	b.n	8009526 <_strerror_r+0x132>
 8009552:	4b55      	ldr	r3, [pc, #340]	; (80096a8 <_strerror_r+0x2b4>)
 8009554:	e7e7      	b.n	8009526 <_strerror_r+0x132>
 8009556:	4b55      	ldr	r3, [pc, #340]	; (80096ac <_strerror_r+0x2b8>)
 8009558:	e7e5      	b.n	8009526 <_strerror_r+0x132>
 800955a:	4b55      	ldr	r3, [pc, #340]	; (80096b0 <_strerror_r+0x2bc>)
 800955c:	e7e3      	b.n	8009526 <_strerror_r+0x132>
 800955e:	4b55      	ldr	r3, [pc, #340]	; (80096b4 <_strerror_r+0x2c0>)
 8009560:	e7e1      	b.n	8009526 <_strerror_r+0x132>
 8009562:	4b55      	ldr	r3, [pc, #340]	; (80096b8 <_strerror_r+0x2c4>)
 8009564:	e7df      	b.n	8009526 <_strerror_r+0x132>
 8009566:	4b55      	ldr	r3, [pc, #340]	; (80096bc <_strerror_r+0x2c8>)
 8009568:	e7dd      	b.n	8009526 <_strerror_r+0x132>
 800956a:	4b55      	ldr	r3, [pc, #340]	; (80096c0 <_strerror_r+0x2cc>)
 800956c:	e7db      	b.n	8009526 <_strerror_r+0x132>
 800956e:	4b55      	ldr	r3, [pc, #340]	; (80096c4 <_strerror_r+0x2d0>)
 8009570:	e7d9      	b.n	8009526 <_strerror_r+0x132>
 8009572:	4b55      	ldr	r3, [pc, #340]	; (80096c8 <_strerror_r+0x2d4>)
 8009574:	e7d7      	b.n	8009526 <_strerror_r+0x132>
 8009576:	4b55      	ldr	r3, [pc, #340]	; (80096cc <_strerror_r+0x2d8>)
 8009578:	e7d5      	b.n	8009526 <_strerror_r+0x132>
 800957a:	4b55      	ldr	r3, [pc, #340]	; (80096d0 <_strerror_r+0x2dc>)
 800957c:	e7d3      	b.n	8009526 <_strerror_r+0x132>
 800957e:	4b55      	ldr	r3, [pc, #340]	; (80096d4 <_strerror_r+0x2e0>)
 8009580:	e7d1      	b.n	8009526 <_strerror_r+0x132>
 8009582:	4b55      	ldr	r3, [pc, #340]	; (80096d8 <_strerror_r+0x2e4>)
 8009584:	e7cf      	b.n	8009526 <_strerror_r+0x132>
 8009586:	4b55      	ldr	r3, [pc, #340]	; (80096dc <_strerror_r+0x2e8>)
 8009588:	e7cd      	b.n	8009526 <_strerror_r+0x132>
 800958a:	4b55      	ldr	r3, [pc, #340]	; (80096e0 <_strerror_r+0x2ec>)
 800958c:	e7cb      	b.n	8009526 <_strerror_r+0x132>
 800958e:	4b55      	ldr	r3, [pc, #340]	; (80096e4 <_strerror_r+0x2f0>)
 8009590:	e7c9      	b.n	8009526 <_strerror_r+0x132>
 8009592:	4b55      	ldr	r3, [pc, #340]	; (80096e8 <_strerror_r+0x2f4>)
 8009594:	e7c7      	b.n	8009526 <_strerror_r+0x132>
 8009596:	4b55      	ldr	r3, [pc, #340]	; (80096ec <_strerror_r+0x2f8>)
 8009598:	e7c5      	b.n	8009526 <_strerror_r+0x132>
 800959a:	4b55      	ldr	r3, [pc, #340]	; (80096f0 <_strerror_r+0x2fc>)
 800959c:	e7c3      	b.n	8009526 <_strerror_r+0x132>
 800959e:	4b55      	ldr	r3, [pc, #340]	; (80096f4 <_strerror_r+0x300>)
 80095a0:	e7c1      	b.n	8009526 <_strerror_r+0x132>
 80095a2:	4b55      	ldr	r3, [pc, #340]	; (80096f8 <_strerror_r+0x304>)
 80095a4:	e7bf      	b.n	8009526 <_strerror_r+0x132>
 80095a6:	4b55      	ldr	r3, [pc, #340]	; (80096fc <_strerror_r+0x308>)
 80095a8:	e7bd      	b.n	8009526 <_strerror_r+0x132>
 80095aa:	4b55      	ldr	r3, [pc, #340]	; (8009700 <_strerror_r+0x30c>)
 80095ac:	e7bb      	b.n	8009526 <_strerror_r+0x132>
 80095ae:	4b55      	ldr	r3, [pc, #340]	; (8009704 <_strerror_r+0x310>)
 80095b0:	e7b9      	b.n	8009526 <_strerror_r+0x132>
 80095b2:	4b55      	ldr	r3, [pc, #340]	; (8009708 <_strerror_r+0x314>)
 80095b4:	e7b7      	b.n	8009526 <_strerror_r+0x132>
 80095b6:	4b55      	ldr	r3, [pc, #340]	; (800970c <_strerror_r+0x318>)
 80095b8:	e7b5      	b.n	8009526 <_strerror_r+0x132>
 80095ba:	4b55      	ldr	r3, [pc, #340]	; (8009710 <_strerror_r+0x31c>)
 80095bc:	e7b3      	b.n	8009526 <_strerror_r+0x132>
 80095be:	4b55      	ldr	r3, [pc, #340]	; (8009714 <_strerror_r+0x320>)
 80095c0:	e7b1      	b.n	8009526 <_strerror_r+0x132>
 80095c2:	4b55      	ldr	r3, [pc, #340]	; (8009718 <_strerror_r+0x324>)
 80095c4:	e7af      	b.n	8009526 <_strerror_r+0x132>
 80095c6:	4b55      	ldr	r3, [pc, #340]	; (800971c <_strerror_r+0x328>)
 80095c8:	e7ad      	b.n	8009526 <_strerror_r+0x132>
 80095ca:	4b55      	ldr	r3, [pc, #340]	; (8009720 <_strerror_r+0x32c>)
 80095cc:	e7ab      	b.n	8009526 <_strerror_r+0x132>
 80095ce:	4b55      	ldr	r3, [pc, #340]	; (8009724 <_strerror_r+0x330>)
 80095d0:	e7a9      	b.n	8009526 <_strerror_r+0x132>
 80095d2:	4b55      	ldr	r3, [pc, #340]	; (8009728 <_strerror_r+0x334>)
 80095d4:	e7a7      	b.n	8009526 <_strerror_r+0x132>
 80095d6:	4b55      	ldr	r3, [pc, #340]	; (800972c <_strerror_r+0x338>)
 80095d8:	e7a5      	b.n	8009526 <_strerror_r+0x132>
 80095da:	4b55      	ldr	r3, [pc, #340]	; (8009730 <_strerror_r+0x33c>)
 80095dc:	e7a3      	b.n	8009526 <_strerror_r+0x132>
 80095de:	4b55      	ldr	r3, [pc, #340]	; (8009734 <_strerror_r+0x340>)
 80095e0:	e7a1      	b.n	8009526 <_strerror_r+0x132>
 80095e2:	4b55      	ldr	r3, [pc, #340]	; (8009738 <_strerror_r+0x344>)
 80095e4:	e79f      	b.n	8009526 <_strerror_r+0x132>
 80095e6:	4b55      	ldr	r3, [pc, #340]	; (800973c <_strerror_r+0x348>)
 80095e8:	e79d      	b.n	8009526 <_strerror_r+0x132>
 80095ea:	4b55      	ldr	r3, [pc, #340]	; (8009740 <_strerror_r+0x34c>)
 80095ec:	e79b      	b.n	8009526 <_strerror_r+0x132>
 80095ee:	4b55      	ldr	r3, [pc, #340]	; (8009744 <_strerror_r+0x350>)
 80095f0:	e799      	b.n	8009526 <_strerror_r+0x132>
 80095f2:	4b55      	ldr	r3, [pc, #340]	; (8009748 <_strerror_r+0x354>)
 80095f4:	e797      	b.n	8009526 <_strerror_r+0x132>
 80095f6:	4b55      	ldr	r3, [pc, #340]	; (800974c <_strerror_r+0x358>)
 80095f8:	e795      	b.n	8009526 <_strerror_r+0x132>
 80095fa:	4b55      	ldr	r3, [pc, #340]	; (8009750 <_strerror_r+0x35c>)
 80095fc:	e793      	b.n	8009526 <_strerror_r+0x132>
 80095fe:	4b55      	ldr	r3, [pc, #340]	; (8009754 <_strerror_r+0x360>)
 8009600:	e791      	b.n	8009526 <_strerror_r+0x132>
 8009602:	4b55      	ldr	r3, [pc, #340]	; (8009758 <_strerror_r+0x364>)
 8009604:	e78f      	b.n	8009526 <_strerror_r+0x132>
 8009606:	4b55      	ldr	r3, [pc, #340]	; (800975c <_strerror_r+0x368>)
 8009608:	e78d      	b.n	8009526 <_strerror_r+0x132>
 800960a:	4b55      	ldr	r3, [pc, #340]	; (8009760 <_strerror_r+0x36c>)
 800960c:	e78b      	b.n	8009526 <_strerror_r+0x132>
 800960e:	4b55      	ldr	r3, [pc, #340]	; (8009764 <_strerror_r+0x370>)
 8009610:	e789      	b.n	8009526 <_strerror_r+0x132>
 8009612:	4b55      	ldr	r3, [pc, #340]	; (8009768 <_strerror_r+0x374>)
 8009614:	e787      	b.n	8009526 <_strerror_r+0x132>
 8009616:	4b55      	ldr	r3, [pc, #340]	; (800976c <_strerror_r+0x378>)
 8009618:	e785      	b.n	8009526 <_strerror_r+0x132>
 800961a:	4b55      	ldr	r3, [pc, #340]	; (8009770 <_strerror_r+0x37c>)
 800961c:	e783      	b.n	8009526 <_strerror_r+0x132>
 800961e:	4b55      	ldr	r3, [pc, #340]	; (8009774 <_strerror_r+0x380>)
 8009620:	e781      	b.n	8009526 <_strerror_r+0x132>
 8009622:	4b55      	ldr	r3, [pc, #340]	; (8009778 <_strerror_r+0x384>)
 8009624:	e77f      	b.n	8009526 <_strerror_r+0x132>
 8009626:	4b55      	ldr	r3, [pc, #340]	; (800977c <_strerror_r+0x388>)
 8009628:	e77d      	b.n	8009526 <_strerror_r+0x132>
 800962a:	4b55      	ldr	r3, [pc, #340]	; (8009780 <_strerror_r+0x38c>)
 800962c:	e77b      	b.n	8009526 <_strerror_r+0x132>
 800962e:	4b55      	ldr	r3, [pc, #340]	; (8009784 <_strerror_r+0x390>)
 8009630:	e779      	b.n	8009526 <_strerror_r+0x132>
 8009632:	4b55      	ldr	r3, [pc, #340]	; (8009788 <_strerror_r+0x394>)
 8009634:	e777      	b.n	8009526 <_strerror_r+0x132>
 8009636:	4b55      	ldr	r3, [pc, #340]	; (800978c <_strerror_r+0x398>)
 8009638:	e775      	b.n	8009526 <_strerror_r+0x132>
 800963a:	4b55      	ldr	r3, [pc, #340]	; (8009790 <_strerror_r+0x39c>)
 800963c:	e773      	b.n	8009526 <_strerror_r+0x132>
 800963e:	4b55      	ldr	r3, [pc, #340]	; (8009794 <_strerror_r+0x3a0>)
 8009640:	e771      	b.n	8009526 <_strerror_r+0x132>
 8009642:	4b55      	ldr	r3, [pc, #340]	; (8009798 <_strerror_r+0x3a4>)
 8009644:	e76f      	b.n	8009526 <_strerror_r+0x132>
 8009646:	4b55      	ldr	r3, [pc, #340]	; (800979c <_strerror_r+0x3a8>)
 8009648:	e76d      	b.n	8009526 <_strerror_r+0x132>
 800964a:	4b55      	ldr	r3, [pc, #340]	; (80097a0 <_strerror_r+0x3ac>)
 800964c:	e76b      	b.n	8009526 <_strerror_r+0x132>
 800964e:	4b55      	ldr	r3, [pc, #340]	; (80097a4 <_strerror_r+0x3b0>)
 8009650:	e769      	b.n	8009526 <_strerror_r+0x132>
 8009652:	4b55      	ldr	r3, [pc, #340]	; (80097a8 <_strerror_r+0x3b4>)
 8009654:	e767      	b.n	8009526 <_strerror_r+0x132>
 8009656:	4b55      	ldr	r3, [pc, #340]	; (80097ac <_strerror_r+0x3b8>)
 8009658:	e765      	b.n	8009526 <_strerror_r+0x132>
 800965a:	4b55      	ldr	r3, [pc, #340]	; (80097b0 <_strerror_r+0x3bc>)
 800965c:	e763      	b.n	8009526 <_strerror_r+0x132>
 800965e:	4b55      	ldr	r3, [pc, #340]	; (80097b4 <_strerror_r+0x3c0>)
 8009660:	e761      	b.n	8009526 <_strerror_r+0x132>
 8009662:	2b00      	cmp	r3, #0
 8009664:	bf14      	ite	ne
 8009666:	461a      	movne	r2, r3
 8009668:	4622      	moveq	r2, r4
 800966a:	f000 ff55 	bl	800a518 <_user_strerror>
 800966e:	4b52      	ldr	r3, [pc, #328]	; (80097b8 <_strerror_r+0x3c4>)
 8009670:	2800      	cmp	r0, #0
 8009672:	bf18      	it	ne
 8009674:	4603      	movne	r3, r0
 8009676:	e756      	b.n	8009526 <_strerror_r+0x132>
 8009678:	4b50      	ldr	r3, [pc, #320]	; (80097bc <_strerror_r+0x3c8>)
 800967a:	e754      	b.n	8009526 <_strerror_r+0x132>
 800967c:	0800dacf 	.word	0x0800dacf
 8009680:	0800dad9 	.word	0x0800dad9
 8009684:	0800daf3 	.word	0x0800daf3
 8009688:	0800db03 	.word	0x0800db03
 800968c:	0800db1b 	.word	0x0800db1b
 8009690:	0800db25 	.word	0x0800db25
 8009694:	0800db3f 	.word	0x0800db3f
 8009698:	0800db51 	.word	0x0800db51
 800969c:	0800db63 	.word	0x0800db63
 80096a0:	0800db7c 	.word	0x0800db7c
 80096a4:	0800db8c 	.word	0x0800db8c
 80096a8:	0800db98 	.word	0x0800db98
 80096ac:	0800dbb5 	.word	0x0800dbb5
 80096b0:	0800dbc7 	.word	0x0800dbc7
 80096b4:	0800dbd8 	.word	0x0800dbd8
 80096b8:	0800dbea 	.word	0x0800dbea
 80096bc:	0800dbf6 	.word	0x0800dbf6
 80096c0:	0800dc0e 	.word	0x0800dc0e
 80096c4:	0800dc1a 	.word	0x0800dc1a
 80096c8:	0800dc2c 	.word	0x0800dc2c
 80096cc:	0800dc3b 	.word	0x0800dc3b
 80096d0:	0800dc4b 	.word	0x0800dc4b
 80096d4:	0800dc58 	.word	0x0800dc58
 80096d8:	0800dc77 	.word	0x0800dc77
 80096dc:	0800dc86 	.word	0x0800dc86
 80096e0:	0800dc97 	.word	0x0800dc97
 80096e4:	0800dcbb 	.word	0x0800dcbb
 80096e8:	0800dcd9 	.word	0x0800dcd9
 80096ec:	0800dcf7 	.word	0x0800dcf7
 80096f0:	0800dd17 	.word	0x0800dd17
 80096f4:	0800dd2e 	.word	0x0800dd2e
 80096f8:	0800dd3d 	.word	0x0800dd3d
 80096fc:	0800dd4c 	.word	0x0800dd4c
 8009700:	0800dd60 	.word	0x0800dd60
 8009704:	0800dd78 	.word	0x0800dd78
 8009708:	0800dd86 	.word	0x0800dd86
 800970c:	0800dd93 	.word	0x0800dd93
 8009710:	0800dda9 	.word	0x0800dda9
 8009714:	0800ddb8 	.word	0x0800ddb8
 8009718:	0800ddc4 	.word	0x0800ddc4
 800971c:	0800ddf3 	.word	0x0800ddf3
 8009720:	0800de04 	.word	0x0800de04
 8009724:	0800de1f 	.word	0x0800de1f
 8009728:	0800de32 	.word	0x0800de32
 800972c:	0800de48 	.word	0x0800de48
 8009730:	0800de51 	.word	0x0800de51
 8009734:	0800de68 	.word	0x0800de68
 8009738:	0800de70 	.word	0x0800de70
 800973c:	0800de7d 	.word	0x0800de7d
 8009740:	0800de92 	.word	0x0800de92
 8009744:	0800dea6 	.word	0x0800dea6
 8009748:	0800debe 	.word	0x0800debe
 800974c:	0800decd 	.word	0x0800decd
 8009750:	0800dede 	.word	0x0800dede
 8009754:	0800def1 	.word	0x0800def1
 8009758:	0800defd 	.word	0x0800defd
 800975c:	0800df16 	.word	0x0800df16
 8009760:	0800df2a 	.word	0x0800df2a
 8009764:	0800df45 	.word	0x0800df45
 8009768:	0800df5d 	.word	0x0800df5d
 800976c:	0800df77 	.word	0x0800df77
 8009770:	0800df7f 	.word	0x0800df7f
 8009774:	0800dfaf 	.word	0x0800dfaf
 8009778:	0800dfce 	.word	0x0800dfce
 800977c:	0800dfed 	.word	0x0800dfed
 8009780:	0800e004 	.word	0x0800e004
 8009784:	0800e017 	.word	0x0800e017
 8009788:	0800e030 	.word	0x0800e030
 800978c:	0800e047 	.word	0x0800e047
 8009790:	0800e05d 	.word	0x0800e05d
 8009794:	0800e07e 	.word	0x0800e07e
 8009798:	0800e096 	.word	0x0800e096
 800979c:	0800e0b2 	.word	0x0800e0b2
 80097a0:	0800e0c5 	.word	0x0800e0c5
 80097a4:	0800e0db 	.word	0x0800e0db
 80097a8:	0800e0ef 	.word	0x0800e0ef
 80097ac:	0800e111 	.word	0x0800e111
 80097b0:	0800e137 	.word	0x0800e137
 80097b4:	0800e148 	.word	0x0800e148
 80097b8:	0800e5eb 	.word	0x0800e5eb
 80097bc:	0800e15d 	.word	0x0800e15d

080097c0 <sulp>:
 80097c0:	b570      	push	{r4, r5, r6, lr}
 80097c2:	4604      	mov	r4, r0
 80097c4:	460d      	mov	r5, r1
 80097c6:	ec45 4b10 	vmov	d0, r4, r5
 80097ca:	4616      	mov	r6, r2
 80097cc:	f002 fe7e 	bl	800c4cc <__ulp>
 80097d0:	ec51 0b10 	vmov	r0, r1, d0
 80097d4:	b17e      	cbz	r6, 80097f6 <sulp+0x36>
 80097d6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80097da:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80097de:	2b00      	cmp	r3, #0
 80097e0:	dd09      	ble.n	80097f6 <sulp+0x36>
 80097e2:	051b      	lsls	r3, r3, #20
 80097e4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80097e8:	2400      	movs	r4, #0
 80097ea:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80097ee:	4622      	mov	r2, r4
 80097f0:	462b      	mov	r3, r5
 80097f2:	f7f6 ff11 	bl	8000618 <__aeabi_dmul>
 80097f6:	bd70      	pop	{r4, r5, r6, pc}

080097f8 <_strtod_l>:
 80097f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097fc:	ed2d 8b02 	vpush	{d8}
 8009800:	b09d      	sub	sp, #116	; 0x74
 8009802:	461f      	mov	r7, r3
 8009804:	2300      	movs	r3, #0
 8009806:	9318      	str	r3, [sp, #96]	; 0x60
 8009808:	4ba2      	ldr	r3, [pc, #648]	; (8009a94 <_strtod_l+0x29c>)
 800980a:	9213      	str	r2, [sp, #76]	; 0x4c
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	9305      	str	r3, [sp, #20]
 8009810:	4604      	mov	r4, r0
 8009812:	4618      	mov	r0, r3
 8009814:	4688      	mov	r8, r1
 8009816:	f7f6 fce5 	bl	80001e4 <strlen>
 800981a:	f04f 0a00 	mov.w	sl, #0
 800981e:	4605      	mov	r5, r0
 8009820:	f04f 0b00 	mov.w	fp, #0
 8009824:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009828:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800982a:	781a      	ldrb	r2, [r3, #0]
 800982c:	2a2b      	cmp	r2, #43	; 0x2b
 800982e:	d04e      	beq.n	80098ce <_strtod_l+0xd6>
 8009830:	d83b      	bhi.n	80098aa <_strtod_l+0xb2>
 8009832:	2a0d      	cmp	r2, #13
 8009834:	d834      	bhi.n	80098a0 <_strtod_l+0xa8>
 8009836:	2a08      	cmp	r2, #8
 8009838:	d834      	bhi.n	80098a4 <_strtod_l+0xac>
 800983a:	2a00      	cmp	r2, #0
 800983c:	d03e      	beq.n	80098bc <_strtod_l+0xc4>
 800983e:	2300      	movs	r3, #0
 8009840:	930a      	str	r3, [sp, #40]	; 0x28
 8009842:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009844:	7833      	ldrb	r3, [r6, #0]
 8009846:	2b30      	cmp	r3, #48	; 0x30
 8009848:	f040 80b0 	bne.w	80099ac <_strtod_l+0x1b4>
 800984c:	7873      	ldrb	r3, [r6, #1]
 800984e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009852:	2b58      	cmp	r3, #88	; 0x58
 8009854:	d168      	bne.n	8009928 <_strtod_l+0x130>
 8009856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009858:	9301      	str	r3, [sp, #4]
 800985a:	ab18      	add	r3, sp, #96	; 0x60
 800985c:	9702      	str	r7, [sp, #8]
 800985e:	9300      	str	r3, [sp, #0]
 8009860:	4a8d      	ldr	r2, [pc, #564]	; (8009a98 <_strtod_l+0x2a0>)
 8009862:	ab19      	add	r3, sp, #100	; 0x64
 8009864:	a917      	add	r1, sp, #92	; 0x5c
 8009866:	4620      	mov	r0, r4
 8009868:	f001 ff70 	bl	800b74c <__gethex>
 800986c:	f010 0707 	ands.w	r7, r0, #7
 8009870:	4605      	mov	r5, r0
 8009872:	d005      	beq.n	8009880 <_strtod_l+0x88>
 8009874:	2f06      	cmp	r7, #6
 8009876:	d12c      	bne.n	80098d2 <_strtod_l+0xda>
 8009878:	3601      	adds	r6, #1
 800987a:	2300      	movs	r3, #0
 800987c:	9617      	str	r6, [sp, #92]	; 0x5c
 800987e:	930a      	str	r3, [sp, #40]	; 0x28
 8009880:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009882:	2b00      	cmp	r3, #0
 8009884:	f040 8590 	bne.w	800a3a8 <_strtod_l+0xbb0>
 8009888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800988a:	b1eb      	cbz	r3, 80098c8 <_strtod_l+0xd0>
 800988c:	4652      	mov	r2, sl
 800988e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009892:	ec43 2b10 	vmov	d0, r2, r3
 8009896:	b01d      	add	sp, #116	; 0x74
 8009898:	ecbd 8b02 	vpop	{d8}
 800989c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098a0:	2a20      	cmp	r2, #32
 80098a2:	d1cc      	bne.n	800983e <_strtod_l+0x46>
 80098a4:	3301      	adds	r3, #1
 80098a6:	9317      	str	r3, [sp, #92]	; 0x5c
 80098a8:	e7be      	b.n	8009828 <_strtod_l+0x30>
 80098aa:	2a2d      	cmp	r2, #45	; 0x2d
 80098ac:	d1c7      	bne.n	800983e <_strtod_l+0x46>
 80098ae:	2201      	movs	r2, #1
 80098b0:	920a      	str	r2, [sp, #40]	; 0x28
 80098b2:	1c5a      	adds	r2, r3, #1
 80098b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80098b6:	785b      	ldrb	r3, [r3, #1]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d1c2      	bne.n	8009842 <_strtod_l+0x4a>
 80098bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80098be:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f040 856e 	bne.w	800a3a4 <_strtod_l+0xbac>
 80098c8:	4652      	mov	r2, sl
 80098ca:	465b      	mov	r3, fp
 80098cc:	e7e1      	b.n	8009892 <_strtod_l+0x9a>
 80098ce:	2200      	movs	r2, #0
 80098d0:	e7ee      	b.n	80098b0 <_strtod_l+0xb8>
 80098d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80098d4:	b13a      	cbz	r2, 80098e6 <_strtod_l+0xee>
 80098d6:	2135      	movs	r1, #53	; 0x35
 80098d8:	a81a      	add	r0, sp, #104	; 0x68
 80098da:	f002 ff02 	bl	800c6e2 <__copybits>
 80098de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80098e0:	4620      	mov	r0, r4
 80098e2:	f002 fac1 	bl	800be68 <_Bfree>
 80098e6:	3f01      	subs	r7, #1
 80098e8:	2f04      	cmp	r7, #4
 80098ea:	d806      	bhi.n	80098fa <_strtod_l+0x102>
 80098ec:	e8df f007 	tbb	[pc, r7]
 80098f0:	1714030a 	.word	0x1714030a
 80098f4:	0a          	.byte	0x0a
 80098f5:	00          	.byte	0x00
 80098f6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80098fa:	0728      	lsls	r0, r5, #28
 80098fc:	d5c0      	bpl.n	8009880 <_strtod_l+0x88>
 80098fe:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009902:	e7bd      	b.n	8009880 <_strtod_l+0x88>
 8009904:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009908:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800990a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800990e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009912:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009916:	e7f0      	b.n	80098fa <_strtod_l+0x102>
 8009918:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009a9c <_strtod_l+0x2a4>
 800991c:	e7ed      	b.n	80098fa <_strtod_l+0x102>
 800991e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009922:	f04f 3aff 	mov.w	sl, #4294967295
 8009926:	e7e8      	b.n	80098fa <_strtod_l+0x102>
 8009928:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800992a:	1c5a      	adds	r2, r3, #1
 800992c:	9217      	str	r2, [sp, #92]	; 0x5c
 800992e:	785b      	ldrb	r3, [r3, #1]
 8009930:	2b30      	cmp	r3, #48	; 0x30
 8009932:	d0f9      	beq.n	8009928 <_strtod_l+0x130>
 8009934:	2b00      	cmp	r3, #0
 8009936:	d0a3      	beq.n	8009880 <_strtod_l+0x88>
 8009938:	2301      	movs	r3, #1
 800993a:	f04f 0900 	mov.w	r9, #0
 800993e:	9304      	str	r3, [sp, #16]
 8009940:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009942:	9308      	str	r3, [sp, #32]
 8009944:	f8cd 901c 	str.w	r9, [sp, #28]
 8009948:	464f      	mov	r7, r9
 800994a:	220a      	movs	r2, #10
 800994c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800994e:	7806      	ldrb	r6, [r0, #0]
 8009950:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009954:	b2d9      	uxtb	r1, r3
 8009956:	2909      	cmp	r1, #9
 8009958:	d92a      	bls.n	80099b0 <_strtod_l+0x1b8>
 800995a:	9905      	ldr	r1, [sp, #20]
 800995c:	462a      	mov	r2, r5
 800995e:	f003 fbeb 	bl	800d138 <strncmp>
 8009962:	b398      	cbz	r0, 80099cc <_strtod_l+0x1d4>
 8009964:	2000      	movs	r0, #0
 8009966:	4632      	mov	r2, r6
 8009968:	463d      	mov	r5, r7
 800996a:	9005      	str	r0, [sp, #20]
 800996c:	4603      	mov	r3, r0
 800996e:	2a65      	cmp	r2, #101	; 0x65
 8009970:	d001      	beq.n	8009976 <_strtod_l+0x17e>
 8009972:	2a45      	cmp	r2, #69	; 0x45
 8009974:	d118      	bne.n	80099a8 <_strtod_l+0x1b0>
 8009976:	b91d      	cbnz	r5, 8009980 <_strtod_l+0x188>
 8009978:	9a04      	ldr	r2, [sp, #16]
 800997a:	4302      	orrs	r2, r0
 800997c:	d09e      	beq.n	80098bc <_strtod_l+0xc4>
 800997e:	2500      	movs	r5, #0
 8009980:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8009984:	f108 0201 	add.w	r2, r8, #1
 8009988:	9217      	str	r2, [sp, #92]	; 0x5c
 800998a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800998e:	2a2b      	cmp	r2, #43	; 0x2b
 8009990:	d075      	beq.n	8009a7e <_strtod_l+0x286>
 8009992:	2a2d      	cmp	r2, #45	; 0x2d
 8009994:	d07b      	beq.n	8009a8e <_strtod_l+0x296>
 8009996:	f04f 0c00 	mov.w	ip, #0
 800999a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800999e:	2909      	cmp	r1, #9
 80099a0:	f240 8082 	bls.w	8009aa8 <_strtod_l+0x2b0>
 80099a4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80099a8:	2600      	movs	r6, #0
 80099aa:	e09d      	b.n	8009ae8 <_strtod_l+0x2f0>
 80099ac:	2300      	movs	r3, #0
 80099ae:	e7c4      	b.n	800993a <_strtod_l+0x142>
 80099b0:	2f08      	cmp	r7, #8
 80099b2:	bfd8      	it	le
 80099b4:	9907      	ldrle	r1, [sp, #28]
 80099b6:	f100 0001 	add.w	r0, r0, #1
 80099ba:	bfda      	itte	le
 80099bc:	fb02 3301 	mlale	r3, r2, r1, r3
 80099c0:	9307      	strle	r3, [sp, #28]
 80099c2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80099c6:	3701      	adds	r7, #1
 80099c8:	9017      	str	r0, [sp, #92]	; 0x5c
 80099ca:	e7bf      	b.n	800994c <_strtod_l+0x154>
 80099cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099ce:	195a      	adds	r2, r3, r5
 80099d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80099d2:	5d5a      	ldrb	r2, [r3, r5]
 80099d4:	2f00      	cmp	r7, #0
 80099d6:	d037      	beq.n	8009a48 <_strtod_l+0x250>
 80099d8:	9005      	str	r0, [sp, #20]
 80099da:	463d      	mov	r5, r7
 80099dc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80099e0:	2b09      	cmp	r3, #9
 80099e2:	d912      	bls.n	8009a0a <_strtod_l+0x212>
 80099e4:	2301      	movs	r3, #1
 80099e6:	e7c2      	b.n	800996e <_strtod_l+0x176>
 80099e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099ea:	1c5a      	adds	r2, r3, #1
 80099ec:	9217      	str	r2, [sp, #92]	; 0x5c
 80099ee:	785a      	ldrb	r2, [r3, #1]
 80099f0:	3001      	adds	r0, #1
 80099f2:	2a30      	cmp	r2, #48	; 0x30
 80099f4:	d0f8      	beq.n	80099e8 <_strtod_l+0x1f0>
 80099f6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80099fa:	2b08      	cmp	r3, #8
 80099fc:	f200 84d9 	bhi.w	800a3b2 <_strtod_l+0xbba>
 8009a00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a02:	9005      	str	r0, [sp, #20]
 8009a04:	2000      	movs	r0, #0
 8009a06:	9308      	str	r3, [sp, #32]
 8009a08:	4605      	mov	r5, r0
 8009a0a:	3a30      	subs	r2, #48	; 0x30
 8009a0c:	f100 0301 	add.w	r3, r0, #1
 8009a10:	d014      	beq.n	8009a3c <_strtod_l+0x244>
 8009a12:	9905      	ldr	r1, [sp, #20]
 8009a14:	4419      	add	r1, r3
 8009a16:	9105      	str	r1, [sp, #20]
 8009a18:	462b      	mov	r3, r5
 8009a1a:	eb00 0e05 	add.w	lr, r0, r5
 8009a1e:	210a      	movs	r1, #10
 8009a20:	4573      	cmp	r3, lr
 8009a22:	d113      	bne.n	8009a4c <_strtod_l+0x254>
 8009a24:	182b      	adds	r3, r5, r0
 8009a26:	2b08      	cmp	r3, #8
 8009a28:	f105 0501 	add.w	r5, r5, #1
 8009a2c:	4405      	add	r5, r0
 8009a2e:	dc1c      	bgt.n	8009a6a <_strtod_l+0x272>
 8009a30:	9907      	ldr	r1, [sp, #28]
 8009a32:	230a      	movs	r3, #10
 8009a34:	fb03 2301 	mla	r3, r3, r1, r2
 8009a38:	9307      	str	r3, [sp, #28]
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a3e:	1c51      	adds	r1, r2, #1
 8009a40:	9117      	str	r1, [sp, #92]	; 0x5c
 8009a42:	7852      	ldrb	r2, [r2, #1]
 8009a44:	4618      	mov	r0, r3
 8009a46:	e7c9      	b.n	80099dc <_strtod_l+0x1e4>
 8009a48:	4638      	mov	r0, r7
 8009a4a:	e7d2      	b.n	80099f2 <_strtod_l+0x1fa>
 8009a4c:	2b08      	cmp	r3, #8
 8009a4e:	dc04      	bgt.n	8009a5a <_strtod_l+0x262>
 8009a50:	9e07      	ldr	r6, [sp, #28]
 8009a52:	434e      	muls	r6, r1
 8009a54:	9607      	str	r6, [sp, #28]
 8009a56:	3301      	adds	r3, #1
 8009a58:	e7e2      	b.n	8009a20 <_strtod_l+0x228>
 8009a5a:	f103 0c01 	add.w	ip, r3, #1
 8009a5e:	f1bc 0f10 	cmp.w	ip, #16
 8009a62:	bfd8      	it	le
 8009a64:	fb01 f909 	mulle.w	r9, r1, r9
 8009a68:	e7f5      	b.n	8009a56 <_strtod_l+0x25e>
 8009a6a:	2d10      	cmp	r5, #16
 8009a6c:	bfdc      	itt	le
 8009a6e:	230a      	movle	r3, #10
 8009a70:	fb03 2909 	mlale	r9, r3, r9, r2
 8009a74:	e7e1      	b.n	8009a3a <_strtod_l+0x242>
 8009a76:	2300      	movs	r3, #0
 8009a78:	9305      	str	r3, [sp, #20]
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	e77c      	b.n	8009978 <_strtod_l+0x180>
 8009a7e:	f04f 0c00 	mov.w	ip, #0
 8009a82:	f108 0202 	add.w	r2, r8, #2
 8009a86:	9217      	str	r2, [sp, #92]	; 0x5c
 8009a88:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009a8c:	e785      	b.n	800999a <_strtod_l+0x1a2>
 8009a8e:	f04f 0c01 	mov.w	ip, #1
 8009a92:	e7f6      	b.n	8009a82 <_strtod_l+0x28a>
 8009a94:	0800e414 	.word	0x0800e414
 8009a98:	0800e168 	.word	0x0800e168
 8009a9c:	7ff00000 	.word	0x7ff00000
 8009aa0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009aa2:	1c51      	adds	r1, r2, #1
 8009aa4:	9117      	str	r1, [sp, #92]	; 0x5c
 8009aa6:	7852      	ldrb	r2, [r2, #1]
 8009aa8:	2a30      	cmp	r2, #48	; 0x30
 8009aaa:	d0f9      	beq.n	8009aa0 <_strtod_l+0x2a8>
 8009aac:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009ab0:	2908      	cmp	r1, #8
 8009ab2:	f63f af79 	bhi.w	80099a8 <_strtod_l+0x1b0>
 8009ab6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009aba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009abc:	9206      	str	r2, [sp, #24]
 8009abe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009ac0:	1c51      	adds	r1, r2, #1
 8009ac2:	9117      	str	r1, [sp, #92]	; 0x5c
 8009ac4:	7852      	ldrb	r2, [r2, #1]
 8009ac6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009aca:	2e09      	cmp	r6, #9
 8009acc:	d937      	bls.n	8009b3e <_strtod_l+0x346>
 8009ace:	9e06      	ldr	r6, [sp, #24]
 8009ad0:	1b89      	subs	r1, r1, r6
 8009ad2:	2908      	cmp	r1, #8
 8009ad4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009ad8:	dc02      	bgt.n	8009ae0 <_strtod_l+0x2e8>
 8009ada:	4576      	cmp	r6, lr
 8009adc:	bfa8      	it	ge
 8009ade:	4676      	movge	r6, lr
 8009ae0:	f1bc 0f00 	cmp.w	ip, #0
 8009ae4:	d000      	beq.n	8009ae8 <_strtod_l+0x2f0>
 8009ae6:	4276      	negs	r6, r6
 8009ae8:	2d00      	cmp	r5, #0
 8009aea:	d14d      	bne.n	8009b88 <_strtod_l+0x390>
 8009aec:	9904      	ldr	r1, [sp, #16]
 8009aee:	4301      	orrs	r1, r0
 8009af0:	f47f aec6 	bne.w	8009880 <_strtod_l+0x88>
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f47f aee1 	bne.w	80098bc <_strtod_l+0xc4>
 8009afa:	2a69      	cmp	r2, #105	; 0x69
 8009afc:	d027      	beq.n	8009b4e <_strtod_l+0x356>
 8009afe:	dc24      	bgt.n	8009b4a <_strtod_l+0x352>
 8009b00:	2a49      	cmp	r2, #73	; 0x49
 8009b02:	d024      	beq.n	8009b4e <_strtod_l+0x356>
 8009b04:	2a4e      	cmp	r2, #78	; 0x4e
 8009b06:	f47f aed9 	bne.w	80098bc <_strtod_l+0xc4>
 8009b0a:	499f      	ldr	r1, [pc, #636]	; (8009d88 <_strtod_l+0x590>)
 8009b0c:	a817      	add	r0, sp, #92	; 0x5c
 8009b0e:	f002 f875 	bl	800bbfc <__match>
 8009b12:	2800      	cmp	r0, #0
 8009b14:	f43f aed2 	beq.w	80098bc <_strtod_l+0xc4>
 8009b18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b1a:	781b      	ldrb	r3, [r3, #0]
 8009b1c:	2b28      	cmp	r3, #40	; 0x28
 8009b1e:	d12d      	bne.n	8009b7c <_strtod_l+0x384>
 8009b20:	499a      	ldr	r1, [pc, #616]	; (8009d8c <_strtod_l+0x594>)
 8009b22:	aa1a      	add	r2, sp, #104	; 0x68
 8009b24:	a817      	add	r0, sp, #92	; 0x5c
 8009b26:	f002 f87d 	bl	800bc24 <__hexnan>
 8009b2a:	2805      	cmp	r0, #5
 8009b2c:	d126      	bne.n	8009b7c <_strtod_l+0x384>
 8009b2e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b30:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009b34:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009b38:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009b3c:	e6a0      	b.n	8009880 <_strtod_l+0x88>
 8009b3e:	210a      	movs	r1, #10
 8009b40:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009b44:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009b48:	e7b9      	b.n	8009abe <_strtod_l+0x2c6>
 8009b4a:	2a6e      	cmp	r2, #110	; 0x6e
 8009b4c:	e7db      	b.n	8009b06 <_strtod_l+0x30e>
 8009b4e:	4990      	ldr	r1, [pc, #576]	; (8009d90 <_strtod_l+0x598>)
 8009b50:	a817      	add	r0, sp, #92	; 0x5c
 8009b52:	f002 f853 	bl	800bbfc <__match>
 8009b56:	2800      	cmp	r0, #0
 8009b58:	f43f aeb0 	beq.w	80098bc <_strtod_l+0xc4>
 8009b5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b5e:	498d      	ldr	r1, [pc, #564]	; (8009d94 <_strtod_l+0x59c>)
 8009b60:	3b01      	subs	r3, #1
 8009b62:	a817      	add	r0, sp, #92	; 0x5c
 8009b64:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b66:	f002 f849 	bl	800bbfc <__match>
 8009b6a:	b910      	cbnz	r0, 8009b72 <_strtod_l+0x37a>
 8009b6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b6e:	3301      	adds	r3, #1
 8009b70:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b72:	f8df b230 	ldr.w	fp, [pc, #560]	; 8009da4 <_strtod_l+0x5ac>
 8009b76:	f04f 0a00 	mov.w	sl, #0
 8009b7a:	e681      	b.n	8009880 <_strtod_l+0x88>
 8009b7c:	4886      	ldr	r0, [pc, #536]	; (8009d98 <_strtod_l+0x5a0>)
 8009b7e:	f003 fa9b 	bl	800d0b8 <nan>
 8009b82:	ec5b ab10 	vmov	sl, fp, d0
 8009b86:	e67b      	b.n	8009880 <_strtod_l+0x88>
 8009b88:	9b05      	ldr	r3, [sp, #20]
 8009b8a:	9807      	ldr	r0, [sp, #28]
 8009b8c:	1af3      	subs	r3, r6, r3
 8009b8e:	2f00      	cmp	r7, #0
 8009b90:	bf08      	it	eq
 8009b92:	462f      	moveq	r7, r5
 8009b94:	2d10      	cmp	r5, #16
 8009b96:	9306      	str	r3, [sp, #24]
 8009b98:	46a8      	mov	r8, r5
 8009b9a:	bfa8      	it	ge
 8009b9c:	f04f 0810 	movge.w	r8, #16
 8009ba0:	f7f6 fcc0 	bl	8000524 <__aeabi_ui2d>
 8009ba4:	2d09      	cmp	r5, #9
 8009ba6:	4682      	mov	sl, r0
 8009ba8:	468b      	mov	fp, r1
 8009baa:	dd13      	ble.n	8009bd4 <_strtod_l+0x3dc>
 8009bac:	4b7b      	ldr	r3, [pc, #492]	; (8009d9c <_strtod_l+0x5a4>)
 8009bae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009bb2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009bb6:	f7f6 fd2f 	bl	8000618 <__aeabi_dmul>
 8009bba:	4682      	mov	sl, r0
 8009bbc:	4648      	mov	r0, r9
 8009bbe:	468b      	mov	fp, r1
 8009bc0:	f7f6 fcb0 	bl	8000524 <__aeabi_ui2d>
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	460b      	mov	r3, r1
 8009bc8:	4650      	mov	r0, sl
 8009bca:	4659      	mov	r1, fp
 8009bcc:	f7f6 fb6e 	bl	80002ac <__adddf3>
 8009bd0:	4682      	mov	sl, r0
 8009bd2:	468b      	mov	fp, r1
 8009bd4:	2d0f      	cmp	r5, #15
 8009bd6:	dc38      	bgt.n	8009c4a <_strtod_l+0x452>
 8009bd8:	9b06      	ldr	r3, [sp, #24]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	f43f ae50 	beq.w	8009880 <_strtod_l+0x88>
 8009be0:	dd24      	ble.n	8009c2c <_strtod_l+0x434>
 8009be2:	2b16      	cmp	r3, #22
 8009be4:	dc0b      	bgt.n	8009bfe <_strtod_l+0x406>
 8009be6:	496d      	ldr	r1, [pc, #436]	; (8009d9c <_strtod_l+0x5a4>)
 8009be8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009bec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bf0:	4652      	mov	r2, sl
 8009bf2:	465b      	mov	r3, fp
 8009bf4:	f7f6 fd10 	bl	8000618 <__aeabi_dmul>
 8009bf8:	4682      	mov	sl, r0
 8009bfa:	468b      	mov	fp, r1
 8009bfc:	e640      	b.n	8009880 <_strtod_l+0x88>
 8009bfe:	9a06      	ldr	r2, [sp, #24]
 8009c00:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009c04:	4293      	cmp	r3, r2
 8009c06:	db20      	blt.n	8009c4a <_strtod_l+0x452>
 8009c08:	4c64      	ldr	r4, [pc, #400]	; (8009d9c <_strtod_l+0x5a4>)
 8009c0a:	f1c5 050f 	rsb	r5, r5, #15
 8009c0e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009c12:	4652      	mov	r2, sl
 8009c14:	465b      	mov	r3, fp
 8009c16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c1a:	f7f6 fcfd 	bl	8000618 <__aeabi_dmul>
 8009c1e:	9b06      	ldr	r3, [sp, #24]
 8009c20:	1b5d      	subs	r5, r3, r5
 8009c22:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009c26:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009c2a:	e7e3      	b.n	8009bf4 <_strtod_l+0x3fc>
 8009c2c:	9b06      	ldr	r3, [sp, #24]
 8009c2e:	3316      	adds	r3, #22
 8009c30:	db0b      	blt.n	8009c4a <_strtod_l+0x452>
 8009c32:	9b05      	ldr	r3, [sp, #20]
 8009c34:	1b9e      	subs	r6, r3, r6
 8009c36:	4b59      	ldr	r3, [pc, #356]	; (8009d9c <_strtod_l+0x5a4>)
 8009c38:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009c3c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c40:	4650      	mov	r0, sl
 8009c42:	4659      	mov	r1, fp
 8009c44:	f7f6 fe12 	bl	800086c <__aeabi_ddiv>
 8009c48:	e7d6      	b.n	8009bf8 <_strtod_l+0x400>
 8009c4a:	9b06      	ldr	r3, [sp, #24]
 8009c4c:	eba5 0808 	sub.w	r8, r5, r8
 8009c50:	4498      	add	r8, r3
 8009c52:	f1b8 0f00 	cmp.w	r8, #0
 8009c56:	dd74      	ble.n	8009d42 <_strtod_l+0x54a>
 8009c58:	f018 030f 	ands.w	r3, r8, #15
 8009c5c:	d00a      	beq.n	8009c74 <_strtod_l+0x47c>
 8009c5e:	494f      	ldr	r1, [pc, #316]	; (8009d9c <_strtod_l+0x5a4>)
 8009c60:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c64:	4652      	mov	r2, sl
 8009c66:	465b      	mov	r3, fp
 8009c68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c6c:	f7f6 fcd4 	bl	8000618 <__aeabi_dmul>
 8009c70:	4682      	mov	sl, r0
 8009c72:	468b      	mov	fp, r1
 8009c74:	f038 080f 	bics.w	r8, r8, #15
 8009c78:	d04f      	beq.n	8009d1a <_strtod_l+0x522>
 8009c7a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009c7e:	dd22      	ble.n	8009cc6 <_strtod_l+0x4ce>
 8009c80:	2500      	movs	r5, #0
 8009c82:	462e      	mov	r6, r5
 8009c84:	9507      	str	r5, [sp, #28]
 8009c86:	9505      	str	r5, [sp, #20]
 8009c88:	2322      	movs	r3, #34	; 0x22
 8009c8a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8009da4 <_strtod_l+0x5ac>
 8009c8e:	6023      	str	r3, [r4, #0]
 8009c90:	f04f 0a00 	mov.w	sl, #0
 8009c94:	9b07      	ldr	r3, [sp, #28]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	f43f adf2 	beq.w	8009880 <_strtod_l+0x88>
 8009c9c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	f002 f8e2 	bl	800be68 <_Bfree>
 8009ca4:	9905      	ldr	r1, [sp, #20]
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	f002 f8de 	bl	800be68 <_Bfree>
 8009cac:	4631      	mov	r1, r6
 8009cae:	4620      	mov	r0, r4
 8009cb0:	f002 f8da 	bl	800be68 <_Bfree>
 8009cb4:	9907      	ldr	r1, [sp, #28]
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f002 f8d6 	bl	800be68 <_Bfree>
 8009cbc:	4629      	mov	r1, r5
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f002 f8d2 	bl	800be68 <_Bfree>
 8009cc4:	e5dc      	b.n	8009880 <_strtod_l+0x88>
 8009cc6:	4b36      	ldr	r3, [pc, #216]	; (8009da0 <_strtod_l+0x5a8>)
 8009cc8:	9304      	str	r3, [sp, #16]
 8009cca:	2300      	movs	r3, #0
 8009ccc:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009cd0:	4650      	mov	r0, sl
 8009cd2:	4659      	mov	r1, fp
 8009cd4:	4699      	mov	r9, r3
 8009cd6:	f1b8 0f01 	cmp.w	r8, #1
 8009cda:	dc21      	bgt.n	8009d20 <_strtod_l+0x528>
 8009cdc:	b10b      	cbz	r3, 8009ce2 <_strtod_l+0x4ea>
 8009cde:	4682      	mov	sl, r0
 8009ce0:	468b      	mov	fp, r1
 8009ce2:	4b2f      	ldr	r3, [pc, #188]	; (8009da0 <_strtod_l+0x5a8>)
 8009ce4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009ce8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009cec:	4652      	mov	r2, sl
 8009cee:	465b      	mov	r3, fp
 8009cf0:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009cf4:	f7f6 fc90 	bl	8000618 <__aeabi_dmul>
 8009cf8:	4b2a      	ldr	r3, [pc, #168]	; (8009da4 <_strtod_l+0x5ac>)
 8009cfa:	460a      	mov	r2, r1
 8009cfc:	400b      	ands	r3, r1
 8009cfe:	492a      	ldr	r1, [pc, #168]	; (8009da8 <_strtod_l+0x5b0>)
 8009d00:	428b      	cmp	r3, r1
 8009d02:	4682      	mov	sl, r0
 8009d04:	d8bc      	bhi.n	8009c80 <_strtod_l+0x488>
 8009d06:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009d0a:	428b      	cmp	r3, r1
 8009d0c:	bf86      	itte	hi
 8009d0e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8009dac <_strtod_l+0x5b4>
 8009d12:	f04f 3aff 	movhi.w	sl, #4294967295
 8009d16:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	9304      	str	r3, [sp, #16]
 8009d1e:	e084      	b.n	8009e2a <_strtod_l+0x632>
 8009d20:	f018 0f01 	tst.w	r8, #1
 8009d24:	d005      	beq.n	8009d32 <_strtod_l+0x53a>
 8009d26:	9b04      	ldr	r3, [sp, #16]
 8009d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2c:	f7f6 fc74 	bl	8000618 <__aeabi_dmul>
 8009d30:	2301      	movs	r3, #1
 8009d32:	9a04      	ldr	r2, [sp, #16]
 8009d34:	3208      	adds	r2, #8
 8009d36:	f109 0901 	add.w	r9, r9, #1
 8009d3a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009d3e:	9204      	str	r2, [sp, #16]
 8009d40:	e7c9      	b.n	8009cd6 <_strtod_l+0x4de>
 8009d42:	d0ea      	beq.n	8009d1a <_strtod_l+0x522>
 8009d44:	f1c8 0800 	rsb	r8, r8, #0
 8009d48:	f018 020f 	ands.w	r2, r8, #15
 8009d4c:	d00a      	beq.n	8009d64 <_strtod_l+0x56c>
 8009d4e:	4b13      	ldr	r3, [pc, #76]	; (8009d9c <_strtod_l+0x5a4>)
 8009d50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d54:	4650      	mov	r0, sl
 8009d56:	4659      	mov	r1, fp
 8009d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d5c:	f7f6 fd86 	bl	800086c <__aeabi_ddiv>
 8009d60:	4682      	mov	sl, r0
 8009d62:	468b      	mov	fp, r1
 8009d64:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009d68:	d0d7      	beq.n	8009d1a <_strtod_l+0x522>
 8009d6a:	f1b8 0f1f 	cmp.w	r8, #31
 8009d6e:	dd1f      	ble.n	8009db0 <_strtod_l+0x5b8>
 8009d70:	2500      	movs	r5, #0
 8009d72:	462e      	mov	r6, r5
 8009d74:	9507      	str	r5, [sp, #28]
 8009d76:	9505      	str	r5, [sp, #20]
 8009d78:	2322      	movs	r3, #34	; 0x22
 8009d7a:	f04f 0a00 	mov.w	sl, #0
 8009d7e:	f04f 0b00 	mov.w	fp, #0
 8009d82:	6023      	str	r3, [r4, #0]
 8009d84:	e786      	b.n	8009c94 <_strtod_l+0x49c>
 8009d86:	bf00      	nop
 8009d88:	0800daa5 	.word	0x0800daa5
 8009d8c:	0800e17c 	.word	0x0800e17c
 8009d90:	0800da9d 	.word	0x0800da9d
 8009d94:	0800e2bc 	.word	0x0800e2bc
 8009d98:	0800e5eb 	.word	0x0800e5eb
 8009d9c:	0800e4b0 	.word	0x0800e4b0
 8009da0:	0800e488 	.word	0x0800e488
 8009da4:	7ff00000 	.word	0x7ff00000
 8009da8:	7ca00000 	.word	0x7ca00000
 8009dac:	7fefffff 	.word	0x7fefffff
 8009db0:	f018 0310 	ands.w	r3, r8, #16
 8009db4:	bf18      	it	ne
 8009db6:	236a      	movne	r3, #106	; 0x6a
 8009db8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a168 <_strtod_l+0x970>
 8009dbc:	9304      	str	r3, [sp, #16]
 8009dbe:	4650      	mov	r0, sl
 8009dc0:	4659      	mov	r1, fp
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	f018 0f01 	tst.w	r8, #1
 8009dc8:	d004      	beq.n	8009dd4 <_strtod_l+0x5dc>
 8009dca:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009dce:	f7f6 fc23 	bl	8000618 <__aeabi_dmul>
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009dd8:	f109 0908 	add.w	r9, r9, #8
 8009ddc:	d1f2      	bne.n	8009dc4 <_strtod_l+0x5cc>
 8009dde:	b10b      	cbz	r3, 8009de4 <_strtod_l+0x5ec>
 8009de0:	4682      	mov	sl, r0
 8009de2:	468b      	mov	fp, r1
 8009de4:	9b04      	ldr	r3, [sp, #16]
 8009de6:	b1c3      	cbz	r3, 8009e1a <_strtod_l+0x622>
 8009de8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009dec:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	4659      	mov	r1, fp
 8009df4:	dd11      	ble.n	8009e1a <_strtod_l+0x622>
 8009df6:	2b1f      	cmp	r3, #31
 8009df8:	f340 8124 	ble.w	800a044 <_strtod_l+0x84c>
 8009dfc:	2b34      	cmp	r3, #52	; 0x34
 8009dfe:	bfde      	ittt	le
 8009e00:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009e04:	f04f 33ff 	movle.w	r3, #4294967295
 8009e08:	fa03 f202 	lslle.w	r2, r3, r2
 8009e0c:	f04f 0a00 	mov.w	sl, #0
 8009e10:	bfcc      	ite	gt
 8009e12:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009e16:	ea02 0b01 	andle.w	fp, r2, r1
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	4650      	mov	r0, sl
 8009e20:	4659      	mov	r1, fp
 8009e22:	f7f6 fe61 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e26:	2800      	cmp	r0, #0
 8009e28:	d1a2      	bne.n	8009d70 <_strtod_l+0x578>
 8009e2a:	9b07      	ldr	r3, [sp, #28]
 8009e2c:	9300      	str	r3, [sp, #0]
 8009e2e:	9908      	ldr	r1, [sp, #32]
 8009e30:	462b      	mov	r3, r5
 8009e32:	463a      	mov	r2, r7
 8009e34:	4620      	mov	r0, r4
 8009e36:	f002 f87f 	bl	800bf38 <__s2b>
 8009e3a:	9007      	str	r0, [sp, #28]
 8009e3c:	2800      	cmp	r0, #0
 8009e3e:	f43f af1f 	beq.w	8009c80 <_strtod_l+0x488>
 8009e42:	9b05      	ldr	r3, [sp, #20]
 8009e44:	1b9e      	subs	r6, r3, r6
 8009e46:	9b06      	ldr	r3, [sp, #24]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	bfb4      	ite	lt
 8009e4c:	4633      	movlt	r3, r6
 8009e4e:	2300      	movge	r3, #0
 8009e50:	930c      	str	r3, [sp, #48]	; 0x30
 8009e52:	9b06      	ldr	r3, [sp, #24]
 8009e54:	2500      	movs	r5, #0
 8009e56:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009e5a:	9312      	str	r3, [sp, #72]	; 0x48
 8009e5c:	462e      	mov	r6, r5
 8009e5e:	9b07      	ldr	r3, [sp, #28]
 8009e60:	4620      	mov	r0, r4
 8009e62:	6859      	ldr	r1, [r3, #4]
 8009e64:	f001 ffc0 	bl	800bde8 <_Balloc>
 8009e68:	9005      	str	r0, [sp, #20]
 8009e6a:	2800      	cmp	r0, #0
 8009e6c:	f43f af0c 	beq.w	8009c88 <_strtod_l+0x490>
 8009e70:	9b07      	ldr	r3, [sp, #28]
 8009e72:	691a      	ldr	r2, [r3, #16]
 8009e74:	3202      	adds	r2, #2
 8009e76:	f103 010c 	add.w	r1, r3, #12
 8009e7a:	0092      	lsls	r2, r2, #2
 8009e7c:	300c      	adds	r0, #12
 8009e7e:	f001 ff99 	bl	800bdb4 <memcpy>
 8009e82:	ec4b ab10 	vmov	d0, sl, fp
 8009e86:	aa1a      	add	r2, sp, #104	; 0x68
 8009e88:	a919      	add	r1, sp, #100	; 0x64
 8009e8a:	4620      	mov	r0, r4
 8009e8c:	f002 fb9a 	bl	800c5c4 <__d2b>
 8009e90:	ec4b ab18 	vmov	d8, sl, fp
 8009e94:	9018      	str	r0, [sp, #96]	; 0x60
 8009e96:	2800      	cmp	r0, #0
 8009e98:	f43f aef6 	beq.w	8009c88 <_strtod_l+0x490>
 8009e9c:	2101      	movs	r1, #1
 8009e9e:	4620      	mov	r0, r4
 8009ea0:	f002 f8e4 	bl	800c06c <__i2b>
 8009ea4:	4606      	mov	r6, r0
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	f43f aeee 	beq.w	8009c88 <_strtod_l+0x490>
 8009eac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009eae:	9904      	ldr	r1, [sp, #16]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	bfab      	itete	ge
 8009eb4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009eb6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009eb8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009eba:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009ebe:	bfac      	ite	ge
 8009ec0:	eb03 0902 	addge.w	r9, r3, r2
 8009ec4:	1ad7      	sublt	r7, r2, r3
 8009ec6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009ec8:	eba3 0801 	sub.w	r8, r3, r1
 8009ecc:	4490      	add	r8, r2
 8009ece:	4ba1      	ldr	r3, [pc, #644]	; (800a154 <_strtod_l+0x95c>)
 8009ed0:	f108 38ff 	add.w	r8, r8, #4294967295
 8009ed4:	4598      	cmp	r8, r3
 8009ed6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009eda:	f280 80c7 	bge.w	800a06c <_strtod_l+0x874>
 8009ede:	eba3 0308 	sub.w	r3, r3, r8
 8009ee2:	2b1f      	cmp	r3, #31
 8009ee4:	eba2 0203 	sub.w	r2, r2, r3
 8009ee8:	f04f 0101 	mov.w	r1, #1
 8009eec:	f300 80b1 	bgt.w	800a052 <_strtod_l+0x85a>
 8009ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8009ef4:	930d      	str	r3, [sp, #52]	; 0x34
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	9308      	str	r3, [sp, #32]
 8009efa:	eb09 0802 	add.w	r8, r9, r2
 8009efe:	9b04      	ldr	r3, [sp, #16]
 8009f00:	45c1      	cmp	r9, r8
 8009f02:	4417      	add	r7, r2
 8009f04:	441f      	add	r7, r3
 8009f06:	464b      	mov	r3, r9
 8009f08:	bfa8      	it	ge
 8009f0a:	4643      	movge	r3, r8
 8009f0c:	42bb      	cmp	r3, r7
 8009f0e:	bfa8      	it	ge
 8009f10:	463b      	movge	r3, r7
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	bfc2      	ittt	gt
 8009f16:	eba8 0803 	subgt.w	r8, r8, r3
 8009f1a:	1aff      	subgt	r7, r7, r3
 8009f1c:	eba9 0903 	subgt.w	r9, r9, r3
 8009f20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	dd17      	ble.n	8009f56 <_strtod_l+0x75e>
 8009f26:	4631      	mov	r1, r6
 8009f28:	461a      	mov	r2, r3
 8009f2a:	4620      	mov	r0, r4
 8009f2c:	f002 f95e 	bl	800c1ec <__pow5mult>
 8009f30:	4606      	mov	r6, r0
 8009f32:	2800      	cmp	r0, #0
 8009f34:	f43f aea8 	beq.w	8009c88 <_strtod_l+0x490>
 8009f38:	4601      	mov	r1, r0
 8009f3a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009f3c:	4620      	mov	r0, r4
 8009f3e:	f002 f8ab 	bl	800c098 <__multiply>
 8009f42:	900b      	str	r0, [sp, #44]	; 0x2c
 8009f44:	2800      	cmp	r0, #0
 8009f46:	f43f ae9f 	beq.w	8009c88 <_strtod_l+0x490>
 8009f4a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009f4c:	4620      	mov	r0, r4
 8009f4e:	f001 ff8b 	bl	800be68 <_Bfree>
 8009f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f54:	9318      	str	r3, [sp, #96]	; 0x60
 8009f56:	f1b8 0f00 	cmp.w	r8, #0
 8009f5a:	f300 808c 	bgt.w	800a076 <_strtod_l+0x87e>
 8009f5e:	9b06      	ldr	r3, [sp, #24]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	dd08      	ble.n	8009f76 <_strtod_l+0x77e>
 8009f64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009f66:	9905      	ldr	r1, [sp, #20]
 8009f68:	4620      	mov	r0, r4
 8009f6a:	f002 f93f 	bl	800c1ec <__pow5mult>
 8009f6e:	9005      	str	r0, [sp, #20]
 8009f70:	2800      	cmp	r0, #0
 8009f72:	f43f ae89 	beq.w	8009c88 <_strtod_l+0x490>
 8009f76:	2f00      	cmp	r7, #0
 8009f78:	dd08      	ble.n	8009f8c <_strtod_l+0x794>
 8009f7a:	9905      	ldr	r1, [sp, #20]
 8009f7c:	463a      	mov	r2, r7
 8009f7e:	4620      	mov	r0, r4
 8009f80:	f002 f98e 	bl	800c2a0 <__lshift>
 8009f84:	9005      	str	r0, [sp, #20]
 8009f86:	2800      	cmp	r0, #0
 8009f88:	f43f ae7e 	beq.w	8009c88 <_strtod_l+0x490>
 8009f8c:	f1b9 0f00 	cmp.w	r9, #0
 8009f90:	dd08      	ble.n	8009fa4 <_strtod_l+0x7ac>
 8009f92:	4631      	mov	r1, r6
 8009f94:	464a      	mov	r2, r9
 8009f96:	4620      	mov	r0, r4
 8009f98:	f002 f982 	bl	800c2a0 <__lshift>
 8009f9c:	4606      	mov	r6, r0
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	f43f ae72 	beq.w	8009c88 <_strtod_l+0x490>
 8009fa4:	9a05      	ldr	r2, [sp, #20]
 8009fa6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009fa8:	4620      	mov	r0, r4
 8009faa:	f002 fa05 	bl	800c3b8 <__mdiff>
 8009fae:	4605      	mov	r5, r0
 8009fb0:	2800      	cmp	r0, #0
 8009fb2:	f43f ae69 	beq.w	8009c88 <_strtod_l+0x490>
 8009fb6:	68c3      	ldr	r3, [r0, #12]
 8009fb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009fba:	2300      	movs	r3, #0
 8009fbc:	60c3      	str	r3, [r0, #12]
 8009fbe:	4631      	mov	r1, r6
 8009fc0:	f002 f9de 	bl	800c380 <__mcmp>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	da60      	bge.n	800a08a <_strtod_l+0x892>
 8009fc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fca:	ea53 030a 	orrs.w	r3, r3, sl
 8009fce:	f040 8082 	bne.w	800a0d6 <_strtod_l+0x8de>
 8009fd2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d17d      	bne.n	800a0d6 <_strtod_l+0x8de>
 8009fda:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009fde:	0d1b      	lsrs	r3, r3, #20
 8009fe0:	051b      	lsls	r3, r3, #20
 8009fe2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009fe6:	d976      	bls.n	800a0d6 <_strtod_l+0x8de>
 8009fe8:	696b      	ldr	r3, [r5, #20]
 8009fea:	b913      	cbnz	r3, 8009ff2 <_strtod_l+0x7fa>
 8009fec:	692b      	ldr	r3, [r5, #16]
 8009fee:	2b01      	cmp	r3, #1
 8009ff0:	dd71      	ble.n	800a0d6 <_strtod_l+0x8de>
 8009ff2:	4629      	mov	r1, r5
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	4620      	mov	r0, r4
 8009ff8:	f002 f952 	bl	800c2a0 <__lshift>
 8009ffc:	4631      	mov	r1, r6
 8009ffe:	4605      	mov	r5, r0
 800a000:	f002 f9be 	bl	800c380 <__mcmp>
 800a004:	2800      	cmp	r0, #0
 800a006:	dd66      	ble.n	800a0d6 <_strtod_l+0x8de>
 800a008:	9904      	ldr	r1, [sp, #16]
 800a00a:	4a53      	ldr	r2, [pc, #332]	; (800a158 <_strtod_l+0x960>)
 800a00c:	465b      	mov	r3, fp
 800a00e:	2900      	cmp	r1, #0
 800a010:	f000 8081 	beq.w	800a116 <_strtod_l+0x91e>
 800a014:	ea02 010b 	and.w	r1, r2, fp
 800a018:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a01c:	dc7b      	bgt.n	800a116 <_strtod_l+0x91e>
 800a01e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a022:	f77f aea9 	ble.w	8009d78 <_strtod_l+0x580>
 800a026:	4b4d      	ldr	r3, [pc, #308]	; (800a15c <_strtod_l+0x964>)
 800a028:	4650      	mov	r0, sl
 800a02a:	4659      	mov	r1, fp
 800a02c:	2200      	movs	r2, #0
 800a02e:	f7f6 faf3 	bl	8000618 <__aeabi_dmul>
 800a032:	460b      	mov	r3, r1
 800a034:	4303      	orrs	r3, r0
 800a036:	bf08      	it	eq
 800a038:	2322      	moveq	r3, #34	; 0x22
 800a03a:	4682      	mov	sl, r0
 800a03c:	468b      	mov	fp, r1
 800a03e:	bf08      	it	eq
 800a040:	6023      	streq	r3, [r4, #0]
 800a042:	e62b      	b.n	8009c9c <_strtod_l+0x4a4>
 800a044:	f04f 32ff 	mov.w	r2, #4294967295
 800a048:	fa02 f303 	lsl.w	r3, r2, r3
 800a04c:	ea03 0a0a 	and.w	sl, r3, sl
 800a050:	e6e3      	b.n	8009e1a <_strtod_l+0x622>
 800a052:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a056:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a05a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a05e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a062:	fa01 f308 	lsl.w	r3, r1, r8
 800a066:	9308      	str	r3, [sp, #32]
 800a068:	910d      	str	r1, [sp, #52]	; 0x34
 800a06a:	e746      	b.n	8009efa <_strtod_l+0x702>
 800a06c:	2300      	movs	r3, #0
 800a06e:	9308      	str	r3, [sp, #32]
 800a070:	2301      	movs	r3, #1
 800a072:	930d      	str	r3, [sp, #52]	; 0x34
 800a074:	e741      	b.n	8009efa <_strtod_l+0x702>
 800a076:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a078:	4642      	mov	r2, r8
 800a07a:	4620      	mov	r0, r4
 800a07c:	f002 f910 	bl	800c2a0 <__lshift>
 800a080:	9018      	str	r0, [sp, #96]	; 0x60
 800a082:	2800      	cmp	r0, #0
 800a084:	f47f af6b 	bne.w	8009f5e <_strtod_l+0x766>
 800a088:	e5fe      	b.n	8009c88 <_strtod_l+0x490>
 800a08a:	465f      	mov	r7, fp
 800a08c:	d16e      	bne.n	800a16c <_strtod_l+0x974>
 800a08e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a090:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a094:	b342      	cbz	r2, 800a0e8 <_strtod_l+0x8f0>
 800a096:	4a32      	ldr	r2, [pc, #200]	; (800a160 <_strtod_l+0x968>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d128      	bne.n	800a0ee <_strtod_l+0x8f6>
 800a09c:	9b04      	ldr	r3, [sp, #16]
 800a09e:	4651      	mov	r1, sl
 800a0a0:	b1eb      	cbz	r3, 800a0de <_strtod_l+0x8e6>
 800a0a2:	4b2d      	ldr	r3, [pc, #180]	; (800a158 <_strtod_l+0x960>)
 800a0a4:	403b      	ands	r3, r7
 800a0a6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a0aa:	f04f 32ff 	mov.w	r2, #4294967295
 800a0ae:	d819      	bhi.n	800a0e4 <_strtod_l+0x8ec>
 800a0b0:	0d1b      	lsrs	r3, r3, #20
 800a0b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a0b6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ba:	4299      	cmp	r1, r3
 800a0bc:	d117      	bne.n	800a0ee <_strtod_l+0x8f6>
 800a0be:	4b29      	ldr	r3, [pc, #164]	; (800a164 <_strtod_l+0x96c>)
 800a0c0:	429f      	cmp	r7, r3
 800a0c2:	d102      	bne.n	800a0ca <_strtod_l+0x8d2>
 800a0c4:	3101      	adds	r1, #1
 800a0c6:	f43f addf 	beq.w	8009c88 <_strtod_l+0x490>
 800a0ca:	4b23      	ldr	r3, [pc, #140]	; (800a158 <_strtod_l+0x960>)
 800a0cc:	403b      	ands	r3, r7
 800a0ce:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a0d2:	f04f 0a00 	mov.w	sl, #0
 800a0d6:	9b04      	ldr	r3, [sp, #16]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d1a4      	bne.n	800a026 <_strtod_l+0x82e>
 800a0dc:	e5de      	b.n	8009c9c <_strtod_l+0x4a4>
 800a0de:	f04f 33ff 	mov.w	r3, #4294967295
 800a0e2:	e7ea      	b.n	800a0ba <_strtod_l+0x8c2>
 800a0e4:	4613      	mov	r3, r2
 800a0e6:	e7e8      	b.n	800a0ba <_strtod_l+0x8c2>
 800a0e8:	ea53 030a 	orrs.w	r3, r3, sl
 800a0ec:	d08c      	beq.n	800a008 <_strtod_l+0x810>
 800a0ee:	9b08      	ldr	r3, [sp, #32]
 800a0f0:	b1db      	cbz	r3, 800a12a <_strtod_l+0x932>
 800a0f2:	423b      	tst	r3, r7
 800a0f4:	d0ef      	beq.n	800a0d6 <_strtod_l+0x8de>
 800a0f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0f8:	9a04      	ldr	r2, [sp, #16]
 800a0fa:	4650      	mov	r0, sl
 800a0fc:	4659      	mov	r1, fp
 800a0fe:	b1c3      	cbz	r3, 800a132 <_strtod_l+0x93a>
 800a100:	f7ff fb5e 	bl	80097c0 <sulp>
 800a104:	4602      	mov	r2, r0
 800a106:	460b      	mov	r3, r1
 800a108:	ec51 0b18 	vmov	r0, r1, d8
 800a10c:	f7f6 f8ce 	bl	80002ac <__adddf3>
 800a110:	4682      	mov	sl, r0
 800a112:	468b      	mov	fp, r1
 800a114:	e7df      	b.n	800a0d6 <_strtod_l+0x8de>
 800a116:	4013      	ands	r3, r2
 800a118:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a11c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a120:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a124:	f04f 3aff 	mov.w	sl, #4294967295
 800a128:	e7d5      	b.n	800a0d6 <_strtod_l+0x8de>
 800a12a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a12c:	ea13 0f0a 	tst.w	r3, sl
 800a130:	e7e0      	b.n	800a0f4 <_strtod_l+0x8fc>
 800a132:	f7ff fb45 	bl	80097c0 <sulp>
 800a136:	4602      	mov	r2, r0
 800a138:	460b      	mov	r3, r1
 800a13a:	ec51 0b18 	vmov	r0, r1, d8
 800a13e:	f7f6 f8b3 	bl	80002a8 <__aeabi_dsub>
 800a142:	2200      	movs	r2, #0
 800a144:	2300      	movs	r3, #0
 800a146:	4682      	mov	sl, r0
 800a148:	468b      	mov	fp, r1
 800a14a:	f7f6 fccd 	bl	8000ae8 <__aeabi_dcmpeq>
 800a14e:	2800      	cmp	r0, #0
 800a150:	d0c1      	beq.n	800a0d6 <_strtod_l+0x8de>
 800a152:	e611      	b.n	8009d78 <_strtod_l+0x580>
 800a154:	fffffc02 	.word	0xfffffc02
 800a158:	7ff00000 	.word	0x7ff00000
 800a15c:	39500000 	.word	0x39500000
 800a160:	000fffff 	.word	0x000fffff
 800a164:	7fefffff 	.word	0x7fefffff
 800a168:	0800e190 	.word	0x0800e190
 800a16c:	4631      	mov	r1, r6
 800a16e:	4628      	mov	r0, r5
 800a170:	f002 fa84 	bl	800c67c <__ratio>
 800a174:	ec59 8b10 	vmov	r8, r9, d0
 800a178:	ee10 0a10 	vmov	r0, s0
 800a17c:	2200      	movs	r2, #0
 800a17e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a182:	4649      	mov	r1, r9
 800a184:	f7f6 fcc4 	bl	8000b10 <__aeabi_dcmple>
 800a188:	2800      	cmp	r0, #0
 800a18a:	d07a      	beq.n	800a282 <_strtod_l+0xa8a>
 800a18c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d04a      	beq.n	800a228 <_strtod_l+0xa30>
 800a192:	4b95      	ldr	r3, [pc, #596]	; (800a3e8 <_strtod_l+0xbf0>)
 800a194:	2200      	movs	r2, #0
 800a196:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a19a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a3e8 <_strtod_l+0xbf0>
 800a19e:	f04f 0800 	mov.w	r8, #0
 800a1a2:	4b92      	ldr	r3, [pc, #584]	; (800a3ec <_strtod_l+0xbf4>)
 800a1a4:	403b      	ands	r3, r7
 800a1a6:	930d      	str	r3, [sp, #52]	; 0x34
 800a1a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a1aa:	4b91      	ldr	r3, [pc, #580]	; (800a3f0 <_strtod_l+0xbf8>)
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	f040 80b0 	bne.w	800a312 <_strtod_l+0xb1a>
 800a1b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a1b6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a1ba:	ec4b ab10 	vmov	d0, sl, fp
 800a1be:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a1c2:	f002 f983 	bl	800c4cc <__ulp>
 800a1c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a1ca:	ec53 2b10 	vmov	r2, r3, d0
 800a1ce:	f7f6 fa23 	bl	8000618 <__aeabi_dmul>
 800a1d2:	4652      	mov	r2, sl
 800a1d4:	465b      	mov	r3, fp
 800a1d6:	f7f6 f869 	bl	80002ac <__adddf3>
 800a1da:	460b      	mov	r3, r1
 800a1dc:	4983      	ldr	r1, [pc, #524]	; (800a3ec <_strtod_l+0xbf4>)
 800a1de:	4a85      	ldr	r2, [pc, #532]	; (800a3f4 <_strtod_l+0xbfc>)
 800a1e0:	4019      	ands	r1, r3
 800a1e2:	4291      	cmp	r1, r2
 800a1e4:	4682      	mov	sl, r0
 800a1e6:	d960      	bls.n	800a2aa <_strtod_l+0xab2>
 800a1e8:	ee18 3a90 	vmov	r3, s17
 800a1ec:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d104      	bne.n	800a1fe <_strtod_l+0xa06>
 800a1f4:	ee18 3a10 	vmov	r3, s16
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	f43f ad45 	beq.w	8009c88 <_strtod_l+0x490>
 800a1fe:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a400 <_strtod_l+0xc08>
 800a202:	f04f 3aff 	mov.w	sl, #4294967295
 800a206:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a208:	4620      	mov	r0, r4
 800a20a:	f001 fe2d 	bl	800be68 <_Bfree>
 800a20e:	9905      	ldr	r1, [sp, #20]
 800a210:	4620      	mov	r0, r4
 800a212:	f001 fe29 	bl	800be68 <_Bfree>
 800a216:	4631      	mov	r1, r6
 800a218:	4620      	mov	r0, r4
 800a21a:	f001 fe25 	bl	800be68 <_Bfree>
 800a21e:	4629      	mov	r1, r5
 800a220:	4620      	mov	r0, r4
 800a222:	f001 fe21 	bl	800be68 <_Bfree>
 800a226:	e61a      	b.n	8009e5e <_strtod_l+0x666>
 800a228:	f1ba 0f00 	cmp.w	sl, #0
 800a22c:	d11b      	bne.n	800a266 <_strtod_l+0xa6e>
 800a22e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a232:	b9f3      	cbnz	r3, 800a272 <_strtod_l+0xa7a>
 800a234:	4b6c      	ldr	r3, [pc, #432]	; (800a3e8 <_strtod_l+0xbf0>)
 800a236:	2200      	movs	r2, #0
 800a238:	4640      	mov	r0, r8
 800a23a:	4649      	mov	r1, r9
 800a23c:	f7f6 fc5e 	bl	8000afc <__aeabi_dcmplt>
 800a240:	b9d0      	cbnz	r0, 800a278 <_strtod_l+0xa80>
 800a242:	4640      	mov	r0, r8
 800a244:	4649      	mov	r1, r9
 800a246:	4b6c      	ldr	r3, [pc, #432]	; (800a3f8 <_strtod_l+0xc00>)
 800a248:	2200      	movs	r2, #0
 800a24a:	f7f6 f9e5 	bl	8000618 <__aeabi_dmul>
 800a24e:	4680      	mov	r8, r0
 800a250:	4689      	mov	r9, r1
 800a252:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a256:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800a25a:	9315      	str	r3, [sp, #84]	; 0x54
 800a25c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a260:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a264:	e79d      	b.n	800a1a2 <_strtod_l+0x9aa>
 800a266:	f1ba 0f01 	cmp.w	sl, #1
 800a26a:	d102      	bne.n	800a272 <_strtod_l+0xa7a>
 800a26c:	2f00      	cmp	r7, #0
 800a26e:	f43f ad83 	beq.w	8009d78 <_strtod_l+0x580>
 800a272:	4b62      	ldr	r3, [pc, #392]	; (800a3fc <_strtod_l+0xc04>)
 800a274:	2200      	movs	r2, #0
 800a276:	e78e      	b.n	800a196 <_strtod_l+0x99e>
 800a278:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800a3f8 <_strtod_l+0xc00>
 800a27c:	f04f 0800 	mov.w	r8, #0
 800a280:	e7e7      	b.n	800a252 <_strtod_l+0xa5a>
 800a282:	4b5d      	ldr	r3, [pc, #372]	; (800a3f8 <_strtod_l+0xc00>)
 800a284:	4640      	mov	r0, r8
 800a286:	4649      	mov	r1, r9
 800a288:	2200      	movs	r2, #0
 800a28a:	f7f6 f9c5 	bl	8000618 <__aeabi_dmul>
 800a28e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a290:	4680      	mov	r8, r0
 800a292:	4689      	mov	r9, r1
 800a294:	b933      	cbnz	r3, 800a2a4 <_strtod_l+0xaac>
 800a296:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a29a:	900e      	str	r0, [sp, #56]	; 0x38
 800a29c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a29e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a2a2:	e7dd      	b.n	800a260 <_strtod_l+0xa68>
 800a2a4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800a2a8:	e7f9      	b.n	800a29e <_strtod_l+0xaa6>
 800a2aa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a2ae:	9b04      	ldr	r3, [sp, #16]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d1a8      	bne.n	800a206 <_strtod_l+0xa0e>
 800a2b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a2b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2ba:	0d1b      	lsrs	r3, r3, #20
 800a2bc:	051b      	lsls	r3, r3, #20
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d1a1      	bne.n	800a206 <_strtod_l+0xa0e>
 800a2c2:	4640      	mov	r0, r8
 800a2c4:	4649      	mov	r1, r9
 800a2c6:	f7f6 fd07 	bl	8000cd8 <__aeabi_d2lz>
 800a2ca:	f7f6 f977 	bl	80005bc <__aeabi_l2d>
 800a2ce:	4602      	mov	r2, r0
 800a2d0:	460b      	mov	r3, r1
 800a2d2:	4640      	mov	r0, r8
 800a2d4:	4649      	mov	r1, r9
 800a2d6:	f7f5 ffe7 	bl	80002a8 <__aeabi_dsub>
 800a2da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a2dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2e0:	ea43 030a 	orr.w	r3, r3, sl
 800a2e4:	4313      	orrs	r3, r2
 800a2e6:	4680      	mov	r8, r0
 800a2e8:	4689      	mov	r9, r1
 800a2ea:	d055      	beq.n	800a398 <_strtod_l+0xba0>
 800a2ec:	a336      	add	r3, pc, #216	; (adr r3, 800a3c8 <_strtod_l+0xbd0>)
 800a2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f2:	f7f6 fc03 	bl	8000afc <__aeabi_dcmplt>
 800a2f6:	2800      	cmp	r0, #0
 800a2f8:	f47f acd0 	bne.w	8009c9c <_strtod_l+0x4a4>
 800a2fc:	a334      	add	r3, pc, #208	; (adr r3, 800a3d0 <_strtod_l+0xbd8>)
 800a2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a302:	4640      	mov	r0, r8
 800a304:	4649      	mov	r1, r9
 800a306:	f7f6 fc17 	bl	8000b38 <__aeabi_dcmpgt>
 800a30a:	2800      	cmp	r0, #0
 800a30c:	f43f af7b 	beq.w	800a206 <_strtod_l+0xa0e>
 800a310:	e4c4      	b.n	8009c9c <_strtod_l+0x4a4>
 800a312:	9b04      	ldr	r3, [sp, #16]
 800a314:	b333      	cbz	r3, 800a364 <_strtod_l+0xb6c>
 800a316:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a318:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a31c:	d822      	bhi.n	800a364 <_strtod_l+0xb6c>
 800a31e:	a32e      	add	r3, pc, #184	; (adr r3, 800a3d8 <_strtod_l+0xbe0>)
 800a320:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a324:	4640      	mov	r0, r8
 800a326:	4649      	mov	r1, r9
 800a328:	f7f6 fbf2 	bl	8000b10 <__aeabi_dcmple>
 800a32c:	b1a0      	cbz	r0, 800a358 <_strtod_l+0xb60>
 800a32e:	4649      	mov	r1, r9
 800a330:	4640      	mov	r0, r8
 800a332:	f7f6 fc49 	bl	8000bc8 <__aeabi_d2uiz>
 800a336:	2801      	cmp	r0, #1
 800a338:	bf38      	it	cc
 800a33a:	2001      	movcc	r0, #1
 800a33c:	f7f6 f8f2 	bl	8000524 <__aeabi_ui2d>
 800a340:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a342:	4680      	mov	r8, r0
 800a344:	4689      	mov	r9, r1
 800a346:	bb23      	cbnz	r3, 800a392 <_strtod_l+0xb9a>
 800a348:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a34c:	9010      	str	r0, [sp, #64]	; 0x40
 800a34e:	9311      	str	r3, [sp, #68]	; 0x44
 800a350:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a354:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a35a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a35c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a360:	1a9b      	subs	r3, r3, r2
 800a362:	9309      	str	r3, [sp, #36]	; 0x24
 800a364:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a368:	eeb0 0a48 	vmov.f32	s0, s16
 800a36c:	eef0 0a68 	vmov.f32	s1, s17
 800a370:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a374:	f002 f8aa 	bl	800c4cc <__ulp>
 800a378:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a37c:	ec53 2b10 	vmov	r2, r3, d0
 800a380:	f7f6 f94a 	bl	8000618 <__aeabi_dmul>
 800a384:	ec53 2b18 	vmov	r2, r3, d8
 800a388:	f7f5 ff90 	bl	80002ac <__adddf3>
 800a38c:	4682      	mov	sl, r0
 800a38e:	468b      	mov	fp, r1
 800a390:	e78d      	b.n	800a2ae <_strtod_l+0xab6>
 800a392:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800a396:	e7db      	b.n	800a350 <_strtod_l+0xb58>
 800a398:	a311      	add	r3, pc, #68	; (adr r3, 800a3e0 <_strtod_l+0xbe8>)
 800a39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a39e:	f7f6 fbad 	bl	8000afc <__aeabi_dcmplt>
 800a3a2:	e7b2      	b.n	800a30a <_strtod_l+0xb12>
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	930a      	str	r3, [sp, #40]	; 0x28
 800a3a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a3aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a3ac:	6013      	str	r3, [r2, #0]
 800a3ae:	f7ff ba6b 	b.w	8009888 <_strtod_l+0x90>
 800a3b2:	2a65      	cmp	r2, #101	; 0x65
 800a3b4:	f43f ab5f 	beq.w	8009a76 <_strtod_l+0x27e>
 800a3b8:	2a45      	cmp	r2, #69	; 0x45
 800a3ba:	f43f ab5c 	beq.w	8009a76 <_strtod_l+0x27e>
 800a3be:	2301      	movs	r3, #1
 800a3c0:	f7ff bb94 	b.w	8009aec <_strtod_l+0x2f4>
 800a3c4:	f3af 8000 	nop.w
 800a3c8:	94a03595 	.word	0x94a03595
 800a3cc:	3fdfffff 	.word	0x3fdfffff
 800a3d0:	35afe535 	.word	0x35afe535
 800a3d4:	3fe00000 	.word	0x3fe00000
 800a3d8:	ffc00000 	.word	0xffc00000
 800a3dc:	41dfffff 	.word	0x41dfffff
 800a3e0:	94a03595 	.word	0x94a03595
 800a3e4:	3fcfffff 	.word	0x3fcfffff
 800a3e8:	3ff00000 	.word	0x3ff00000
 800a3ec:	7ff00000 	.word	0x7ff00000
 800a3f0:	7fe00000 	.word	0x7fe00000
 800a3f4:	7c9fffff 	.word	0x7c9fffff
 800a3f8:	3fe00000 	.word	0x3fe00000
 800a3fc:	bff00000 	.word	0xbff00000
 800a400:	7fefffff 	.word	0x7fefffff

0800a404 <_strtod_r>:
 800a404:	4b01      	ldr	r3, [pc, #4]	; (800a40c <_strtod_r+0x8>)
 800a406:	f7ff b9f7 	b.w	80097f8 <_strtod_l>
 800a40a:	bf00      	nop
 800a40c:	20000094 	.word	0x20000094

0800a410 <_strtol_l.constprop.0>:
 800a410:	2b01      	cmp	r3, #1
 800a412:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a416:	d001      	beq.n	800a41c <_strtol_l.constprop.0+0xc>
 800a418:	2b24      	cmp	r3, #36	; 0x24
 800a41a:	d906      	bls.n	800a42a <_strtol_l.constprop.0+0x1a>
 800a41c:	f7fd fec8 	bl	80081b0 <__errno>
 800a420:	2316      	movs	r3, #22
 800a422:	6003      	str	r3, [r0, #0]
 800a424:	2000      	movs	r0, #0
 800a426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a42a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a510 <_strtol_l.constprop.0+0x100>
 800a42e:	460d      	mov	r5, r1
 800a430:	462e      	mov	r6, r5
 800a432:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a436:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a43a:	f017 0708 	ands.w	r7, r7, #8
 800a43e:	d1f7      	bne.n	800a430 <_strtol_l.constprop.0+0x20>
 800a440:	2c2d      	cmp	r4, #45	; 0x2d
 800a442:	d132      	bne.n	800a4aa <_strtol_l.constprop.0+0x9a>
 800a444:	782c      	ldrb	r4, [r5, #0]
 800a446:	2701      	movs	r7, #1
 800a448:	1cb5      	adds	r5, r6, #2
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d05b      	beq.n	800a506 <_strtol_l.constprop.0+0xf6>
 800a44e:	2b10      	cmp	r3, #16
 800a450:	d109      	bne.n	800a466 <_strtol_l.constprop.0+0x56>
 800a452:	2c30      	cmp	r4, #48	; 0x30
 800a454:	d107      	bne.n	800a466 <_strtol_l.constprop.0+0x56>
 800a456:	782c      	ldrb	r4, [r5, #0]
 800a458:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a45c:	2c58      	cmp	r4, #88	; 0x58
 800a45e:	d14d      	bne.n	800a4fc <_strtol_l.constprop.0+0xec>
 800a460:	786c      	ldrb	r4, [r5, #1]
 800a462:	2310      	movs	r3, #16
 800a464:	3502      	adds	r5, #2
 800a466:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a46a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a46e:	f04f 0c00 	mov.w	ip, #0
 800a472:	fbb8 f9f3 	udiv	r9, r8, r3
 800a476:	4666      	mov	r6, ip
 800a478:	fb03 8a19 	mls	sl, r3, r9, r8
 800a47c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a480:	f1be 0f09 	cmp.w	lr, #9
 800a484:	d816      	bhi.n	800a4b4 <_strtol_l.constprop.0+0xa4>
 800a486:	4674      	mov	r4, lr
 800a488:	42a3      	cmp	r3, r4
 800a48a:	dd24      	ble.n	800a4d6 <_strtol_l.constprop.0+0xc6>
 800a48c:	f1bc 0f00 	cmp.w	ip, #0
 800a490:	db1e      	blt.n	800a4d0 <_strtol_l.constprop.0+0xc0>
 800a492:	45b1      	cmp	r9, r6
 800a494:	d31c      	bcc.n	800a4d0 <_strtol_l.constprop.0+0xc0>
 800a496:	d101      	bne.n	800a49c <_strtol_l.constprop.0+0x8c>
 800a498:	45a2      	cmp	sl, r4
 800a49a:	db19      	blt.n	800a4d0 <_strtol_l.constprop.0+0xc0>
 800a49c:	fb06 4603 	mla	r6, r6, r3, r4
 800a4a0:	f04f 0c01 	mov.w	ip, #1
 800a4a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4a8:	e7e8      	b.n	800a47c <_strtol_l.constprop.0+0x6c>
 800a4aa:	2c2b      	cmp	r4, #43	; 0x2b
 800a4ac:	bf04      	itt	eq
 800a4ae:	782c      	ldrbeq	r4, [r5, #0]
 800a4b0:	1cb5      	addeq	r5, r6, #2
 800a4b2:	e7ca      	b.n	800a44a <_strtol_l.constprop.0+0x3a>
 800a4b4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a4b8:	f1be 0f19 	cmp.w	lr, #25
 800a4bc:	d801      	bhi.n	800a4c2 <_strtol_l.constprop.0+0xb2>
 800a4be:	3c37      	subs	r4, #55	; 0x37
 800a4c0:	e7e2      	b.n	800a488 <_strtol_l.constprop.0+0x78>
 800a4c2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a4c6:	f1be 0f19 	cmp.w	lr, #25
 800a4ca:	d804      	bhi.n	800a4d6 <_strtol_l.constprop.0+0xc6>
 800a4cc:	3c57      	subs	r4, #87	; 0x57
 800a4ce:	e7db      	b.n	800a488 <_strtol_l.constprop.0+0x78>
 800a4d0:	f04f 3cff 	mov.w	ip, #4294967295
 800a4d4:	e7e6      	b.n	800a4a4 <_strtol_l.constprop.0+0x94>
 800a4d6:	f1bc 0f00 	cmp.w	ip, #0
 800a4da:	da05      	bge.n	800a4e8 <_strtol_l.constprop.0+0xd8>
 800a4dc:	2322      	movs	r3, #34	; 0x22
 800a4de:	6003      	str	r3, [r0, #0]
 800a4e0:	4646      	mov	r6, r8
 800a4e2:	b942      	cbnz	r2, 800a4f6 <_strtol_l.constprop.0+0xe6>
 800a4e4:	4630      	mov	r0, r6
 800a4e6:	e79e      	b.n	800a426 <_strtol_l.constprop.0+0x16>
 800a4e8:	b107      	cbz	r7, 800a4ec <_strtol_l.constprop.0+0xdc>
 800a4ea:	4276      	negs	r6, r6
 800a4ec:	2a00      	cmp	r2, #0
 800a4ee:	d0f9      	beq.n	800a4e4 <_strtol_l.constprop.0+0xd4>
 800a4f0:	f1bc 0f00 	cmp.w	ip, #0
 800a4f4:	d000      	beq.n	800a4f8 <_strtol_l.constprop.0+0xe8>
 800a4f6:	1e69      	subs	r1, r5, #1
 800a4f8:	6011      	str	r1, [r2, #0]
 800a4fa:	e7f3      	b.n	800a4e4 <_strtol_l.constprop.0+0xd4>
 800a4fc:	2430      	movs	r4, #48	; 0x30
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d1b1      	bne.n	800a466 <_strtol_l.constprop.0+0x56>
 800a502:	2308      	movs	r3, #8
 800a504:	e7af      	b.n	800a466 <_strtol_l.constprop.0+0x56>
 800a506:	2c30      	cmp	r4, #48	; 0x30
 800a508:	d0a5      	beq.n	800a456 <_strtol_l.constprop.0+0x46>
 800a50a:	230a      	movs	r3, #10
 800a50c:	e7ab      	b.n	800a466 <_strtol_l.constprop.0+0x56>
 800a50e:	bf00      	nop
 800a510:	0800e1b9 	.word	0x0800e1b9

0800a514 <_strtol_r>:
 800a514:	f7ff bf7c 	b.w	800a410 <_strtol_l.constprop.0>

0800a518 <_user_strerror>:
 800a518:	2000      	movs	r0, #0
 800a51a:	4770      	bx	lr

0800a51c <_vsiprintf_r>:
 800a51c:	b500      	push	{lr}
 800a51e:	b09b      	sub	sp, #108	; 0x6c
 800a520:	9100      	str	r1, [sp, #0]
 800a522:	9104      	str	r1, [sp, #16]
 800a524:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a528:	9105      	str	r1, [sp, #20]
 800a52a:	9102      	str	r1, [sp, #8]
 800a52c:	4905      	ldr	r1, [pc, #20]	; (800a544 <_vsiprintf_r+0x28>)
 800a52e:	9103      	str	r1, [sp, #12]
 800a530:	4669      	mov	r1, sp
 800a532:	f002 f98b 	bl	800c84c <_svfiprintf_r>
 800a536:	9b00      	ldr	r3, [sp, #0]
 800a538:	2200      	movs	r2, #0
 800a53a:	701a      	strb	r2, [r3, #0]
 800a53c:	b01b      	add	sp, #108	; 0x6c
 800a53e:	f85d fb04 	ldr.w	pc, [sp], #4
 800a542:	bf00      	nop
 800a544:	ffff0208 	.word	0xffff0208

0800a548 <vsiprintf>:
 800a548:	4613      	mov	r3, r2
 800a54a:	460a      	mov	r2, r1
 800a54c:	4601      	mov	r1, r0
 800a54e:	4802      	ldr	r0, [pc, #8]	; (800a558 <vsiprintf+0x10>)
 800a550:	6800      	ldr	r0, [r0, #0]
 800a552:	f7ff bfe3 	b.w	800a51c <_vsiprintf_r>
 800a556:	bf00      	nop
 800a558:	2000002c 	.word	0x2000002c

0800a55c <_write_r>:
 800a55c:	b538      	push	{r3, r4, r5, lr}
 800a55e:	4d07      	ldr	r5, [pc, #28]	; (800a57c <_write_r+0x20>)
 800a560:	4604      	mov	r4, r0
 800a562:	4608      	mov	r0, r1
 800a564:	4611      	mov	r1, r2
 800a566:	2200      	movs	r2, #0
 800a568:	602a      	str	r2, [r5, #0]
 800a56a:	461a      	mov	r2, r3
 800a56c:	f7f7 fbd3 	bl	8001d16 <_write>
 800a570:	1c43      	adds	r3, r0, #1
 800a572:	d102      	bne.n	800a57a <_write_r+0x1e>
 800a574:	682b      	ldr	r3, [r5, #0]
 800a576:	b103      	cbz	r3, 800a57a <_write_r+0x1e>
 800a578:	6023      	str	r3, [r4, #0]
 800a57a:	bd38      	pop	{r3, r4, r5, pc}
 800a57c:	2000080c 	.word	0x2000080c

0800a580 <_close_r>:
 800a580:	b538      	push	{r3, r4, r5, lr}
 800a582:	4d06      	ldr	r5, [pc, #24]	; (800a59c <_close_r+0x1c>)
 800a584:	2300      	movs	r3, #0
 800a586:	4604      	mov	r4, r0
 800a588:	4608      	mov	r0, r1
 800a58a:	602b      	str	r3, [r5, #0]
 800a58c:	f7f7 fbdf 	bl	8001d4e <_close>
 800a590:	1c43      	adds	r3, r0, #1
 800a592:	d102      	bne.n	800a59a <_close_r+0x1a>
 800a594:	682b      	ldr	r3, [r5, #0]
 800a596:	b103      	cbz	r3, 800a59a <_close_r+0x1a>
 800a598:	6023      	str	r3, [r4, #0]
 800a59a:	bd38      	pop	{r3, r4, r5, pc}
 800a59c:	2000080c 	.word	0x2000080c

0800a5a0 <quorem>:
 800a5a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5a4:	6903      	ldr	r3, [r0, #16]
 800a5a6:	690c      	ldr	r4, [r1, #16]
 800a5a8:	42a3      	cmp	r3, r4
 800a5aa:	4607      	mov	r7, r0
 800a5ac:	f2c0 8081 	blt.w	800a6b2 <quorem+0x112>
 800a5b0:	3c01      	subs	r4, #1
 800a5b2:	f101 0814 	add.w	r8, r1, #20
 800a5b6:	f100 0514 	add.w	r5, r0, #20
 800a5ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5be:	9301      	str	r3, [sp, #4]
 800a5c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a5c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5c8:	3301      	adds	r3, #1
 800a5ca:	429a      	cmp	r2, r3
 800a5cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a5d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a5d4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a5d8:	d331      	bcc.n	800a63e <quorem+0x9e>
 800a5da:	f04f 0e00 	mov.w	lr, #0
 800a5de:	4640      	mov	r0, r8
 800a5e0:	46ac      	mov	ip, r5
 800a5e2:	46f2      	mov	sl, lr
 800a5e4:	f850 2b04 	ldr.w	r2, [r0], #4
 800a5e8:	b293      	uxth	r3, r2
 800a5ea:	fb06 e303 	mla	r3, r6, r3, lr
 800a5ee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a5f2:	b29b      	uxth	r3, r3
 800a5f4:	ebaa 0303 	sub.w	r3, sl, r3
 800a5f8:	f8dc a000 	ldr.w	sl, [ip]
 800a5fc:	0c12      	lsrs	r2, r2, #16
 800a5fe:	fa13 f38a 	uxtah	r3, r3, sl
 800a602:	fb06 e202 	mla	r2, r6, r2, lr
 800a606:	9300      	str	r3, [sp, #0]
 800a608:	9b00      	ldr	r3, [sp, #0]
 800a60a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a60e:	b292      	uxth	r2, r2
 800a610:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a614:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a618:	f8bd 3000 	ldrh.w	r3, [sp]
 800a61c:	4581      	cmp	r9, r0
 800a61e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a622:	f84c 3b04 	str.w	r3, [ip], #4
 800a626:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a62a:	d2db      	bcs.n	800a5e4 <quorem+0x44>
 800a62c:	f855 300b 	ldr.w	r3, [r5, fp]
 800a630:	b92b      	cbnz	r3, 800a63e <quorem+0x9e>
 800a632:	9b01      	ldr	r3, [sp, #4]
 800a634:	3b04      	subs	r3, #4
 800a636:	429d      	cmp	r5, r3
 800a638:	461a      	mov	r2, r3
 800a63a:	d32e      	bcc.n	800a69a <quorem+0xfa>
 800a63c:	613c      	str	r4, [r7, #16]
 800a63e:	4638      	mov	r0, r7
 800a640:	f001 fe9e 	bl	800c380 <__mcmp>
 800a644:	2800      	cmp	r0, #0
 800a646:	db24      	blt.n	800a692 <quorem+0xf2>
 800a648:	3601      	adds	r6, #1
 800a64a:	4628      	mov	r0, r5
 800a64c:	f04f 0c00 	mov.w	ip, #0
 800a650:	f858 2b04 	ldr.w	r2, [r8], #4
 800a654:	f8d0 e000 	ldr.w	lr, [r0]
 800a658:	b293      	uxth	r3, r2
 800a65a:	ebac 0303 	sub.w	r3, ip, r3
 800a65e:	0c12      	lsrs	r2, r2, #16
 800a660:	fa13 f38e 	uxtah	r3, r3, lr
 800a664:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a668:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a66c:	b29b      	uxth	r3, r3
 800a66e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a672:	45c1      	cmp	r9, r8
 800a674:	f840 3b04 	str.w	r3, [r0], #4
 800a678:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a67c:	d2e8      	bcs.n	800a650 <quorem+0xb0>
 800a67e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a682:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a686:	b922      	cbnz	r2, 800a692 <quorem+0xf2>
 800a688:	3b04      	subs	r3, #4
 800a68a:	429d      	cmp	r5, r3
 800a68c:	461a      	mov	r2, r3
 800a68e:	d30a      	bcc.n	800a6a6 <quorem+0x106>
 800a690:	613c      	str	r4, [r7, #16]
 800a692:	4630      	mov	r0, r6
 800a694:	b003      	add	sp, #12
 800a696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a69a:	6812      	ldr	r2, [r2, #0]
 800a69c:	3b04      	subs	r3, #4
 800a69e:	2a00      	cmp	r2, #0
 800a6a0:	d1cc      	bne.n	800a63c <quorem+0x9c>
 800a6a2:	3c01      	subs	r4, #1
 800a6a4:	e7c7      	b.n	800a636 <quorem+0x96>
 800a6a6:	6812      	ldr	r2, [r2, #0]
 800a6a8:	3b04      	subs	r3, #4
 800a6aa:	2a00      	cmp	r2, #0
 800a6ac:	d1f0      	bne.n	800a690 <quorem+0xf0>
 800a6ae:	3c01      	subs	r4, #1
 800a6b0:	e7eb      	b.n	800a68a <quorem+0xea>
 800a6b2:	2000      	movs	r0, #0
 800a6b4:	e7ee      	b.n	800a694 <quorem+0xf4>
	...

0800a6b8 <_dtoa_r>:
 800a6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6bc:	ed2d 8b04 	vpush	{d8-d9}
 800a6c0:	ec57 6b10 	vmov	r6, r7, d0
 800a6c4:	b093      	sub	sp, #76	; 0x4c
 800a6c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a6c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a6cc:	9106      	str	r1, [sp, #24]
 800a6ce:	ee10 aa10 	vmov	sl, s0
 800a6d2:	4604      	mov	r4, r0
 800a6d4:	9209      	str	r2, [sp, #36]	; 0x24
 800a6d6:	930c      	str	r3, [sp, #48]	; 0x30
 800a6d8:	46bb      	mov	fp, r7
 800a6da:	b975      	cbnz	r5, 800a6fa <_dtoa_r+0x42>
 800a6dc:	2010      	movs	r0, #16
 800a6de:	f7fd fd91 	bl	8008204 <malloc>
 800a6e2:	4602      	mov	r2, r0
 800a6e4:	6260      	str	r0, [r4, #36]	; 0x24
 800a6e6:	b920      	cbnz	r0, 800a6f2 <_dtoa_r+0x3a>
 800a6e8:	4ba7      	ldr	r3, [pc, #668]	; (800a988 <_dtoa_r+0x2d0>)
 800a6ea:	21ea      	movs	r1, #234	; 0xea
 800a6ec:	48a7      	ldr	r0, [pc, #668]	; (800a98c <_dtoa_r+0x2d4>)
 800a6ee:	f002 fdf3 	bl	800d2d8 <__assert_func>
 800a6f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a6f6:	6005      	str	r5, [r0, #0]
 800a6f8:	60c5      	str	r5, [r0, #12]
 800a6fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6fc:	6819      	ldr	r1, [r3, #0]
 800a6fe:	b151      	cbz	r1, 800a716 <_dtoa_r+0x5e>
 800a700:	685a      	ldr	r2, [r3, #4]
 800a702:	604a      	str	r2, [r1, #4]
 800a704:	2301      	movs	r3, #1
 800a706:	4093      	lsls	r3, r2
 800a708:	608b      	str	r3, [r1, #8]
 800a70a:	4620      	mov	r0, r4
 800a70c:	f001 fbac 	bl	800be68 <_Bfree>
 800a710:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a712:	2200      	movs	r2, #0
 800a714:	601a      	str	r2, [r3, #0]
 800a716:	1e3b      	subs	r3, r7, #0
 800a718:	bfaa      	itet	ge
 800a71a:	2300      	movge	r3, #0
 800a71c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a720:	f8c8 3000 	strge.w	r3, [r8]
 800a724:	4b9a      	ldr	r3, [pc, #616]	; (800a990 <_dtoa_r+0x2d8>)
 800a726:	bfbc      	itt	lt
 800a728:	2201      	movlt	r2, #1
 800a72a:	f8c8 2000 	strlt.w	r2, [r8]
 800a72e:	ea33 030b 	bics.w	r3, r3, fp
 800a732:	d11b      	bne.n	800a76c <_dtoa_r+0xb4>
 800a734:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a736:	f242 730f 	movw	r3, #9999	; 0x270f
 800a73a:	6013      	str	r3, [r2, #0]
 800a73c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a740:	4333      	orrs	r3, r6
 800a742:	f000 8592 	beq.w	800b26a <_dtoa_r+0xbb2>
 800a746:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a748:	b963      	cbnz	r3, 800a764 <_dtoa_r+0xac>
 800a74a:	4b92      	ldr	r3, [pc, #584]	; (800a994 <_dtoa_r+0x2dc>)
 800a74c:	e022      	b.n	800a794 <_dtoa_r+0xdc>
 800a74e:	4b92      	ldr	r3, [pc, #584]	; (800a998 <_dtoa_r+0x2e0>)
 800a750:	9301      	str	r3, [sp, #4]
 800a752:	3308      	adds	r3, #8
 800a754:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a756:	6013      	str	r3, [r2, #0]
 800a758:	9801      	ldr	r0, [sp, #4]
 800a75a:	b013      	add	sp, #76	; 0x4c
 800a75c:	ecbd 8b04 	vpop	{d8-d9}
 800a760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a764:	4b8b      	ldr	r3, [pc, #556]	; (800a994 <_dtoa_r+0x2dc>)
 800a766:	9301      	str	r3, [sp, #4]
 800a768:	3303      	adds	r3, #3
 800a76a:	e7f3      	b.n	800a754 <_dtoa_r+0x9c>
 800a76c:	2200      	movs	r2, #0
 800a76e:	2300      	movs	r3, #0
 800a770:	4650      	mov	r0, sl
 800a772:	4659      	mov	r1, fp
 800a774:	f7f6 f9b8 	bl	8000ae8 <__aeabi_dcmpeq>
 800a778:	ec4b ab19 	vmov	d9, sl, fp
 800a77c:	4680      	mov	r8, r0
 800a77e:	b158      	cbz	r0, 800a798 <_dtoa_r+0xe0>
 800a780:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a782:	2301      	movs	r3, #1
 800a784:	6013      	str	r3, [r2, #0]
 800a786:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a788:	2b00      	cmp	r3, #0
 800a78a:	f000 856b 	beq.w	800b264 <_dtoa_r+0xbac>
 800a78e:	4883      	ldr	r0, [pc, #524]	; (800a99c <_dtoa_r+0x2e4>)
 800a790:	6018      	str	r0, [r3, #0]
 800a792:	1e43      	subs	r3, r0, #1
 800a794:	9301      	str	r3, [sp, #4]
 800a796:	e7df      	b.n	800a758 <_dtoa_r+0xa0>
 800a798:	ec4b ab10 	vmov	d0, sl, fp
 800a79c:	aa10      	add	r2, sp, #64	; 0x40
 800a79e:	a911      	add	r1, sp, #68	; 0x44
 800a7a0:	4620      	mov	r0, r4
 800a7a2:	f001 ff0f 	bl	800c5c4 <__d2b>
 800a7a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a7aa:	ee08 0a10 	vmov	s16, r0
 800a7ae:	2d00      	cmp	r5, #0
 800a7b0:	f000 8084 	beq.w	800a8bc <_dtoa_r+0x204>
 800a7b4:	ee19 3a90 	vmov	r3, s19
 800a7b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a7c0:	4656      	mov	r6, sl
 800a7c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a7c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a7ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a7ce:	4b74      	ldr	r3, [pc, #464]	; (800a9a0 <_dtoa_r+0x2e8>)
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	4630      	mov	r0, r6
 800a7d4:	4639      	mov	r1, r7
 800a7d6:	f7f5 fd67 	bl	80002a8 <__aeabi_dsub>
 800a7da:	a365      	add	r3, pc, #404	; (adr r3, 800a970 <_dtoa_r+0x2b8>)
 800a7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e0:	f7f5 ff1a 	bl	8000618 <__aeabi_dmul>
 800a7e4:	a364      	add	r3, pc, #400	; (adr r3, 800a978 <_dtoa_r+0x2c0>)
 800a7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ea:	f7f5 fd5f 	bl	80002ac <__adddf3>
 800a7ee:	4606      	mov	r6, r0
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	460f      	mov	r7, r1
 800a7f4:	f7f5 fea6 	bl	8000544 <__aeabi_i2d>
 800a7f8:	a361      	add	r3, pc, #388	; (adr r3, 800a980 <_dtoa_r+0x2c8>)
 800a7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7fe:	f7f5 ff0b 	bl	8000618 <__aeabi_dmul>
 800a802:	4602      	mov	r2, r0
 800a804:	460b      	mov	r3, r1
 800a806:	4630      	mov	r0, r6
 800a808:	4639      	mov	r1, r7
 800a80a:	f7f5 fd4f 	bl	80002ac <__adddf3>
 800a80e:	4606      	mov	r6, r0
 800a810:	460f      	mov	r7, r1
 800a812:	f7f6 f9b1 	bl	8000b78 <__aeabi_d2iz>
 800a816:	2200      	movs	r2, #0
 800a818:	9000      	str	r0, [sp, #0]
 800a81a:	2300      	movs	r3, #0
 800a81c:	4630      	mov	r0, r6
 800a81e:	4639      	mov	r1, r7
 800a820:	f7f6 f96c 	bl	8000afc <__aeabi_dcmplt>
 800a824:	b150      	cbz	r0, 800a83c <_dtoa_r+0x184>
 800a826:	9800      	ldr	r0, [sp, #0]
 800a828:	f7f5 fe8c 	bl	8000544 <__aeabi_i2d>
 800a82c:	4632      	mov	r2, r6
 800a82e:	463b      	mov	r3, r7
 800a830:	f7f6 f95a 	bl	8000ae8 <__aeabi_dcmpeq>
 800a834:	b910      	cbnz	r0, 800a83c <_dtoa_r+0x184>
 800a836:	9b00      	ldr	r3, [sp, #0]
 800a838:	3b01      	subs	r3, #1
 800a83a:	9300      	str	r3, [sp, #0]
 800a83c:	9b00      	ldr	r3, [sp, #0]
 800a83e:	2b16      	cmp	r3, #22
 800a840:	d85a      	bhi.n	800a8f8 <_dtoa_r+0x240>
 800a842:	9a00      	ldr	r2, [sp, #0]
 800a844:	4b57      	ldr	r3, [pc, #348]	; (800a9a4 <_dtoa_r+0x2ec>)
 800a846:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a84e:	ec51 0b19 	vmov	r0, r1, d9
 800a852:	f7f6 f953 	bl	8000afc <__aeabi_dcmplt>
 800a856:	2800      	cmp	r0, #0
 800a858:	d050      	beq.n	800a8fc <_dtoa_r+0x244>
 800a85a:	9b00      	ldr	r3, [sp, #0]
 800a85c:	3b01      	subs	r3, #1
 800a85e:	9300      	str	r3, [sp, #0]
 800a860:	2300      	movs	r3, #0
 800a862:	930b      	str	r3, [sp, #44]	; 0x2c
 800a864:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a866:	1b5d      	subs	r5, r3, r5
 800a868:	1e6b      	subs	r3, r5, #1
 800a86a:	9305      	str	r3, [sp, #20]
 800a86c:	bf45      	ittet	mi
 800a86e:	f1c5 0301 	rsbmi	r3, r5, #1
 800a872:	9304      	strmi	r3, [sp, #16]
 800a874:	2300      	movpl	r3, #0
 800a876:	2300      	movmi	r3, #0
 800a878:	bf4c      	ite	mi
 800a87a:	9305      	strmi	r3, [sp, #20]
 800a87c:	9304      	strpl	r3, [sp, #16]
 800a87e:	9b00      	ldr	r3, [sp, #0]
 800a880:	2b00      	cmp	r3, #0
 800a882:	db3d      	blt.n	800a900 <_dtoa_r+0x248>
 800a884:	9b05      	ldr	r3, [sp, #20]
 800a886:	9a00      	ldr	r2, [sp, #0]
 800a888:	920a      	str	r2, [sp, #40]	; 0x28
 800a88a:	4413      	add	r3, r2
 800a88c:	9305      	str	r3, [sp, #20]
 800a88e:	2300      	movs	r3, #0
 800a890:	9307      	str	r3, [sp, #28]
 800a892:	9b06      	ldr	r3, [sp, #24]
 800a894:	2b09      	cmp	r3, #9
 800a896:	f200 8089 	bhi.w	800a9ac <_dtoa_r+0x2f4>
 800a89a:	2b05      	cmp	r3, #5
 800a89c:	bfc4      	itt	gt
 800a89e:	3b04      	subgt	r3, #4
 800a8a0:	9306      	strgt	r3, [sp, #24]
 800a8a2:	9b06      	ldr	r3, [sp, #24]
 800a8a4:	f1a3 0302 	sub.w	r3, r3, #2
 800a8a8:	bfcc      	ite	gt
 800a8aa:	2500      	movgt	r5, #0
 800a8ac:	2501      	movle	r5, #1
 800a8ae:	2b03      	cmp	r3, #3
 800a8b0:	f200 8087 	bhi.w	800a9c2 <_dtoa_r+0x30a>
 800a8b4:	e8df f003 	tbb	[pc, r3]
 800a8b8:	59383a2d 	.word	0x59383a2d
 800a8bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a8c0:	441d      	add	r5, r3
 800a8c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a8c6:	2b20      	cmp	r3, #32
 800a8c8:	bfc1      	itttt	gt
 800a8ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a8ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a8d2:	fa0b f303 	lslgt.w	r3, fp, r3
 800a8d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a8da:	bfda      	itte	le
 800a8dc:	f1c3 0320 	rsble	r3, r3, #32
 800a8e0:	fa06 f003 	lslle.w	r0, r6, r3
 800a8e4:	4318      	orrgt	r0, r3
 800a8e6:	f7f5 fe1d 	bl	8000524 <__aeabi_ui2d>
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	4606      	mov	r6, r0
 800a8ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a8f2:	3d01      	subs	r5, #1
 800a8f4:	930e      	str	r3, [sp, #56]	; 0x38
 800a8f6:	e76a      	b.n	800a7ce <_dtoa_r+0x116>
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	e7b2      	b.n	800a862 <_dtoa_r+0x1aa>
 800a8fc:	900b      	str	r0, [sp, #44]	; 0x2c
 800a8fe:	e7b1      	b.n	800a864 <_dtoa_r+0x1ac>
 800a900:	9b04      	ldr	r3, [sp, #16]
 800a902:	9a00      	ldr	r2, [sp, #0]
 800a904:	1a9b      	subs	r3, r3, r2
 800a906:	9304      	str	r3, [sp, #16]
 800a908:	4253      	negs	r3, r2
 800a90a:	9307      	str	r3, [sp, #28]
 800a90c:	2300      	movs	r3, #0
 800a90e:	930a      	str	r3, [sp, #40]	; 0x28
 800a910:	e7bf      	b.n	800a892 <_dtoa_r+0x1da>
 800a912:	2300      	movs	r3, #0
 800a914:	9308      	str	r3, [sp, #32]
 800a916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a918:	2b00      	cmp	r3, #0
 800a91a:	dc55      	bgt.n	800a9c8 <_dtoa_r+0x310>
 800a91c:	2301      	movs	r3, #1
 800a91e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a922:	461a      	mov	r2, r3
 800a924:	9209      	str	r2, [sp, #36]	; 0x24
 800a926:	e00c      	b.n	800a942 <_dtoa_r+0x28a>
 800a928:	2301      	movs	r3, #1
 800a92a:	e7f3      	b.n	800a914 <_dtoa_r+0x25c>
 800a92c:	2300      	movs	r3, #0
 800a92e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a930:	9308      	str	r3, [sp, #32]
 800a932:	9b00      	ldr	r3, [sp, #0]
 800a934:	4413      	add	r3, r2
 800a936:	9302      	str	r3, [sp, #8]
 800a938:	3301      	adds	r3, #1
 800a93a:	2b01      	cmp	r3, #1
 800a93c:	9303      	str	r3, [sp, #12]
 800a93e:	bfb8      	it	lt
 800a940:	2301      	movlt	r3, #1
 800a942:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a944:	2200      	movs	r2, #0
 800a946:	6042      	str	r2, [r0, #4]
 800a948:	2204      	movs	r2, #4
 800a94a:	f102 0614 	add.w	r6, r2, #20
 800a94e:	429e      	cmp	r6, r3
 800a950:	6841      	ldr	r1, [r0, #4]
 800a952:	d93d      	bls.n	800a9d0 <_dtoa_r+0x318>
 800a954:	4620      	mov	r0, r4
 800a956:	f001 fa47 	bl	800bde8 <_Balloc>
 800a95a:	9001      	str	r0, [sp, #4]
 800a95c:	2800      	cmp	r0, #0
 800a95e:	d13b      	bne.n	800a9d8 <_dtoa_r+0x320>
 800a960:	4b11      	ldr	r3, [pc, #68]	; (800a9a8 <_dtoa_r+0x2f0>)
 800a962:	4602      	mov	r2, r0
 800a964:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a968:	e6c0      	b.n	800a6ec <_dtoa_r+0x34>
 800a96a:	2301      	movs	r3, #1
 800a96c:	e7df      	b.n	800a92e <_dtoa_r+0x276>
 800a96e:	bf00      	nop
 800a970:	636f4361 	.word	0x636f4361
 800a974:	3fd287a7 	.word	0x3fd287a7
 800a978:	8b60c8b3 	.word	0x8b60c8b3
 800a97c:	3fc68a28 	.word	0x3fc68a28
 800a980:	509f79fb 	.word	0x509f79fb
 800a984:	3fd34413 	.word	0x3fd34413
 800a988:	0800e2c6 	.word	0x0800e2c6
 800a98c:	0800e2dd 	.word	0x0800e2dd
 800a990:	7ff00000 	.word	0x7ff00000
 800a994:	0800e2c2 	.word	0x0800e2c2
 800a998:	0800e2b9 	.word	0x0800e2b9
 800a99c:	0800e59a 	.word	0x0800e59a
 800a9a0:	3ff80000 	.word	0x3ff80000
 800a9a4:	0800e4b0 	.word	0x0800e4b0
 800a9a8:	0800e338 	.word	0x0800e338
 800a9ac:	2501      	movs	r5, #1
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	9306      	str	r3, [sp, #24]
 800a9b2:	9508      	str	r5, [sp, #32]
 800a9b4:	f04f 33ff 	mov.w	r3, #4294967295
 800a9b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	2312      	movs	r3, #18
 800a9c0:	e7b0      	b.n	800a924 <_dtoa_r+0x26c>
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	9308      	str	r3, [sp, #32]
 800a9c6:	e7f5      	b.n	800a9b4 <_dtoa_r+0x2fc>
 800a9c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a9ce:	e7b8      	b.n	800a942 <_dtoa_r+0x28a>
 800a9d0:	3101      	adds	r1, #1
 800a9d2:	6041      	str	r1, [r0, #4]
 800a9d4:	0052      	lsls	r2, r2, #1
 800a9d6:	e7b8      	b.n	800a94a <_dtoa_r+0x292>
 800a9d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9da:	9a01      	ldr	r2, [sp, #4]
 800a9dc:	601a      	str	r2, [r3, #0]
 800a9de:	9b03      	ldr	r3, [sp, #12]
 800a9e0:	2b0e      	cmp	r3, #14
 800a9e2:	f200 809d 	bhi.w	800ab20 <_dtoa_r+0x468>
 800a9e6:	2d00      	cmp	r5, #0
 800a9e8:	f000 809a 	beq.w	800ab20 <_dtoa_r+0x468>
 800a9ec:	9b00      	ldr	r3, [sp, #0]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	dd32      	ble.n	800aa58 <_dtoa_r+0x3a0>
 800a9f2:	4ab7      	ldr	r2, [pc, #732]	; (800acd0 <_dtoa_r+0x618>)
 800a9f4:	f003 030f 	and.w	r3, r3, #15
 800a9f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a9fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aa00:	9b00      	ldr	r3, [sp, #0]
 800aa02:	05d8      	lsls	r0, r3, #23
 800aa04:	ea4f 1723 	mov.w	r7, r3, asr #4
 800aa08:	d516      	bpl.n	800aa38 <_dtoa_r+0x380>
 800aa0a:	4bb2      	ldr	r3, [pc, #712]	; (800acd4 <_dtoa_r+0x61c>)
 800aa0c:	ec51 0b19 	vmov	r0, r1, d9
 800aa10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa14:	f7f5 ff2a 	bl	800086c <__aeabi_ddiv>
 800aa18:	f007 070f 	and.w	r7, r7, #15
 800aa1c:	4682      	mov	sl, r0
 800aa1e:	468b      	mov	fp, r1
 800aa20:	2503      	movs	r5, #3
 800aa22:	4eac      	ldr	r6, [pc, #688]	; (800acd4 <_dtoa_r+0x61c>)
 800aa24:	b957      	cbnz	r7, 800aa3c <_dtoa_r+0x384>
 800aa26:	4642      	mov	r2, r8
 800aa28:	464b      	mov	r3, r9
 800aa2a:	4650      	mov	r0, sl
 800aa2c:	4659      	mov	r1, fp
 800aa2e:	f7f5 ff1d 	bl	800086c <__aeabi_ddiv>
 800aa32:	4682      	mov	sl, r0
 800aa34:	468b      	mov	fp, r1
 800aa36:	e028      	b.n	800aa8a <_dtoa_r+0x3d2>
 800aa38:	2502      	movs	r5, #2
 800aa3a:	e7f2      	b.n	800aa22 <_dtoa_r+0x36a>
 800aa3c:	07f9      	lsls	r1, r7, #31
 800aa3e:	d508      	bpl.n	800aa52 <_dtoa_r+0x39a>
 800aa40:	4640      	mov	r0, r8
 800aa42:	4649      	mov	r1, r9
 800aa44:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aa48:	f7f5 fde6 	bl	8000618 <__aeabi_dmul>
 800aa4c:	3501      	adds	r5, #1
 800aa4e:	4680      	mov	r8, r0
 800aa50:	4689      	mov	r9, r1
 800aa52:	107f      	asrs	r7, r7, #1
 800aa54:	3608      	adds	r6, #8
 800aa56:	e7e5      	b.n	800aa24 <_dtoa_r+0x36c>
 800aa58:	f000 809b 	beq.w	800ab92 <_dtoa_r+0x4da>
 800aa5c:	9b00      	ldr	r3, [sp, #0]
 800aa5e:	4f9d      	ldr	r7, [pc, #628]	; (800acd4 <_dtoa_r+0x61c>)
 800aa60:	425e      	negs	r6, r3
 800aa62:	4b9b      	ldr	r3, [pc, #620]	; (800acd0 <_dtoa_r+0x618>)
 800aa64:	f006 020f 	and.w	r2, r6, #15
 800aa68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa70:	ec51 0b19 	vmov	r0, r1, d9
 800aa74:	f7f5 fdd0 	bl	8000618 <__aeabi_dmul>
 800aa78:	1136      	asrs	r6, r6, #4
 800aa7a:	4682      	mov	sl, r0
 800aa7c:	468b      	mov	fp, r1
 800aa7e:	2300      	movs	r3, #0
 800aa80:	2502      	movs	r5, #2
 800aa82:	2e00      	cmp	r6, #0
 800aa84:	d17a      	bne.n	800ab7c <_dtoa_r+0x4c4>
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d1d3      	bne.n	800aa32 <_dtoa_r+0x37a>
 800aa8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	f000 8082 	beq.w	800ab96 <_dtoa_r+0x4de>
 800aa92:	4b91      	ldr	r3, [pc, #580]	; (800acd8 <_dtoa_r+0x620>)
 800aa94:	2200      	movs	r2, #0
 800aa96:	4650      	mov	r0, sl
 800aa98:	4659      	mov	r1, fp
 800aa9a:	f7f6 f82f 	bl	8000afc <__aeabi_dcmplt>
 800aa9e:	2800      	cmp	r0, #0
 800aaa0:	d079      	beq.n	800ab96 <_dtoa_r+0x4de>
 800aaa2:	9b03      	ldr	r3, [sp, #12]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d076      	beq.n	800ab96 <_dtoa_r+0x4de>
 800aaa8:	9b02      	ldr	r3, [sp, #8]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	dd36      	ble.n	800ab1c <_dtoa_r+0x464>
 800aaae:	9b00      	ldr	r3, [sp, #0]
 800aab0:	4650      	mov	r0, sl
 800aab2:	4659      	mov	r1, fp
 800aab4:	1e5f      	subs	r7, r3, #1
 800aab6:	2200      	movs	r2, #0
 800aab8:	4b88      	ldr	r3, [pc, #544]	; (800acdc <_dtoa_r+0x624>)
 800aaba:	f7f5 fdad 	bl	8000618 <__aeabi_dmul>
 800aabe:	9e02      	ldr	r6, [sp, #8]
 800aac0:	4682      	mov	sl, r0
 800aac2:	468b      	mov	fp, r1
 800aac4:	3501      	adds	r5, #1
 800aac6:	4628      	mov	r0, r5
 800aac8:	f7f5 fd3c 	bl	8000544 <__aeabi_i2d>
 800aacc:	4652      	mov	r2, sl
 800aace:	465b      	mov	r3, fp
 800aad0:	f7f5 fda2 	bl	8000618 <__aeabi_dmul>
 800aad4:	4b82      	ldr	r3, [pc, #520]	; (800ace0 <_dtoa_r+0x628>)
 800aad6:	2200      	movs	r2, #0
 800aad8:	f7f5 fbe8 	bl	80002ac <__adddf3>
 800aadc:	46d0      	mov	r8, sl
 800aade:	46d9      	mov	r9, fp
 800aae0:	4682      	mov	sl, r0
 800aae2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800aae6:	2e00      	cmp	r6, #0
 800aae8:	d158      	bne.n	800ab9c <_dtoa_r+0x4e4>
 800aaea:	4b7e      	ldr	r3, [pc, #504]	; (800ace4 <_dtoa_r+0x62c>)
 800aaec:	2200      	movs	r2, #0
 800aaee:	4640      	mov	r0, r8
 800aaf0:	4649      	mov	r1, r9
 800aaf2:	f7f5 fbd9 	bl	80002a8 <__aeabi_dsub>
 800aaf6:	4652      	mov	r2, sl
 800aaf8:	465b      	mov	r3, fp
 800aafa:	4680      	mov	r8, r0
 800aafc:	4689      	mov	r9, r1
 800aafe:	f7f6 f81b 	bl	8000b38 <__aeabi_dcmpgt>
 800ab02:	2800      	cmp	r0, #0
 800ab04:	f040 8295 	bne.w	800b032 <_dtoa_r+0x97a>
 800ab08:	4652      	mov	r2, sl
 800ab0a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ab0e:	4640      	mov	r0, r8
 800ab10:	4649      	mov	r1, r9
 800ab12:	f7f5 fff3 	bl	8000afc <__aeabi_dcmplt>
 800ab16:	2800      	cmp	r0, #0
 800ab18:	f040 8289 	bne.w	800b02e <_dtoa_r+0x976>
 800ab1c:	ec5b ab19 	vmov	sl, fp, d9
 800ab20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	f2c0 8148 	blt.w	800adb8 <_dtoa_r+0x700>
 800ab28:	9a00      	ldr	r2, [sp, #0]
 800ab2a:	2a0e      	cmp	r2, #14
 800ab2c:	f300 8144 	bgt.w	800adb8 <_dtoa_r+0x700>
 800ab30:	4b67      	ldr	r3, [pc, #412]	; (800acd0 <_dtoa_r+0x618>)
 800ab32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab36:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	f280 80d5 	bge.w	800acec <_dtoa_r+0x634>
 800ab42:	9b03      	ldr	r3, [sp, #12]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	f300 80d1 	bgt.w	800acec <_dtoa_r+0x634>
 800ab4a:	f040 826f 	bne.w	800b02c <_dtoa_r+0x974>
 800ab4e:	4b65      	ldr	r3, [pc, #404]	; (800ace4 <_dtoa_r+0x62c>)
 800ab50:	2200      	movs	r2, #0
 800ab52:	4640      	mov	r0, r8
 800ab54:	4649      	mov	r1, r9
 800ab56:	f7f5 fd5f 	bl	8000618 <__aeabi_dmul>
 800ab5a:	4652      	mov	r2, sl
 800ab5c:	465b      	mov	r3, fp
 800ab5e:	f7f5 ffe1 	bl	8000b24 <__aeabi_dcmpge>
 800ab62:	9e03      	ldr	r6, [sp, #12]
 800ab64:	4637      	mov	r7, r6
 800ab66:	2800      	cmp	r0, #0
 800ab68:	f040 8245 	bne.w	800aff6 <_dtoa_r+0x93e>
 800ab6c:	9d01      	ldr	r5, [sp, #4]
 800ab6e:	2331      	movs	r3, #49	; 0x31
 800ab70:	f805 3b01 	strb.w	r3, [r5], #1
 800ab74:	9b00      	ldr	r3, [sp, #0]
 800ab76:	3301      	adds	r3, #1
 800ab78:	9300      	str	r3, [sp, #0]
 800ab7a:	e240      	b.n	800affe <_dtoa_r+0x946>
 800ab7c:	07f2      	lsls	r2, r6, #31
 800ab7e:	d505      	bpl.n	800ab8c <_dtoa_r+0x4d4>
 800ab80:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab84:	f7f5 fd48 	bl	8000618 <__aeabi_dmul>
 800ab88:	3501      	adds	r5, #1
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	1076      	asrs	r6, r6, #1
 800ab8e:	3708      	adds	r7, #8
 800ab90:	e777      	b.n	800aa82 <_dtoa_r+0x3ca>
 800ab92:	2502      	movs	r5, #2
 800ab94:	e779      	b.n	800aa8a <_dtoa_r+0x3d2>
 800ab96:	9f00      	ldr	r7, [sp, #0]
 800ab98:	9e03      	ldr	r6, [sp, #12]
 800ab9a:	e794      	b.n	800aac6 <_dtoa_r+0x40e>
 800ab9c:	9901      	ldr	r1, [sp, #4]
 800ab9e:	4b4c      	ldr	r3, [pc, #304]	; (800acd0 <_dtoa_r+0x618>)
 800aba0:	4431      	add	r1, r6
 800aba2:	910d      	str	r1, [sp, #52]	; 0x34
 800aba4:	9908      	ldr	r1, [sp, #32]
 800aba6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800abaa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800abae:	2900      	cmp	r1, #0
 800abb0:	d043      	beq.n	800ac3a <_dtoa_r+0x582>
 800abb2:	494d      	ldr	r1, [pc, #308]	; (800ace8 <_dtoa_r+0x630>)
 800abb4:	2000      	movs	r0, #0
 800abb6:	f7f5 fe59 	bl	800086c <__aeabi_ddiv>
 800abba:	4652      	mov	r2, sl
 800abbc:	465b      	mov	r3, fp
 800abbe:	f7f5 fb73 	bl	80002a8 <__aeabi_dsub>
 800abc2:	9d01      	ldr	r5, [sp, #4]
 800abc4:	4682      	mov	sl, r0
 800abc6:	468b      	mov	fp, r1
 800abc8:	4649      	mov	r1, r9
 800abca:	4640      	mov	r0, r8
 800abcc:	f7f5 ffd4 	bl	8000b78 <__aeabi_d2iz>
 800abd0:	4606      	mov	r6, r0
 800abd2:	f7f5 fcb7 	bl	8000544 <__aeabi_i2d>
 800abd6:	4602      	mov	r2, r0
 800abd8:	460b      	mov	r3, r1
 800abda:	4640      	mov	r0, r8
 800abdc:	4649      	mov	r1, r9
 800abde:	f7f5 fb63 	bl	80002a8 <__aeabi_dsub>
 800abe2:	3630      	adds	r6, #48	; 0x30
 800abe4:	f805 6b01 	strb.w	r6, [r5], #1
 800abe8:	4652      	mov	r2, sl
 800abea:	465b      	mov	r3, fp
 800abec:	4680      	mov	r8, r0
 800abee:	4689      	mov	r9, r1
 800abf0:	f7f5 ff84 	bl	8000afc <__aeabi_dcmplt>
 800abf4:	2800      	cmp	r0, #0
 800abf6:	d163      	bne.n	800acc0 <_dtoa_r+0x608>
 800abf8:	4642      	mov	r2, r8
 800abfa:	464b      	mov	r3, r9
 800abfc:	4936      	ldr	r1, [pc, #216]	; (800acd8 <_dtoa_r+0x620>)
 800abfe:	2000      	movs	r0, #0
 800ac00:	f7f5 fb52 	bl	80002a8 <__aeabi_dsub>
 800ac04:	4652      	mov	r2, sl
 800ac06:	465b      	mov	r3, fp
 800ac08:	f7f5 ff78 	bl	8000afc <__aeabi_dcmplt>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	f040 80b5 	bne.w	800ad7c <_dtoa_r+0x6c4>
 800ac12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac14:	429d      	cmp	r5, r3
 800ac16:	d081      	beq.n	800ab1c <_dtoa_r+0x464>
 800ac18:	4b30      	ldr	r3, [pc, #192]	; (800acdc <_dtoa_r+0x624>)
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	4650      	mov	r0, sl
 800ac1e:	4659      	mov	r1, fp
 800ac20:	f7f5 fcfa 	bl	8000618 <__aeabi_dmul>
 800ac24:	4b2d      	ldr	r3, [pc, #180]	; (800acdc <_dtoa_r+0x624>)
 800ac26:	4682      	mov	sl, r0
 800ac28:	468b      	mov	fp, r1
 800ac2a:	4640      	mov	r0, r8
 800ac2c:	4649      	mov	r1, r9
 800ac2e:	2200      	movs	r2, #0
 800ac30:	f7f5 fcf2 	bl	8000618 <__aeabi_dmul>
 800ac34:	4680      	mov	r8, r0
 800ac36:	4689      	mov	r9, r1
 800ac38:	e7c6      	b.n	800abc8 <_dtoa_r+0x510>
 800ac3a:	4650      	mov	r0, sl
 800ac3c:	4659      	mov	r1, fp
 800ac3e:	f7f5 fceb 	bl	8000618 <__aeabi_dmul>
 800ac42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac44:	9d01      	ldr	r5, [sp, #4]
 800ac46:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac48:	4682      	mov	sl, r0
 800ac4a:	468b      	mov	fp, r1
 800ac4c:	4649      	mov	r1, r9
 800ac4e:	4640      	mov	r0, r8
 800ac50:	f7f5 ff92 	bl	8000b78 <__aeabi_d2iz>
 800ac54:	4606      	mov	r6, r0
 800ac56:	f7f5 fc75 	bl	8000544 <__aeabi_i2d>
 800ac5a:	3630      	adds	r6, #48	; 0x30
 800ac5c:	4602      	mov	r2, r0
 800ac5e:	460b      	mov	r3, r1
 800ac60:	4640      	mov	r0, r8
 800ac62:	4649      	mov	r1, r9
 800ac64:	f7f5 fb20 	bl	80002a8 <__aeabi_dsub>
 800ac68:	f805 6b01 	strb.w	r6, [r5], #1
 800ac6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac6e:	429d      	cmp	r5, r3
 800ac70:	4680      	mov	r8, r0
 800ac72:	4689      	mov	r9, r1
 800ac74:	f04f 0200 	mov.w	r2, #0
 800ac78:	d124      	bne.n	800acc4 <_dtoa_r+0x60c>
 800ac7a:	4b1b      	ldr	r3, [pc, #108]	; (800ace8 <_dtoa_r+0x630>)
 800ac7c:	4650      	mov	r0, sl
 800ac7e:	4659      	mov	r1, fp
 800ac80:	f7f5 fb14 	bl	80002ac <__adddf3>
 800ac84:	4602      	mov	r2, r0
 800ac86:	460b      	mov	r3, r1
 800ac88:	4640      	mov	r0, r8
 800ac8a:	4649      	mov	r1, r9
 800ac8c:	f7f5 ff54 	bl	8000b38 <__aeabi_dcmpgt>
 800ac90:	2800      	cmp	r0, #0
 800ac92:	d173      	bne.n	800ad7c <_dtoa_r+0x6c4>
 800ac94:	4652      	mov	r2, sl
 800ac96:	465b      	mov	r3, fp
 800ac98:	4913      	ldr	r1, [pc, #76]	; (800ace8 <_dtoa_r+0x630>)
 800ac9a:	2000      	movs	r0, #0
 800ac9c:	f7f5 fb04 	bl	80002a8 <__aeabi_dsub>
 800aca0:	4602      	mov	r2, r0
 800aca2:	460b      	mov	r3, r1
 800aca4:	4640      	mov	r0, r8
 800aca6:	4649      	mov	r1, r9
 800aca8:	f7f5 ff28 	bl	8000afc <__aeabi_dcmplt>
 800acac:	2800      	cmp	r0, #0
 800acae:	f43f af35 	beq.w	800ab1c <_dtoa_r+0x464>
 800acb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800acb4:	1e6b      	subs	r3, r5, #1
 800acb6:	930f      	str	r3, [sp, #60]	; 0x3c
 800acb8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800acbc:	2b30      	cmp	r3, #48	; 0x30
 800acbe:	d0f8      	beq.n	800acb2 <_dtoa_r+0x5fa>
 800acc0:	9700      	str	r7, [sp, #0]
 800acc2:	e049      	b.n	800ad58 <_dtoa_r+0x6a0>
 800acc4:	4b05      	ldr	r3, [pc, #20]	; (800acdc <_dtoa_r+0x624>)
 800acc6:	f7f5 fca7 	bl	8000618 <__aeabi_dmul>
 800acca:	4680      	mov	r8, r0
 800accc:	4689      	mov	r9, r1
 800acce:	e7bd      	b.n	800ac4c <_dtoa_r+0x594>
 800acd0:	0800e4b0 	.word	0x0800e4b0
 800acd4:	0800e488 	.word	0x0800e488
 800acd8:	3ff00000 	.word	0x3ff00000
 800acdc:	40240000 	.word	0x40240000
 800ace0:	401c0000 	.word	0x401c0000
 800ace4:	40140000 	.word	0x40140000
 800ace8:	3fe00000 	.word	0x3fe00000
 800acec:	9d01      	ldr	r5, [sp, #4]
 800acee:	4656      	mov	r6, sl
 800acf0:	465f      	mov	r7, fp
 800acf2:	4642      	mov	r2, r8
 800acf4:	464b      	mov	r3, r9
 800acf6:	4630      	mov	r0, r6
 800acf8:	4639      	mov	r1, r7
 800acfa:	f7f5 fdb7 	bl	800086c <__aeabi_ddiv>
 800acfe:	f7f5 ff3b 	bl	8000b78 <__aeabi_d2iz>
 800ad02:	4682      	mov	sl, r0
 800ad04:	f7f5 fc1e 	bl	8000544 <__aeabi_i2d>
 800ad08:	4642      	mov	r2, r8
 800ad0a:	464b      	mov	r3, r9
 800ad0c:	f7f5 fc84 	bl	8000618 <__aeabi_dmul>
 800ad10:	4602      	mov	r2, r0
 800ad12:	460b      	mov	r3, r1
 800ad14:	4630      	mov	r0, r6
 800ad16:	4639      	mov	r1, r7
 800ad18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ad1c:	f7f5 fac4 	bl	80002a8 <__aeabi_dsub>
 800ad20:	f805 6b01 	strb.w	r6, [r5], #1
 800ad24:	9e01      	ldr	r6, [sp, #4]
 800ad26:	9f03      	ldr	r7, [sp, #12]
 800ad28:	1bae      	subs	r6, r5, r6
 800ad2a:	42b7      	cmp	r7, r6
 800ad2c:	4602      	mov	r2, r0
 800ad2e:	460b      	mov	r3, r1
 800ad30:	d135      	bne.n	800ad9e <_dtoa_r+0x6e6>
 800ad32:	f7f5 fabb 	bl	80002ac <__adddf3>
 800ad36:	4642      	mov	r2, r8
 800ad38:	464b      	mov	r3, r9
 800ad3a:	4606      	mov	r6, r0
 800ad3c:	460f      	mov	r7, r1
 800ad3e:	f7f5 fefb 	bl	8000b38 <__aeabi_dcmpgt>
 800ad42:	b9d0      	cbnz	r0, 800ad7a <_dtoa_r+0x6c2>
 800ad44:	4642      	mov	r2, r8
 800ad46:	464b      	mov	r3, r9
 800ad48:	4630      	mov	r0, r6
 800ad4a:	4639      	mov	r1, r7
 800ad4c:	f7f5 fecc 	bl	8000ae8 <__aeabi_dcmpeq>
 800ad50:	b110      	cbz	r0, 800ad58 <_dtoa_r+0x6a0>
 800ad52:	f01a 0f01 	tst.w	sl, #1
 800ad56:	d110      	bne.n	800ad7a <_dtoa_r+0x6c2>
 800ad58:	4620      	mov	r0, r4
 800ad5a:	ee18 1a10 	vmov	r1, s16
 800ad5e:	f001 f883 	bl	800be68 <_Bfree>
 800ad62:	2300      	movs	r3, #0
 800ad64:	9800      	ldr	r0, [sp, #0]
 800ad66:	702b      	strb	r3, [r5, #0]
 800ad68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad6a:	3001      	adds	r0, #1
 800ad6c:	6018      	str	r0, [r3, #0]
 800ad6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	f43f acf1 	beq.w	800a758 <_dtoa_r+0xa0>
 800ad76:	601d      	str	r5, [r3, #0]
 800ad78:	e4ee      	b.n	800a758 <_dtoa_r+0xa0>
 800ad7a:	9f00      	ldr	r7, [sp, #0]
 800ad7c:	462b      	mov	r3, r5
 800ad7e:	461d      	mov	r5, r3
 800ad80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad84:	2a39      	cmp	r2, #57	; 0x39
 800ad86:	d106      	bne.n	800ad96 <_dtoa_r+0x6de>
 800ad88:	9a01      	ldr	r2, [sp, #4]
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d1f7      	bne.n	800ad7e <_dtoa_r+0x6c6>
 800ad8e:	9901      	ldr	r1, [sp, #4]
 800ad90:	2230      	movs	r2, #48	; 0x30
 800ad92:	3701      	adds	r7, #1
 800ad94:	700a      	strb	r2, [r1, #0]
 800ad96:	781a      	ldrb	r2, [r3, #0]
 800ad98:	3201      	adds	r2, #1
 800ad9a:	701a      	strb	r2, [r3, #0]
 800ad9c:	e790      	b.n	800acc0 <_dtoa_r+0x608>
 800ad9e:	4ba6      	ldr	r3, [pc, #664]	; (800b038 <_dtoa_r+0x980>)
 800ada0:	2200      	movs	r2, #0
 800ada2:	f7f5 fc39 	bl	8000618 <__aeabi_dmul>
 800ada6:	2200      	movs	r2, #0
 800ada8:	2300      	movs	r3, #0
 800adaa:	4606      	mov	r6, r0
 800adac:	460f      	mov	r7, r1
 800adae:	f7f5 fe9b 	bl	8000ae8 <__aeabi_dcmpeq>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	d09d      	beq.n	800acf2 <_dtoa_r+0x63a>
 800adb6:	e7cf      	b.n	800ad58 <_dtoa_r+0x6a0>
 800adb8:	9a08      	ldr	r2, [sp, #32]
 800adba:	2a00      	cmp	r2, #0
 800adbc:	f000 80d7 	beq.w	800af6e <_dtoa_r+0x8b6>
 800adc0:	9a06      	ldr	r2, [sp, #24]
 800adc2:	2a01      	cmp	r2, #1
 800adc4:	f300 80ba 	bgt.w	800af3c <_dtoa_r+0x884>
 800adc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800adca:	2a00      	cmp	r2, #0
 800adcc:	f000 80b2 	beq.w	800af34 <_dtoa_r+0x87c>
 800add0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800add4:	9e07      	ldr	r6, [sp, #28]
 800add6:	9d04      	ldr	r5, [sp, #16]
 800add8:	9a04      	ldr	r2, [sp, #16]
 800adda:	441a      	add	r2, r3
 800addc:	9204      	str	r2, [sp, #16]
 800adde:	9a05      	ldr	r2, [sp, #20]
 800ade0:	2101      	movs	r1, #1
 800ade2:	441a      	add	r2, r3
 800ade4:	4620      	mov	r0, r4
 800ade6:	9205      	str	r2, [sp, #20]
 800ade8:	f001 f940 	bl	800c06c <__i2b>
 800adec:	4607      	mov	r7, r0
 800adee:	2d00      	cmp	r5, #0
 800adf0:	dd0c      	ble.n	800ae0c <_dtoa_r+0x754>
 800adf2:	9b05      	ldr	r3, [sp, #20]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	dd09      	ble.n	800ae0c <_dtoa_r+0x754>
 800adf8:	42ab      	cmp	r3, r5
 800adfa:	9a04      	ldr	r2, [sp, #16]
 800adfc:	bfa8      	it	ge
 800adfe:	462b      	movge	r3, r5
 800ae00:	1ad2      	subs	r2, r2, r3
 800ae02:	9204      	str	r2, [sp, #16]
 800ae04:	9a05      	ldr	r2, [sp, #20]
 800ae06:	1aed      	subs	r5, r5, r3
 800ae08:	1ad3      	subs	r3, r2, r3
 800ae0a:	9305      	str	r3, [sp, #20]
 800ae0c:	9b07      	ldr	r3, [sp, #28]
 800ae0e:	b31b      	cbz	r3, 800ae58 <_dtoa_r+0x7a0>
 800ae10:	9b08      	ldr	r3, [sp, #32]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	f000 80af 	beq.w	800af76 <_dtoa_r+0x8be>
 800ae18:	2e00      	cmp	r6, #0
 800ae1a:	dd13      	ble.n	800ae44 <_dtoa_r+0x78c>
 800ae1c:	4639      	mov	r1, r7
 800ae1e:	4632      	mov	r2, r6
 800ae20:	4620      	mov	r0, r4
 800ae22:	f001 f9e3 	bl	800c1ec <__pow5mult>
 800ae26:	ee18 2a10 	vmov	r2, s16
 800ae2a:	4601      	mov	r1, r0
 800ae2c:	4607      	mov	r7, r0
 800ae2e:	4620      	mov	r0, r4
 800ae30:	f001 f932 	bl	800c098 <__multiply>
 800ae34:	ee18 1a10 	vmov	r1, s16
 800ae38:	4680      	mov	r8, r0
 800ae3a:	4620      	mov	r0, r4
 800ae3c:	f001 f814 	bl	800be68 <_Bfree>
 800ae40:	ee08 8a10 	vmov	s16, r8
 800ae44:	9b07      	ldr	r3, [sp, #28]
 800ae46:	1b9a      	subs	r2, r3, r6
 800ae48:	d006      	beq.n	800ae58 <_dtoa_r+0x7a0>
 800ae4a:	ee18 1a10 	vmov	r1, s16
 800ae4e:	4620      	mov	r0, r4
 800ae50:	f001 f9cc 	bl	800c1ec <__pow5mult>
 800ae54:	ee08 0a10 	vmov	s16, r0
 800ae58:	2101      	movs	r1, #1
 800ae5a:	4620      	mov	r0, r4
 800ae5c:	f001 f906 	bl	800c06c <__i2b>
 800ae60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	4606      	mov	r6, r0
 800ae66:	f340 8088 	ble.w	800af7a <_dtoa_r+0x8c2>
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	4601      	mov	r1, r0
 800ae6e:	4620      	mov	r0, r4
 800ae70:	f001 f9bc 	bl	800c1ec <__pow5mult>
 800ae74:	9b06      	ldr	r3, [sp, #24]
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	4606      	mov	r6, r0
 800ae7a:	f340 8081 	ble.w	800af80 <_dtoa_r+0x8c8>
 800ae7e:	f04f 0800 	mov.w	r8, #0
 800ae82:	6933      	ldr	r3, [r6, #16]
 800ae84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ae88:	6918      	ldr	r0, [r3, #16]
 800ae8a:	f001 f89f 	bl	800bfcc <__hi0bits>
 800ae8e:	f1c0 0020 	rsb	r0, r0, #32
 800ae92:	9b05      	ldr	r3, [sp, #20]
 800ae94:	4418      	add	r0, r3
 800ae96:	f010 001f 	ands.w	r0, r0, #31
 800ae9a:	f000 8092 	beq.w	800afc2 <_dtoa_r+0x90a>
 800ae9e:	f1c0 0320 	rsb	r3, r0, #32
 800aea2:	2b04      	cmp	r3, #4
 800aea4:	f340 808a 	ble.w	800afbc <_dtoa_r+0x904>
 800aea8:	f1c0 001c 	rsb	r0, r0, #28
 800aeac:	9b04      	ldr	r3, [sp, #16]
 800aeae:	4403      	add	r3, r0
 800aeb0:	9304      	str	r3, [sp, #16]
 800aeb2:	9b05      	ldr	r3, [sp, #20]
 800aeb4:	4403      	add	r3, r0
 800aeb6:	4405      	add	r5, r0
 800aeb8:	9305      	str	r3, [sp, #20]
 800aeba:	9b04      	ldr	r3, [sp, #16]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	dd07      	ble.n	800aed0 <_dtoa_r+0x818>
 800aec0:	ee18 1a10 	vmov	r1, s16
 800aec4:	461a      	mov	r2, r3
 800aec6:	4620      	mov	r0, r4
 800aec8:	f001 f9ea 	bl	800c2a0 <__lshift>
 800aecc:	ee08 0a10 	vmov	s16, r0
 800aed0:	9b05      	ldr	r3, [sp, #20]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	dd05      	ble.n	800aee2 <_dtoa_r+0x82a>
 800aed6:	4631      	mov	r1, r6
 800aed8:	461a      	mov	r2, r3
 800aeda:	4620      	mov	r0, r4
 800aedc:	f001 f9e0 	bl	800c2a0 <__lshift>
 800aee0:	4606      	mov	r6, r0
 800aee2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d06e      	beq.n	800afc6 <_dtoa_r+0x90e>
 800aee8:	ee18 0a10 	vmov	r0, s16
 800aeec:	4631      	mov	r1, r6
 800aeee:	f001 fa47 	bl	800c380 <__mcmp>
 800aef2:	2800      	cmp	r0, #0
 800aef4:	da67      	bge.n	800afc6 <_dtoa_r+0x90e>
 800aef6:	9b00      	ldr	r3, [sp, #0]
 800aef8:	3b01      	subs	r3, #1
 800aefa:	ee18 1a10 	vmov	r1, s16
 800aefe:	9300      	str	r3, [sp, #0]
 800af00:	220a      	movs	r2, #10
 800af02:	2300      	movs	r3, #0
 800af04:	4620      	mov	r0, r4
 800af06:	f000 ffd1 	bl	800beac <__multadd>
 800af0a:	9b08      	ldr	r3, [sp, #32]
 800af0c:	ee08 0a10 	vmov	s16, r0
 800af10:	2b00      	cmp	r3, #0
 800af12:	f000 81b1 	beq.w	800b278 <_dtoa_r+0xbc0>
 800af16:	2300      	movs	r3, #0
 800af18:	4639      	mov	r1, r7
 800af1a:	220a      	movs	r2, #10
 800af1c:	4620      	mov	r0, r4
 800af1e:	f000 ffc5 	bl	800beac <__multadd>
 800af22:	9b02      	ldr	r3, [sp, #8]
 800af24:	2b00      	cmp	r3, #0
 800af26:	4607      	mov	r7, r0
 800af28:	f300 808e 	bgt.w	800b048 <_dtoa_r+0x990>
 800af2c:	9b06      	ldr	r3, [sp, #24]
 800af2e:	2b02      	cmp	r3, #2
 800af30:	dc51      	bgt.n	800afd6 <_dtoa_r+0x91e>
 800af32:	e089      	b.n	800b048 <_dtoa_r+0x990>
 800af34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800af3a:	e74b      	b.n	800add4 <_dtoa_r+0x71c>
 800af3c:	9b03      	ldr	r3, [sp, #12]
 800af3e:	1e5e      	subs	r6, r3, #1
 800af40:	9b07      	ldr	r3, [sp, #28]
 800af42:	42b3      	cmp	r3, r6
 800af44:	bfbf      	itttt	lt
 800af46:	9b07      	ldrlt	r3, [sp, #28]
 800af48:	9607      	strlt	r6, [sp, #28]
 800af4a:	1af2      	sublt	r2, r6, r3
 800af4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800af4e:	bfb6      	itet	lt
 800af50:	189b      	addlt	r3, r3, r2
 800af52:	1b9e      	subge	r6, r3, r6
 800af54:	930a      	strlt	r3, [sp, #40]	; 0x28
 800af56:	9b03      	ldr	r3, [sp, #12]
 800af58:	bfb8      	it	lt
 800af5a:	2600      	movlt	r6, #0
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	bfb7      	itett	lt
 800af60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800af64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800af68:	1a9d      	sublt	r5, r3, r2
 800af6a:	2300      	movlt	r3, #0
 800af6c:	e734      	b.n	800add8 <_dtoa_r+0x720>
 800af6e:	9e07      	ldr	r6, [sp, #28]
 800af70:	9d04      	ldr	r5, [sp, #16]
 800af72:	9f08      	ldr	r7, [sp, #32]
 800af74:	e73b      	b.n	800adee <_dtoa_r+0x736>
 800af76:	9a07      	ldr	r2, [sp, #28]
 800af78:	e767      	b.n	800ae4a <_dtoa_r+0x792>
 800af7a:	9b06      	ldr	r3, [sp, #24]
 800af7c:	2b01      	cmp	r3, #1
 800af7e:	dc18      	bgt.n	800afb2 <_dtoa_r+0x8fa>
 800af80:	f1ba 0f00 	cmp.w	sl, #0
 800af84:	d115      	bne.n	800afb2 <_dtoa_r+0x8fa>
 800af86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af8a:	b993      	cbnz	r3, 800afb2 <_dtoa_r+0x8fa>
 800af8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800af90:	0d1b      	lsrs	r3, r3, #20
 800af92:	051b      	lsls	r3, r3, #20
 800af94:	b183      	cbz	r3, 800afb8 <_dtoa_r+0x900>
 800af96:	9b04      	ldr	r3, [sp, #16]
 800af98:	3301      	adds	r3, #1
 800af9a:	9304      	str	r3, [sp, #16]
 800af9c:	9b05      	ldr	r3, [sp, #20]
 800af9e:	3301      	adds	r3, #1
 800afa0:	9305      	str	r3, [sp, #20]
 800afa2:	f04f 0801 	mov.w	r8, #1
 800afa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	f47f af6a 	bne.w	800ae82 <_dtoa_r+0x7ca>
 800afae:	2001      	movs	r0, #1
 800afb0:	e76f      	b.n	800ae92 <_dtoa_r+0x7da>
 800afb2:	f04f 0800 	mov.w	r8, #0
 800afb6:	e7f6      	b.n	800afa6 <_dtoa_r+0x8ee>
 800afb8:	4698      	mov	r8, r3
 800afba:	e7f4      	b.n	800afa6 <_dtoa_r+0x8ee>
 800afbc:	f43f af7d 	beq.w	800aeba <_dtoa_r+0x802>
 800afc0:	4618      	mov	r0, r3
 800afc2:	301c      	adds	r0, #28
 800afc4:	e772      	b.n	800aeac <_dtoa_r+0x7f4>
 800afc6:	9b03      	ldr	r3, [sp, #12]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	dc37      	bgt.n	800b03c <_dtoa_r+0x984>
 800afcc:	9b06      	ldr	r3, [sp, #24]
 800afce:	2b02      	cmp	r3, #2
 800afd0:	dd34      	ble.n	800b03c <_dtoa_r+0x984>
 800afd2:	9b03      	ldr	r3, [sp, #12]
 800afd4:	9302      	str	r3, [sp, #8]
 800afd6:	9b02      	ldr	r3, [sp, #8]
 800afd8:	b96b      	cbnz	r3, 800aff6 <_dtoa_r+0x93e>
 800afda:	4631      	mov	r1, r6
 800afdc:	2205      	movs	r2, #5
 800afde:	4620      	mov	r0, r4
 800afe0:	f000 ff64 	bl	800beac <__multadd>
 800afe4:	4601      	mov	r1, r0
 800afe6:	4606      	mov	r6, r0
 800afe8:	ee18 0a10 	vmov	r0, s16
 800afec:	f001 f9c8 	bl	800c380 <__mcmp>
 800aff0:	2800      	cmp	r0, #0
 800aff2:	f73f adbb 	bgt.w	800ab6c <_dtoa_r+0x4b4>
 800aff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aff8:	9d01      	ldr	r5, [sp, #4]
 800affa:	43db      	mvns	r3, r3
 800affc:	9300      	str	r3, [sp, #0]
 800affe:	f04f 0800 	mov.w	r8, #0
 800b002:	4631      	mov	r1, r6
 800b004:	4620      	mov	r0, r4
 800b006:	f000 ff2f 	bl	800be68 <_Bfree>
 800b00a:	2f00      	cmp	r7, #0
 800b00c:	f43f aea4 	beq.w	800ad58 <_dtoa_r+0x6a0>
 800b010:	f1b8 0f00 	cmp.w	r8, #0
 800b014:	d005      	beq.n	800b022 <_dtoa_r+0x96a>
 800b016:	45b8      	cmp	r8, r7
 800b018:	d003      	beq.n	800b022 <_dtoa_r+0x96a>
 800b01a:	4641      	mov	r1, r8
 800b01c:	4620      	mov	r0, r4
 800b01e:	f000 ff23 	bl	800be68 <_Bfree>
 800b022:	4639      	mov	r1, r7
 800b024:	4620      	mov	r0, r4
 800b026:	f000 ff1f 	bl	800be68 <_Bfree>
 800b02a:	e695      	b.n	800ad58 <_dtoa_r+0x6a0>
 800b02c:	2600      	movs	r6, #0
 800b02e:	4637      	mov	r7, r6
 800b030:	e7e1      	b.n	800aff6 <_dtoa_r+0x93e>
 800b032:	9700      	str	r7, [sp, #0]
 800b034:	4637      	mov	r7, r6
 800b036:	e599      	b.n	800ab6c <_dtoa_r+0x4b4>
 800b038:	40240000 	.word	0x40240000
 800b03c:	9b08      	ldr	r3, [sp, #32]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	f000 80ca 	beq.w	800b1d8 <_dtoa_r+0xb20>
 800b044:	9b03      	ldr	r3, [sp, #12]
 800b046:	9302      	str	r3, [sp, #8]
 800b048:	2d00      	cmp	r5, #0
 800b04a:	dd05      	ble.n	800b058 <_dtoa_r+0x9a0>
 800b04c:	4639      	mov	r1, r7
 800b04e:	462a      	mov	r2, r5
 800b050:	4620      	mov	r0, r4
 800b052:	f001 f925 	bl	800c2a0 <__lshift>
 800b056:	4607      	mov	r7, r0
 800b058:	f1b8 0f00 	cmp.w	r8, #0
 800b05c:	d05b      	beq.n	800b116 <_dtoa_r+0xa5e>
 800b05e:	6879      	ldr	r1, [r7, #4]
 800b060:	4620      	mov	r0, r4
 800b062:	f000 fec1 	bl	800bde8 <_Balloc>
 800b066:	4605      	mov	r5, r0
 800b068:	b928      	cbnz	r0, 800b076 <_dtoa_r+0x9be>
 800b06a:	4b87      	ldr	r3, [pc, #540]	; (800b288 <_dtoa_r+0xbd0>)
 800b06c:	4602      	mov	r2, r0
 800b06e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b072:	f7ff bb3b 	b.w	800a6ec <_dtoa_r+0x34>
 800b076:	693a      	ldr	r2, [r7, #16]
 800b078:	3202      	adds	r2, #2
 800b07a:	0092      	lsls	r2, r2, #2
 800b07c:	f107 010c 	add.w	r1, r7, #12
 800b080:	300c      	adds	r0, #12
 800b082:	f000 fe97 	bl	800bdb4 <memcpy>
 800b086:	2201      	movs	r2, #1
 800b088:	4629      	mov	r1, r5
 800b08a:	4620      	mov	r0, r4
 800b08c:	f001 f908 	bl	800c2a0 <__lshift>
 800b090:	9b01      	ldr	r3, [sp, #4]
 800b092:	f103 0901 	add.w	r9, r3, #1
 800b096:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b09a:	4413      	add	r3, r2
 800b09c:	9305      	str	r3, [sp, #20]
 800b09e:	f00a 0301 	and.w	r3, sl, #1
 800b0a2:	46b8      	mov	r8, r7
 800b0a4:	9304      	str	r3, [sp, #16]
 800b0a6:	4607      	mov	r7, r0
 800b0a8:	4631      	mov	r1, r6
 800b0aa:	ee18 0a10 	vmov	r0, s16
 800b0ae:	f7ff fa77 	bl	800a5a0 <quorem>
 800b0b2:	4641      	mov	r1, r8
 800b0b4:	9002      	str	r0, [sp, #8]
 800b0b6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b0ba:	ee18 0a10 	vmov	r0, s16
 800b0be:	f001 f95f 	bl	800c380 <__mcmp>
 800b0c2:	463a      	mov	r2, r7
 800b0c4:	9003      	str	r0, [sp, #12]
 800b0c6:	4631      	mov	r1, r6
 800b0c8:	4620      	mov	r0, r4
 800b0ca:	f001 f975 	bl	800c3b8 <__mdiff>
 800b0ce:	68c2      	ldr	r2, [r0, #12]
 800b0d0:	f109 3bff 	add.w	fp, r9, #4294967295
 800b0d4:	4605      	mov	r5, r0
 800b0d6:	bb02      	cbnz	r2, 800b11a <_dtoa_r+0xa62>
 800b0d8:	4601      	mov	r1, r0
 800b0da:	ee18 0a10 	vmov	r0, s16
 800b0de:	f001 f94f 	bl	800c380 <__mcmp>
 800b0e2:	4602      	mov	r2, r0
 800b0e4:	4629      	mov	r1, r5
 800b0e6:	4620      	mov	r0, r4
 800b0e8:	9207      	str	r2, [sp, #28]
 800b0ea:	f000 febd 	bl	800be68 <_Bfree>
 800b0ee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b0f2:	ea43 0102 	orr.w	r1, r3, r2
 800b0f6:	9b04      	ldr	r3, [sp, #16]
 800b0f8:	430b      	orrs	r3, r1
 800b0fa:	464d      	mov	r5, r9
 800b0fc:	d10f      	bne.n	800b11e <_dtoa_r+0xa66>
 800b0fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b102:	d02a      	beq.n	800b15a <_dtoa_r+0xaa2>
 800b104:	9b03      	ldr	r3, [sp, #12]
 800b106:	2b00      	cmp	r3, #0
 800b108:	dd02      	ble.n	800b110 <_dtoa_r+0xa58>
 800b10a:	9b02      	ldr	r3, [sp, #8]
 800b10c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b110:	f88b a000 	strb.w	sl, [fp]
 800b114:	e775      	b.n	800b002 <_dtoa_r+0x94a>
 800b116:	4638      	mov	r0, r7
 800b118:	e7ba      	b.n	800b090 <_dtoa_r+0x9d8>
 800b11a:	2201      	movs	r2, #1
 800b11c:	e7e2      	b.n	800b0e4 <_dtoa_r+0xa2c>
 800b11e:	9b03      	ldr	r3, [sp, #12]
 800b120:	2b00      	cmp	r3, #0
 800b122:	db04      	blt.n	800b12e <_dtoa_r+0xa76>
 800b124:	9906      	ldr	r1, [sp, #24]
 800b126:	430b      	orrs	r3, r1
 800b128:	9904      	ldr	r1, [sp, #16]
 800b12a:	430b      	orrs	r3, r1
 800b12c:	d122      	bne.n	800b174 <_dtoa_r+0xabc>
 800b12e:	2a00      	cmp	r2, #0
 800b130:	ddee      	ble.n	800b110 <_dtoa_r+0xa58>
 800b132:	ee18 1a10 	vmov	r1, s16
 800b136:	2201      	movs	r2, #1
 800b138:	4620      	mov	r0, r4
 800b13a:	f001 f8b1 	bl	800c2a0 <__lshift>
 800b13e:	4631      	mov	r1, r6
 800b140:	ee08 0a10 	vmov	s16, r0
 800b144:	f001 f91c 	bl	800c380 <__mcmp>
 800b148:	2800      	cmp	r0, #0
 800b14a:	dc03      	bgt.n	800b154 <_dtoa_r+0xa9c>
 800b14c:	d1e0      	bne.n	800b110 <_dtoa_r+0xa58>
 800b14e:	f01a 0f01 	tst.w	sl, #1
 800b152:	d0dd      	beq.n	800b110 <_dtoa_r+0xa58>
 800b154:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b158:	d1d7      	bne.n	800b10a <_dtoa_r+0xa52>
 800b15a:	2339      	movs	r3, #57	; 0x39
 800b15c:	f88b 3000 	strb.w	r3, [fp]
 800b160:	462b      	mov	r3, r5
 800b162:	461d      	mov	r5, r3
 800b164:	3b01      	subs	r3, #1
 800b166:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b16a:	2a39      	cmp	r2, #57	; 0x39
 800b16c:	d071      	beq.n	800b252 <_dtoa_r+0xb9a>
 800b16e:	3201      	adds	r2, #1
 800b170:	701a      	strb	r2, [r3, #0]
 800b172:	e746      	b.n	800b002 <_dtoa_r+0x94a>
 800b174:	2a00      	cmp	r2, #0
 800b176:	dd07      	ble.n	800b188 <_dtoa_r+0xad0>
 800b178:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b17c:	d0ed      	beq.n	800b15a <_dtoa_r+0xaa2>
 800b17e:	f10a 0301 	add.w	r3, sl, #1
 800b182:	f88b 3000 	strb.w	r3, [fp]
 800b186:	e73c      	b.n	800b002 <_dtoa_r+0x94a>
 800b188:	9b05      	ldr	r3, [sp, #20]
 800b18a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b18e:	4599      	cmp	r9, r3
 800b190:	d047      	beq.n	800b222 <_dtoa_r+0xb6a>
 800b192:	ee18 1a10 	vmov	r1, s16
 800b196:	2300      	movs	r3, #0
 800b198:	220a      	movs	r2, #10
 800b19a:	4620      	mov	r0, r4
 800b19c:	f000 fe86 	bl	800beac <__multadd>
 800b1a0:	45b8      	cmp	r8, r7
 800b1a2:	ee08 0a10 	vmov	s16, r0
 800b1a6:	f04f 0300 	mov.w	r3, #0
 800b1aa:	f04f 020a 	mov.w	r2, #10
 800b1ae:	4641      	mov	r1, r8
 800b1b0:	4620      	mov	r0, r4
 800b1b2:	d106      	bne.n	800b1c2 <_dtoa_r+0xb0a>
 800b1b4:	f000 fe7a 	bl	800beac <__multadd>
 800b1b8:	4680      	mov	r8, r0
 800b1ba:	4607      	mov	r7, r0
 800b1bc:	f109 0901 	add.w	r9, r9, #1
 800b1c0:	e772      	b.n	800b0a8 <_dtoa_r+0x9f0>
 800b1c2:	f000 fe73 	bl	800beac <__multadd>
 800b1c6:	4639      	mov	r1, r7
 800b1c8:	4680      	mov	r8, r0
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	220a      	movs	r2, #10
 800b1ce:	4620      	mov	r0, r4
 800b1d0:	f000 fe6c 	bl	800beac <__multadd>
 800b1d4:	4607      	mov	r7, r0
 800b1d6:	e7f1      	b.n	800b1bc <_dtoa_r+0xb04>
 800b1d8:	9b03      	ldr	r3, [sp, #12]
 800b1da:	9302      	str	r3, [sp, #8]
 800b1dc:	9d01      	ldr	r5, [sp, #4]
 800b1de:	ee18 0a10 	vmov	r0, s16
 800b1e2:	4631      	mov	r1, r6
 800b1e4:	f7ff f9dc 	bl	800a5a0 <quorem>
 800b1e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b1ec:	9b01      	ldr	r3, [sp, #4]
 800b1ee:	f805 ab01 	strb.w	sl, [r5], #1
 800b1f2:	1aea      	subs	r2, r5, r3
 800b1f4:	9b02      	ldr	r3, [sp, #8]
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	dd09      	ble.n	800b20e <_dtoa_r+0xb56>
 800b1fa:	ee18 1a10 	vmov	r1, s16
 800b1fe:	2300      	movs	r3, #0
 800b200:	220a      	movs	r2, #10
 800b202:	4620      	mov	r0, r4
 800b204:	f000 fe52 	bl	800beac <__multadd>
 800b208:	ee08 0a10 	vmov	s16, r0
 800b20c:	e7e7      	b.n	800b1de <_dtoa_r+0xb26>
 800b20e:	9b02      	ldr	r3, [sp, #8]
 800b210:	2b00      	cmp	r3, #0
 800b212:	bfc8      	it	gt
 800b214:	461d      	movgt	r5, r3
 800b216:	9b01      	ldr	r3, [sp, #4]
 800b218:	bfd8      	it	le
 800b21a:	2501      	movle	r5, #1
 800b21c:	441d      	add	r5, r3
 800b21e:	f04f 0800 	mov.w	r8, #0
 800b222:	ee18 1a10 	vmov	r1, s16
 800b226:	2201      	movs	r2, #1
 800b228:	4620      	mov	r0, r4
 800b22a:	f001 f839 	bl	800c2a0 <__lshift>
 800b22e:	4631      	mov	r1, r6
 800b230:	ee08 0a10 	vmov	s16, r0
 800b234:	f001 f8a4 	bl	800c380 <__mcmp>
 800b238:	2800      	cmp	r0, #0
 800b23a:	dc91      	bgt.n	800b160 <_dtoa_r+0xaa8>
 800b23c:	d102      	bne.n	800b244 <_dtoa_r+0xb8c>
 800b23e:	f01a 0f01 	tst.w	sl, #1
 800b242:	d18d      	bne.n	800b160 <_dtoa_r+0xaa8>
 800b244:	462b      	mov	r3, r5
 800b246:	461d      	mov	r5, r3
 800b248:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b24c:	2a30      	cmp	r2, #48	; 0x30
 800b24e:	d0fa      	beq.n	800b246 <_dtoa_r+0xb8e>
 800b250:	e6d7      	b.n	800b002 <_dtoa_r+0x94a>
 800b252:	9a01      	ldr	r2, [sp, #4]
 800b254:	429a      	cmp	r2, r3
 800b256:	d184      	bne.n	800b162 <_dtoa_r+0xaaa>
 800b258:	9b00      	ldr	r3, [sp, #0]
 800b25a:	3301      	adds	r3, #1
 800b25c:	9300      	str	r3, [sp, #0]
 800b25e:	2331      	movs	r3, #49	; 0x31
 800b260:	7013      	strb	r3, [r2, #0]
 800b262:	e6ce      	b.n	800b002 <_dtoa_r+0x94a>
 800b264:	4b09      	ldr	r3, [pc, #36]	; (800b28c <_dtoa_r+0xbd4>)
 800b266:	f7ff ba95 	b.w	800a794 <_dtoa_r+0xdc>
 800b26a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	f47f aa6e 	bne.w	800a74e <_dtoa_r+0x96>
 800b272:	4b07      	ldr	r3, [pc, #28]	; (800b290 <_dtoa_r+0xbd8>)
 800b274:	f7ff ba8e 	b.w	800a794 <_dtoa_r+0xdc>
 800b278:	9b02      	ldr	r3, [sp, #8]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	dcae      	bgt.n	800b1dc <_dtoa_r+0xb24>
 800b27e:	9b06      	ldr	r3, [sp, #24]
 800b280:	2b02      	cmp	r3, #2
 800b282:	f73f aea8 	bgt.w	800afd6 <_dtoa_r+0x91e>
 800b286:	e7a9      	b.n	800b1dc <_dtoa_r+0xb24>
 800b288:	0800e338 	.word	0x0800e338
 800b28c:	0800e599 	.word	0x0800e599
 800b290:	0800e2b9 	.word	0x0800e2b9

0800b294 <__sflush_r>:
 800b294:	898a      	ldrh	r2, [r1, #12]
 800b296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b29a:	4605      	mov	r5, r0
 800b29c:	0710      	lsls	r0, r2, #28
 800b29e:	460c      	mov	r4, r1
 800b2a0:	d458      	bmi.n	800b354 <__sflush_r+0xc0>
 800b2a2:	684b      	ldr	r3, [r1, #4]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	dc05      	bgt.n	800b2b4 <__sflush_r+0x20>
 800b2a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	dc02      	bgt.n	800b2b4 <__sflush_r+0x20>
 800b2ae:	2000      	movs	r0, #0
 800b2b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b2b6:	2e00      	cmp	r6, #0
 800b2b8:	d0f9      	beq.n	800b2ae <__sflush_r+0x1a>
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b2c0:	682f      	ldr	r7, [r5, #0]
 800b2c2:	602b      	str	r3, [r5, #0]
 800b2c4:	d032      	beq.n	800b32c <__sflush_r+0x98>
 800b2c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b2c8:	89a3      	ldrh	r3, [r4, #12]
 800b2ca:	075a      	lsls	r2, r3, #29
 800b2cc:	d505      	bpl.n	800b2da <__sflush_r+0x46>
 800b2ce:	6863      	ldr	r3, [r4, #4]
 800b2d0:	1ac0      	subs	r0, r0, r3
 800b2d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b2d4:	b10b      	cbz	r3, 800b2da <__sflush_r+0x46>
 800b2d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b2d8:	1ac0      	subs	r0, r0, r3
 800b2da:	2300      	movs	r3, #0
 800b2dc:	4602      	mov	r2, r0
 800b2de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b2e0:	6a21      	ldr	r1, [r4, #32]
 800b2e2:	4628      	mov	r0, r5
 800b2e4:	47b0      	blx	r6
 800b2e6:	1c43      	adds	r3, r0, #1
 800b2e8:	89a3      	ldrh	r3, [r4, #12]
 800b2ea:	d106      	bne.n	800b2fa <__sflush_r+0x66>
 800b2ec:	6829      	ldr	r1, [r5, #0]
 800b2ee:	291d      	cmp	r1, #29
 800b2f0:	d82c      	bhi.n	800b34c <__sflush_r+0xb8>
 800b2f2:	4a2a      	ldr	r2, [pc, #168]	; (800b39c <__sflush_r+0x108>)
 800b2f4:	40ca      	lsrs	r2, r1
 800b2f6:	07d6      	lsls	r6, r2, #31
 800b2f8:	d528      	bpl.n	800b34c <__sflush_r+0xb8>
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	6062      	str	r2, [r4, #4]
 800b2fe:	04d9      	lsls	r1, r3, #19
 800b300:	6922      	ldr	r2, [r4, #16]
 800b302:	6022      	str	r2, [r4, #0]
 800b304:	d504      	bpl.n	800b310 <__sflush_r+0x7c>
 800b306:	1c42      	adds	r2, r0, #1
 800b308:	d101      	bne.n	800b30e <__sflush_r+0x7a>
 800b30a:	682b      	ldr	r3, [r5, #0]
 800b30c:	b903      	cbnz	r3, 800b310 <__sflush_r+0x7c>
 800b30e:	6560      	str	r0, [r4, #84]	; 0x54
 800b310:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b312:	602f      	str	r7, [r5, #0]
 800b314:	2900      	cmp	r1, #0
 800b316:	d0ca      	beq.n	800b2ae <__sflush_r+0x1a>
 800b318:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b31c:	4299      	cmp	r1, r3
 800b31e:	d002      	beq.n	800b326 <__sflush_r+0x92>
 800b320:	4628      	mov	r0, r5
 800b322:	f7fc ff7f 	bl	8008224 <_free_r>
 800b326:	2000      	movs	r0, #0
 800b328:	6360      	str	r0, [r4, #52]	; 0x34
 800b32a:	e7c1      	b.n	800b2b0 <__sflush_r+0x1c>
 800b32c:	6a21      	ldr	r1, [r4, #32]
 800b32e:	2301      	movs	r3, #1
 800b330:	4628      	mov	r0, r5
 800b332:	47b0      	blx	r6
 800b334:	1c41      	adds	r1, r0, #1
 800b336:	d1c7      	bne.n	800b2c8 <__sflush_r+0x34>
 800b338:	682b      	ldr	r3, [r5, #0]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d0c4      	beq.n	800b2c8 <__sflush_r+0x34>
 800b33e:	2b1d      	cmp	r3, #29
 800b340:	d001      	beq.n	800b346 <__sflush_r+0xb2>
 800b342:	2b16      	cmp	r3, #22
 800b344:	d101      	bne.n	800b34a <__sflush_r+0xb6>
 800b346:	602f      	str	r7, [r5, #0]
 800b348:	e7b1      	b.n	800b2ae <__sflush_r+0x1a>
 800b34a:	89a3      	ldrh	r3, [r4, #12]
 800b34c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b350:	81a3      	strh	r3, [r4, #12]
 800b352:	e7ad      	b.n	800b2b0 <__sflush_r+0x1c>
 800b354:	690f      	ldr	r7, [r1, #16]
 800b356:	2f00      	cmp	r7, #0
 800b358:	d0a9      	beq.n	800b2ae <__sflush_r+0x1a>
 800b35a:	0793      	lsls	r3, r2, #30
 800b35c:	680e      	ldr	r6, [r1, #0]
 800b35e:	bf08      	it	eq
 800b360:	694b      	ldreq	r3, [r1, #20]
 800b362:	600f      	str	r7, [r1, #0]
 800b364:	bf18      	it	ne
 800b366:	2300      	movne	r3, #0
 800b368:	eba6 0807 	sub.w	r8, r6, r7
 800b36c:	608b      	str	r3, [r1, #8]
 800b36e:	f1b8 0f00 	cmp.w	r8, #0
 800b372:	dd9c      	ble.n	800b2ae <__sflush_r+0x1a>
 800b374:	6a21      	ldr	r1, [r4, #32]
 800b376:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b378:	4643      	mov	r3, r8
 800b37a:	463a      	mov	r2, r7
 800b37c:	4628      	mov	r0, r5
 800b37e:	47b0      	blx	r6
 800b380:	2800      	cmp	r0, #0
 800b382:	dc06      	bgt.n	800b392 <__sflush_r+0xfe>
 800b384:	89a3      	ldrh	r3, [r4, #12]
 800b386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b38a:	81a3      	strh	r3, [r4, #12]
 800b38c:	f04f 30ff 	mov.w	r0, #4294967295
 800b390:	e78e      	b.n	800b2b0 <__sflush_r+0x1c>
 800b392:	4407      	add	r7, r0
 800b394:	eba8 0800 	sub.w	r8, r8, r0
 800b398:	e7e9      	b.n	800b36e <__sflush_r+0xda>
 800b39a:	bf00      	nop
 800b39c:	20400001 	.word	0x20400001

0800b3a0 <_fflush_r>:
 800b3a0:	b538      	push	{r3, r4, r5, lr}
 800b3a2:	690b      	ldr	r3, [r1, #16]
 800b3a4:	4605      	mov	r5, r0
 800b3a6:	460c      	mov	r4, r1
 800b3a8:	b913      	cbnz	r3, 800b3b0 <_fflush_r+0x10>
 800b3aa:	2500      	movs	r5, #0
 800b3ac:	4628      	mov	r0, r5
 800b3ae:	bd38      	pop	{r3, r4, r5, pc}
 800b3b0:	b118      	cbz	r0, 800b3ba <_fflush_r+0x1a>
 800b3b2:	6983      	ldr	r3, [r0, #24]
 800b3b4:	b90b      	cbnz	r3, 800b3ba <_fflush_r+0x1a>
 800b3b6:	f000 f8c5 	bl	800b544 <__sinit>
 800b3ba:	4b14      	ldr	r3, [pc, #80]	; (800b40c <_fflush_r+0x6c>)
 800b3bc:	429c      	cmp	r4, r3
 800b3be:	d11b      	bne.n	800b3f8 <_fflush_r+0x58>
 800b3c0:	686c      	ldr	r4, [r5, #4]
 800b3c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d0ef      	beq.n	800b3aa <_fflush_r+0xa>
 800b3ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b3cc:	07d0      	lsls	r0, r2, #31
 800b3ce:	d404      	bmi.n	800b3da <_fflush_r+0x3a>
 800b3d0:	0599      	lsls	r1, r3, #22
 800b3d2:	d402      	bmi.n	800b3da <_fflush_r+0x3a>
 800b3d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3d6:	f000 fcc6 	bl	800bd66 <__retarget_lock_acquire_recursive>
 800b3da:	4628      	mov	r0, r5
 800b3dc:	4621      	mov	r1, r4
 800b3de:	f7ff ff59 	bl	800b294 <__sflush_r>
 800b3e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3e4:	07da      	lsls	r2, r3, #31
 800b3e6:	4605      	mov	r5, r0
 800b3e8:	d4e0      	bmi.n	800b3ac <_fflush_r+0xc>
 800b3ea:	89a3      	ldrh	r3, [r4, #12]
 800b3ec:	059b      	lsls	r3, r3, #22
 800b3ee:	d4dd      	bmi.n	800b3ac <_fflush_r+0xc>
 800b3f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3f2:	f000 fcb9 	bl	800bd68 <__retarget_lock_release_recursive>
 800b3f6:	e7d9      	b.n	800b3ac <_fflush_r+0xc>
 800b3f8:	4b05      	ldr	r3, [pc, #20]	; (800b410 <_fflush_r+0x70>)
 800b3fa:	429c      	cmp	r4, r3
 800b3fc:	d101      	bne.n	800b402 <_fflush_r+0x62>
 800b3fe:	68ac      	ldr	r4, [r5, #8]
 800b400:	e7df      	b.n	800b3c2 <_fflush_r+0x22>
 800b402:	4b04      	ldr	r3, [pc, #16]	; (800b414 <_fflush_r+0x74>)
 800b404:	429c      	cmp	r4, r3
 800b406:	bf08      	it	eq
 800b408:	68ec      	ldreq	r4, [r5, #12]
 800b40a:	e7da      	b.n	800b3c2 <_fflush_r+0x22>
 800b40c:	0800e36c 	.word	0x0800e36c
 800b410:	0800e38c 	.word	0x0800e38c
 800b414:	0800e34c 	.word	0x0800e34c

0800b418 <fileno>:
 800b418:	b570      	push	{r4, r5, r6, lr}
 800b41a:	4e1a      	ldr	r6, [pc, #104]	; (800b484 <fileno+0x6c>)
 800b41c:	6835      	ldr	r5, [r6, #0]
 800b41e:	4604      	mov	r4, r0
 800b420:	b125      	cbz	r5, 800b42c <fileno+0x14>
 800b422:	69ab      	ldr	r3, [r5, #24]
 800b424:	b913      	cbnz	r3, 800b42c <fileno+0x14>
 800b426:	4628      	mov	r0, r5
 800b428:	f000 f88c 	bl	800b544 <__sinit>
 800b42c:	4b16      	ldr	r3, [pc, #88]	; (800b488 <fileno+0x70>)
 800b42e:	429c      	cmp	r4, r3
 800b430:	d118      	bne.n	800b464 <fileno+0x4c>
 800b432:	686c      	ldr	r4, [r5, #4]
 800b434:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b436:	07d8      	lsls	r0, r3, #31
 800b438:	d405      	bmi.n	800b446 <fileno+0x2e>
 800b43a:	89a3      	ldrh	r3, [r4, #12]
 800b43c:	0599      	lsls	r1, r3, #22
 800b43e:	d402      	bmi.n	800b446 <fileno+0x2e>
 800b440:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b442:	f000 fc90 	bl	800bd66 <__retarget_lock_acquire_recursive>
 800b446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b44a:	b1ab      	cbz	r3, 800b478 <fileno+0x60>
 800b44c:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 800b450:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b452:	07d2      	lsls	r2, r2, #31
 800b454:	d404      	bmi.n	800b460 <fileno+0x48>
 800b456:	059b      	lsls	r3, r3, #22
 800b458:	d402      	bmi.n	800b460 <fileno+0x48>
 800b45a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b45c:	f000 fc84 	bl	800bd68 <__retarget_lock_release_recursive>
 800b460:	4628      	mov	r0, r5
 800b462:	bd70      	pop	{r4, r5, r6, pc}
 800b464:	4b09      	ldr	r3, [pc, #36]	; (800b48c <fileno+0x74>)
 800b466:	429c      	cmp	r4, r3
 800b468:	d101      	bne.n	800b46e <fileno+0x56>
 800b46a:	68ac      	ldr	r4, [r5, #8]
 800b46c:	e7e2      	b.n	800b434 <fileno+0x1c>
 800b46e:	4b08      	ldr	r3, [pc, #32]	; (800b490 <fileno+0x78>)
 800b470:	429c      	cmp	r4, r3
 800b472:	bf08      	it	eq
 800b474:	68ec      	ldreq	r4, [r5, #12]
 800b476:	e7dd      	b.n	800b434 <fileno+0x1c>
 800b478:	6832      	ldr	r2, [r6, #0]
 800b47a:	2109      	movs	r1, #9
 800b47c:	6011      	str	r1, [r2, #0]
 800b47e:	f04f 35ff 	mov.w	r5, #4294967295
 800b482:	e7e5      	b.n	800b450 <fileno+0x38>
 800b484:	2000002c 	.word	0x2000002c
 800b488:	0800e36c 	.word	0x0800e36c
 800b48c:	0800e38c 	.word	0x0800e38c
 800b490:	0800e34c 	.word	0x0800e34c

0800b494 <std>:
 800b494:	2300      	movs	r3, #0
 800b496:	b510      	push	{r4, lr}
 800b498:	4604      	mov	r4, r0
 800b49a:	e9c0 3300 	strd	r3, r3, [r0]
 800b49e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b4a2:	6083      	str	r3, [r0, #8]
 800b4a4:	8181      	strh	r1, [r0, #12]
 800b4a6:	6643      	str	r3, [r0, #100]	; 0x64
 800b4a8:	81c2      	strh	r2, [r0, #14]
 800b4aa:	6183      	str	r3, [r0, #24]
 800b4ac:	4619      	mov	r1, r3
 800b4ae:	2208      	movs	r2, #8
 800b4b0:	305c      	adds	r0, #92	; 0x5c
 800b4b2:	f7fc feaf 	bl	8008214 <memset>
 800b4b6:	4b05      	ldr	r3, [pc, #20]	; (800b4cc <std+0x38>)
 800b4b8:	6263      	str	r3, [r4, #36]	; 0x24
 800b4ba:	4b05      	ldr	r3, [pc, #20]	; (800b4d0 <std+0x3c>)
 800b4bc:	62a3      	str	r3, [r4, #40]	; 0x28
 800b4be:	4b05      	ldr	r3, [pc, #20]	; (800b4d4 <std+0x40>)
 800b4c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b4c2:	4b05      	ldr	r3, [pc, #20]	; (800b4d8 <std+0x44>)
 800b4c4:	6224      	str	r4, [r4, #32]
 800b4c6:	6323      	str	r3, [r4, #48]	; 0x30
 800b4c8:	bd10      	pop	{r4, pc}
 800b4ca:	bf00      	nop
 800b4cc:	08009369 	.word	0x08009369
 800b4d0:	0800938f 	.word	0x0800938f
 800b4d4:	080093c7 	.word	0x080093c7
 800b4d8:	080093eb 	.word	0x080093eb

0800b4dc <_cleanup_r>:
 800b4dc:	4901      	ldr	r1, [pc, #4]	; (800b4e4 <_cleanup_r+0x8>)
 800b4de:	f000 b8af 	b.w	800b640 <_fwalk_reent>
 800b4e2:	bf00      	nop
 800b4e4:	0800b3a1 	.word	0x0800b3a1

0800b4e8 <__sfmoreglue>:
 800b4e8:	b570      	push	{r4, r5, r6, lr}
 800b4ea:	2268      	movs	r2, #104	; 0x68
 800b4ec:	1e4d      	subs	r5, r1, #1
 800b4ee:	4355      	muls	r5, r2
 800b4f0:	460e      	mov	r6, r1
 800b4f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b4f6:	f7fc ff01 	bl	80082fc <_malloc_r>
 800b4fa:	4604      	mov	r4, r0
 800b4fc:	b140      	cbz	r0, 800b510 <__sfmoreglue+0x28>
 800b4fe:	2100      	movs	r1, #0
 800b500:	e9c0 1600 	strd	r1, r6, [r0]
 800b504:	300c      	adds	r0, #12
 800b506:	60a0      	str	r0, [r4, #8]
 800b508:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b50c:	f7fc fe82 	bl	8008214 <memset>
 800b510:	4620      	mov	r0, r4
 800b512:	bd70      	pop	{r4, r5, r6, pc}

0800b514 <__sfp_lock_acquire>:
 800b514:	4801      	ldr	r0, [pc, #4]	; (800b51c <__sfp_lock_acquire+0x8>)
 800b516:	f000 bc26 	b.w	800bd66 <__retarget_lock_acquire_recursive>
 800b51a:	bf00      	nop
 800b51c:	20000809 	.word	0x20000809

0800b520 <__sfp_lock_release>:
 800b520:	4801      	ldr	r0, [pc, #4]	; (800b528 <__sfp_lock_release+0x8>)
 800b522:	f000 bc21 	b.w	800bd68 <__retarget_lock_release_recursive>
 800b526:	bf00      	nop
 800b528:	20000809 	.word	0x20000809

0800b52c <__sinit_lock_acquire>:
 800b52c:	4801      	ldr	r0, [pc, #4]	; (800b534 <__sinit_lock_acquire+0x8>)
 800b52e:	f000 bc1a 	b.w	800bd66 <__retarget_lock_acquire_recursive>
 800b532:	bf00      	nop
 800b534:	2000080a 	.word	0x2000080a

0800b538 <__sinit_lock_release>:
 800b538:	4801      	ldr	r0, [pc, #4]	; (800b540 <__sinit_lock_release+0x8>)
 800b53a:	f000 bc15 	b.w	800bd68 <__retarget_lock_release_recursive>
 800b53e:	bf00      	nop
 800b540:	2000080a 	.word	0x2000080a

0800b544 <__sinit>:
 800b544:	b510      	push	{r4, lr}
 800b546:	4604      	mov	r4, r0
 800b548:	f7ff fff0 	bl	800b52c <__sinit_lock_acquire>
 800b54c:	69a3      	ldr	r3, [r4, #24]
 800b54e:	b11b      	cbz	r3, 800b558 <__sinit+0x14>
 800b550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b554:	f7ff bff0 	b.w	800b538 <__sinit_lock_release>
 800b558:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b55c:	6523      	str	r3, [r4, #80]	; 0x50
 800b55e:	4b13      	ldr	r3, [pc, #76]	; (800b5ac <__sinit+0x68>)
 800b560:	4a13      	ldr	r2, [pc, #76]	; (800b5b0 <__sinit+0x6c>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	62a2      	str	r2, [r4, #40]	; 0x28
 800b566:	42a3      	cmp	r3, r4
 800b568:	bf04      	itt	eq
 800b56a:	2301      	moveq	r3, #1
 800b56c:	61a3      	streq	r3, [r4, #24]
 800b56e:	4620      	mov	r0, r4
 800b570:	f000 f820 	bl	800b5b4 <__sfp>
 800b574:	6060      	str	r0, [r4, #4]
 800b576:	4620      	mov	r0, r4
 800b578:	f000 f81c 	bl	800b5b4 <__sfp>
 800b57c:	60a0      	str	r0, [r4, #8]
 800b57e:	4620      	mov	r0, r4
 800b580:	f000 f818 	bl	800b5b4 <__sfp>
 800b584:	2200      	movs	r2, #0
 800b586:	60e0      	str	r0, [r4, #12]
 800b588:	2104      	movs	r1, #4
 800b58a:	6860      	ldr	r0, [r4, #4]
 800b58c:	f7ff ff82 	bl	800b494 <std>
 800b590:	68a0      	ldr	r0, [r4, #8]
 800b592:	2201      	movs	r2, #1
 800b594:	2109      	movs	r1, #9
 800b596:	f7ff ff7d 	bl	800b494 <std>
 800b59a:	68e0      	ldr	r0, [r4, #12]
 800b59c:	2202      	movs	r2, #2
 800b59e:	2112      	movs	r1, #18
 800b5a0:	f7ff ff78 	bl	800b494 <std>
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	61a3      	str	r3, [r4, #24]
 800b5a8:	e7d2      	b.n	800b550 <__sinit+0xc>
 800b5aa:	bf00      	nop
 800b5ac:	0800da94 	.word	0x0800da94
 800b5b0:	0800b4dd 	.word	0x0800b4dd

0800b5b4 <__sfp>:
 800b5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5b6:	4607      	mov	r7, r0
 800b5b8:	f7ff ffac 	bl	800b514 <__sfp_lock_acquire>
 800b5bc:	4b1e      	ldr	r3, [pc, #120]	; (800b638 <__sfp+0x84>)
 800b5be:	681e      	ldr	r6, [r3, #0]
 800b5c0:	69b3      	ldr	r3, [r6, #24]
 800b5c2:	b913      	cbnz	r3, 800b5ca <__sfp+0x16>
 800b5c4:	4630      	mov	r0, r6
 800b5c6:	f7ff ffbd 	bl	800b544 <__sinit>
 800b5ca:	3648      	adds	r6, #72	; 0x48
 800b5cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b5d0:	3b01      	subs	r3, #1
 800b5d2:	d503      	bpl.n	800b5dc <__sfp+0x28>
 800b5d4:	6833      	ldr	r3, [r6, #0]
 800b5d6:	b30b      	cbz	r3, 800b61c <__sfp+0x68>
 800b5d8:	6836      	ldr	r6, [r6, #0]
 800b5da:	e7f7      	b.n	800b5cc <__sfp+0x18>
 800b5dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b5e0:	b9d5      	cbnz	r5, 800b618 <__sfp+0x64>
 800b5e2:	4b16      	ldr	r3, [pc, #88]	; (800b63c <__sfp+0x88>)
 800b5e4:	60e3      	str	r3, [r4, #12]
 800b5e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b5ea:	6665      	str	r5, [r4, #100]	; 0x64
 800b5ec:	f000 fbba 	bl	800bd64 <__retarget_lock_init_recursive>
 800b5f0:	f7ff ff96 	bl	800b520 <__sfp_lock_release>
 800b5f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b5f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b5fc:	6025      	str	r5, [r4, #0]
 800b5fe:	61a5      	str	r5, [r4, #24]
 800b600:	2208      	movs	r2, #8
 800b602:	4629      	mov	r1, r5
 800b604:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b608:	f7fc fe04 	bl	8008214 <memset>
 800b60c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b610:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b614:	4620      	mov	r0, r4
 800b616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b618:	3468      	adds	r4, #104	; 0x68
 800b61a:	e7d9      	b.n	800b5d0 <__sfp+0x1c>
 800b61c:	2104      	movs	r1, #4
 800b61e:	4638      	mov	r0, r7
 800b620:	f7ff ff62 	bl	800b4e8 <__sfmoreglue>
 800b624:	4604      	mov	r4, r0
 800b626:	6030      	str	r0, [r6, #0]
 800b628:	2800      	cmp	r0, #0
 800b62a:	d1d5      	bne.n	800b5d8 <__sfp+0x24>
 800b62c:	f7ff ff78 	bl	800b520 <__sfp_lock_release>
 800b630:	230c      	movs	r3, #12
 800b632:	603b      	str	r3, [r7, #0]
 800b634:	e7ee      	b.n	800b614 <__sfp+0x60>
 800b636:	bf00      	nop
 800b638:	0800da94 	.word	0x0800da94
 800b63c:	ffff0001 	.word	0xffff0001

0800b640 <_fwalk_reent>:
 800b640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b644:	4606      	mov	r6, r0
 800b646:	4688      	mov	r8, r1
 800b648:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b64c:	2700      	movs	r7, #0
 800b64e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b652:	f1b9 0901 	subs.w	r9, r9, #1
 800b656:	d505      	bpl.n	800b664 <_fwalk_reent+0x24>
 800b658:	6824      	ldr	r4, [r4, #0]
 800b65a:	2c00      	cmp	r4, #0
 800b65c:	d1f7      	bne.n	800b64e <_fwalk_reent+0xe>
 800b65e:	4638      	mov	r0, r7
 800b660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b664:	89ab      	ldrh	r3, [r5, #12]
 800b666:	2b01      	cmp	r3, #1
 800b668:	d907      	bls.n	800b67a <_fwalk_reent+0x3a>
 800b66a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b66e:	3301      	adds	r3, #1
 800b670:	d003      	beq.n	800b67a <_fwalk_reent+0x3a>
 800b672:	4629      	mov	r1, r5
 800b674:	4630      	mov	r0, r6
 800b676:	47c0      	blx	r8
 800b678:	4307      	orrs	r7, r0
 800b67a:	3568      	adds	r5, #104	; 0x68
 800b67c:	e7e9      	b.n	800b652 <_fwalk_reent+0x12>

0800b67e <rshift>:
 800b67e:	6903      	ldr	r3, [r0, #16]
 800b680:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b684:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b688:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b68c:	f100 0414 	add.w	r4, r0, #20
 800b690:	dd45      	ble.n	800b71e <rshift+0xa0>
 800b692:	f011 011f 	ands.w	r1, r1, #31
 800b696:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b69a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b69e:	d10c      	bne.n	800b6ba <rshift+0x3c>
 800b6a0:	f100 0710 	add.w	r7, r0, #16
 800b6a4:	4629      	mov	r1, r5
 800b6a6:	42b1      	cmp	r1, r6
 800b6a8:	d334      	bcc.n	800b714 <rshift+0x96>
 800b6aa:	1a9b      	subs	r3, r3, r2
 800b6ac:	009b      	lsls	r3, r3, #2
 800b6ae:	1eea      	subs	r2, r5, #3
 800b6b0:	4296      	cmp	r6, r2
 800b6b2:	bf38      	it	cc
 800b6b4:	2300      	movcc	r3, #0
 800b6b6:	4423      	add	r3, r4
 800b6b8:	e015      	b.n	800b6e6 <rshift+0x68>
 800b6ba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b6be:	f1c1 0820 	rsb	r8, r1, #32
 800b6c2:	40cf      	lsrs	r7, r1
 800b6c4:	f105 0e04 	add.w	lr, r5, #4
 800b6c8:	46a1      	mov	r9, r4
 800b6ca:	4576      	cmp	r6, lr
 800b6cc:	46f4      	mov	ip, lr
 800b6ce:	d815      	bhi.n	800b6fc <rshift+0x7e>
 800b6d0:	1a9a      	subs	r2, r3, r2
 800b6d2:	0092      	lsls	r2, r2, #2
 800b6d4:	3a04      	subs	r2, #4
 800b6d6:	3501      	adds	r5, #1
 800b6d8:	42ae      	cmp	r6, r5
 800b6da:	bf38      	it	cc
 800b6dc:	2200      	movcc	r2, #0
 800b6de:	18a3      	adds	r3, r4, r2
 800b6e0:	50a7      	str	r7, [r4, r2]
 800b6e2:	b107      	cbz	r7, 800b6e6 <rshift+0x68>
 800b6e4:	3304      	adds	r3, #4
 800b6e6:	1b1a      	subs	r2, r3, r4
 800b6e8:	42a3      	cmp	r3, r4
 800b6ea:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b6ee:	bf08      	it	eq
 800b6f0:	2300      	moveq	r3, #0
 800b6f2:	6102      	str	r2, [r0, #16]
 800b6f4:	bf08      	it	eq
 800b6f6:	6143      	streq	r3, [r0, #20]
 800b6f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6fc:	f8dc c000 	ldr.w	ip, [ip]
 800b700:	fa0c fc08 	lsl.w	ip, ip, r8
 800b704:	ea4c 0707 	orr.w	r7, ip, r7
 800b708:	f849 7b04 	str.w	r7, [r9], #4
 800b70c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b710:	40cf      	lsrs	r7, r1
 800b712:	e7da      	b.n	800b6ca <rshift+0x4c>
 800b714:	f851 cb04 	ldr.w	ip, [r1], #4
 800b718:	f847 cf04 	str.w	ip, [r7, #4]!
 800b71c:	e7c3      	b.n	800b6a6 <rshift+0x28>
 800b71e:	4623      	mov	r3, r4
 800b720:	e7e1      	b.n	800b6e6 <rshift+0x68>

0800b722 <__hexdig_fun>:
 800b722:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b726:	2b09      	cmp	r3, #9
 800b728:	d802      	bhi.n	800b730 <__hexdig_fun+0xe>
 800b72a:	3820      	subs	r0, #32
 800b72c:	b2c0      	uxtb	r0, r0
 800b72e:	4770      	bx	lr
 800b730:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b734:	2b05      	cmp	r3, #5
 800b736:	d801      	bhi.n	800b73c <__hexdig_fun+0x1a>
 800b738:	3847      	subs	r0, #71	; 0x47
 800b73a:	e7f7      	b.n	800b72c <__hexdig_fun+0xa>
 800b73c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b740:	2b05      	cmp	r3, #5
 800b742:	d801      	bhi.n	800b748 <__hexdig_fun+0x26>
 800b744:	3827      	subs	r0, #39	; 0x27
 800b746:	e7f1      	b.n	800b72c <__hexdig_fun+0xa>
 800b748:	2000      	movs	r0, #0
 800b74a:	4770      	bx	lr

0800b74c <__gethex>:
 800b74c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b750:	ed2d 8b02 	vpush	{d8}
 800b754:	b089      	sub	sp, #36	; 0x24
 800b756:	ee08 0a10 	vmov	s16, r0
 800b75a:	9304      	str	r3, [sp, #16]
 800b75c:	4bb4      	ldr	r3, [pc, #720]	; (800ba30 <__gethex+0x2e4>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	9301      	str	r3, [sp, #4]
 800b762:	4618      	mov	r0, r3
 800b764:	468b      	mov	fp, r1
 800b766:	4690      	mov	r8, r2
 800b768:	f7f4 fd3c 	bl	80001e4 <strlen>
 800b76c:	9b01      	ldr	r3, [sp, #4]
 800b76e:	f8db 2000 	ldr.w	r2, [fp]
 800b772:	4403      	add	r3, r0
 800b774:	4682      	mov	sl, r0
 800b776:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b77a:	9305      	str	r3, [sp, #20]
 800b77c:	1c93      	adds	r3, r2, #2
 800b77e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b782:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b786:	32fe      	adds	r2, #254	; 0xfe
 800b788:	18d1      	adds	r1, r2, r3
 800b78a:	461f      	mov	r7, r3
 800b78c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b790:	9100      	str	r1, [sp, #0]
 800b792:	2830      	cmp	r0, #48	; 0x30
 800b794:	d0f8      	beq.n	800b788 <__gethex+0x3c>
 800b796:	f7ff ffc4 	bl	800b722 <__hexdig_fun>
 800b79a:	4604      	mov	r4, r0
 800b79c:	2800      	cmp	r0, #0
 800b79e:	d13a      	bne.n	800b816 <__gethex+0xca>
 800b7a0:	9901      	ldr	r1, [sp, #4]
 800b7a2:	4652      	mov	r2, sl
 800b7a4:	4638      	mov	r0, r7
 800b7a6:	f001 fcc7 	bl	800d138 <strncmp>
 800b7aa:	4605      	mov	r5, r0
 800b7ac:	2800      	cmp	r0, #0
 800b7ae:	d168      	bne.n	800b882 <__gethex+0x136>
 800b7b0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b7b4:	eb07 060a 	add.w	r6, r7, sl
 800b7b8:	f7ff ffb3 	bl	800b722 <__hexdig_fun>
 800b7bc:	2800      	cmp	r0, #0
 800b7be:	d062      	beq.n	800b886 <__gethex+0x13a>
 800b7c0:	4633      	mov	r3, r6
 800b7c2:	7818      	ldrb	r0, [r3, #0]
 800b7c4:	2830      	cmp	r0, #48	; 0x30
 800b7c6:	461f      	mov	r7, r3
 800b7c8:	f103 0301 	add.w	r3, r3, #1
 800b7cc:	d0f9      	beq.n	800b7c2 <__gethex+0x76>
 800b7ce:	f7ff ffa8 	bl	800b722 <__hexdig_fun>
 800b7d2:	2301      	movs	r3, #1
 800b7d4:	fab0 f480 	clz	r4, r0
 800b7d8:	0964      	lsrs	r4, r4, #5
 800b7da:	4635      	mov	r5, r6
 800b7dc:	9300      	str	r3, [sp, #0]
 800b7de:	463a      	mov	r2, r7
 800b7e0:	4616      	mov	r6, r2
 800b7e2:	3201      	adds	r2, #1
 800b7e4:	7830      	ldrb	r0, [r6, #0]
 800b7e6:	f7ff ff9c 	bl	800b722 <__hexdig_fun>
 800b7ea:	2800      	cmp	r0, #0
 800b7ec:	d1f8      	bne.n	800b7e0 <__gethex+0x94>
 800b7ee:	9901      	ldr	r1, [sp, #4]
 800b7f0:	4652      	mov	r2, sl
 800b7f2:	4630      	mov	r0, r6
 800b7f4:	f001 fca0 	bl	800d138 <strncmp>
 800b7f8:	b980      	cbnz	r0, 800b81c <__gethex+0xd0>
 800b7fa:	b94d      	cbnz	r5, 800b810 <__gethex+0xc4>
 800b7fc:	eb06 050a 	add.w	r5, r6, sl
 800b800:	462a      	mov	r2, r5
 800b802:	4616      	mov	r6, r2
 800b804:	3201      	adds	r2, #1
 800b806:	7830      	ldrb	r0, [r6, #0]
 800b808:	f7ff ff8b 	bl	800b722 <__hexdig_fun>
 800b80c:	2800      	cmp	r0, #0
 800b80e:	d1f8      	bne.n	800b802 <__gethex+0xb6>
 800b810:	1bad      	subs	r5, r5, r6
 800b812:	00ad      	lsls	r5, r5, #2
 800b814:	e004      	b.n	800b820 <__gethex+0xd4>
 800b816:	2400      	movs	r4, #0
 800b818:	4625      	mov	r5, r4
 800b81a:	e7e0      	b.n	800b7de <__gethex+0x92>
 800b81c:	2d00      	cmp	r5, #0
 800b81e:	d1f7      	bne.n	800b810 <__gethex+0xc4>
 800b820:	7833      	ldrb	r3, [r6, #0]
 800b822:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b826:	2b50      	cmp	r3, #80	; 0x50
 800b828:	d13b      	bne.n	800b8a2 <__gethex+0x156>
 800b82a:	7873      	ldrb	r3, [r6, #1]
 800b82c:	2b2b      	cmp	r3, #43	; 0x2b
 800b82e:	d02c      	beq.n	800b88a <__gethex+0x13e>
 800b830:	2b2d      	cmp	r3, #45	; 0x2d
 800b832:	d02e      	beq.n	800b892 <__gethex+0x146>
 800b834:	1c71      	adds	r1, r6, #1
 800b836:	f04f 0900 	mov.w	r9, #0
 800b83a:	7808      	ldrb	r0, [r1, #0]
 800b83c:	f7ff ff71 	bl	800b722 <__hexdig_fun>
 800b840:	1e43      	subs	r3, r0, #1
 800b842:	b2db      	uxtb	r3, r3
 800b844:	2b18      	cmp	r3, #24
 800b846:	d82c      	bhi.n	800b8a2 <__gethex+0x156>
 800b848:	f1a0 0210 	sub.w	r2, r0, #16
 800b84c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b850:	f7ff ff67 	bl	800b722 <__hexdig_fun>
 800b854:	1e43      	subs	r3, r0, #1
 800b856:	b2db      	uxtb	r3, r3
 800b858:	2b18      	cmp	r3, #24
 800b85a:	d91d      	bls.n	800b898 <__gethex+0x14c>
 800b85c:	f1b9 0f00 	cmp.w	r9, #0
 800b860:	d000      	beq.n	800b864 <__gethex+0x118>
 800b862:	4252      	negs	r2, r2
 800b864:	4415      	add	r5, r2
 800b866:	f8cb 1000 	str.w	r1, [fp]
 800b86a:	b1e4      	cbz	r4, 800b8a6 <__gethex+0x15a>
 800b86c:	9b00      	ldr	r3, [sp, #0]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	bf14      	ite	ne
 800b872:	2700      	movne	r7, #0
 800b874:	2706      	moveq	r7, #6
 800b876:	4638      	mov	r0, r7
 800b878:	b009      	add	sp, #36	; 0x24
 800b87a:	ecbd 8b02 	vpop	{d8}
 800b87e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b882:	463e      	mov	r6, r7
 800b884:	4625      	mov	r5, r4
 800b886:	2401      	movs	r4, #1
 800b888:	e7ca      	b.n	800b820 <__gethex+0xd4>
 800b88a:	f04f 0900 	mov.w	r9, #0
 800b88e:	1cb1      	adds	r1, r6, #2
 800b890:	e7d3      	b.n	800b83a <__gethex+0xee>
 800b892:	f04f 0901 	mov.w	r9, #1
 800b896:	e7fa      	b.n	800b88e <__gethex+0x142>
 800b898:	230a      	movs	r3, #10
 800b89a:	fb03 0202 	mla	r2, r3, r2, r0
 800b89e:	3a10      	subs	r2, #16
 800b8a0:	e7d4      	b.n	800b84c <__gethex+0x100>
 800b8a2:	4631      	mov	r1, r6
 800b8a4:	e7df      	b.n	800b866 <__gethex+0x11a>
 800b8a6:	1bf3      	subs	r3, r6, r7
 800b8a8:	3b01      	subs	r3, #1
 800b8aa:	4621      	mov	r1, r4
 800b8ac:	2b07      	cmp	r3, #7
 800b8ae:	dc0b      	bgt.n	800b8c8 <__gethex+0x17c>
 800b8b0:	ee18 0a10 	vmov	r0, s16
 800b8b4:	f000 fa98 	bl	800bde8 <_Balloc>
 800b8b8:	4604      	mov	r4, r0
 800b8ba:	b940      	cbnz	r0, 800b8ce <__gethex+0x182>
 800b8bc:	4b5d      	ldr	r3, [pc, #372]	; (800ba34 <__gethex+0x2e8>)
 800b8be:	4602      	mov	r2, r0
 800b8c0:	21de      	movs	r1, #222	; 0xde
 800b8c2:	485d      	ldr	r0, [pc, #372]	; (800ba38 <__gethex+0x2ec>)
 800b8c4:	f001 fd08 	bl	800d2d8 <__assert_func>
 800b8c8:	3101      	adds	r1, #1
 800b8ca:	105b      	asrs	r3, r3, #1
 800b8cc:	e7ee      	b.n	800b8ac <__gethex+0x160>
 800b8ce:	f100 0914 	add.w	r9, r0, #20
 800b8d2:	f04f 0b00 	mov.w	fp, #0
 800b8d6:	f1ca 0301 	rsb	r3, sl, #1
 800b8da:	f8cd 9008 	str.w	r9, [sp, #8]
 800b8de:	f8cd b000 	str.w	fp, [sp]
 800b8e2:	9306      	str	r3, [sp, #24]
 800b8e4:	42b7      	cmp	r7, r6
 800b8e6:	d340      	bcc.n	800b96a <__gethex+0x21e>
 800b8e8:	9802      	ldr	r0, [sp, #8]
 800b8ea:	9b00      	ldr	r3, [sp, #0]
 800b8ec:	f840 3b04 	str.w	r3, [r0], #4
 800b8f0:	eba0 0009 	sub.w	r0, r0, r9
 800b8f4:	1080      	asrs	r0, r0, #2
 800b8f6:	0146      	lsls	r6, r0, #5
 800b8f8:	6120      	str	r0, [r4, #16]
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f000 fb66 	bl	800bfcc <__hi0bits>
 800b900:	1a30      	subs	r0, r6, r0
 800b902:	f8d8 6000 	ldr.w	r6, [r8]
 800b906:	42b0      	cmp	r0, r6
 800b908:	dd63      	ble.n	800b9d2 <__gethex+0x286>
 800b90a:	1b87      	subs	r7, r0, r6
 800b90c:	4639      	mov	r1, r7
 800b90e:	4620      	mov	r0, r4
 800b910:	f000 ff0a 	bl	800c728 <__any_on>
 800b914:	4682      	mov	sl, r0
 800b916:	b1a8      	cbz	r0, 800b944 <__gethex+0x1f8>
 800b918:	1e7b      	subs	r3, r7, #1
 800b91a:	1159      	asrs	r1, r3, #5
 800b91c:	f003 021f 	and.w	r2, r3, #31
 800b920:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b924:	f04f 0a01 	mov.w	sl, #1
 800b928:	fa0a f202 	lsl.w	r2, sl, r2
 800b92c:	420a      	tst	r2, r1
 800b92e:	d009      	beq.n	800b944 <__gethex+0x1f8>
 800b930:	4553      	cmp	r3, sl
 800b932:	dd05      	ble.n	800b940 <__gethex+0x1f4>
 800b934:	1eb9      	subs	r1, r7, #2
 800b936:	4620      	mov	r0, r4
 800b938:	f000 fef6 	bl	800c728 <__any_on>
 800b93c:	2800      	cmp	r0, #0
 800b93e:	d145      	bne.n	800b9cc <__gethex+0x280>
 800b940:	f04f 0a02 	mov.w	sl, #2
 800b944:	4639      	mov	r1, r7
 800b946:	4620      	mov	r0, r4
 800b948:	f7ff fe99 	bl	800b67e <rshift>
 800b94c:	443d      	add	r5, r7
 800b94e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b952:	42ab      	cmp	r3, r5
 800b954:	da4c      	bge.n	800b9f0 <__gethex+0x2a4>
 800b956:	ee18 0a10 	vmov	r0, s16
 800b95a:	4621      	mov	r1, r4
 800b95c:	f000 fa84 	bl	800be68 <_Bfree>
 800b960:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b962:	2300      	movs	r3, #0
 800b964:	6013      	str	r3, [r2, #0]
 800b966:	27a3      	movs	r7, #163	; 0xa3
 800b968:	e785      	b.n	800b876 <__gethex+0x12a>
 800b96a:	1e73      	subs	r3, r6, #1
 800b96c:	9a05      	ldr	r2, [sp, #20]
 800b96e:	9303      	str	r3, [sp, #12]
 800b970:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b974:	4293      	cmp	r3, r2
 800b976:	d019      	beq.n	800b9ac <__gethex+0x260>
 800b978:	f1bb 0f20 	cmp.w	fp, #32
 800b97c:	d107      	bne.n	800b98e <__gethex+0x242>
 800b97e:	9b02      	ldr	r3, [sp, #8]
 800b980:	9a00      	ldr	r2, [sp, #0]
 800b982:	f843 2b04 	str.w	r2, [r3], #4
 800b986:	9302      	str	r3, [sp, #8]
 800b988:	2300      	movs	r3, #0
 800b98a:	9300      	str	r3, [sp, #0]
 800b98c:	469b      	mov	fp, r3
 800b98e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b992:	f7ff fec6 	bl	800b722 <__hexdig_fun>
 800b996:	9b00      	ldr	r3, [sp, #0]
 800b998:	f000 000f 	and.w	r0, r0, #15
 800b99c:	fa00 f00b 	lsl.w	r0, r0, fp
 800b9a0:	4303      	orrs	r3, r0
 800b9a2:	9300      	str	r3, [sp, #0]
 800b9a4:	f10b 0b04 	add.w	fp, fp, #4
 800b9a8:	9b03      	ldr	r3, [sp, #12]
 800b9aa:	e00d      	b.n	800b9c8 <__gethex+0x27c>
 800b9ac:	9b03      	ldr	r3, [sp, #12]
 800b9ae:	9a06      	ldr	r2, [sp, #24]
 800b9b0:	4413      	add	r3, r2
 800b9b2:	42bb      	cmp	r3, r7
 800b9b4:	d3e0      	bcc.n	800b978 <__gethex+0x22c>
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	9901      	ldr	r1, [sp, #4]
 800b9ba:	9307      	str	r3, [sp, #28]
 800b9bc:	4652      	mov	r2, sl
 800b9be:	f001 fbbb 	bl	800d138 <strncmp>
 800b9c2:	9b07      	ldr	r3, [sp, #28]
 800b9c4:	2800      	cmp	r0, #0
 800b9c6:	d1d7      	bne.n	800b978 <__gethex+0x22c>
 800b9c8:	461e      	mov	r6, r3
 800b9ca:	e78b      	b.n	800b8e4 <__gethex+0x198>
 800b9cc:	f04f 0a03 	mov.w	sl, #3
 800b9d0:	e7b8      	b.n	800b944 <__gethex+0x1f8>
 800b9d2:	da0a      	bge.n	800b9ea <__gethex+0x29e>
 800b9d4:	1a37      	subs	r7, r6, r0
 800b9d6:	4621      	mov	r1, r4
 800b9d8:	ee18 0a10 	vmov	r0, s16
 800b9dc:	463a      	mov	r2, r7
 800b9de:	f000 fc5f 	bl	800c2a0 <__lshift>
 800b9e2:	1bed      	subs	r5, r5, r7
 800b9e4:	4604      	mov	r4, r0
 800b9e6:	f100 0914 	add.w	r9, r0, #20
 800b9ea:	f04f 0a00 	mov.w	sl, #0
 800b9ee:	e7ae      	b.n	800b94e <__gethex+0x202>
 800b9f0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b9f4:	42a8      	cmp	r0, r5
 800b9f6:	dd72      	ble.n	800bade <__gethex+0x392>
 800b9f8:	1b45      	subs	r5, r0, r5
 800b9fa:	42ae      	cmp	r6, r5
 800b9fc:	dc36      	bgt.n	800ba6c <__gethex+0x320>
 800b9fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ba02:	2b02      	cmp	r3, #2
 800ba04:	d02a      	beq.n	800ba5c <__gethex+0x310>
 800ba06:	2b03      	cmp	r3, #3
 800ba08:	d02c      	beq.n	800ba64 <__gethex+0x318>
 800ba0a:	2b01      	cmp	r3, #1
 800ba0c:	d11c      	bne.n	800ba48 <__gethex+0x2fc>
 800ba0e:	42ae      	cmp	r6, r5
 800ba10:	d11a      	bne.n	800ba48 <__gethex+0x2fc>
 800ba12:	2e01      	cmp	r6, #1
 800ba14:	d112      	bne.n	800ba3c <__gethex+0x2f0>
 800ba16:	9a04      	ldr	r2, [sp, #16]
 800ba18:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ba1c:	6013      	str	r3, [r2, #0]
 800ba1e:	2301      	movs	r3, #1
 800ba20:	6123      	str	r3, [r4, #16]
 800ba22:	f8c9 3000 	str.w	r3, [r9]
 800ba26:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ba28:	2762      	movs	r7, #98	; 0x62
 800ba2a:	601c      	str	r4, [r3, #0]
 800ba2c:	e723      	b.n	800b876 <__gethex+0x12a>
 800ba2e:	bf00      	nop
 800ba30:	0800e414 	.word	0x0800e414
 800ba34:	0800e338 	.word	0x0800e338
 800ba38:	0800e3ac 	.word	0x0800e3ac
 800ba3c:	1e71      	subs	r1, r6, #1
 800ba3e:	4620      	mov	r0, r4
 800ba40:	f000 fe72 	bl	800c728 <__any_on>
 800ba44:	2800      	cmp	r0, #0
 800ba46:	d1e6      	bne.n	800ba16 <__gethex+0x2ca>
 800ba48:	ee18 0a10 	vmov	r0, s16
 800ba4c:	4621      	mov	r1, r4
 800ba4e:	f000 fa0b 	bl	800be68 <_Bfree>
 800ba52:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ba54:	2300      	movs	r3, #0
 800ba56:	6013      	str	r3, [r2, #0]
 800ba58:	2750      	movs	r7, #80	; 0x50
 800ba5a:	e70c      	b.n	800b876 <__gethex+0x12a>
 800ba5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d1f2      	bne.n	800ba48 <__gethex+0x2fc>
 800ba62:	e7d8      	b.n	800ba16 <__gethex+0x2ca>
 800ba64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d1d5      	bne.n	800ba16 <__gethex+0x2ca>
 800ba6a:	e7ed      	b.n	800ba48 <__gethex+0x2fc>
 800ba6c:	1e6f      	subs	r7, r5, #1
 800ba6e:	f1ba 0f00 	cmp.w	sl, #0
 800ba72:	d131      	bne.n	800bad8 <__gethex+0x38c>
 800ba74:	b127      	cbz	r7, 800ba80 <__gethex+0x334>
 800ba76:	4639      	mov	r1, r7
 800ba78:	4620      	mov	r0, r4
 800ba7a:	f000 fe55 	bl	800c728 <__any_on>
 800ba7e:	4682      	mov	sl, r0
 800ba80:	117b      	asrs	r3, r7, #5
 800ba82:	2101      	movs	r1, #1
 800ba84:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ba88:	f007 071f 	and.w	r7, r7, #31
 800ba8c:	fa01 f707 	lsl.w	r7, r1, r7
 800ba90:	421f      	tst	r7, r3
 800ba92:	4629      	mov	r1, r5
 800ba94:	4620      	mov	r0, r4
 800ba96:	bf18      	it	ne
 800ba98:	f04a 0a02 	orrne.w	sl, sl, #2
 800ba9c:	1b76      	subs	r6, r6, r5
 800ba9e:	f7ff fdee 	bl	800b67e <rshift>
 800baa2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800baa6:	2702      	movs	r7, #2
 800baa8:	f1ba 0f00 	cmp.w	sl, #0
 800baac:	d048      	beq.n	800bb40 <__gethex+0x3f4>
 800baae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bab2:	2b02      	cmp	r3, #2
 800bab4:	d015      	beq.n	800bae2 <__gethex+0x396>
 800bab6:	2b03      	cmp	r3, #3
 800bab8:	d017      	beq.n	800baea <__gethex+0x39e>
 800baba:	2b01      	cmp	r3, #1
 800babc:	d109      	bne.n	800bad2 <__gethex+0x386>
 800babe:	f01a 0f02 	tst.w	sl, #2
 800bac2:	d006      	beq.n	800bad2 <__gethex+0x386>
 800bac4:	f8d9 0000 	ldr.w	r0, [r9]
 800bac8:	ea4a 0a00 	orr.w	sl, sl, r0
 800bacc:	f01a 0f01 	tst.w	sl, #1
 800bad0:	d10e      	bne.n	800baf0 <__gethex+0x3a4>
 800bad2:	f047 0710 	orr.w	r7, r7, #16
 800bad6:	e033      	b.n	800bb40 <__gethex+0x3f4>
 800bad8:	f04f 0a01 	mov.w	sl, #1
 800badc:	e7d0      	b.n	800ba80 <__gethex+0x334>
 800bade:	2701      	movs	r7, #1
 800bae0:	e7e2      	b.n	800baa8 <__gethex+0x35c>
 800bae2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bae4:	f1c3 0301 	rsb	r3, r3, #1
 800bae8:	9315      	str	r3, [sp, #84]	; 0x54
 800baea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800baec:	2b00      	cmp	r3, #0
 800baee:	d0f0      	beq.n	800bad2 <__gethex+0x386>
 800baf0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800baf4:	f104 0314 	add.w	r3, r4, #20
 800baf8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bafc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bb00:	f04f 0c00 	mov.w	ip, #0
 800bb04:	4618      	mov	r0, r3
 800bb06:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb0a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bb0e:	d01c      	beq.n	800bb4a <__gethex+0x3fe>
 800bb10:	3201      	adds	r2, #1
 800bb12:	6002      	str	r2, [r0, #0]
 800bb14:	2f02      	cmp	r7, #2
 800bb16:	f104 0314 	add.w	r3, r4, #20
 800bb1a:	d13f      	bne.n	800bb9c <__gethex+0x450>
 800bb1c:	f8d8 2000 	ldr.w	r2, [r8]
 800bb20:	3a01      	subs	r2, #1
 800bb22:	42b2      	cmp	r2, r6
 800bb24:	d10a      	bne.n	800bb3c <__gethex+0x3f0>
 800bb26:	1171      	asrs	r1, r6, #5
 800bb28:	2201      	movs	r2, #1
 800bb2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bb2e:	f006 061f 	and.w	r6, r6, #31
 800bb32:	fa02 f606 	lsl.w	r6, r2, r6
 800bb36:	421e      	tst	r6, r3
 800bb38:	bf18      	it	ne
 800bb3a:	4617      	movne	r7, r2
 800bb3c:	f047 0720 	orr.w	r7, r7, #32
 800bb40:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bb42:	601c      	str	r4, [r3, #0]
 800bb44:	9b04      	ldr	r3, [sp, #16]
 800bb46:	601d      	str	r5, [r3, #0]
 800bb48:	e695      	b.n	800b876 <__gethex+0x12a>
 800bb4a:	4299      	cmp	r1, r3
 800bb4c:	f843 cc04 	str.w	ip, [r3, #-4]
 800bb50:	d8d8      	bhi.n	800bb04 <__gethex+0x3b8>
 800bb52:	68a3      	ldr	r3, [r4, #8]
 800bb54:	459b      	cmp	fp, r3
 800bb56:	db19      	blt.n	800bb8c <__gethex+0x440>
 800bb58:	6861      	ldr	r1, [r4, #4]
 800bb5a:	ee18 0a10 	vmov	r0, s16
 800bb5e:	3101      	adds	r1, #1
 800bb60:	f000 f942 	bl	800bde8 <_Balloc>
 800bb64:	4681      	mov	r9, r0
 800bb66:	b918      	cbnz	r0, 800bb70 <__gethex+0x424>
 800bb68:	4b1a      	ldr	r3, [pc, #104]	; (800bbd4 <__gethex+0x488>)
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	2184      	movs	r1, #132	; 0x84
 800bb6e:	e6a8      	b.n	800b8c2 <__gethex+0x176>
 800bb70:	6922      	ldr	r2, [r4, #16]
 800bb72:	3202      	adds	r2, #2
 800bb74:	f104 010c 	add.w	r1, r4, #12
 800bb78:	0092      	lsls	r2, r2, #2
 800bb7a:	300c      	adds	r0, #12
 800bb7c:	f000 f91a 	bl	800bdb4 <memcpy>
 800bb80:	4621      	mov	r1, r4
 800bb82:	ee18 0a10 	vmov	r0, s16
 800bb86:	f000 f96f 	bl	800be68 <_Bfree>
 800bb8a:	464c      	mov	r4, r9
 800bb8c:	6923      	ldr	r3, [r4, #16]
 800bb8e:	1c5a      	adds	r2, r3, #1
 800bb90:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bb94:	6122      	str	r2, [r4, #16]
 800bb96:	2201      	movs	r2, #1
 800bb98:	615a      	str	r2, [r3, #20]
 800bb9a:	e7bb      	b.n	800bb14 <__gethex+0x3c8>
 800bb9c:	6922      	ldr	r2, [r4, #16]
 800bb9e:	455a      	cmp	r2, fp
 800bba0:	dd0b      	ble.n	800bbba <__gethex+0x46e>
 800bba2:	2101      	movs	r1, #1
 800bba4:	4620      	mov	r0, r4
 800bba6:	f7ff fd6a 	bl	800b67e <rshift>
 800bbaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bbae:	3501      	adds	r5, #1
 800bbb0:	42ab      	cmp	r3, r5
 800bbb2:	f6ff aed0 	blt.w	800b956 <__gethex+0x20a>
 800bbb6:	2701      	movs	r7, #1
 800bbb8:	e7c0      	b.n	800bb3c <__gethex+0x3f0>
 800bbba:	f016 061f 	ands.w	r6, r6, #31
 800bbbe:	d0fa      	beq.n	800bbb6 <__gethex+0x46a>
 800bbc0:	4453      	add	r3, sl
 800bbc2:	f1c6 0620 	rsb	r6, r6, #32
 800bbc6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bbca:	f000 f9ff 	bl	800bfcc <__hi0bits>
 800bbce:	42b0      	cmp	r0, r6
 800bbd0:	dbe7      	blt.n	800bba2 <__gethex+0x456>
 800bbd2:	e7f0      	b.n	800bbb6 <__gethex+0x46a>
 800bbd4:	0800e338 	.word	0x0800e338

0800bbd8 <L_shift>:
 800bbd8:	f1c2 0208 	rsb	r2, r2, #8
 800bbdc:	0092      	lsls	r2, r2, #2
 800bbde:	b570      	push	{r4, r5, r6, lr}
 800bbe0:	f1c2 0620 	rsb	r6, r2, #32
 800bbe4:	6843      	ldr	r3, [r0, #4]
 800bbe6:	6804      	ldr	r4, [r0, #0]
 800bbe8:	fa03 f506 	lsl.w	r5, r3, r6
 800bbec:	432c      	orrs	r4, r5
 800bbee:	40d3      	lsrs	r3, r2
 800bbf0:	6004      	str	r4, [r0, #0]
 800bbf2:	f840 3f04 	str.w	r3, [r0, #4]!
 800bbf6:	4288      	cmp	r0, r1
 800bbf8:	d3f4      	bcc.n	800bbe4 <L_shift+0xc>
 800bbfa:	bd70      	pop	{r4, r5, r6, pc}

0800bbfc <__match>:
 800bbfc:	b530      	push	{r4, r5, lr}
 800bbfe:	6803      	ldr	r3, [r0, #0]
 800bc00:	3301      	adds	r3, #1
 800bc02:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc06:	b914      	cbnz	r4, 800bc0e <__match+0x12>
 800bc08:	6003      	str	r3, [r0, #0]
 800bc0a:	2001      	movs	r0, #1
 800bc0c:	bd30      	pop	{r4, r5, pc}
 800bc0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc12:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bc16:	2d19      	cmp	r5, #25
 800bc18:	bf98      	it	ls
 800bc1a:	3220      	addls	r2, #32
 800bc1c:	42a2      	cmp	r2, r4
 800bc1e:	d0f0      	beq.n	800bc02 <__match+0x6>
 800bc20:	2000      	movs	r0, #0
 800bc22:	e7f3      	b.n	800bc0c <__match+0x10>

0800bc24 <__hexnan>:
 800bc24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc28:	680b      	ldr	r3, [r1, #0]
 800bc2a:	115e      	asrs	r6, r3, #5
 800bc2c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bc30:	f013 031f 	ands.w	r3, r3, #31
 800bc34:	b087      	sub	sp, #28
 800bc36:	bf18      	it	ne
 800bc38:	3604      	addne	r6, #4
 800bc3a:	2500      	movs	r5, #0
 800bc3c:	1f37      	subs	r7, r6, #4
 800bc3e:	4690      	mov	r8, r2
 800bc40:	6802      	ldr	r2, [r0, #0]
 800bc42:	9301      	str	r3, [sp, #4]
 800bc44:	4682      	mov	sl, r0
 800bc46:	f846 5c04 	str.w	r5, [r6, #-4]
 800bc4a:	46b9      	mov	r9, r7
 800bc4c:	463c      	mov	r4, r7
 800bc4e:	9502      	str	r5, [sp, #8]
 800bc50:	46ab      	mov	fp, r5
 800bc52:	7851      	ldrb	r1, [r2, #1]
 800bc54:	1c53      	adds	r3, r2, #1
 800bc56:	9303      	str	r3, [sp, #12]
 800bc58:	b341      	cbz	r1, 800bcac <__hexnan+0x88>
 800bc5a:	4608      	mov	r0, r1
 800bc5c:	9205      	str	r2, [sp, #20]
 800bc5e:	9104      	str	r1, [sp, #16]
 800bc60:	f7ff fd5f 	bl	800b722 <__hexdig_fun>
 800bc64:	2800      	cmp	r0, #0
 800bc66:	d14f      	bne.n	800bd08 <__hexnan+0xe4>
 800bc68:	9904      	ldr	r1, [sp, #16]
 800bc6a:	9a05      	ldr	r2, [sp, #20]
 800bc6c:	2920      	cmp	r1, #32
 800bc6e:	d818      	bhi.n	800bca2 <__hexnan+0x7e>
 800bc70:	9b02      	ldr	r3, [sp, #8]
 800bc72:	459b      	cmp	fp, r3
 800bc74:	dd13      	ble.n	800bc9e <__hexnan+0x7a>
 800bc76:	454c      	cmp	r4, r9
 800bc78:	d206      	bcs.n	800bc88 <__hexnan+0x64>
 800bc7a:	2d07      	cmp	r5, #7
 800bc7c:	dc04      	bgt.n	800bc88 <__hexnan+0x64>
 800bc7e:	462a      	mov	r2, r5
 800bc80:	4649      	mov	r1, r9
 800bc82:	4620      	mov	r0, r4
 800bc84:	f7ff ffa8 	bl	800bbd8 <L_shift>
 800bc88:	4544      	cmp	r4, r8
 800bc8a:	d950      	bls.n	800bd2e <__hexnan+0x10a>
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	f1a4 0904 	sub.w	r9, r4, #4
 800bc92:	f844 3c04 	str.w	r3, [r4, #-4]
 800bc96:	f8cd b008 	str.w	fp, [sp, #8]
 800bc9a:	464c      	mov	r4, r9
 800bc9c:	461d      	mov	r5, r3
 800bc9e:	9a03      	ldr	r2, [sp, #12]
 800bca0:	e7d7      	b.n	800bc52 <__hexnan+0x2e>
 800bca2:	2929      	cmp	r1, #41	; 0x29
 800bca4:	d156      	bne.n	800bd54 <__hexnan+0x130>
 800bca6:	3202      	adds	r2, #2
 800bca8:	f8ca 2000 	str.w	r2, [sl]
 800bcac:	f1bb 0f00 	cmp.w	fp, #0
 800bcb0:	d050      	beq.n	800bd54 <__hexnan+0x130>
 800bcb2:	454c      	cmp	r4, r9
 800bcb4:	d206      	bcs.n	800bcc4 <__hexnan+0xa0>
 800bcb6:	2d07      	cmp	r5, #7
 800bcb8:	dc04      	bgt.n	800bcc4 <__hexnan+0xa0>
 800bcba:	462a      	mov	r2, r5
 800bcbc:	4649      	mov	r1, r9
 800bcbe:	4620      	mov	r0, r4
 800bcc0:	f7ff ff8a 	bl	800bbd8 <L_shift>
 800bcc4:	4544      	cmp	r4, r8
 800bcc6:	d934      	bls.n	800bd32 <__hexnan+0x10e>
 800bcc8:	f1a8 0204 	sub.w	r2, r8, #4
 800bccc:	4623      	mov	r3, r4
 800bcce:	f853 1b04 	ldr.w	r1, [r3], #4
 800bcd2:	f842 1f04 	str.w	r1, [r2, #4]!
 800bcd6:	429f      	cmp	r7, r3
 800bcd8:	d2f9      	bcs.n	800bcce <__hexnan+0xaa>
 800bcda:	1b3b      	subs	r3, r7, r4
 800bcdc:	f023 0303 	bic.w	r3, r3, #3
 800bce0:	3304      	adds	r3, #4
 800bce2:	3401      	adds	r4, #1
 800bce4:	3e03      	subs	r6, #3
 800bce6:	42b4      	cmp	r4, r6
 800bce8:	bf88      	it	hi
 800bcea:	2304      	movhi	r3, #4
 800bcec:	4443      	add	r3, r8
 800bcee:	2200      	movs	r2, #0
 800bcf0:	f843 2b04 	str.w	r2, [r3], #4
 800bcf4:	429f      	cmp	r7, r3
 800bcf6:	d2fb      	bcs.n	800bcf0 <__hexnan+0xcc>
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	b91b      	cbnz	r3, 800bd04 <__hexnan+0xe0>
 800bcfc:	4547      	cmp	r7, r8
 800bcfe:	d127      	bne.n	800bd50 <__hexnan+0x12c>
 800bd00:	2301      	movs	r3, #1
 800bd02:	603b      	str	r3, [r7, #0]
 800bd04:	2005      	movs	r0, #5
 800bd06:	e026      	b.n	800bd56 <__hexnan+0x132>
 800bd08:	3501      	adds	r5, #1
 800bd0a:	2d08      	cmp	r5, #8
 800bd0c:	f10b 0b01 	add.w	fp, fp, #1
 800bd10:	dd06      	ble.n	800bd20 <__hexnan+0xfc>
 800bd12:	4544      	cmp	r4, r8
 800bd14:	d9c3      	bls.n	800bc9e <__hexnan+0x7a>
 800bd16:	2300      	movs	r3, #0
 800bd18:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd1c:	2501      	movs	r5, #1
 800bd1e:	3c04      	subs	r4, #4
 800bd20:	6822      	ldr	r2, [r4, #0]
 800bd22:	f000 000f 	and.w	r0, r0, #15
 800bd26:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800bd2a:	6022      	str	r2, [r4, #0]
 800bd2c:	e7b7      	b.n	800bc9e <__hexnan+0x7a>
 800bd2e:	2508      	movs	r5, #8
 800bd30:	e7b5      	b.n	800bc9e <__hexnan+0x7a>
 800bd32:	9b01      	ldr	r3, [sp, #4]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d0df      	beq.n	800bcf8 <__hexnan+0xd4>
 800bd38:	f04f 32ff 	mov.w	r2, #4294967295
 800bd3c:	f1c3 0320 	rsb	r3, r3, #32
 800bd40:	fa22 f303 	lsr.w	r3, r2, r3
 800bd44:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bd48:	401a      	ands	r2, r3
 800bd4a:	f846 2c04 	str.w	r2, [r6, #-4]
 800bd4e:	e7d3      	b.n	800bcf8 <__hexnan+0xd4>
 800bd50:	3f04      	subs	r7, #4
 800bd52:	e7d1      	b.n	800bcf8 <__hexnan+0xd4>
 800bd54:	2004      	movs	r0, #4
 800bd56:	b007      	add	sp, #28
 800bd58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bd5c <_localeconv_r>:
 800bd5c:	4800      	ldr	r0, [pc, #0]	; (800bd60 <_localeconv_r+0x4>)
 800bd5e:	4770      	bx	lr
 800bd60:	20000184 	.word	0x20000184

0800bd64 <__retarget_lock_init_recursive>:
 800bd64:	4770      	bx	lr

0800bd66 <__retarget_lock_acquire_recursive>:
 800bd66:	4770      	bx	lr

0800bd68 <__retarget_lock_release_recursive>:
 800bd68:	4770      	bx	lr
	...

0800bd6c <_lseek_r>:
 800bd6c:	b538      	push	{r3, r4, r5, lr}
 800bd6e:	4d07      	ldr	r5, [pc, #28]	; (800bd8c <_lseek_r+0x20>)
 800bd70:	4604      	mov	r4, r0
 800bd72:	4608      	mov	r0, r1
 800bd74:	4611      	mov	r1, r2
 800bd76:	2200      	movs	r2, #0
 800bd78:	602a      	str	r2, [r5, #0]
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	f7f6 f80e 	bl	8001d9c <_lseek>
 800bd80:	1c43      	adds	r3, r0, #1
 800bd82:	d102      	bne.n	800bd8a <_lseek_r+0x1e>
 800bd84:	682b      	ldr	r3, [r5, #0]
 800bd86:	b103      	cbz	r3, 800bd8a <_lseek_r+0x1e>
 800bd88:	6023      	str	r3, [r4, #0]
 800bd8a:	bd38      	pop	{r3, r4, r5, pc}
 800bd8c:	2000080c 	.word	0x2000080c

0800bd90 <__ascii_mbtowc>:
 800bd90:	b082      	sub	sp, #8
 800bd92:	b901      	cbnz	r1, 800bd96 <__ascii_mbtowc+0x6>
 800bd94:	a901      	add	r1, sp, #4
 800bd96:	b142      	cbz	r2, 800bdaa <__ascii_mbtowc+0x1a>
 800bd98:	b14b      	cbz	r3, 800bdae <__ascii_mbtowc+0x1e>
 800bd9a:	7813      	ldrb	r3, [r2, #0]
 800bd9c:	600b      	str	r3, [r1, #0]
 800bd9e:	7812      	ldrb	r2, [r2, #0]
 800bda0:	1e10      	subs	r0, r2, #0
 800bda2:	bf18      	it	ne
 800bda4:	2001      	movne	r0, #1
 800bda6:	b002      	add	sp, #8
 800bda8:	4770      	bx	lr
 800bdaa:	4610      	mov	r0, r2
 800bdac:	e7fb      	b.n	800bda6 <__ascii_mbtowc+0x16>
 800bdae:	f06f 0001 	mvn.w	r0, #1
 800bdb2:	e7f8      	b.n	800bda6 <__ascii_mbtowc+0x16>

0800bdb4 <memcpy>:
 800bdb4:	440a      	add	r2, r1
 800bdb6:	4291      	cmp	r1, r2
 800bdb8:	f100 33ff 	add.w	r3, r0, #4294967295
 800bdbc:	d100      	bne.n	800bdc0 <memcpy+0xc>
 800bdbe:	4770      	bx	lr
 800bdc0:	b510      	push	{r4, lr}
 800bdc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bdc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bdca:	4291      	cmp	r1, r2
 800bdcc:	d1f9      	bne.n	800bdc2 <memcpy+0xe>
 800bdce:	bd10      	pop	{r4, pc}

0800bdd0 <__malloc_lock>:
 800bdd0:	4801      	ldr	r0, [pc, #4]	; (800bdd8 <__malloc_lock+0x8>)
 800bdd2:	f7ff bfc8 	b.w	800bd66 <__retarget_lock_acquire_recursive>
 800bdd6:	bf00      	nop
 800bdd8:	20000808 	.word	0x20000808

0800bddc <__malloc_unlock>:
 800bddc:	4801      	ldr	r0, [pc, #4]	; (800bde4 <__malloc_unlock+0x8>)
 800bdde:	f7ff bfc3 	b.w	800bd68 <__retarget_lock_release_recursive>
 800bde2:	bf00      	nop
 800bde4:	20000808 	.word	0x20000808

0800bde8 <_Balloc>:
 800bde8:	b570      	push	{r4, r5, r6, lr}
 800bdea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bdec:	4604      	mov	r4, r0
 800bdee:	460d      	mov	r5, r1
 800bdf0:	b976      	cbnz	r6, 800be10 <_Balloc+0x28>
 800bdf2:	2010      	movs	r0, #16
 800bdf4:	f7fc fa06 	bl	8008204 <malloc>
 800bdf8:	4602      	mov	r2, r0
 800bdfa:	6260      	str	r0, [r4, #36]	; 0x24
 800bdfc:	b920      	cbnz	r0, 800be08 <_Balloc+0x20>
 800bdfe:	4b18      	ldr	r3, [pc, #96]	; (800be60 <_Balloc+0x78>)
 800be00:	4818      	ldr	r0, [pc, #96]	; (800be64 <_Balloc+0x7c>)
 800be02:	2166      	movs	r1, #102	; 0x66
 800be04:	f001 fa68 	bl	800d2d8 <__assert_func>
 800be08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be0c:	6006      	str	r6, [r0, #0]
 800be0e:	60c6      	str	r6, [r0, #12]
 800be10:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800be12:	68f3      	ldr	r3, [r6, #12]
 800be14:	b183      	cbz	r3, 800be38 <_Balloc+0x50>
 800be16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be18:	68db      	ldr	r3, [r3, #12]
 800be1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800be1e:	b9b8      	cbnz	r0, 800be50 <_Balloc+0x68>
 800be20:	2101      	movs	r1, #1
 800be22:	fa01 f605 	lsl.w	r6, r1, r5
 800be26:	1d72      	adds	r2, r6, #5
 800be28:	0092      	lsls	r2, r2, #2
 800be2a:	4620      	mov	r0, r4
 800be2c:	f000 fc9d 	bl	800c76a <_calloc_r>
 800be30:	b160      	cbz	r0, 800be4c <_Balloc+0x64>
 800be32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800be36:	e00e      	b.n	800be56 <_Balloc+0x6e>
 800be38:	2221      	movs	r2, #33	; 0x21
 800be3a:	2104      	movs	r1, #4
 800be3c:	4620      	mov	r0, r4
 800be3e:	f000 fc94 	bl	800c76a <_calloc_r>
 800be42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be44:	60f0      	str	r0, [r6, #12]
 800be46:	68db      	ldr	r3, [r3, #12]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d1e4      	bne.n	800be16 <_Balloc+0x2e>
 800be4c:	2000      	movs	r0, #0
 800be4e:	bd70      	pop	{r4, r5, r6, pc}
 800be50:	6802      	ldr	r2, [r0, #0]
 800be52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be56:	2300      	movs	r3, #0
 800be58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be5c:	e7f7      	b.n	800be4e <_Balloc+0x66>
 800be5e:	bf00      	nop
 800be60:	0800e2c6 	.word	0x0800e2c6
 800be64:	0800e428 	.word	0x0800e428

0800be68 <_Bfree>:
 800be68:	b570      	push	{r4, r5, r6, lr}
 800be6a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800be6c:	4605      	mov	r5, r0
 800be6e:	460c      	mov	r4, r1
 800be70:	b976      	cbnz	r6, 800be90 <_Bfree+0x28>
 800be72:	2010      	movs	r0, #16
 800be74:	f7fc f9c6 	bl	8008204 <malloc>
 800be78:	4602      	mov	r2, r0
 800be7a:	6268      	str	r0, [r5, #36]	; 0x24
 800be7c:	b920      	cbnz	r0, 800be88 <_Bfree+0x20>
 800be7e:	4b09      	ldr	r3, [pc, #36]	; (800bea4 <_Bfree+0x3c>)
 800be80:	4809      	ldr	r0, [pc, #36]	; (800bea8 <_Bfree+0x40>)
 800be82:	218a      	movs	r1, #138	; 0x8a
 800be84:	f001 fa28 	bl	800d2d8 <__assert_func>
 800be88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be8c:	6006      	str	r6, [r0, #0]
 800be8e:	60c6      	str	r6, [r0, #12]
 800be90:	b13c      	cbz	r4, 800bea2 <_Bfree+0x3a>
 800be92:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800be94:	6862      	ldr	r2, [r4, #4]
 800be96:	68db      	ldr	r3, [r3, #12]
 800be98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be9c:	6021      	str	r1, [r4, #0]
 800be9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bea2:	bd70      	pop	{r4, r5, r6, pc}
 800bea4:	0800e2c6 	.word	0x0800e2c6
 800bea8:	0800e428 	.word	0x0800e428

0800beac <__multadd>:
 800beac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800beb0:	690d      	ldr	r5, [r1, #16]
 800beb2:	4607      	mov	r7, r0
 800beb4:	460c      	mov	r4, r1
 800beb6:	461e      	mov	r6, r3
 800beb8:	f101 0c14 	add.w	ip, r1, #20
 800bebc:	2000      	movs	r0, #0
 800bebe:	f8dc 3000 	ldr.w	r3, [ip]
 800bec2:	b299      	uxth	r1, r3
 800bec4:	fb02 6101 	mla	r1, r2, r1, r6
 800bec8:	0c1e      	lsrs	r6, r3, #16
 800beca:	0c0b      	lsrs	r3, r1, #16
 800becc:	fb02 3306 	mla	r3, r2, r6, r3
 800bed0:	b289      	uxth	r1, r1
 800bed2:	3001      	adds	r0, #1
 800bed4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bed8:	4285      	cmp	r5, r0
 800beda:	f84c 1b04 	str.w	r1, [ip], #4
 800bede:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bee2:	dcec      	bgt.n	800bebe <__multadd+0x12>
 800bee4:	b30e      	cbz	r6, 800bf2a <__multadd+0x7e>
 800bee6:	68a3      	ldr	r3, [r4, #8]
 800bee8:	42ab      	cmp	r3, r5
 800beea:	dc19      	bgt.n	800bf20 <__multadd+0x74>
 800beec:	6861      	ldr	r1, [r4, #4]
 800beee:	4638      	mov	r0, r7
 800bef0:	3101      	adds	r1, #1
 800bef2:	f7ff ff79 	bl	800bde8 <_Balloc>
 800bef6:	4680      	mov	r8, r0
 800bef8:	b928      	cbnz	r0, 800bf06 <__multadd+0x5a>
 800befa:	4602      	mov	r2, r0
 800befc:	4b0c      	ldr	r3, [pc, #48]	; (800bf30 <__multadd+0x84>)
 800befe:	480d      	ldr	r0, [pc, #52]	; (800bf34 <__multadd+0x88>)
 800bf00:	21b5      	movs	r1, #181	; 0xb5
 800bf02:	f001 f9e9 	bl	800d2d8 <__assert_func>
 800bf06:	6922      	ldr	r2, [r4, #16]
 800bf08:	3202      	adds	r2, #2
 800bf0a:	f104 010c 	add.w	r1, r4, #12
 800bf0e:	0092      	lsls	r2, r2, #2
 800bf10:	300c      	adds	r0, #12
 800bf12:	f7ff ff4f 	bl	800bdb4 <memcpy>
 800bf16:	4621      	mov	r1, r4
 800bf18:	4638      	mov	r0, r7
 800bf1a:	f7ff ffa5 	bl	800be68 <_Bfree>
 800bf1e:	4644      	mov	r4, r8
 800bf20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bf24:	3501      	adds	r5, #1
 800bf26:	615e      	str	r6, [r3, #20]
 800bf28:	6125      	str	r5, [r4, #16]
 800bf2a:	4620      	mov	r0, r4
 800bf2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf30:	0800e338 	.word	0x0800e338
 800bf34:	0800e428 	.word	0x0800e428

0800bf38 <__s2b>:
 800bf38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf3c:	460c      	mov	r4, r1
 800bf3e:	4615      	mov	r5, r2
 800bf40:	461f      	mov	r7, r3
 800bf42:	2209      	movs	r2, #9
 800bf44:	3308      	adds	r3, #8
 800bf46:	4606      	mov	r6, r0
 800bf48:	fb93 f3f2 	sdiv	r3, r3, r2
 800bf4c:	2100      	movs	r1, #0
 800bf4e:	2201      	movs	r2, #1
 800bf50:	429a      	cmp	r2, r3
 800bf52:	db09      	blt.n	800bf68 <__s2b+0x30>
 800bf54:	4630      	mov	r0, r6
 800bf56:	f7ff ff47 	bl	800bde8 <_Balloc>
 800bf5a:	b940      	cbnz	r0, 800bf6e <__s2b+0x36>
 800bf5c:	4602      	mov	r2, r0
 800bf5e:	4b19      	ldr	r3, [pc, #100]	; (800bfc4 <__s2b+0x8c>)
 800bf60:	4819      	ldr	r0, [pc, #100]	; (800bfc8 <__s2b+0x90>)
 800bf62:	21ce      	movs	r1, #206	; 0xce
 800bf64:	f001 f9b8 	bl	800d2d8 <__assert_func>
 800bf68:	0052      	lsls	r2, r2, #1
 800bf6a:	3101      	adds	r1, #1
 800bf6c:	e7f0      	b.n	800bf50 <__s2b+0x18>
 800bf6e:	9b08      	ldr	r3, [sp, #32]
 800bf70:	6143      	str	r3, [r0, #20]
 800bf72:	2d09      	cmp	r5, #9
 800bf74:	f04f 0301 	mov.w	r3, #1
 800bf78:	6103      	str	r3, [r0, #16]
 800bf7a:	dd16      	ble.n	800bfaa <__s2b+0x72>
 800bf7c:	f104 0909 	add.w	r9, r4, #9
 800bf80:	46c8      	mov	r8, r9
 800bf82:	442c      	add	r4, r5
 800bf84:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bf88:	4601      	mov	r1, r0
 800bf8a:	3b30      	subs	r3, #48	; 0x30
 800bf8c:	220a      	movs	r2, #10
 800bf8e:	4630      	mov	r0, r6
 800bf90:	f7ff ff8c 	bl	800beac <__multadd>
 800bf94:	45a0      	cmp	r8, r4
 800bf96:	d1f5      	bne.n	800bf84 <__s2b+0x4c>
 800bf98:	f1a5 0408 	sub.w	r4, r5, #8
 800bf9c:	444c      	add	r4, r9
 800bf9e:	1b2d      	subs	r5, r5, r4
 800bfa0:	1963      	adds	r3, r4, r5
 800bfa2:	42bb      	cmp	r3, r7
 800bfa4:	db04      	blt.n	800bfb0 <__s2b+0x78>
 800bfa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfaa:	340a      	adds	r4, #10
 800bfac:	2509      	movs	r5, #9
 800bfae:	e7f6      	b.n	800bf9e <__s2b+0x66>
 800bfb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bfb4:	4601      	mov	r1, r0
 800bfb6:	3b30      	subs	r3, #48	; 0x30
 800bfb8:	220a      	movs	r2, #10
 800bfba:	4630      	mov	r0, r6
 800bfbc:	f7ff ff76 	bl	800beac <__multadd>
 800bfc0:	e7ee      	b.n	800bfa0 <__s2b+0x68>
 800bfc2:	bf00      	nop
 800bfc4:	0800e338 	.word	0x0800e338
 800bfc8:	0800e428 	.word	0x0800e428

0800bfcc <__hi0bits>:
 800bfcc:	0c03      	lsrs	r3, r0, #16
 800bfce:	041b      	lsls	r3, r3, #16
 800bfd0:	b9d3      	cbnz	r3, 800c008 <__hi0bits+0x3c>
 800bfd2:	0400      	lsls	r0, r0, #16
 800bfd4:	2310      	movs	r3, #16
 800bfd6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bfda:	bf04      	itt	eq
 800bfdc:	0200      	lsleq	r0, r0, #8
 800bfde:	3308      	addeq	r3, #8
 800bfe0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bfe4:	bf04      	itt	eq
 800bfe6:	0100      	lsleq	r0, r0, #4
 800bfe8:	3304      	addeq	r3, #4
 800bfea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bfee:	bf04      	itt	eq
 800bff0:	0080      	lsleq	r0, r0, #2
 800bff2:	3302      	addeq	r3, #2
 800bff4:	2800      	cmp	r0, #0
 800bff6:	db05      	blt.n	800c004 <__hi0bits+0x38>
 800bff8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bffc:	f103 0301 	add.w	r3, r3, #1
 800c000:	bf08      	it	eq
 800c002:	2320      	moveq	r3, #32
 800c004:	4618      	mov	r0, r3
 800c006:	4770      	bx	lr
 800c008:	2300      	movs	r3, #0
 800c00a:	e7e4      	b.n	800bfd6 <__hi0bits+0xa>

0800c00c <__lo0bits>:
 800c00c:	6803      	ldr	r3, [r0, #0]
 800c00e:	f013 0207 	ands.w	r2, r3, #7
 800c012:	4601      	mov	r1, r0
 800c014:	d00b      	beq.n	800c02e <__lo0bits+0x22>
 800c016:	07da      	lsls	r2, r3, #31
 800c018:	d423      	bmi.n	800c062 <__lo0bits+0x56>
 800c01a:	0798      	lsls	r0, r3, #30
 800c01c:	bf49      	itett	mi
 800c01e:	085b      	lsrmi	r3, r3, #1
 800c020:	089b      	lsrpl	r3, r3, #2
 800c022:	2001      	movmi	r0, #1
 800c024:	600b      	strmi	r3, [r1, #0]
 800c026:	bf5c      	itt	pl
 800c028:	600b      	strpl	r3, [r1, #0]
 800c02a:	2002      	movpl	r0, #2
 800c02c:	4770      	bx	lr
 800c02e:	b298      	uxth	r0, r3
 800c030:	b9a8      	cbnz	r0, 800c05e <__lo0bits+0x52>
 800c032:	0c1b      	lsrs	r3, r3, #16
 800c034:	2010      	movs	r0, #16
 800c036:	b2da      	uxtb	r2, r3
 800c038:	b90a      	cbnz	r2, 800c03e <__lo0bits+0x32>
 800c03a:	3008      	adds	r0, #8
 800c03c:	0a1b      	lsrs	r3, r3, #8
 800c03e:	071a      	lsls	r2, r3, #28
 800c040:	bf04      	itt	eq
 800c042:	091b      	lsreq	r3, r3, #4
 800c044:	3004      	addeq	r0, #4
 800c046:	079a      	lsls	r2, r3, #30
 800c048:	bf04      	itt	eq
 800c04a:	089b      	lsreq	r3, r3, #2
 800c04c:	3002      	addeq	r0, #2
 800c04e:	07da      	lsls	r2, r3, #31
 800c050:	d403      	bmi.n	800c05a <__lo0bits+0x4e>
 800c052:	085b      	lsrs	r3, r3, #1
 800c054:	f100 0001 	add.w	r0, r0, #1
 800c058:	d005      	beq.n	800c066 <__lo0bits+0x5a>
 800c05a:	600b      	str	r3, [r1, #0]
 800c05c:	4770      	bx	lr
 800c05e:	4610      	mov	r0, r2
 800c060:	e7e9      	b.n	800c036 <__lo0bits+0x2a>
 800c062:	2000      	movs	r0, #0
 800c064:	4770      	bx	lr
 800c066:	2020      	movs	r0, #32
 800c068:	4770      	bx	lr
	...

0800c06c <__i2b>:
 800c06c:	b510      	push	{r4, lr}
 800c06e:	460c      	mov	r4, r1
 800c070:	2101      	movs	r1, #1
 800c072:	f7ff feb9 	bl	800bde8 <_Balloc>
 800c076:	4602      	mov	r2, r0
 800c078:	b928      	cbnz	r0, 800c086 <__i2b+0x1a>
 800c07a:	4b05      	ldr	r3, [pc, #20]	; (800c090 <__i2b+0x24>)
 800c07c:	4805      	ldr	r0, [pc, #20]	; (800c094 <__i2b+0x28>)
 800c07e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c082:	f001 f929 	bl	800d2d8 <__assert_func>
 800c086:	2301      	movs	r3, #1
 800c088:	6144      	str	r4, [r0, #20]
 800c08a:	6103      	str	r3, [r0, #16]
 800c08c:	bd10      	pop	{r4, pc}
 800c08e:	bf00      	nop
 800c090:	0800e338 	.word	0x0800e338
 800c094:	0800e428 	.word	0x0800e428

0800c098 <__multiply>:
 800c098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c09c:	4691      	mov	r9, r2
 800c09e:	690a      	ldr	r2, [r1, #16]
 800c0a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	bfb8      	it	lt
 800c0a8:	460b      	movlt	r3, r1
 800c0aa:	460c      	mov	r4, r1
 800c0ac:	bfbc      	itt	lt
 800c0ae:	464c      	movlt	r4, r9
 800c0b0:	4699      	movlt	r9, r3
 800c0b2:	6927      	ldr	r7, [r4, #16]
 800c0b4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c0b8:	68a3      	ldr	r3, [r4, #8]
 800c0ba:	6861      	ldr	r1, [r4, #4]
 800c0bc:	eb07 060a 	add.w	r6, r7, sl
 800c0c0:	42b3      	cmp	r3, r6
 800c0c2:	b085      	sub	sp, #20
 800c0c4:	bfb8      	it	lt
 800c0c6:	3101      	addlt	r1, #1
 800c0c8:	f7ff fe8e 	bl	800bde8 <_Balloc>
 800c0cc:	b930      	cbnz	r0, 800c0dc <__multiply+0x44>
 800c0ce:	4602      	mov	r2, r0
 800c0d0:	4b44      	ldr	r3, [pc, #272]	; (800c1e4 <__multiply+0x14c>)
 800c0d2:	4845      	ldr	r0, [pc, #276]	; (800c1e8 <__multiply+0x150>)
 800c0d4:	f240 115d 	movw	r1, #349	; 0x15d
 800c0d8:	f001 f8fe 	bl	800d2d8 <__assert_func>
 800c0dc:	f100 0514 	add.w	r5, r0, #20
 800c0e0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c0e4:	462b      	mov	r3, r5
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	4543      	cmp	r3, r8
 800c0ea:	d321      	bcc.n	800c130 <__multiply+0x98>
 800c0ec:	f104 0314 	add.w	r3, r4, #20
 800c0f0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c0f4:	f109 0314 	add.w	r3, r9, #20
 800c0f8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c0fc:	9202      	str	r2, [sp, #8]
 800c0fe:	1b3a      	subs	r2, r7, r4
 800c100:	3a15      	subs	r2, #21
 800c102:	f022 0203 	bic.w	r2, r2, #3
 800c106:	3204      	adds	r2, #4
 800c108:	f104 0115 	add.w	r1, r4, #21
 800c10c:	428f      	cmp	r7, r1
 800c10e:	bf38      	it	cc
 800c110:	2204      	movcc	r2, #4
 800c112:	9201      	str	r2, [sp, #4]
 800c114:	9a02      	ldr	r2, [sp, #8]
 800c116:	9303      	str	r3, [sp, #12]
 800c118:	429a      	cmp	r2, r3
 800c11a:	d80c      	bhi.n	800c136 <__multiply+0x9e>
 800c11c:	2e00      	cmp	r6, #0
 800c11e:	dd03      	ble.n	800c128 <__multiply+0x90>
 800c120:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c124:	2b00      	cmp	r3, #0
 800c126:	d05a      	beq.n	800c1de <__multiply+0x146>
 800c128:	6106      	str	r6, [r0, #16]
 800c12a:	b005      	add	sp, #20
 800c12c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c130:	f843 2b04 	str.w	r2, [r3], #4
 800c134:	e7d8      	b.n	800c0e8 <__multiply+0x50>
 800c136:	f8b3 a000 	ldrh.w	sl, [r3]
 800c13a:	f1ba 0f00 	cmp.w	sl, #0
 800c13e:	d024      	beq.n	800c18a <__multiply+0xf2>
 800c140:	f104 0e14 	add.w	lr, r4, #20
 800c144:	46a9      	mov	r9, r5
 800c146:	f04f 0c00 	mov.w	ip, #0
 800c14a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c14e:	f8d9 1000 	ldr.w	r1, [r9]
 800c152:	fa1f fb82 	uxth.w	fp, r2
 800c156:	b289      	uxth	r1, r1
 800c158:	fb0a 110b 	mla	r1, sl, fp, r1
 800c15c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c160:	f8d9 2000 	ldr.w	r2, [r9]
 800c164:	4461      	add	r1, ip
 800c166:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c16a:	fb0a c20b 	mla	r2, sl, fp, ip
 800c16e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c172:	b289      	uxth	r1, r1
 800c174:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c178:	4577      	cmp	r7, lr
 800c17a:	f849 1b04 	str.w	r1, [r9], #4
 800c17e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c182:	d8e2      	bhi.n	800c14a <__multiply+0xb2>
 800c184:	9a01      	ldr	r2, [sp, #4]
 800c186:	f845 c002 	str.w	ip, [r5, r2]
 800c18a:	9a03      	ldr	r2, [sp, #12]
 800c18c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c190:	3304      	adds	r3, #4
 800c192:	f1b9 0f00 	cmp.w	r9, #0
 800c196:	d020      	beq.n	800c1da <__multiply+0x142>
 800c198:	6829      	ldr	r1, [r5, #0]
 800c19a:	f104 0c14 	add.w	ip, r4, #20
 800c19e:	46ae      	mov	lr, r5
 800c1a0:	f04f 0a00 	mov.w	sl, #0
 800c1a4:	f8bc b000 	ldrh.w	fp, [ip]
 800c1a8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c1ac:	fb09 220b 	mla	r2, r9, fp, r2
 800c1b0:	4492      	add	sl, r2
 800c1b2:	b289      	uxth	r1, r1
 800c1b4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c1b8:	f84e 1b04 	str.w	r1, [lr], #4
 800c1bc:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c1c0:	f8be 1000 	ldrh.w	r1, [lr]
 800c1c4:	0c12      	lsrs	r2, r2, #16
 800c1c6:	fb09 1102 	mla	r1, r9, r2, r1
 800c1ca:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c1ce:	4567      	cmp	r7, ip
 800c1d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c1d4:	d8e6      	bhi.n	800c1a4 <__multiply+0x10c>
 800c1d6:	9a01      	ldr	r2, [sp, #4]
 800c1d8:	50a9      	str	r1, [r5, r2]
 800c1da:	3504      	adds	r5, #4
 800c1dc:	e79a      	b.n	800c114 <__multiply+0x7c>
 800c1de:	3e01      	subs	r6, #1
 800c1e0:	e79c      	b.n	800c11c <__multiply+0x84>
 800c1e2:	bf00      	nop
 800c1e4:	0800e338 	.word	0x0800e338
 800c1e8:	0800e428 	.word	0x0800e428

0800c1ec <__pow5mult>:
 800c1ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1f0:	4615      	mov	r5, r2
 800c1f2:	f012 0203 	ands.w	r2, r2, #3
 800c1f6:	4606      	mov	r6, r0
 800c1f8:	460f      	mov	r7, r1
 800c1fa:	d007      	beq.n	800c20c <__pow5mult+0x20>
 800c1fc:	4c25      	ldr	r4, [pc, #148]	; (800c294 <__pow5mult+0xa8>)
 800c1fe:	3a01      	subs	r2, #1
 800c200:	2300      	movs	r3, #0
 800c202:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c206:	f7ff fe51 	bl	800beac <__multadd>
 800c20a:	4607      	mov	r7, r0
 800c20c:	10ad      	asrs	r5, r5, #2
 800c20e:	d03d      	beq.n	800c28c <__pow5mult+0xa0>
 800c210:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c212:	b97c      	cbnz	r4, 800c234 <__pow5mult+0x48>
 800c214:	2010      	movs	r0, #16
 800c216:	f7fb fff5 	bl	8008204 <malloc>
 800c21a:	4602      	mov	r2, r0
 800c21c:	6270      	str	r0, [r6, #36]	; 0x24
 800c21e:	b928      	cbnz	r0, 800c22c <__pow5mult+0x40>
 800c220:	4b1d      	ldr	r3, [pc, #116]	; (800c298 <__pow5mult+0xac>)
 800c222:	481e      	ldr	r0, [pc, #120]	; (800c29c <__pow5mult+0xb0>)
 800c224:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c228:	f001 f856 	bl	800d2d8 <__assert_func>
 800c22c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c230:	6004      	str	r4, [r0, #0]
 800c232:	60c4      	str	r4, [r0, #12]
 800c234:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c238:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c23c:	b94c      	cbnz	r4, 800c252 <__pow5mult+0x66>
 800c23e:	f240 2171 	movw	r1, #625	; 0x271
 800c242:	4630      	mov	r0, r6
 800c244:	f7ff ff12 	bl	800c06c <__i2b>
 800c248:	2300      	movs	r3, #0
 800c24a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c24e:	4604      	mov	r4, r0
 800c250:	6003      	str	r3, [r0, #0]
 800c252:	f04f 0900 	mov.w	r9, #0
 800c256:	07eb      	lsls	r3, r5, #31
 800c258:	d50a      	bpl.n	800c270 <__pow5mult+0x84>
 800c25a:	4639      	mov	r1, r7
 800c25c:	4622      	mov	r2, r4
 800c25e:	4630      	mov	r0, r6
 800c260:	f7ff ff1a 	bl	800c098 <__multiply>
 800c264:	4639      	mov	r1, r7
 800c266:	4680      	mov	r8, r0
 800c268:	4630      	mov	r0, r6
 800c26a:	f7ff fdfd 	bl	800be68 <_Bfree>
 800c26e:	4647      	mov	r7, r8
 800c270:	106d      	asrs	r5, r5, #1
 800c272:	d00b      	beq.n	800c28c <__pow5mult+0xa0>
 800c274:	6820      	ldr	r0, [r4, #0]
 800c276:	b938      	cbnz	r0, 800c288 <__pow5mult+0x9c>
 800c278:	4622      	mov	r2, r4
 800c27a:	4621      	mov	r1, r4
 800c27c:	4630      	mov	r0, r6
 800c27e:	f7ff ff0b 	bl	800c098 <__multiply>
 800c282:	6020      	str	r0, [r4, #0]
 800c284:	f8c0 9000 	str.w	r9, [r0]
 800c288:	4604      	mov	r4, r0
 800c28a:	e7e4      	b.n	800c256 <__pow5mult+0x6a>
 800c28c:	4638      	mov	r0, r7
 800c28e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c292:	bf00      	nop
 800c294:	0800e578 	.word	0x0800e578
 800c298:	0800e2c6 	.word	0x0800e2c6
 800c29c:	0800e428 	.word	0x0800e428

0800c2a0 <__lshift>:
 800c2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2a4:	460c      	mov	r4, r1
 800c2a6:	6849      	ldr	r1, [r1, #4]
 800c2a8:	6923      	ldr	r3, [r4, #16]
 800c2aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c2ae:	68a3      	ldr	r3, [r4, #8]
 800c2b0:	4607      	mov	r7, r0
 800c2b2:	4691      	mov	r9, r2
 800c2b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c2b8:	f108 0601 	add.w	r6, r8, #1
 800c2bc:	42b3      	cmp	r3, r6
 800c2be:	db0b      	blt.n	800c2d8 <__lshift+0x38>
 800c2c0:	4638      	mov	r0, r7
 800c2c2:	f7ff fd91 	bl	800bde8 <_Balloc>
 800c2c6:	4605      	mov	r5, r0
 800c2c8:	b948      	cbnz	r0, 800c2de <__lshift+0x3e>
 800c2ca:	4602      	mov	r2, r0
 800c2cc:	4b2a      	ldr	r3, [pc, #168]	; (800c378 <__lshift+0xd8>)
 800c2ce:	482b      	ldr	r0, [pc, #172]	; (800c37c <__lshift+0xdc>)
 800c2d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c2d4:	f001 f800 	bl	800d2d8 <__assert_func>
 800c2d8:	3101      	adds	r1, #1
 800c2da:	005b      	lsls	r3, r3, #1
 800c2dc:	e7ee      	b.n	800c2bc <__lshift+0x1c>
 800c2de:	2300      	movs	r3, #0
 800c2e0:	f100 0114 	add.w	r1, r0, #20
 800c2e4:	f100 0210 	add.w	r2, r0, #16
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	4553      	cmp	r3, sl
 800c2ec:	db37      	blt.n	800c35e <__lshift+0xbe>
 800c2ee:	6920      	ldr	r0, [r4, #16]
 800c2f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c2f4:	f104 0314 	add.w	r3, r4, #20
 800c2f8:	f019 091f 	ands.w	r9, r9, #31
 800c2fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c300:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c304:	d02f      	beq.n	800c366 <__lshift+0xc6>
 800c306:	f1c9 0e20 	rsb	lr, r9, #32
 800c30a:	468a      	mov	sl, r1
 800c30c:	f04f 0c00 	mov.w	ip, #0
 800c310:	681a      	ldr	r2, [r3, #0]
 800c312:	fa02 f209 	lsl.w	r2, r2, r9
 800c316:	ea42 020c 	orr.w	r2, r2, ip
 800c31a:	f84a 2b04 	str.w	r2, [sl], #4
 800c31e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c322:	4298      	cmp	r0, r3
 800c324:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c328:	d8f2      	bhi.n	800c310 <__lshift+0x70>
 800c32a:	1b03      	subs	r3, r0, r4
 800c32c:	3b15      	subs	r3, #21
 800c32e:	f023 0303 	bic.w	r3, r3, #3
 800c332:	3304      	adds	r3, #4
 800c334:	f104 0215 	add.w	r2, r4, #21
 800c338:	4290      	cmp	r0, r2
 800c33a:	bf38      	it	cc
 800c33c:	2304      	movcc	r3, #4
 800c33e:	f841 c003 	str.w	ip, [r1, r3]
 800c342:	f1bc 0f00 	cmp.w	ip, #0
 800c346:	d001      	beq.n	800c34c <__lshift+0xac>
 800c348:	f108 0602 	add.w	r6, r8, #2
 800c34c:	3e01      	subs	r6, #1
 800c34e:	4638      	mov	r0, r7
 800c350:	612e      	str	r6, [r5, #16]
 800c352:	4621      	mov	r1, r4
 800c354:	f7ff fd88 	bl	800be68 <_Bfree>
 800c358:	4628      	mov	r0, r5
 800c35a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c35e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c362:	3301      	adds	r3, #1
 800c364:	e7c1      	b.n	800c2ea <__lshift+0x4a>
 800c366:	3904      	subs	r1, #4
 800c368:	f853 2b04 	ldr.w	r2, [r3], #4
 800c36c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c370:	4298      	cmp	r0, r3
 800c372:	d8f9      	bhi.n	800c368 <__lshift+0xc8>
 800c374:	e7ea      	b.n	800c34c <__lshift+0xac>
 800c376:	bf00      	nop
 800c378:	0800e338 	.word	0x0800e338
 800c37c:	0800e428 	.word	0x0800e428

0800c380 <__mcmp>:
 800c380:	b530      	push	{r4, r5, lr}
 800c382:	6902      	ldr	r2, [r0, #16]
 800c384:	690c      	ldr	r4, [r1, #16]
 800c386:	1b12      	subs	r2, r2, r4
 800c388:	d10e      	bne.n	800c3a8 <__mcmp+0x28>
 800c38a:	f100 0314 	add.w	r3, r0, #20
 800c38e:	3114      	adds	r1, #20
 800c390:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c394:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c398:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c39c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c3a0:	42a5      	cmp	r5, r4
 800c3a2:	d003      	beq.n	800c3ac <__mcmp+0x2c>
 800c3a4:	d305      	bcc.n	800c3b2 <__mcmp+0x32>
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	4610      	mov	r0, r2
 800c3aa:	bd30      	pop	{r4, r5, pc}
 800c3ac:	4283      	cmp	r3, r0
 800c3ae:	d3f3      	bcc.n	800c398 <__mcmp+0x18>
 800c3b0:	e7fa      	b.n	800c3a8 <__mcmp+0x28>
 800c3b2:	f04f 32ff 	mov.w	r2, #4294967295
 800c3b6:	e7f7      	b.n	800c3a8 <__mcmp+0x28>

0800c3b8 <__mdiff>:
 800c3b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3bc:	460c      	mov	r4, r1
 800c3be:	4606      	mov	r6, r0
 800c3c0:	4611      	mov	r1, r2
 800c3c2:	4620      	mov	r0, r4
 800c3c4:	4690      	mov	r8, r2
 800c3c6:	f7ff ffdb 	bl	800c380 <__mcmp>
 800c3ca:	1e05      	subs	r5, r0, #0
 800c3cc:	d110      	bne.n	800c3f0 <__mdiff+0x38>
 800c3ce:	4629      	mov	r1, r5
 800c3d0:	4630      	mov	r0, r6
 800c3d2:	f7ff fd09 	bl	800bde8 <_Balloc>
 800c3d6:	b930      	cbnz	r0, 800c3e6 <__mdiff+0x2e>
 800c3d8:	4b3a      	ldr	r3, [pc, #232]	; (800c4c4 <__mdiff+0x10c>)
 800c3da:	4602      	mov	r2, r0
 800c3dc:	f240 2132 	movw	r1, #562	; 0x232
 800c3e0:	4839      	ldr	r0, [pc, #228]	; (800c4c8 <__mdiff+0x110>)
 800c3e2:	f000 ff79 	bl	800d2d8 <__assert_func>
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c3ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3f0:	bfa4      	itt	ge
 800c3f2:	4643      	movge	r3, r8
 800c3f4:	46a0      	movge	r8, r4
 800c3f6:	4630      	mov	r0, r6
 800c3f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c3fc:	bfa6      	itte	ge
 800c3fe:	461c      	movge	r4, r3
 800c400:	2500      	movge	r5, #0
 800c402:	2501      	movlt	r5, #1
 800c404:	f7ff fcf0 	bl	800bde8 <_Balloc>
 800c408:	b920      	cbnz	r0, 800c414 <__mdiff+0x5c>
 800c40a:	4b2e      	ldr	r3, [pc, #184]	; (800c4c4 <__mdiff+0x10c>)
 800c40c:	4602      	mov	r2, r0
 800c40e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c412:	e7e5      	b.n	800c3e0 <__mdiff+0x28>
 800c414:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c418:	6926      	ldr	r6, [r4, #16]
 800c41a:	60c5      	str	r5, [r0, #12]
 800c41c:	f104 0914 	add.w	r9, r4, #20
 800c420:	f108 0514 	add.w	r5, r8, #20
 800c424:	f100 0e14 	add.w	lr, r0, #20
 800c428:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c42c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c430:	f108 0210 	add.w	r2, r8, #16
 800c434:	46f2      	mov	sl, lr
 800c436:	2100      	movs	r1, #0
 800c438:	f859 3b04 	ldr.w	r3, [r9], #4
 800c43c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c440:	fa1f f883 	uxth.w	r8, r3
 800c444:	fa11 f18b 	uxtah	r1, r1, fp
 800c448:	0c1b      	lsrs	r3, r3, #16
 800c44a:	eba1 0808 	sub.w	r8, r1, r8
 800c44e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c452:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c456:	fa1f f888 	uxth.w	r8, r8
 800c45a:	1419      	asrs	r1, r3, #16
 800c45c:	454e      	cmp	r6, r9
 800c45e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c462:	f84a 3b04 	str.w	r3, [sl], #4
 800c466:	d8e7      	bhi.n	800c438 <__mdiff+0x80>
 800c468:	1b33      	subs	r3, r6, r4
 800c46a:	3b15      	subs	r3, #21
 800c46c:	f023 0303 	bic.w	r3, r3, #3
 800c470:	3304      	adds	r3, #4
 800c472:	3415      	adds	r4, #21
 800c474:	42a6      	cmp	r6, r4
 800c476:	bf38      	it	cc
 800c478:	2304      	movcc	r3, #4
 800c47a:	441d      	add	r5, r3
 800c47c:	4473      	add	r3, lr
 800c47e:	469e      	mov	lr, r3
 800c480:	462e      	mov	r6, r5
 800c482:	4566      	cmp	r6, ip
 800c484:	d30e      	bcc.n	800c4a4 <__mdiff+0xec>
 800c486:	f10c 0203 	add.w	r2, ip, #3
 800c48a:	1b52      	subs	r2, r2, r5
 800c48c:	f022 0203 	bic.w	r2, r2, #3
 800c490:	3d03      	subs	r5, #3
 800c492:	45ac      	cmp	ip, r5
 800c494:	bf38      	it	cc
 800c496:	2200      	movcc	r2, #0
 800c498:	441a      	add	r2, r3
 800c49a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c49e:	b17b      	cbz	r3, 800c4c0 <__mdiff+0x108>
 800c4a0:	6107      	str	r7, [r0, #16]
 800c4a2:	e7a3      	b.n	800c3ec <__mdiff+0x34>
 800c4a4:	f856 8b04 	ldr.w	r8, [r6], #4
 800c4a8:	fa11 f288 	uxtah	r2, r1, r8
 800c4ac:	1414      	asrs	r4, r2, #16
 800c4ae:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c4b2:	b292      	uxth	r2, r2
 800c4b4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c4b8:	f84e 2b04 	str.w	r2, [lr], #4
 800c4bc:	1421      	asrs	r1, r4, #16
 800c4be:	e7e0      	b.n	800c482 <__mdiff+0xca>
 800c4c0:	3f01      	subs	r7, #1
 800c4c2:	e7ea      	b.n	800c49a <__mdiff+0xe2>
 800c4c4:	0800e338 	.word	0x0800e338
 800c4c8:	0800e428 	.word	0x0800e428

0800c4cc <__ulp>:
 800c4cc:	b082      	sub	sp, #8
 800c4ce:	ed8d 0b00 	vstr	d0, [sp]
 800c4d2:	9b01      	ldr	r3, [sp, #4]
 800c4d4:	4912      	ldr	r1, [pc, #72]	; (800c520 <__ulp+0x54>)
 800c4d6:	4019      	ands	r1, r3
 800c4d8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c4dc:	2900      	cmp	r1, #0
 800c4de:	dd05      	ble.n	800c4ec <__ulp+0x20>
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	460b      	mov	r3, r1
 800c4e4:	ec43 2b10 	vmov	d0, r2, r3
 800c4e8:	b002      	add	sp, #8
 800c4ea:	4770      	bx	lr
 800c4ec:	4249      	negs	r1, r1
 800c4ee:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c4f2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c4f6:	f04f 0200 	mov.w	r2, #0
 800c4fa:	f04f 0300 	mov.w	r3, #0
 800c4fe:	da04      	bge.n	800c50a <__ulp+0x3e>
 800c500:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c504:	fa41 f300 	asr.w	r3, r1, r0
 800c508:	e7ec      	b.n	800c4e4 <__ulp+0x18>
 800c50a:	f1a0 0114 	sub.w	r1, r0, #20
 800c50e:	291e      	cmp	r1, #30
 800c510:	bfda      	itte	le
 800c512:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c516:	fa20 f101 	lsrle.w	r1, r0, r1
 800c51a:	2101      	movgt	r1, #1
 800c51c:	460a      	mov	r2, r1
 800c51e:	e7e1      	b.n	800c4e4 <__ulp+0x18>
 800c520:	7ff00000 	.word	0x7ff00000

0800c524 <__b2d>:
 800c524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c526:	6905      	ldr	r5, [r0, #16]
 800c528:	f100 0714 	add.w	r7, r0, #20
 800c52c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c530:	1f2e      	subs	r6, r5, #4
 800c532:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c536:	4620      	mov	r0, r4
 800c538:	f7ff fd48 	bl	800bfcc <__hi0bits>
 800c53c:	f1c0 0320 	rsb	r3, r0, #32
 800c540:	280a      	cmp	r0, #10
 800c542:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c5c0 <__b2d+0x9c>
 800c546:	600b      	str	r3, [r1, #0]
 800c548:	dc14      	bgt.n	800c574 <__b2d+0x50>
 800c54a:	f1c0 0e0b 	rsb	lr, r0, #11
 800c54e:	fa24 f10e 	lsr.w	r1, r4, lr
 800c552:	42b7      	cmp	r7, r6
 800c554:	ea41 030c 	orr.w	r3, r1, ip
 800c558:	bf34      	ite	cc
 800c55a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c55e:	2100      	movcs	r1, #0
 800c560:	3015      	adds	r0, #21
 800c562:	fa04 f000 	lsl.w	r0, r4, r0
 800c566:	fa21 f10e 	lsr.w	r1, r1, lr
 800c56a:	ea40 0201 	orr.w	r2, r0, r1
 800c56e:	ec43 2b10 	vmov	d0, r2, r3
 800c572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c574:	42b7      	cmp	r7, r6
 800c576:	bf3a      	itte	cc
 800c578:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c57c:	f1a5 0608 	subcc.w	r6, r5, #8
 800c580:	2100      	movcs	r1, #0
 800c582:	380b      	subs	r0, #11
 800c584:	d017      	beq.n	800c5b6 <__b2d+0x92>
 800c586:	f1c0 0c20 	rsb	ip, r0, #32
 800c58a:	fa04 f500 	lsl.w	r5, r4, r0
 800c58e:	42be      	cmp	r6, r7
 800c590:	fa21 f40c 	lsr.w	r4, r1, ip
 800c594:	ea45 0504 	orr.w	r5, r5, r4
 800c598:	bf8c      	ite	hi
 800c59a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c59e:	2400      	movls	r4, #0
 800c5a0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c5a4:	fa01 f000 	lsl.w	r0, r1, r0
 800c5a8:	fa24 f40c 	lsr.w	r4, r4, ip
 800c5ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c5b0:	ea40 0204 	orr.w	r2, r0, r4
 800c5b4:	e7db      	b.n	800c56e <__b2d+0x4a>
 800c5b6:	ea44 030c 	orr.w	r3, r4, ip
 800c5ba:	460a      	mov	r2, r1
 800c5bc:	e7d7      	b.n	800c56e <__b2d+0x4a>
 800c5be:	bf00      	nop
 800c5c0:	3ff00000 	.word	0x3ff00000

0800c5c4 <__d2b>:
 800c5c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c5c8:	4689      	mov	r9, r1
 800c5ca:	2101      	movs	r1, #1
 800c5cc:	ec57 6b10 	vmov	r6, r7, d0
 800c5d0:	4690      	mov	r8, r2
 800c5d2:	f7ff fc09 	bl	800bde8 <_Balloc>
 800c5d6:	4604      	mov	r4, r0
 800c5d8:	b930      	cbnz	r0, 800c5e8 <__d2b+0x24>
 800c5da:	4602      	mov	r2, r0
 800c5dc:	4b25      	ldr	r3, [pc, #148]	; (800c674 <__d2b+0xb0>)
 800c5de:	4826      	ldr	r0, [pc, #152]	; (800c678 <__d2b+0xb4>)
 800c5e0:	f240 310a 	movw	r1, #778	; 0x30a
 800c5e4:	f000 fe78 	bl	800d2d8 <__assert_func>
 800c5e8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c5ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c5f0:	bb35      	cbnz	r5, 800c640 <__d2b+0x7c>
 800c5f2:	2e00      	cmp	r6, #0
 800c5f4:	9301      	str	r3, [sp, #4]
 800c5f6:	d028      	beq.n	800c64a <__d2b+0x86>
 800c5f8:	4668      	mov	r0, sp
 800c5fa:	9600      	str	r6, [sp, #0]
 800c5fc:	f7ff fd06 	bl	800c00c <__lo0bits>
 800c600:	9900      	ldr	r1, [sp, #0]
 800c602:	b300      	cbz	r0, 800c646 <__d2b+0x82>
 800c604:	9a01      	ldr	r2, [sp, #4]
 800c606:	f1c0 0320 	rsb	r3, r0, #32
 800c60a:	fa02 f303 	lsl.w	r3, r2, r3
 800c60e:	430b      	orrs	r3, r1
 800c610:	40c2      	lsrs	r2, r0
 800c612:	6163      	str	r3, [r4, #20]
 800c614:	9201      	str	r2, [sp, #4]
 800c616:	9b01      	ldr	r3, [sp, #4]
 800c618:	61a3      	str	r3, [r4, #24]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	bf14      	ite	ne
 800c61e:	2202      	movne	r2, #2
 800c620:	2201      	moveq	r2, #1
 800c622:	6122      	str	r2, [r4, #16]
 800c624:	b1d5      	cbz	r5, 800c65c <__d2b+0x98>
 800c626:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c62a:	4405      	add	r5, r0
 800c62c:	f8c9 5000 	str.w	r5, [r9]
 800c630:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c634:	f8c8 0000 	str.w	r0, [r8]
 800c638:	4620      	mov	r0, r4
 800c63a:	b003      	add	sp, #12
 800c63c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c640:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c644:	e7d5      	b.n	800c5f2 <__d2b+0x2e>
 800c646:	6161      	str	r1, [r4, #20]
 800c648:	e7e5      	b.n	800c616 <__d2b+0x52>
 800c64a:	a801      	add	r0, sp, #4
 800c64c:	f7ff fcde 	bl	800c00c <__lo0bits>
 800c650:	9b01      	ldr	r3, [sp, #4]
 800c652:	6163      	str	r3, [r4, #20]
 800c654:	2201      	movs	r2, #1
 800c656:	6122      	str	r2, [r4, #16]
 800c658:	3020      	adds	r0, #32
 800c65a:	e7e3      	b.n	800c624 <__d2b+0x60>
 800c65c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c660:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c664:	f8c9 0000 	str.w	r0, [r9]
 800c668:	6918      	ldr	r0, [r3, #16]
 800c66a:	f7ff fcaf 	bl	800bfcc <__hi0bits>
 800c66e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c672:	e7df      	b.n	800c634 <__d2b+0x70>
 800c674:	0800e338 	.word	0x0800e338
 800c678:	0800e428 	.word	0x0800e428

0800c67c <__ratio>:
 800c67c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c680:	4688      	mov	r8, r1
 800c682:	4669      	mov	r1, sp
 800c684:	4681      	mov	r9, r0
 800c686:	f7ff ff4d 	bl	800c524 <__b2d>
 800c68a:	a901      	add	r1, sp, #4
 800c68c:	4640      	mov	r0, r8
 800c68e:	ec55 4b10 	vmov	r4, r5, d0
 800c692:	f7ff ff47 	bl	800c524 <__b2d>
 800c696:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c69a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c69e:	eba3 0c02 	sub.w	ip, r3, r2
 800c6a2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c6a6:	1a9b      	subs	r3, r3, r2
 800c6a8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c6ac:	ec51 0b10 	vmov	r0, r1, d0
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	bfd6      	itet	le
 800c6b4:	460a      	movle	r2, r1
 800c6b6:	462a      	movgt	r2, r5
 800c6b8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c6bc:	468b      	mov	fp, r1
 800c6be:	462f      	mov	r7, r5
 800c6c0:	bfd4      	ite	le
 800c6c2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c6c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c6ca:	4620      	mov	r0, r4
 800c6cc:	ee10 2a10 	vmov	r2, s0
 800c6d0:	465b      	mov	r3, fp
 800c6d2:	4639      	mov	r1, r7
 800c6d4:	f7f4 f8ca 	bl	800086c <__aeabi_ddiv>
 800c6d8:	ec41 0b10 	vmov	d0, r0, r1
 800c6dc:	b003      	add	sp, #12
 800c6de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c6e2 <__copybits>:
 800c6e2:	3901      	subs	r1, #1
 800c6e4:	b570      	push	{r4, r5, r6, lr}
 800c6e6:	1149      	asrs	r1, r1, #5
 800c6e8:	6914      	ldr	r4, [r2, #16]
 800c6ea:	3101      	adds	r1, #1
 800c6ec:	f102 0314 	add.w	r3, r2, #20
 800c6f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c6f4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c6f8:	1f05      	subs	r5, r0, #4
 800c6fa:	42a3      	cmp	r3, r4
 800c6fc:	d30c      	bcc.n	800c718 <__copybits+0x36>
 800c6fe:	1aa3      	subs	r3, r4, r2
 800c700:	3b11      	subs	r3, #17
 800c702:	f023 0303 	bic.w	r3, r3, #3
 800c706:	3211      	adds	r2, #17
 800c708:	42a2      	cmp	r2, r4
 800c70a:	bf88      	it	hi
 800c70c:	2300      	movhi	r3, #0
 800c70e:	4418      	add	r0, r3
 800c710:	2300      	movs	r3, #0
 800c712:	4288      	cmp	r0, r1
 800c714:	d305      	bcc.n	800c722 <__copybits+0x40>
 800c716:	bd70      	pop	{r4, r5, r6, pc}
 800c718:	f853 6b04 	ldr.w	r6, [r3], #4
 800c71c:	f845 6f04 	str.w	r6, [r5, #4]!
 800c720:	e7eb      	b.n	800c6fa <__copybits+0x18>
 800c722:	f840 3b04 	str.w	r3, [r0], #4
 800c726:	e7f4      	b.n	800c712 <__copybits+0x30>

0800c728 <__any_on>:
 800c728:	f100 0214 	add.w	r2, r0, #20
 800c72c:	6900      	ldr	r0, [r0, #16]
 800c72e:	114b      	asrs	r3, r1, #5
 800c730:	4298      	cmp	r0, r3
 800c732:	b510      	push	{r4, lr}
 800c734:	db11      	blt.n	800c75a <__any_on+0x32>
 800c736:	dd0a      	ble.n	800c74e <__any_on+0x26>
 800c738:	f011 011f 	ands.w	r1, r1, #31
 800c73c:	d007      	beq.n	800c74e <__any_on+0x26>
 800c73e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c742:	fa24 f001 	lsr.w	r0, r4, r1
 800c746:	fa00 f101 	lsl.w	r1, r0, r1
 800c74a:	428c      	cmp	r4, r1
 800c74c:	d10b      	bne.n	800c766 <__any_on+0x3e>
 800c74e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c752:	4293      	cmp	r3, r2
 800c754:	d803      	bhi.n	800c75e <__any_on+0x36>
 800c756:	2000      	movs	r0, #0
 800c758:	bd10      	pop	{r4, pc}
 800c75a:	4603      	mov	r3, r0
 800c75c:	e7f7      	b.n	800c74e <__any_on+0x26>
 800c75e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c762:	2900      	cmp	r1, #0
 800c764:	d0f5      	beq.n	800c752 <__any_on+0x2a>
 800c766:	2001      	movs	r0, #1
 800c768:	e7f6      	b.n	800c758 <__any_on+0x30>

0800c76a <_calloc_r>:
 800c76a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c76c:	fba1 2402 	umull	r2, r4, r1, r2
 800c770:	b94c      	cbnz	r4, 800c786 <_calloc_r+0x1c>
 800c772:	4611      	mov	r1, r2
 800c774:	9201      	str	r2, [sp, #4]
 800c776:	f7fb fdc1 	bl	80082fc <_malloc_r>
 800c77a:	9a01      	ldr	r2, [sp, #4]
 800c77c:	4605      	mov	r5, r0
 800c77e:	b930      	cbnz	r0, 800c78e <_calloc_r+0x24>
 800c780:	4628      	mov	r0, r5
 800c782:	b003      	add	sp, #12
 800c784:	bd30      	pop	{r4, r5, pc}
 800c786:	220c      	movs	r2, #12
 800c788:	6002      	str	r2, [r0, #0]
 800c78a:	2500      	movs	r5, #0
 800c78c:	e7f8      	b.n	800c780 <_calloc_r+0x16>
 800c78e:	4621      	mov	r1, r4
 800c790:	f7fb fd40 	bl	8008214 <memset>
 800c794:	e7f4      	b.n	800c780 <_calloc_r+0x16>

0800c796 <__ssputs_r>:
 800c796:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c79a:	688e      	ldr	r6, [r1, #8]
 800c79c:	429e      	cmp	r6, r3
 800c79e:	4682      	mov	sl, r0
 800c7a0:	460c      	mov	r4, r1
 800c7a2:	4690      	mov	r8, r2
 800c7a4:	461f      	mov	r7, r3
 800c7a6:	d838      	bhi.n	800c81a <__ssputs_r+0x84>
 800c7a8:	898a      	ldrh	r2, [r1, #12]
 800c7aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c7ae:	d032      	beq.n	800c816 <__ssputs_r+0x80>
 800c7b0:	6825      	ldr	r5, [r4, #0]
 800c7b2:	6909      	ldr	r1, [r1, #16]
 800c7b4:	eba5 0901 	sub.w	r9, r5, r1
 800c7b8:	6965      	ldr	r5, [r4, #20]
 800c7ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c7be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c7c2:	3301      	adds	r3, #1
 800c7c4:	444b      	add	r3, r9
 800c7c6:	106d      	asrs	r5, r5, #1
 800c7c8:	429d      	cmp	r5, r3
 800c7ca:	bf38      	it	cc
 800c7cc:	461d      	movcc	r5, r3
 800c7ce:	0553      	lsls	r3, r2, #21
 800c7d0:	d531      	bpl.n	800c836 <__ssputs_r+0xa0>
 800c7d2:	4629      	mov	r1, r5
 800c7d4:	f7fb fd92 	bl	80082fc <_malloc_r>
 800c7d8:	4606      	mov	r6, r0
 800c7da:	b950      	cbnz	r0, 800c7f2 <__ssputs_r+0x5c>
 800c7dc:	230c      	movs	r3, #12
 800c7de:	f8ca 3000 	str.w	r3, [sl]
 800c7e2:	89a3      	ldrh	r3, [r4, #12]
 800c7e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7e8:	81a3      	strh	r3, [r4, #12]
 800c7ea:	f04f 30ff 	mov.w	r0, #4294967295
 800c7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7f2:	6921      	ldr	r1, [r4, #16]
 800c7f4:	464a      	mov	r2, r9
 800c7f6:	f7ff fadd 	bl	800bdb4 <memcpy>
 800c7fa:	89a3      	ldrh	r3, [r4, #12]
 800c7fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c804:	81a3      	strh	r3, [r4, #12]
 800c806:	6126      	str	r6, [r4, #16]
 800c808:	6165      	str	r5, [r4, #20]
 800c80a:	444e      	add	r6, r9
 800c80c:	eba5 0509 	sub.w	r5, r5, r9
 800c810:	6026      	str	r6, [r4, #0]
 800c812:	60a5      	str	r5, [r4, #8]
 800c814:	463e      	mov	r6, r7
 800c816:	42be      	cmp	r6, r7
 800c818:	d900      	bls.n	800c81c <__ssputs_r+0x86>
 800c81a:	463e      	mov	r6, r7
 800c81c:	6820      	ldr	r0, [r4, #0]
 800c81e:	4632      	mov	r2, r6
 800c820:	4641      	mov	r1, r8
 800c822:	f000 fd89 	bl	800d338 <memmove>
 800c826:	68a3      	ldr	r3, [r4, #8]
 800c828:	1b9b      	subs	r3, r3, r6
 800c82a:	60a3      	str	r3, [r4, #8]
 800c82c:	6823      	ldr	r3, [r4, #0]
 800c82e:	4433      	add	r3, r6
 800c830:	6023      	str	r3, [r4, #0]
 800c832:	2000      	movs	r0, #0
 800c834:	e7db      	b.n	800c7ee <__ssputs_r+0x58>
 800c836:	462a      	mov	r2, r5
 800c838:	f000 fd98 	bl	800d36c <_realloc_r>
 800c83c:	4606      	mov	r6, r0
 800c83e:	2800      	cmp	r0, #0
 800c840:	d1e1      	bne.n	800c806 <__ssputs_r+0x70>
 800c842:	6921      	ldr	r1, [r4, #16]
 800c844:	4650      	mov	r0, sl
 800c846:	f7fb fced 	bl	8008224 <_free_r>
 800c84a:	e7c7      	b.n	800c7dc <__ssputs_r+0x46>

0800c84c <_svfiprintf_r>:
 800c84c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c850:	4698      	mov	r8, r3
 800c852:	898b      	ldrh	r3, [r1, #12]
 800c854:	061b      	lsls	r3, r3, #24
 800c856:	b09d      	sub	sp, #116	; 0x74
 800c858:	4607      	mov	r7, r0
 800c85a:	460d      	mov	r5, r1
 800c85c:	4614      	mov	r4, r2
 800c85e:	d50e      	bpl.n	800c87e <_svfiprintf_r+0x32>
 800c860:	690b      	ldr	r3, [r1, #16]
 800c862:	b963      	cbnz	r3, 800c87e <_svfiprintf_r+0x32>
 800c864:	2140      	movs	r1, #64	; 0x40
 800c866:	f7fb fd49 	bl	80082fc <_malloc_r>
 800c86a:	6028      	str	r0, [r5, #0]
 800c86c:	6128      	str	r0, [r5, #16]
 800c86e:	b920      	cbnz	r0, 800c87a <_svfiprintf_r+0x2e>
 800c870:	230c      	movs	r3, #12
 800c872:	603b      	str	r3, [r7, #0]
 800c874:	f04f 30ff 	mov.w	r0, #4294967295
 800c878:	e0d1      	b.n	800ca1e <_svfiprintf_r+0x1d2>
 800c87a:	2340      	movs	r3, #64	; 0x40
 800c87c:	616b      	str	r3, [r5, #20]
 800c87e:	2300      	movs	r3, #0
 800c880:	9309      	str	r3, [sp, #36]	; 0x24
 800c882:	2320      	movs	r3, #32
 800c884:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c888:	f8cd 800c 	str.w	r8, [sp, #12]
 800c88c:	2330      	movs	r3, #48	; 0x30
 800c88e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ca38 <_svfiprintf_r+0x1ec>
 800c892:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c896:	f04f 0901 	mov.w	r9, #1
 800c89a:	4623      	mov	r3, r4
 800c89c:	469a      	mov	sl, r3
 800c89e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8a2:	b10a      	cbz	r2, 800c8a8 <_svfiprintf_r+0x5c>
 800c8a4:	2a25      	cmp	r2, #37	; 0x25
 800c8a6:	d1f9      	bne.n	800c89c <_svfiprintf_r+0x50>
 800c8a8:	ebba 0b04 	subs.w	fp, sl, r4
 800c8ac:	d00b      	beq.n	800c8c6 <_svfiprintf_r+0x7a>
 800c8ae:	465b      	mov	r3, fp
 800c8b0:	4622      	mov	r2, r4
 800c8b2:	4629      	mov	r1, r5
 800c8b4:	4638      	mov	r0, r7
 800c8b6:	f7ff ff6e 	bl	800c796 <__ssputs_r>
 800c8ba:	3001      	adds	r0, #1
 800c8bc:	f000 80aa 	beq.w	800ca14 <_svfiprintf_r+0x1c8>
 800c8c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8c2:	445a      	add	r2, fp
 800c8c4:	9209      	str	r2, [sp, #36]	; 0x24
 800c8c6:	f89a 3000 	ldrb.w	r3, [sl]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	f000 80a2 	beq.w	800ca14 <_svfiprintf_r+0x1c8>
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	f04f 32ff 	mov.w	r2, #4294967295
 800c8d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8da:	f10a 0a01 	add.w	sl, sl, #1
 800c8de:	9304      	str	r3, [sp, #16]
 800c8e0:	9307      	str	r3, [sp, #28]
 800c8e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c8e6:	931a      	str	r3, [sp, #104]	; 0x68
 800c8e8:	4654      	mov	r4, sl
 800c8ea:	2205      	movs	r2, #5
 800c8ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8f0:	4851      	ldr	r0, [pc, #324]	; (800ca38 <_svfiprintf_r+0x1ec>)
 800c8f2:	f7f3 fc85 	bl	8000200 <memchr>
 800c8f6:	9a04      	ldr	r2, [sp, #16]
 800c8f8:	b9d8      	cbnz	r0, 800c932 <_svfiprintf_r+0xe6>
 800c8fa:	06d0      	lsls	r0, r2, #27
 800c8fc:	bf44      	itt	mi
 800c8fe:	2320      	movmi	r3, #32
 800c900:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c904:	0711      	lsls	r1, r2, #28
 800c906:	bf44      	itt	mi
 800c908:	232b      	movmi	r3, #43	; 0x2b
 800c90a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c90e:	f89a 3000 	ldrb.w	r3, [sl]
 800c912:	2b2a      	cmp	r3, #42	; 0x2a
 800c914:	d015      	beq.n	800c942 <_svfiprintf_r+0xf6>
 800c916:	9a07      	ldr	r2, [sp, #28]
 800c918:	4654      	mov	r4, sl
 800c91a:	2000      	movs	r0, #0
 800c91c:	f04f 0c0a 	mov.w	ip, #10
 800c920:	4621      	mov	r1, r4
 800c922:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c926:	3b30      	subs	r3, #48	; 0x30
 800c928:	2b09      	cmp	r3, #9
 800c92a:	d94e      	bls.n	800c9ca <_svfiprintf_r+0x17e>
 800c92c:	b1b0      	cbz	r0, 800c95c <_svfiprintf_r+0x110>
 800c92e:	9207      	str	r2, [sp, #28]
 800c930:	e014      	b.n	800c95c <_svfiprintf_r+0x110>
 800c932:	eba0 0308 	sub.w	r3, r0, r8
 800c936:	fa09 f303 	lsl.w	r3, r9, r3
 800c93a:	4313      	orrs	r3, r2
 800c93c:	9304      	str	r3, [sp, #16]
 800c93e:	46a2      	mov	sl, r4
 800c940:	e7d2      	b.n	800c8e8 <_svfiprintf_r+0x9c>
 800c942:	9b03      	ldr	r3, [sp, #12]
 800c944:	1d19      	adds	r1, r3, #4
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	9103      	str	r1, [sp, #12]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	bfbb      	ittet	lt
 800c94e:	425b      	neglt	r3, r3
 800c950:	f042 0202 	orrlt.w	r2, r2, #2
 800c954:	9307      	strge	r3, [sp, #28]
 800c956:	9307      	strlt	r3, [sp, #28]
 800c958:	bfb8      	it	lt
 800c95a:	9204      	strlt	r2, [sp, #16]
 800c95c:	7823      	ldrb	r3, [r4, #0]
 800c95e:	2b2e      	cmp	r3, #46	; 0x2e
 800c960:	d10c      	bne.n	800c97c <_svfiprintf_r+0x130>
 800c962:	7863      	ldrb	r3, [r4, #1]
 800c964:	2b2a      	cmp	r3, #42	; 0x2a
 800c966:	d135      	bne.n	800c9d4 <_svfiprintf_r+0x188>
 800c968:	9b03      	ldr	r3, [sp, #12]
 800c96a:	1d1a      	adds	r2, r3, #4
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	9203      	str	r2, [sp, #12]
 800c970:	2b00      	cmp	r3, #0
 800c972:	bfb8      	it	lt
 800c974:	f04f 33ff 	movlt.w	r3, #4294967295
 800c978:	3402      	adds	r4, #2
 800c97a:	9305      	str	r3, [sp, #20]
 800c97c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ca48 <_svfiprintf_r+0x1fc>
 800c980:	7821      	ldrb	r1, [r4, #0]
 800c982:	2203      	movs	r2, #3
 800c984:	4650      	mov	r0, sl
 800c986:	f7f3 fc3b 	bl	8000200 <memchr>
 800c98a:	b140      	cbz	r0, 800c99e <_svfiprintf_r+0x152>
 800c98c:	2340      	movs	r3, #64	; 0x40
 800c98e:	eba0 000a 	sub.w	r0, r0, sl
 800c992:	fa03 f000 	lsl.w	r0, r3, r0
 800c996:	9b04      	ldr	r3, [sp, #16]
 800c998:	4303      	orrs	r3, r0
 800c99a:	3401      	adds	r4, #1
 800c99c:	9304      	str	r3, [sp, #16]
 800c99e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9a2:	4826      	ldr	r0, [pc, #152]	; (800ca3c <_svfiprintf_r+0x1f0>)
 800c9a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c9a8:	2206      	movs	r2, #6
 800c9aa:	f7f3 fc29 	bl	8000200 <memchr>
 800c9ae:	2800      	cmp	r0, #0
 800c9b0:	d038      	beq.n	800ca24 <_svfiprintf_r+0x1d8>
 800c9b2:	4b23      	ldr	r3, [pc, #140]	; (800ca40 <_svfiprintf_r+0x1f4>)
 800c9b4:	bb1b      	cbnz	r3, 800c9fe <_svfiprintf_r+0x1b2>
 800c9b6:	9b03      	ldr	r3, [sp, #12]
 800c9b8:	3307      	adds	r3, #7
 800c9ba:	f023 0307 	bic.w	r3, r3, #7
 800c9be:	3308      	adds	r3, #8
 800c9c0:	9303      	str	r3, [sp, #12]
 800c9c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9c4:	4433      	add	r3, r6
 800c9c6:	9309      	str	r3, [sp, #36]	; 0x24
 800c9c8:	e767      	b.n	800c89a <_svfiprintf_r+0x4e>
 800c9ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800c9ce:	460c      	mov	r4, r1
 800c9d0:	2001      	movs	r0, #1
 800c9d2:	e7a5      	b.n	800c920 <_svfiprintf_r+0xd4>
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	3401      	adds	r4, #1
 800c9d8:	9305      	str	r3, [sp, #20]
 800c9da:	4619      	mov	r1, r3
 800c9dc:	f04f 0c0a 	mov.w	ip, #10
 800c9e0:	4620      	mov	r0, r4
 800c9e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c9e6:	3a30      	subs	r2, #48	; 0x30
 800c9e8:	2a09      	cmp	r2, #9
 800c9ea:	d903      	bls.n	800c9f4 <_svfiprintf_r+0x1a8>
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d0c5      	beq.n	800c97c <_svfiprintf_r+0x130>
 800c9f0:	9105      	str	r1, [sp, #20]
 800c9f2:	e7c3      	b.n	800c97c <_svfiprintf_r+0x130>
 800c9f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c9f8:	4604      	mov	r4, r0
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	e7f0      	b.n	800c9e0 <_svfiprintf_r+0x194>
 800c9fe:	ab03      	add	r3, sp, #12
 800ca00:	9300      	str	r3, [sp, #0]
 800ca02:	462a      	mov	r2, r5
 800ca04:	4b0f      	ldr	r3, [pc, #60]	; (800ca44 <_svfiprintf_r+0x1f8>)
 800ca06:	a904      	add	r1, sp, #16
 800ca08:	4638      	mov	r0, r7
 800ca0a:	f7fb fd8b 	bl	8008524 <_printf_float>
 800ca0e:	1c42      	adds	r2, r0, #1
 800ca10:	4606      	mov	r6, r0
 800ca12:	d1d6      	bne.n	800c9c2 <_svfiprintf_r+0x176>
 800ca14:	89ab      	ldrh	r3, [r5, #12]
 800ca16:	065b      	lsls	r3, r3, #25
 800ca18:	f53f af2c 	bmi.w	800c874 <_svfiprintf_r+0x28>
 800ca1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ca1e:	b01d      	add	sp, #116	; 0x74
 800ca20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca24:	ab03      	add	r3, sp, #12
 800ca26:	9300      	str	r3, [sp, #0]
 800ca28:	462a      	mov	r2, r5
 800ca2a:	4b06      	ldr	r3, [pc, #24]	; (800ca44 <_svfiprintf_r+0x1f8>)
 800ca2c:	a904      	add	r1, sp, #16
 800ca2e:	4638      	mov	r0, r7
 800ca30:	f7fc f81c 	bl	8008a6c <_printf_i>
 800ca34:	e7eb      	b.n	800ca0e <_svfiprintf_r+0x1c2>
 800ca36:	bf00      	nop
 800ca38:	0800e584 	.word	0x0800e584
 800ca3c:	0800e58e 	.word	0x0800e58e
 800ca40:	08008525 	.word	0x08008525
 800ca44:	0800c797 	.word	0x0800c797
 800ca48:	0800e58a 	.word	0x0800e58a

0800ca4c <_sungetc_r>:
 800ca4c:	b538      	push	{r3, r4, r5, lr}
 800ca4e:	1c4b      	adds	r3, r1, #1
 800ca50:	4614      	mov	r4, r2
 800ca52:	d103      	bne.n	800ca5c <_sungetc_r+0x10>
 800ca54:	f04f 35ff 	mov.w	r5, #4294967295
 800ca58:	4628      	mov	r0, r5
 800ca5a:	bd38      	pop	{r3, r4, r5, pc}
 800ca5c:	8993      	ldrh	r3, [r2, #12]
 800ca5e:	f023 0320 	bic.w	r3, r3, #32
 800ca62:	8193      	strh	r3, [r2, #12]
 800ca64:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ca66:	6852      	ldr	r2, [r2, #4]
 800ca68:	b2cd      	uxtb	r5, r1
 800ca6a:	b18b      	cbz	r3, 800ca90 <_sungetc_r+0x44>
 800ca6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	dd08      	ble.n	800ca84 <_sungetc_r+0x38>
 800ca72:	6823      	ldr	r3, [r4, #0]
 800ca74:	1e5a      	subs	r2, r3, #1
 800ca76:	6022      	str	r2, [r4, #0]
 800ca78:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ca7c:	6863      	ldr	r3, [r4, #4]
 800ca7e:	3301      	adds	r3, #1
 800ca80:	6063      	str	r3, [r4, #4]
 800ca82:	e7e9      	b.n	800ca58 <_sungetc_r+0xc>
 800ca84:	4621      	mov	r1, r4
 800ca86:	f000 fbdf 	bl	800d248 <__submore>
 800ca8a:	2800      	cmp	r0, #0
 800ca8c:	d0f1      	beq.n	800ca72 <_sungetc_r+0x26>
 800ca8e:	e7e1      	b.n	800ca54 <_sungetc_r+0x8>
 800ca90:	6921      	ldr	r1, [r4, #16]
 800ca92:	6823      	ldr	r3, [r4, #0]
 800ca94:	b151      	cbz	r1, 800caac <_sungetc_r+0x60>
 800ca96:	4299      	cmp	r1, r3
 800ca98:	d208      	bcs.n	800caac <_sungetc_r+0x60>
 800ca9a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800ca9e:	42a9      	cmp	r1, r5
 800caa0:	d104      	bne.n	800caac <_sungetc_r+0x60>
 800caa2:	3b01      	subs	r3, #1
 800caa4:	3201      	adds	r2, #1
 800caa6:	6023      	str	r3, [r4, #0]
 800caa8:	6062      	str	r2, [r4, #4]
 800caaa:	e7d5      	b.n	800ca58 <_sungetc_r+0xc>
 800caac:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800cab0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cab4:	6363      	str	r3, [r4, #52]	; 0x34
 800cab6:	2303      	movs	r3, #3
 800cab8:	63a3      	str	r3, [r4, #56]	; 0x38
 800caba:	4623      	mov	r3, r4
 800cabc:	f803 5f46 	strb.w	r5, [r3, #70]!
 800cac0:	6023      	str	r3, [r4, #0]
 800cac2:	2301      	movs	r3, #1
 800cac4:	e7dc      	b.n	800ca80 <_sungetc_r+0x34>

0800cac6 <__ssrefill_r>:
 800cac6:	b510      	push	{r4, lr}
 800cac8:	460c      	mov	r4, r1
 800caca:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cacc:	b169      	cbz	r1, 800caea <__ssrefill_r+0x24>
 800cace:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cad2:	4299      	cmp	r1, r3
 800cad4:	d001      	beq.n	800cada <__ssrefill_r+0x14>
 800cad6:	f7fb fba5 	bl	8008224 <_free_r>
 800cada:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cadc:	6063      	str	r3, [r4, #4]
 800cade:	2000      	movs	r0, #0
 800cae0:	6360      	str	r0, [r4, #52]	; 0x34
 800cae2:	b113      	cbz	r3, 800caea <__ssrefill_r+0x24>
 800cae4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cae6:	6023      	str	r3, [r4, #0]
 800cae8:	bd10      	pop	{r4, pc}
 800caea:	6923      	ldr	r3, [r4, #16]
 800caec:	6023      	str	r3, [r4, #0]
 800caee:	2300      	movs	r3, #0
 800caf0:	6063      	str	r3, [r4, #4]
 800caf2:	89a3      	ldrh	r3, [r4, #12]
 800caf4:	f043 0320 	orr.w	r3, r3, #32
 800caf8:	81a3      	strh	r3, [r4, #12]
 800cafa:	f04f 30ff 	mov.w	r0, #4294967295
 800cafe:	e7f3      	b.n	800cae8 <__ssrefill_r+0x22>

0800cb00 <__ssvfiscanf_r>:
 800cb00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb04:	460c      	mov	r4, r1
 800cb06:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800cb0a:	2100      	movs	r1, #0
 800cb0c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800cb10:	49a6      	ldr	r1, [pc, #664]	; (800cdac <__ssvfiscanf_r+0x2ac>)
 800cb12:	91a0      	str	r1, [sp, #640]	; 0x280
 800cb14:	f10d 0804 	add.w	r8, sp, #4
 800cb18:	49a5      	ldr	r1, [pc, #660]	; (800cdb0 <__ssvfiscanf_r+0x2b0>)
 800cb1a:	4fa6      	ldr	r7, [pc, #664]	; (800cdb4 <__ssvfiscanf_r+0x2b4>)
 800cb1c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800cdb8 <__ssvfiscanf_r+0x2b8>
 800cb20:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800cb24:	4606      	mov	r6, r0
 800cb26:	91a1      	str	r1, [sp, #644]	; 0x284
 800cb28:	9300      	str	r3, [sp, #0]
 800cb2a:	7813      	ldrb	r3, [r2, #0]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	f000 815a 	beq.w	800cde6 <__ssvfiscanf_r+0x2e6>
 800cb32:	5dd9      	ldrb	r1, [r3, r7]
 800cb34:	f011 0108 	ands.w	r1, r1, #8
 800cb38:	f102 0501 	add.w	r5, r2, #1
 800cb3c:	d019      	beq.n	800cb72 <__ssvfiscanf_r+0x72>
 800cb3e:	6863      	ldr	r3, [r4, #4]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	dd0f      	ble.n	800cb64 <__ssvfiscanf_r+0x64>
 800cb44:	6823      	ldr	r3, [r4, #0]
 800cb46:	781a      	ldrb	r2, [r3, #0]
 800cb48:	5cba      	ldrb	r2, [r7, r2]
 800cb4a:	0712      	lsls	r2, r2, #28
 800cb4c:	d401      	bmi.n	800cb52 <__ssvfiscanf_r+0x52>
 800cb4e:	462a      	mov	r2, r5
 800cb50:	e7eb      	b.n	800cb2a <__ssvfiscanf_r+0x2a>
 800cb52:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cb54:	3201      	adds	r2, #1
 800cb56:	9245      	str	r2, [sp, #276]	; 0x114
 800cb58:	6862      	ldr	r2, [r4, #4]
 800cb5a:	3301      	adds	r3, #1
 800cb5c:	3a01      	subs	r2, #1
 800cb5e:	6062      	str	r2, [r4, #4]
 800cb60:	6023      	str	r3, [r4, #0]
 800cb62:	e7ec      	b.n	800cb3e <__ssvfiscanf_r+0x3e>
 800cb64:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cb66:	4621      	mov	r1, r4
 800cb68:	4630      	mov	r0, r6
 800cb6a:	4798      	blx	r3
 800cb6c:	2800      	cmp	r0, #0
 800cb6e:	d0e9      	beq.n	800cb44 <__ssvfiscanf_r+0x44>
 800cb70:	e7ed      	b.n	800cb4e <__ssvfiscanf_r+0x4e>
 800cb72:	2b25      	cmp	r3, #37	; 0x25
 800cb74:	d012      	beq.n	800cb9c <__ssvfiscanf_r+0x9c>
 800cb76:	469a      	mov	sl, r3
 800cb78:	6863      	ldr	r3, [r4, #4]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	f340 8091 	ble.w	800cca2 <__ssvfiscanf_r+0x1a2>
 800cb80:	6822      	ldr	r2, [r4, #0]
 800cb82:	7813      	ldrb	r3, [r2, #0]
 800cb84:	4553      	cmp	r3, sl
 800cb86:	f040 812e 	bne.w	800cde6 <__ssvfiscanf_r+0x2e6>
 800cb8a:	6863      	ldr	r3, [r4, #4]
 800cb8c:	3b01      	subs	r3, #1
 800cb8e:	6063      	str	r3, [r4, #4]
 800cb90:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800cb92:	3201      	adds	r2, #1
 800cb94:	3301      	adds	r3, #1
 800cb96:	6022      	str	r2, [r4, #0]
 800cb98:	9345      	str	r3, [sp, #276]	; 0x114
 800cb9a:	e7d8      	b.n	800cb4e <__ssvfiscanf_r+0x4e>
 800cb9c:	9141      	str	r1, [sp, #260]	; 0x104
 800cb9e:	9143      	str	r1, [sp, #268]	; 0x10c
 800cba0:	7853      	ldrb	r3, [r2, #1]
 800cba2:	2b2a      	cmp	r3, #42	; 0x2a
 800cba4:	bf02      	ittt	eq
 800cba6:	2310      	moveq	r3, #16
 800cba8:	1c95      	addeq	r5, r2, #2
 800cbaa:	9341      	streq	r3, [sp, #260]	; 0x104
 800cbac:	220a      	movs	r2, #10
 800cbae:	46aa      	mov	sl, r5
 800cbb0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800cbb4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800cbb8:	2b09      	cmp	r3, #9
 800cbba:	d91d      	bls.n	800cbf8 <__ssvfiscanf_r+0xf8>
 800cbbc:	487e      	ldr	r0, [pc, #504]	; (800cdb8 <__ssvfiscanf_r+0x2b8>)
 800cbbe:	2203      	movs	r2, #3
 800cbc0:	f7f3 fb1e 	bl	8000200 <memchr>
 800cbc4:	b140      	cbz	r0, 800cbd8 <__ssvfiscanf_r+0xd8>
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	eba0 0009 	sub.w	r0, r0, r9
 800cbcc:	fa03 f000 	lsl.w	r0, r3, r0
 800cbd0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cbd2:	4318      	orrs	r0, r3
 800cbd4:	9041      	str	r0, [sp, #260]	; 0x104
 800cbd6:	4655      	mov	r5, sl
 800cbd8:	f815 3b01 	ldrb.w	r3, [r5], #1
 800cbdc:	2b78      	cmp	r3, #120	; 0x78
 800cbde:	d806      	bhi.n	800cbee <__ssvfiscanf_r+0xee>
 800cbe0:	2b57      	cmp	r3, #87	; 0x57
 800cbe2:	d810      	bhi.n	800cc06 <__ssvfiscanf_r+0x106>
 800cbe4:	2b25      	cmp	r3, #37	; 0x25
 800cbe6:	d0c6      	beq.n	800cb76 <__ssvfiscanf_r+0x76>
 800cbe8:	d856      	bhi.n	800cc98 <__ssvfiscanf_r+0x198>
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d064      	beq.n	800ccb8 <__ssvfiscanf_r+0x1b8>
 800cbee:	2303      	movs	r3, #3
 800cbf0:	9347      	str	r3, [sp, #284]	; 0x11c
 800cbf2:	230a      	movs	r3, #10
 800cbf4:	9342      	str	r3, [sp, #264]	; 0x108
 800cbf6:	e071      	b.n	800ccdc <__ssvfiscanf_r+0x1dc>
 800cbf8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800cbfa:	fb02 1103 	mla	r1, r2, r3, r1
 800cbfe:	3930      	subs	r1, #48	; 0x30
 800cc00:	9143      	str	r1, [sp, #268]	; 0x10c
 800cc02:	4655      	mov	r5, sl
 800cc04:	e7d3      	b.n	800cbae <__ssvfiscanf_r+0xae>
 800cc06:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800cc0a:	2a20      	cmp	r2, #32
 800cc0c:	d8ef      	bhi.n	800cbee <__ssvfiscanf_r+0xee>
 800cc0e:	a101      	add	r1, pc, #4	; (adr r1, 800cc14 <__ssvfiscanf_r+0x114>)
 800cc10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cc14:	0800ccc7 	.word	0x0800ccc7
 800cc18:	0800cbef 	.word	0x0800cbef
 800cc1c:	0800cbef 	.word	0x0800cbef
 800cc20:	0800cd25 	.word	0x0800cd25
 800cc24:	0800cbef 	.word	0x0800cbef
 800cc28:	0800cbef 	.word	0x0800cbef
 800cc2c:	0800cbef 	.word	0x0800cbef
 800cc30:	0800cbef 	.word	0x0800cbef
 800cc34:	0800cbef 	.word	0x0800cbef
 800cc38:	0800cbef 	.word	0x0800cbef
 800cc3c:	0800cbef 	.word	0x0800cbef
 800cc40:	0800cd3b 	.word	0x0800cd3b
 800cc44:	0800cd11 	.word	0x0800cd11
 800cc48:	0800cc9f 	.word	0x0800cc9f
 800cc4c:	0800cc9f 	.word	0x0800cc9f
 800cc50:	0800cc9f 	.word	0x0800cc9f
 800cc54:	0800cbef 	.word	0x0800cbef
 800cc58:	0800cd15 	.word	0x0800cd15
 800cc5c:	0800cbef 	.word	0x0800cbef
 800cc60:	0800cbef 	.word	0x0800cbef
 800cc64:	0800cbef 	.word	0x0800cbef
 800cc68:	0800cbef 	.word	0x0800cbef
 800cc6c:	0800cd4b 	.word	0x0800cd4b
 800cc70:	0800cd1d 	.word	0x0800cd1d
 800cc74:	0800ccbf 	.word	0x0800ccbf
 800cc78:	0800cbef 	.word	0x0800cbef
 800cc7c:	0800cbef 	.word	0x0800cbef
 800cc80:	0800cd47 	.word	0x0800cd47
 800cc84:	0800cbef 	.word	0x0800cbef
 800cc88:	0800cd11 	.word	0x0800cd11
 800cc8c:	0800cbef 	.word	0x0800cbef
 800cc90:	0800cbef 	.word	0x0800cbef
 800cc94:	0800ccc7 	.word	0x0800ccc7
 800cc98:	3b45      	subs	r3, #69	; 0x45
 800cc9a:	2b02      	cmp	r3, #2
 800cc9c:	d8a7      	bhi.n	800cbee <__ssvfiscanf_r+0xee>
 800cc9e:	2305      	movs	r3, #5
 800cca0:	e01b      	b.n	800ccda <__ssvfiscanf_r+0x1da>
 800cca2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cca4:	4621      	mov	r1, r4
 800cca6:	4630      	mov	r0, r6
 800cca8:	4798      	blx	r3
 800ccaa:	2800      	cmp	r0, #0
 800ccac:	f43f af68 	beq.w	800cb80 <__ssvfiscanf_r+0x80>
 800ccb0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800ccb2:	2800      	cmp	r0, #0
 800ccb4:	f040 808d 	bne.w	800cdd2 <__ssvfiscanf_r+0x2d2>
 800ccb8:	f04f 30ff 	mov.w	r0, #4294967295
 800ccbc:	e08f      	b.n	800cdde <__ssvfiscanf_r+0x2de>
 800ccbe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ccc0:	f042 0220 	orr.w	r2, r2, #32
 800ccc4:	9241      	str	r2, [sp, #260]	; 0x104
 800ccc6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ccc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cccc:	9241      	str	r2, [sp, #260]	; 0x104
 800ccce:	2210      	movs	r2, #16
 800ccd0:	2b6f      	cmp	r3, #111	; 0x6f
 800ccd2:	9242      	str	r2, [sp, #264]	; 0x108
 800ccd4:	bf34      	ite	cc
 800ccd6:	2303      	movcc	r3, #3
 800ccd8:	2304      	movcs	r3, #4
 800ccda:	9347      	str	r3, [sp, #284]	; 0x11c
 800ccdc:	6863      	ldr	r3, [r4, #4]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	dd42      	ble.n	800cd68 <__ssvfiscanf_r+0x268>
 800cce2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cce4:	0659      	lsls	r1, r3, #25
 800cce6:	d404      	bmi.n	800ccf2 <__ssvfiscanf_r+0x1f2>
 800cce8:	6823      	ldr	r3, [r4, #0]
 800ccea:	781a      	ldrb	r2, [r3, #0]
 800ccec:	5cba      	ldrb	r2, [r7, r2]
 800ccee:	0712      	lsls	r2, r2, #28
 800ccf0:	d441      	bmi.n	800cd76 <__ssvfiscanf_r+0x276>
 800ccf2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800ccf4:	2b02      	cmp	r3, #2
 800ccf6:	dc50      	bgt.n	800cd9a <__ssvfiscanf_r+0x29a>
 800ccf8:	466b      	mov	r3, sp
 800ccfa:	4622      	mov	r2, r4
 800ccfc:	a941      	add	r1, sp, #260	; 0x104
 800ccfe:	4630      	mov	r0, r6
 800cd00:	f000 f876 	bl	800cdf0 <_scanf_chars>
 800cd04:	2801      	cmp	r0, #1
 800cd06:	d06e      	beq.n	800cde6 <__ssvfiscanf_r+0x2e6>
 800cd08:	2802      	cmp	r0, #2
 800cd0a:	f47f af20 	bne.w	800cb4e <__ssvfiscanf_r+0x4e>
 800cd0e:	e7cf      	b.n	800ccb0 <__ssvfiscanf_r+0x1b0>
 800cd10:	220a      	movs	r2, #10
 800cd12:	e7dd      	b.n	800ccd0 <__ssvfiscanf_r+0x1d0>
 800cd14:	2300      	movs	r3, #0
 800cd16:	9342      	str	r3, [sp, #264]	; 0x108
 800cd18:	2303      	movs	r3, #3
 800cd1a:	e7de      	b.n	800ccda <__ssvfiscanf_r+0x1da>
 800cd1c:	2308      	movs	r3, #8
 800cd1e:	9342      	str	r3, [sp, #264]	; 0x108
 800cd20:	2304      	movs	r3, #4
 800cd22:	e7da      	b.n	800ccda <__ssvfiscanf_r+0x1da>
 800cd24:	4629      	mov	r1, r5
 800cd26:	4640      	mov	r0, r8
 800cd28:	f000 f9ce 	bl	800d0c8 <__sccl>
 800cd2c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cd2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd32:	9341      	str	r3, [sp, #260]	; 0x104
 800cd34:	4605      	mov	r5, r0
 800cd36:	2301      	movs	r3, #1
 800cd38:	e7cf      	b.n	800ccda <__ssvfiscanf_r+0x1da>
 800cd3a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cd3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd40:	9341      	str	r3, [sp, #260]	; 0x104
 800cd42:	2300      	movs	r3, #0
 800cd44:	e7c9      	b.n	800ccda <__ssvfiscanf_r+0x1da>
 800cd46:	2302      	movs	r3, #2
 800cd48:	e7c7      	b.n	800ccda <__ssvfiscanf_r+0x1da>
 800cd4a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800cd4c:	06c3      	lsls	r3, r0, #27
 800cd4e:	f53f aefe 	bmi.w	800cb4e <__ssvfiscanf_r+0x4e>
 800cd52:	9b00      	ldr	r3, [sp, #0]
 800cd54:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cd56:	1d19      	adds	r1, r3, #4
 800cd58:	9100      	str	r1, [sp, #0]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f010 0f01 	tst.w	r0, #1
 800cd60:	bf14      	ite	ne
 800cd62:	801a      	strhne	r2, [r3, #0]
 800cd64:	601a      	streq	r2, [r3, #0]
 800cd66:	e6f2      	b.n	800cb4e <__ssvfiscanf_r+0x4e>
 800cd68:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cd6a:	4621      	mov	r1, r4
 800cd6c:	4630      	mov	r0, r6
 800cd6e:	4798      	blx	r3
 800cd70:	2800      	cmp	r0, #0
 800cd72:	d0b6      	beq.n	800cce2 <__ssvfiscanf_r+0x1e2>
 800cd74:	e79c      	b.n	800ccb0 <__ssvfiscanf_r+0x1b0>
 800cd76:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cd78:	3201      	adds	r2, #1
 800cd7a:	9245      	str	r2, [sp, #276]	; 0x114
 800cd7c:	6862      	ldr	r2, [r4, #4]
 800cd7e:	3a01      	subs	r2, #1
 800cd80:	2a00      	cmp	r2, #0
 800cd82:	6062      	str	r2, [r4, #4]
 800cd84:	dd02      	ble.n	800cd8c <__ssvfiscanf_r+0x28c>
 800cd86:	3301      	adds	r3, #1
 800cd88:	6023      	str	r3, [r4, #0]
 800cd8a:	e7ad      	b.n	800cce8 <__ssvfiscanf_r+0x1e8>
 800cd8c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cd8e:	4621      	mov	r1, r4
 800cd90:	4630      	mov	r0, r6
 800cd92:	4798      	blx	r3
 800cd94:	2800      	cmp	r0, #0
 800cd96:	d0a7      	beq.n	800cce8 <__ssvfiscanf_r+0x1e8>
 800cd98:	e78a      	b.n	800ccb0 <__ssvfiscanf_r+0x1b0>
 800cd9a:	2b04      	cmp	r3, #4
 800cd9c:	dc0e      	bgt.n	800cdbc <__ssvfiscanf_r+0x2bc>
 800cd9e:	466b      	mov	r3, sp
 800cda0:	4622      	mov	r2, r4
 800cda2:	a941      	add	r1, sp, #260	; 0x104
 800cda4:	4630      	mov	r0, r6
 800cda6:	f000 f87d 	bl	800cea4 <_scanf_i>
 800cdaa:	e7ab      	b.n	800cd04 <__ssvfiscanf_r+0x204>
 800cdac:	0800ca4d 	.word	0x0800ca4d
 800cdb0:	0800cac7 	.word	0x0800cac7
 800cdb4:	0800e1b9 	.word	0x0800e1b9
 800cdb8:	0800e58a 	.word	0x0800e58a
 800cdbc:	4b0b      	ldr	r3, [pc, #44]	; (800cdec <__ssvfiscanf_r+0x2ec>)
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	f43f aec5 	beq.w	800cb4e <__ssvfiscanf_r+0x4e>
 800cdc4:	466b      	mov	r3, sp
 800cdc6:	4622      	mov	r2, r4
 800cdc8:	a941      	add	r1, sp, #260	; 0x104
 800cdca:	4630      	mov	r0, r6
 800cdcc:	f7fb ff74 	bl	8008cb8 <_scanf_float>
 800cdd0:	e798      	b.n	800cd04 <__ssvfiscanf_r+0x204>
 800cdd2:	89a3      	ldrh	r3, [r4, #12]
 800cdd4:	f013 0f40 	tst.w	r3, #64	; 0x40
 800cdd8:	bf18      	it	ne
 800cdda:	f04f 30ff 	movne.w	r0, #4294967295
 800cdde:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800cde2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cde6:	9844      	ldr	r0, [sp, #272]	; 0x110
 800cde8:	e7f9      	b.n	800cdde <__ssvfiscanf_r+0x2de>
 800cdea:	bf00      	nop
 800cdec:	08008cb9 	.word	0x08008cb9

0800cdf0 <_scanf_chars>:
 800cdf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdf4:	4615      	mov	r5, r2
 800cdf6:	688a      	ldr	r2, [r1, #8]
 800cdf8:	4680      	mov	r8, r0
 800cdfa:	460c      	mov	r4, r1
 800cdfc:	b932      	cbnz	r2, 800ce0c <_scanf_chars+0x1c>
 800cdfe:	698a      	ldr	r2, [r1, #24]
 800ce00:	2a00      	cmp	r2, #0
 800ce02:	bf0c      	ite	eq
 800ce04:	2201      	moveq	r2, #1
 800ce06:	f04f 32ff 	movne.w	r2, #4294967295
 800ce0a:	608a      	str	r2, [r1, #8]
 800ce0c:	6822      	ldr	r2, [r4, #0]
 800ce0e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800cea0 <_scanf_chars+0xb0>
 800ce12:	06d1      	lsls	r1, r2, #27
 800ce14:	bf5f      	itttt	pl
 800ce16:	681a      	ldrpl	r2, [r3, #0]
 800ce18:	1d11      	addpl	r1, r2, #4
 800ce1a:	6019      	strpl	r1, [r3, #0]
 800ce1c:	6816      	ldrpl	r6, [r2, #0]
 800ce1e:	2700      	movs	r7, #0
 800ce20:	69a0      	ldr	r0, [r4, #24]
 800ce22:	b188      	cbz	r0, 800ce48 <_scanf_chars+0x58>
 800ce24:	2801      	cmp	r0, #1
 800ce26:	d107      	bne.n	800ce38 <_scanf_chars+0x48>
 800ce28:	682a      	ldr	r2, [r5, #0]
 800ce2a:	7811      	ldrb	r1, [r2, #0]
 800ce2c:	6962      	ldr	r2, [r4, #20]
 800ce2e:	5c52      	ldrb	r2, [r2, r1]
 800ce30:	b952      	cbnz	r2, 800ce48 <_scanf_chars+0x58>
 800ce32:	2f00      	cmp	r7, #0
 800ce34:	d031      	beq.n	800ce9a <_scanf_chars+0xaa>
 800ce36:	e022      	b.n	800ce7e <_scanf_chars+0x8e>
 800ce38:	2802      	cmp	r0, #2
 800ce3a:	d120      	bne.n	800ce7e <_scanf_chars+0x8e>
 800ce3c:	682b      	ldr	r3, [r5, #0]
 800ce3e:	781b      	ldrb	r3, [r3, #0]
 800ce40:	f813 3009 	ldrb.w	r3, [r3, r9]
 800ce44:	071b      	lsls	r3, r3, #28
 800ce46:	d41a      	bmi.n	800ce7e <_scanf_chars+0x8e>
 800ce48:	6823      	ldr	r3, [r4, #0]
 800ce4a:	06da      	lsls	r2, r3, #27
 800ce4c:	bf5e      	ittt	pl
 800ce4e:	682b      	ldrpl	r3, [r5, #0]
 800ce50:	781b      	ldrbpl	r3, [r3, #0]
 800ce52:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ce56:	682a      	ldr	r2, [r5, #0]
 800ce58:	686b      	ldr	r3, [r5, #4]
 800ce5a:	3201      	adds	r2, #1
 800ce5c:	602a      	str	r2, [r5, #0]
 800ce5e:	68a2      	ldr	r2, [r4, #8]
 800ce60:	3b01      	subs	r3, #1
 800ce62:	3a01      	subs	r2, #1
 800ce64:	606b      	str	r3, [r5, #4]
 800ce66:	3701      	adds	r7, #1
 800ce68:	60a2      	str	r2, [r4, #8]
 800ce6a:	b142      	cbz	r2, 800ce7e <_scanf_chars+0x8e>
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	dcd7      	bgt.n	800ce20 <_scanf_chars+0x30>
 800ce70:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ce74:	4629      	mov	r1, r5
 800ce76:	4640      	mov	r0, r8
 800ce78:	4798      	blx	r3
 800ce7a:	2800      	cmp	r0, #0
 800ce7c:	d0d0      	beq.n	800ce20 <_scanf_chars+0x30>
 800ce7e:	6823      	ldr	r3, [r4, #0]
 800ce80:	f013 0310 	ands.w	r3, r3, #16
 800ce84:	d105      	bne.n	800ce92 <_scanf_chars+0xa2>
 800ce86:	68e2      	ldr	r2, [r4, #12]
 800ce88:	3201      	adds	r2, #1
 800ce8a:	60e2      	str	r2, [r4, #12]
 800ce8c:	69a2      	ldr	r2, [r4, #24]
 800ce8e:	b102      	cbz	r2, 800ce92 <_scanf_chars+0xa2>
 800ce90:	7033      	strb	r3, [r6, #0]
 800ce92:	6923      	ldr	r3, [r4, #16]
 800ce94:	443b      	add	r3, r7
 800ce96:	6123      	str	r3, [r4, #16]
 800ce98:	2000      	movs	r0, #0
 800ce9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce9e:	bf00      	nop
 800cea0:	0800e1b9 	.word	0x0800e1b9

0800cea4 <_scanf_i>:
 800cea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cea8:	4698      	mov	r8, r3
 800ceaa:	4b76      	ldr	r3, [pc, #472]	; (800d084 <_scanf_i+0x1e0>)
 800ceac:	460c      	mov	r4, r1
 800ceae:	4682      	mov	sl, r0
 800ceb0:	4616      	mov	r6, r2
 800ceb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ceb6:	b087      	sub	sp, #28
 800ceb8:	ab03      	add	r3, sp, #12
 800ceba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cebe:	4b72      	ldr	r3, [pc, #456]	; (800d088 <_scanf_i+0x1e4>)
 800cec0:	69a1      	ldr	r1, [r4, #24]
 800cec2:	4a72      	ldr	r2, [pc, #456]	; (800d08c <_scanf_i+0x1e8>)
 800cec4:	2903      	cmp	r1, #3
 800cec6:	bf18      	it	ne
 800cec8:	461a      	movne	r2, r3
 800ceca:	68a3      	ldr	r3, [r4, #8]
 800cecc:	9201      	str	r2, [sp, #4]
 800cece:	1e5a      	subs	r2, r3, #1
 800ced0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ced4:	bf88      	it	hi
 800ced6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ceda:	4627      	mov	r7, r4
 800cedc:	bf82      	ittt	hi
 800cede:	eb03 0905 	addhi.w	r9, r3, r5
 800cee2:	f240 135d 	movwhi	r3, #349	; 0x15d
 800cee6:	60a3      	strhi	r3, [r4, #8]
 800cee8:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ceec:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800cef0:	bf98      	it	ls
 800cef2:	f04f 0900 	movls.w	r9, #0
 800cef6:	6023      	str	r3, [r4, #0]
 800cef8:	463d      	mov	r5, r7
 800cefa:	f04f 0b00 	mov.w	fp, #0
 800cefe:	6831      	ldr	r1, [r6, #0]
 800cf00:	ab03      	add	r3, sp, #12
 800cf02:	7809      	ldrb	r1, [r1, #0]
 800cf04:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800cf08:	2202      	movs	r2, #2
 800cf0a:	f7f3 f979 	bl	8000200 <memchr>
 800cf0e:	b328      	cbz	r0, 800cf5c <_scanf_i+0xb8>
 800cf10:	f1bb 0f01 	cmp.w	fp, #1
 800cf14:	d159      	bne.n	800cfca <_scanf_i+0x126>
 800cf16:	6862      	ldr	r2, [r4, #4]
 800cf18:	b92a      	cbnz	r2, 800cf26 <_scanf_i+0x82>
 800cf1a:	6822      	ldr	r2, [r4, #0]
 800cf1c:	2308      	movs	r3, #8
 800cf1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cf22:	6063      	str	r3, [r4, #4]
 800cf24:	6022      	str	r2, [r4, #0]
 800cf26:	6822      	ldr	r2, [r4, #0]
 800cf28:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800cf2c:	6022      	str	r2, [r4, #0]
 800cf2e:	68a2      	ldr	r2, [r4, #8]
 800cf30:	1e51      	subs	r1, r2, #1
 800cf32:	60a1      	str	r1, [r4, #8]
 800cf34:	b192      	cbz	r2, 800cf5c <_scanf_i+0xb8>
 800cf36:	6832      	ldr	r2, [r6, #0]
 800cf38:	1c51      	adds	r1, r2, #1
 800cf3a:	6031      	str	r1, [r6, #0]
 800cf3c:	7812      	ldrb	r2, [r2, #0]
 800cf3e:	f805 2b01 	strb.w	r2, [r5], #1
 800cf42:	6872      	ldr	r2, [r6, #4]
 800cf44:	3a01      	subs	r2, #1
 800cf46:	2a00      	cmp	r2, #0
 800cf48:	6072      	str	r2, [r6, #4]
 800cf4a:	dc07      	bgt.n	800cf5c <_scanf_i+0xb8>
 800cf4c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800cf50:	4631      	mov	r1, r6
 800cf52:	4650      	mov	r0, sl
 800cf54:	4790      	blx	r2
 800cf56:	2800      	cmp	r0, #0
 800cf58:	f040 8085 	bne.w	800d066 <_scanf_i+0x1c2>
 800cf5c:	f10b 0b01 	add.w	fp, fp, #1
 800cf60:	f1bb 0f03 	cmp.w	fp, #3
 800cf64:	d1cb      	bne.n	800cefe <_scanf_i+0x5a>
 800cf66:	6863      	ldr	r3, [r4, #4]
 800cf68:	b90b      	cbnz	r3, 800cf6e <_scanf_i+0xca>
 800cf6a:	230a      	movs	r3, #10
 800cf6c:	6063      	str	r3, [r4, #4]
 800cf6e:	6863      	ldr	r3, [r4, #4]
 800cf70:	4947      	ldr	r1, [pc, #284]	; (800d090 <_scanf_i+0x1ec>)
 800cf72:	6960      	ldr	r0, [r4, #20]
 800cf74:	1ac9      	subs	r1, r1, r3
 800cf76:	f000 f8a7 	bl	800d0c8 <__sccl>
 800cf7a:	f04f 0b00 	mov.w	fp, #0
 800cf7e:	68a3      	ldr	r3, [r4, #8]
 800cf80:	6822      	ldr	r2, [r4, #0]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d03d      	beq.n	800d002 <_scanf_i+0x15e>
 800cf86:	6831      	ldr	r1, [r6, #0]
 800cf88:	6960      	ldr	r0, [r4, #20]
 800cf8a:	f891 c000 	ldrb.w	ip, [r1]
 800cf8e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800cf92:	2800      	cmp	r0, #0
 800cf94:	d035      	beq.n	800d002 <_scanf_i+0x15e>
 800cf96:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800cf9a:	d124      	bne.n	800cfe6 <_scanf_i+0x142>
 800cf9c:	0510      	lsls	r0, r2, #20
 800cf9e:	d522      	bpl.n	800cfe6 <_scanf_i+0x142>
 800cfa0:	f10b 0b01 	add.w	fp, fp, #1
 800cfa4:	f1b9 0f00 	cmp.w	r9, #0
 800cfa8:	d003      	beq.n	800cfb2 <_scanf_i+0x10e>
 800cfaa:	3301      	adds	r3, #1
 800cfac:	f109 39ff 	add.w	r9, r9, #4294967295
 800cfb0:	60a3      	str	r3, [r4, #8]
 800cfb2:	6873      	ldr	r3, [r6, #4]
 800cfb4:	3b01      	subs	r3, #1
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	6073      	str	r3, [r6, #4]
 800cfba:	dd1b      	ble.n	800cff4 <_scanf_i+0x150>
 800cfbc:	6833      	ldr	r3, [r6, #0]
 800cfbe:	3301      	adds	r3, #1
 800cfc0:	6033      	str	r3, [r6, #0]
 800cfc2:	68a3      	ldr	r3, [r4, #8]
 800cfc4:	3b01      	subs	r3, #1
 800cfc6:	60a3      	str	r3, [r4, #8]
 800cfc8:	e7d9      	b.n	800cf7e <_scanf_i+0xda>
 800cfca:	f1bb 0f02 	cmp.w	fp, #2
 800cfce:	d1ae      	bne.n	800cf2e <_scanf_i+0x8a>
 800cfd0:	6822      	ldr	r2, [r4, #0]
 800cfd2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800cfd6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800cfda:	d1bf      	bne.n	800cf5c <_scanf_i+0xb8>
 800cfdc:	2310      	movs	r3, #16
 800cfde:	6063      	str	r3, [r4, #4]
 800cfe0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cfe4:	e7a2      	b.n	800cf2c <_scanf_i+0x88>
 800cfe6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800cfea:	6022      	str	r2, [r4, #0]
 800cfec:	780b      	ldrb	r3, [r1, #0]
 800cfee:	f805 3b01 	strb.w	r3, [r5], #1
 800cff2:	e7de      	b.n	800cfb2 <_scanf_i+0x10e>
 800cff4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800cff8:	4631      	mov	r1, r6
 800cffa:	4650      	mov	r0, sl
 800cffc:	4798      	blx	r3
 800cffe:	2800      	cmp	r0, #0
 800d000:	d0df      	beq.n	800cfc2 <_scanf_i+0x11e>
 800d002:	6823      	ldr	r3, [r4, #0]
 800d004:	05db      	lsls	r3, r3, #23
 800d006:	d50d      	bpl.n	800d024 <_scanf_i+0x180>
 800d008:	42bd      	cmp	r5, r7
 800d00a:	d909      	bls.n	800d020 <_scanf_i+0x17c>
 800d00c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d010:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d014:	4632      	mov	r2, r6
 800d016:	4650      	mov	r0, sl
 800d018:	4798      	blx	r3
 800d01a:	f105 39ff 	add.w	r9, r5, #4294967295
 800d01e:	464d      	mov	r5, r9
 800d020:	42bd      	cmp	r5, r7
 800d022:	d02d      	beq.n	800d080 <_scanf_i+0x1dc>
 800d024:	6822      	ldr	r2, [r4, #0]
 800d026:	f012 0210 	ands.w	r2, r2, #16
 800d02a:	d113      	bne.n	800d054 <_scanf_i+0x1b0>
 800d02c:	702a      	strb	r2, [r5, #0]
 800d02e:	6863      	ldr	r3, [r4, #4]
 800d030:	9e01      	ldr	r6, [sp, #4]
 800d032:	4639      	mov	r1, r7
 800d034:	4650      	mov	r0, sl
 800d036:	47b0      	blx	r6
 800d038:	6821      	ldr	r1, [r4, #0]
 800d03a:	f8d8 3000 	ldr.w	r3, [r8]
 800d03e:	f011 0f20 	tst.w	r1, #32
 800d042:	d013      	beq.n	800d06c <_scanf_i+0x1c8>
 800d044:	1d1a      	adds	r2, r3, #4
 800d046:	f8c8 2000 	str.w	r2, [r8]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	6018      	str	r0, [r3, #0]
 800d04e:	68e3      	ldr	r3, [r4, #12]
 800d050:	3301      	adds	r3, #1
 800d052:	60e3      	str	r3, [r4, #12]
 800d054:	1bed      	subs	r5, r5, r7
 800d056:	44ab      	add	fp, r5
 800d058:	6925      	ldr	r5, [r4, #16]
 800d05a:	445d      	add	r5, fp
 800d05c:	6125      	str	r5, [r4, #16]
 800d05e:	2000      	movs	r0, #0
 800d060:	b007      	add	sp, #28
 800d062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d066:	f04f 0b00 	mov.w	fp, #0
 800d06a:	e7ca      	b.n	800d002 <_scanf_i+0x15e>
 800d06c:	1d1a      	adds	r2, r3, #4
 800d06e:	f8c8 2000 	str.w	r2, [r8]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	f011 0f01 	tst.w	r1, #1
 800d078:	bf14      	ite	ne
 800d07a:	8018      	strhne	r0, [r3, #0]
 800d07c:	6018      	streq	r0, [r3, #0]
 800d07e:	e7e6      	b.n	800d04e <_scanf_i+0x1aa>
 800d080:	2001      	movs	r0, #1
 800d082:	e7ed      	b.n	800d060 <_scanf_i+0x1bc>
 800d084:	0800da40 	.word	0x0800da40
 800d088:	0800d245 	.word	0x0800d245
 800d08c:	0800a515 	.word	0x0800a515
 800d090:	0800e5ae 	.word	0x0800e5ae

0800d094 <_read_r>:
 800d094:	b538      	push	{r3, r4, r5, lr}
 800d096:	4d07      	ldr	r5, [pc, #28]	; (800d0b4 <_read_r+0x20>)
 800d098:	4604      	mov	r4, r0
 800d09a:	4608      	mov	r0, r1
 800d09c:	4611      	mov	r1, r2
 800d09e:	2200      	movs	r2, #0
 800d0a0:	602a      	str	r2, [r5, #0]
 800d0a2:	461a      	mov	r2, r3
 800d0a4:	f7f4 fe1a 	bl	8001cdc <_read>
 800d0a8:	1c43      	adds	r3, r0, #1
 800d0aa:	d102      	bne.n	800d0b2 <_read_r+0x1e>
 800d0ac:	682b      	ldr	r3, [r5, #0]
 800d0ae:	b103      	cbz	r3, 800d0b2 <_read_r+0x1e>
 800d0b0:	6023      	str	r3, [r4, #0]
 800d0b2:	bd38      	pop	{r3, r4, r5, pc}
 800d0b4:	2000080c 	.word	0x2000080c

0800d0b8 <nan>:
 800d0b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d0c0 <nan+0x8>
 800d0bc:	4770      	bx	lr
 800d0be:	bf00      	nop
 800d0c0:	00000000 	.word	0x00000000
 800d0c4:	7ff80000 	.word	0x7ff80000

0800d0c8 <__sccl>:
 800d0c8:	b570      	push	{r4, r5, r6, lr}
 800d0ca:	780b      	ldrb	r3, [r1, #0]
 800d0cc:	4604      	mov	r4, r0
 800d0ce:	2b5e      	cmp	r3, #94	; 0x5e
 800d0d0:	bf0b      	itete	eq
 800d0d2:	784b      	ldrbeq	r3, [r1, #1]
 800d0d4:	1c48      	addne	r0, r1, #1
 800d0d6:	1c88      	addeq	r0, r1, #2
 800d0d8:	2200      	movne	r2, #0
 800d0da:	bf08      	it	eq
 800d0dc:	2201      	moveq	r2, #1
 800d0de:	1e61      	subs	r1, r4, #1
 800d0e0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d0e4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800d0e8:	42a9      	cmp	r1, r5
 800d0ea:	d1fb      	bne.n	800d0e4 <__sccl+0x1c>
 800d0ec:	b90b      	cbnz	r3, 800d0f2 <__sccl+0x2a>
 800d0ee:	3801      	subs	r0, #1
 800d0f0:	bd70      	pop	{r4, r5, r6, pc}
 800d0f2:	f082 0201 	eor.w	r2, r2, #1
 800d0f6:	54e2      	strb	r2, [r4, r3]
 800d0f8:	4605      	mov	r5, r0
 800d0fa:	4628      	mov	r0, r5
 800d0fc:	f810 1b01 	ldrb.w	r1, [r0], #1
 800d100:	292d      	cmp	r1, #45	; 0x2d
 800d102:	d006      	beq.n	800d112 <__sccl+0x4a>
 800d104:	295d      	cmp	r1, #93	; 0x5d
 800d106:	d0f3      	beq.n	800d0f0 <__sccl+0x28>
 800d108:	b909      	cbnz	r1, 800d10e <__sccl+0x46>
 800d10a:	4628      	mov	r0, r5
 800d10c:	e7f0      	b.n	800d0f0 <__sccl+0x28>
 800d10e:	460b      	mov	r3, r1
 800d110:	e7f1      	b.n	800d0f6 <__sccl+0x2e>
 800d112:	786e      	ldrb	r6, [r5, #1]
 800d114:	2e5d      	cmp	r6, #93	; 0x5d
 800d116:	d0fa      	beq.n	800d10e <__sccl+0x46>
 800d118:	42b3      	cmp	r3, r6
 800d11a:	dcf8      	bgt.n	800d10e <__sccl+0x46>
 800d11c:	3502      	adds	r5, #2
 800d11e:	4619      	mov	r1, r3
 800d120:	3101      	adds	r1, #1
 800d122:	428e      	cmp	r6, r1
 800d124:	5462      	strb	r2, [r4, r1]
 800d126:	dcfb      	bgt.n	800d120 <__sccl+0x58>
 800d128:	1af1      	subs	r1, r6, r3
 800d12a:	3901      	subs	r1, #1
 800d12c:	1c58      	adds	r0, r3, #1
 800d12e:	42b3      	cmp	r3, r6
 800d130:	bfa8      	it	ge
 800d132:	2100      	movge	r1, #0
 800d134:	1843      	adds	r3, r0, r1
 800d136:	e7e0      	b.n	800d0fa <__sccl+0x32>

0800d138 <strncmp>:
 800d138:	b510      	push	{r4, lr}
 800d13a:	b17a      	cbz	r2, 800d15c <strncmp+0x24>
 800d13c:	4603      	mov	r3, r0
 800d13e:	3901      	subs	r1, #1
 800d140:	1884      	adds	r4, r0, r2
 800d142:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d146:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d14a:	4290      	cmp	r0, r2
 800d14c:	d101      	bne.n	800d152 <strncmp+0x1a>
 800d14e:	42a3      	cmp	r3, r4
 800d150:	d101      	bne.n	800d156 <strncmp+0x1e>
 800d152:	1a80      	subs	r0, r0, r2
 800d154:	bd10      	pop	{r4, pc}
 800d156:	2800      	cmp	r0, #0
 800d158:	d1f3      	bne.n	800d142 <strncmp+0xa>
 800d15a:	e7fa      	b.n	800d152 <strncmp+0x1a>
 800d15c:	4610      	mov	r0, r2
 800d15e:	e7f9      	b.n	800d154 <strncmp+0x1c>

0800d160 <_strtoul_l.constprop.0>:
 800d160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d164:	4f36      	ldr	r7, [pc, #216]	; (800d240 <_strtoul_l.constprop.0+0xe0>)
 800d166:	4686      	mov	lr, r0
 800d168:	460d      	mov	r5, r1
 800d16a:	4628      	mov	r0, r5
 800d16c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d170:	5de6      	ldrb	r6, [r4, r7]
 800d172:	f016 0608 	ands.w	r6, r6, #8
 800d176:	d1f8      	bne.n	800d16a <_strtoul_l.constprop.0+0xa>
 800d178:	2c2d      	cmp	r4, #45	; 0x2d
 800d17a:	d12f      	bne.n	800d1dc <_strtoul_l.constprop.0+0x7c>
 800d17c:	782c      	ldrb	r4, [r5, #0]
 800d17e:	2601      	movs	r6, #1
 800d180:	1c85      	adds	r5, r0, #2
 800d182:	2b00      	cmp	r3, #0
 800d184:	d057      	beq.n	800d236 <_strtoul_l.constprop.0+0xd6>
 800d186:	2b10      	cmp	r3, #16
 800d188:	d109      	bne.n	800d19e <_strtoul_l.constprop.0+0x3e>
 800d18a:	2c30      	cmp	r4, #48	; 0x30
 800d18c:	d107      	bne.n	800d19e <_strtoul_l.constprop.0+0x3e>
 800d18e:	7828      	ldrb	r0, [r5, #0]
 800d190:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d194:	2858      	cmp	r0, #88	; 0x58
 800d196:	d149      	bne.n	800d22c <_strtoul_l.constprop.0+0xcc>
 800d198:	786c      	ldrb	r4, [r5, #1]
 800d19a:	2310      	movs	r3, #16
 800d19c:	3502      	adds	r5, #2
 800d19e:	f04f 38ff 	mov.w	r8, #4294967295
 800d1a2:	2700      	movs	r7, #0
 800d1a4:	fbb8 f8f3 	udiv	r8, r8, r3
 800d1a8:	fb03 f908 	mul.w	r9, r3, r8
 800d1ac:	ea6f 0909 	mvn.w	r9, r9
 800d1b0:	4638      	mov	r0, r7
 800d1b2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d1b6:	f1bc 0f09 	cmp.w	ip, #9
 800d1ba:	d814      	bhi.n	800d1e6 <_strtoul_l.constprop.0+0x86>
 800d1bc:	4664      	mov	r4, ip
 800d1be:	42a3      	cmp	r3, r4
 800d1c0:	dd22      	ble.n	800d208 <_strtoul_l.constprop.0+0xa8>
 800d1c2:	2f00      	cmp	r7, #0
 800d1c4:	db1d      	blt.n	800d202 <_strtoul_l.constprop.0+0xa2>
 800d1c6:	4580      	cmp	r8, r0
 800d1c8:	d31b      	bcc.n	800d202 <_strtoul_l.constprop.0+0xa2>
 800d1ca:	d101      	bne.n	800d1d0 <_strtoul_l.constprop.0+0x70>
 800d1cc:	45a1      	cmp	r9, r4
 800d1ce:	db18      	blt.n	800d202 <_strtoul_l.constprop.0+0xa2>
 800d1d0:	fb00 4003 	mla	r0, r0, r3, r4
 800d1d4:	2701      	movs	r7, #1
 800d1d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d1da:	e7ea      	b.n	800d1b2 <_strtoul_l.constprop.0+0x52>
 800d1dc:	2c2b      	cmp	r4, #43	; 0x2b
 800d1de:	bf04      	itt	eq
 800d1e0:	782c      	ldrbeq	r4, [r5, #0]
 800d1e2:	1c85      	addeq	r5, r0, #2
 800d1e4:	e7cd      	b.n	800d182 <_strtoul_l.constprop.0+0x22>
 800d1e6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d1ea:	f1bc 0f19 	cmp.w	ip, #25
 800d1ee:	d801      	bhi.n	800d1f4 <_strtoul_l.constprop.0+0x94>
 800d1f0:	3c37      	subs	r4, #55	; 0x37
 800d1f2:	e7e4      	b.n	800d1be <_strtoul_l.constprop.0+0x5e>
 800d1f4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d1f8:	f1bc 0f19 	cmp.w	ip, #25
 800d1fc:	d804      	bhi.n	800d208 <_strtoul_l.constprop.0+0xa8>
 800d1fe:	3c57      	subs	r4, #87	; 0x57
 800d200:	e7dd      	b.n	800d1be <_strtoul_l.constprop.0+0x5e>
 800d202:	f04f 37ff 	mov.w	r7, #4294967295
 800d206:	e7e6      	b.n	800d1d6 <_strtoul_l.constprop.0+0x76>
 800d208:	2f00      	cmp	r7, #0
 800d20a:	da07      	bge.n	800d21c <_strtoul_l.constprop.0+0xbc>
 800d20c:	2322      	movs	r3, #34	; 0x22
 800d20e:	f8ce 3000 	str.w	r3, [lr]
 800d212:	f04f 30ff 	mov.w	r0, #4294967295
 800d216:	b932      	cbnz	r2, 800d226 <_strtoul_l.constprop.0+0xc6>
 800d218:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d21c:	b106      	cbz	r6, 800d220 <_strtoul_l.constprop.0+0xc0>
 800d21e:	4240      	negs	r0, r0
 800d220:	2a00      	cmp	r2, #0
 800d222:	d0f9      	beq.n	800d218 <_strtoul_l.constprop.0+0xb8>
 800d224:	b107      	cbz	r7, 800d228 <_strtoul_l.constprop.0+0xc8>
 800d226:	1e69      	subs	r1, r5, #1
 800d228:	6011      	str	r1, [r2, #0]
 800d22a:	e7f5      	b.n	800d218 <_strtoul_l.constprop.0+0xb8>
 800d22c:	2430      	movs	r4, #48	; 0x30
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d1b5      	bne.n	800d19e <_strtoul_l.constprop.0+0x3e>
 800d232:	2308      	movs	r3, #8
 800d234:	e7b3      	b.n	800d19e <_strtoul_l.constprop.0+0x3e>
 800d236:	2c30      	cmp	r4, #48	; 0x30
 800d238:	d0a9      	beq.n	800d18e <_strtoul_l.constprop.0+0x2e>
 800d23a:	230a      	movs	r3, #10
 800d23c:	e7af      	b.n	800d19e <_strtoul_l.constprop.0+0x3e>
 800d23e:	bf00      	nop
 800d240:	0800e1b9 	.word	0x0800e1b9

0800d244 <_strtoul_r>:
 800d244:	f7ff bf8c 	b.w	800d160 <_strtoul_l.constprop.0>

0800d248 <__submore>:
 800d248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d24c:	460c      	mov	r4, r1
 800d24e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d250:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d254:	4299      	cmp	r1, r3
 800d256:	d11d      	bne.n	800d294 <__submore+0x4c>
 800d258:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d25c:	f7fb f84e 	bl	80082fc <_malloc_r>
 800d260:	b918      	cbnz	r0, 800d26a <__submore+0x22>
 800d262:	f04f 30ff 	mov.w	r0, #4294967295
 800d266:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d26a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d26e:	63a3      	str	r3, [r4, #56]	; 0x38
 800d270:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800d274:	6360      	str	r0, [r4, #52]	; 0x34
 800d276:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800d27a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800d27e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800d282:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800d286:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800d28a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800d28e:	6020      	str	r0, [r4, #0]
 800d290:	2000      	movs	r0, #0
 800d292:	e7e8      	b.n	800d266 <__submore+0x1e>
 800d294:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800d296:	0077      	lsls	r7, r6, #1
 800d298:	463a      	mov	r2, r7
 800d29a:	f000 f867 	bl	800d36c <_realloc_r>
 800d29e:	4605      	mov	r5, r0
 800d2a0:	2800      	cmp	r0, #0
 800d2a2:	d0de      	beq.n	800d262 <__submore+0x1a>
 800d2a4:	eb00 0806 	add.w	r8, r0, r6
 800d2a8:	4601      	mov	r1, r0
 800d2aa:	4632      	mov	r2, r6
 800d2ac:	4640      	mov	r0, r8
 800d2ae:	f7fe fd81 	bl	800bdb4 <memcpy>
 800d2b2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800d2b6:	f8c4 8000 	str.w	r8, [r4]
 800d2ba:	e7e9      	b.n	800d290 <__submore+0x48>

0800d2bc <__ascii_wctomb>:
 800d2bc:	b149      	cbz	r1, 800d2d2 <__ascii_wctomb+0x16>
 800d2be:	2aff      	cmp	r2, #255	; 0xff
 800d2c0:	bf85      	ittet	hi
 800d2c2:	238a      	movhi	r3, #138	; 0x8a
 800d2c4:	6003      	strhi	r3, [r0, #0]
 800d2c6:	700a      	strbls	r2, [r1, #0]
 800d2c8:	f04f 30ff 	movhi.w	r0, #4294967295
 800d2cc:	bf98      	it	ls
 800d2ce:	2001      	movls	r0, #1
 800d2d0:	4770      	bx	lr
 800d2d2:	4608      	mov	r0, r1
 800d2d4:	4770      	bx	lr
	...

0800d2d8 <__assert_func>:
 800d2d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d2da:	4614      	mov	r4, r2
 800d2dc:	461a      	mov	r2, r3
 800d2de:	4b09      	ldr	r3, [pc, #36]	; (800d304 <__assert_func+0x2c>)
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	4605      	mov	r5, r0
 800d2e4:	68d8      	ldr	r0, [r3, #12]
 800d2e6:	b14c      	cbz	r4, 800d2fc <__assert_func+0x24>
 800d2e8:	4b07      	ldr	r3, [pc, #28]	; (800d308 <__assert_func+0x30>)
 800d2ea:	9100      	str	r1, [sp, #0]
 800d2ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d2f0:	4906      	ldr	r1, [pc, #24]	; (800d30c <__assert_func+0x34>)
 800d2f2:	462b      	mov	r3, r5
 800d2f4:	f000 f80e 	bl	800d314 <fiprintf>
 800d2f8:	f7fa ff52 	bl	80081a0 <abort>
 800d2fc:	4b04      	ldr	r3, [pc, #16]	; (800d310 <__assert_func+0x38>)
 800d2fe:	461c      	mov	r4, r3
 800d300:	e7f3      	b.n	800d2ea <__assert_func+0x12>
 800d302:	bf00      	nop
 800d304:	2000002c 	.word	0x2000002c
 800d308:	0800e5b0 	.word	0x0800e5b0
 800d30c:	0800e5bd 	.word	0x0800e5bd
 800d310:	0800e5eb 	.word	0x0800e5eb

0800d314 <fiprintf>:
 800d314:	b40e      	push	{r1, r2, r3}
 800d316:	b503      	push	{r0, r1, lr}
 800d318:	4601      	mov	r1, r0
 800d31a:	ab03      	add	r3, sp, #12
 800d31c:	4805      	ldr	r0, [pc, #20]	; (800d334 <fiprintf+0x20>)
 800d31e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d322:	6800      	ldr	r0, [r0, #0]
 800d324:	9301      	str	r3, [sp, #4]
 800d326:	f000 f879 	bl	800d41c <_vfiprintf_r>
 800d32a:	b002      	add	sp, #8
 800d32c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d330:	b003      	add	sp, #12
 800d332:	4770      	bx	lr
 800d334:	2000002c 	.word	0x2000002c

0800d338 <memmove>:
 800d338:	4288      	cmp	r0, r1
 800d33a:	b510      	push	{r4, lr}
 800d33c:	eb01 0402 	add.w	r4, r1, r2
 800d340:	d902      	bls.n	800d348 <memmove+0x10>
 800d342:	4284      	cmp	r4, r0
 800d344:	4623      	mov	r3, r4
 800d346:	d807      	bhi.n	800d358 <memmove+0x20>
 800d348:	1e43      	subs	r3, r0, #1
 800d34a:	42a1      	cmp	r1, r4
 800d34c:	d008      	beq.n	800d360 <memmove+0x28>
 800d34e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d352:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d356:	e7f8      	b.n	800d34a <memmove+0x12>
 800d358:	4402      	add	r2, r0
 800d35a:	4601      	mov	r1, r0
 800d35c:	428a      	cmp	r2, r1
 800d35e:	d100      	bne.n	800d362 <memmove+0x2a>
 800d360:	bd10      	pop	{r4, pc}
 800d362:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d366:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d36a:	e7f7      	b.n	800d35c <memmove+0x24>

0800d36c <_realloc_r>:
 800d36c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d370:	4680      	mov	r8, r0
 800d372:	4614      	mov	r4, r2
 800d374:	460e      	mov	r6, r1
 800d376:	b921      	cbnz	r1, 800d382 <_realloc_r+0x16>
 800d378:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d37c:	4611      	mov	r1, r2
 800d37e:	f7fa bfbd 	b.w	80082fc <_malloc_r>
 800d382:	b92a      	cbnz	r2, 800d390 <_realloc_r+0x24>
 800d384:	f7fa ff4e 	bl	8008224 <_free_r>
 800d388:	4625      	mov	r5, r4
 800d38a:	4628      	mov	r0, r5
 800d38c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d390:	f000 fa9a 	bl	800d8c8 <_malloc_usable_size_r>
 800d394:	4284      	cmp	r4, r0
 800d396:	4607      	mov	r7, r0
 800d398:	d802      	bhi.n	800d3a0 <_realloc_r+0x34>
 800d39a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d39e:	d812      	bhi.n	800d3c6 <_realloc_r+0x5a>
 800d3a0:	4621      	mov	r1, r4
 800d3a2:	4640      	mov	r0, r8
 800d3a4:	f7fa ffaa 	bl	80082fc <_malloc_r>
 800d3a8:	4605      	mov	r5, r0
 800d3aa:	2800      	cmp	r0, #0
 800d3ac:	d0ed      	beq.n	800d38a <_realloc_r+0x1e>
 800d3ae:	42bc      	cmp	r4, r7
 800d3b0:	4622      	mov	r2, r4
 800d3b2:	4631      	mov	r1, r6
 800d3b4:	bf28      	it	cs
 800d3b6:	463a      	movcs	r2, r7
 800d3b8:	f7fe fcfc 	bl	800bdb4 <memcpy>
 800d3bc:	4631      	mov	r1, r6
 800d3be:	4640      	mov	r0, r8
 800d3c0:	f7fa ff30 	bl	8008224 <_free_r>
 800d3c4:	e7e1      	b.n	800d38a <_realloc_r+0x1e>
 800d3c6:	4635      	mov	r5, r6
 800d3c8:	e7df      	b.n	800d38a <_realloc_r+0x1e>

0800d3ca <__sfputc_r>:
 800d3ca:	6893      	ldr	r3, [r2, #8]
 800d3cc:	3b01      	subs	r3, #1
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	b410      	push	{r4}
 800d3d2:	6093      	str	r3, [r2, #8]
 800d3d4:	da08      	bge.n	800d3e8 <__sfputc_r+0x1e>
 800d3d6:	6994      	ldr	r4, [r2, #24]
 800d3d8:	42a3      	cmp	r3, r4
 800d3da:	db01      	blt.n	800d3e0 <__sfputc_r+0x16>
 800d3dc:	290a      	cmp	r1, #10
 800d3de:	d103      	bne.n	800d3e8 <__sfputc_r+0x1e>
 800d3e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3e4:	f000 b94a 	b.w	800d67c <__swbuf_r>
 800d3e8:	6813      	ldr	r3, [r2, #0]
 800d3ea:	1c58      	adds	r0, r3, #1
 800d3ec:	6010      	str	r0, [r2, #0]
 800d3ee:	7019      	strb	r1, [r3, #0]
 800d3f0:	4608      	mov	r0, r1
 800d3f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3f6:	4770      	bx	lr

0800d3f8 <__sfputs_r>:
 800d3f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3fa:	4606      	mov	r6, r0
 800d3fc:	460f      	mov	r7, r1
 800d3fe:	4614      	mov	r4, r2
 800d400:	18d5      	adds	r5, r2, r3
 800d402:	42ac      	cmp	r4, r5
 800d404:	d101      	bne.n	800d40a <__sfputs_r+0x12>
 800d406:	2000      	movs	r0, #0
 800d408:	e007      	b.n	800d41a <__sfputs_r+0x22>
 800d40a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d40e:	463a      	mov	r2, r7
 800d410:	4630      	mov	r0, r6
 800d412:	f7ff ffda 	bl	800d3ca <__sfputc_r>
 800d416:	1c43      	adds	r3, r0, #1
 800d418:	d1f3      	bne.n	800d402 <__sfputs_r+0xa>
 800d41a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d41c <_vfiprintf_r>:
 800d41c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d420:	460d      	mov	r5, r1
 800d422:	b09d      	sub	sp, #116	; 0x74
 800d424:	4614      	mov	r4, r2
 800d426:	4698      	mov	r8, r3
 800d428:	4606      	mov	r6, r0
 800d42a:	b118      	cbz	r0, 800d434 <_vfiprintf_r+0x18>
 800d42c:	6983      	ldr	r3, [r0, #24]
 800d42e:	b90b      	cbnz	r3, 800d434 <_vfiprintf_r+0x18>
 800d430:	f7fe f888 	bl	800b544 <__sinit>
 800d434:	4b89      	ldr	r3, [pc, #548]	; (800d65c <_vfiprintf_r+0x240>)
 800d436:	429d      	cmp	r5, r3
 800d438:	d11b      	bne.n	800d472 <_vfiprintf_r+0x56>
 800d43a:	6875      	ldr	r5, [r6, #4]
 800d43c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d43e:	07d9      	lsls	r1, r3, #31
 800d440:	d405      	bmi.n	800d44e <_vfiprintf_r+0x32>
 800d442:	89ab      	ldrh	r3, [r5, #12]
 800d444:	059a      	lsls	r2, r3, #22
 800d446:	d402      	bmi.n	800d44e <_vfiprintf_r+0x32>
 800d448:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d44a:	f7fe fc8c 	bl	800bd66 <__retarget_lock_acquire_recursive>
 800d44e:	89ab      	ldrh	r3, [r5, #12]
 800d450:	071b      	lsls	r3, r3, #28
 800d452:	d501      	bpl.n	800d458 <_vfiprintf_r+0x3c>
 800d454:	692b      	ldr	r3, [r5, #16]
 800d456:	b9eb      	cbnz	r3, 800d494 <_vfiprintf_r+0x78>
 800d458:	4629      	mov	r1, r5
 800d45a:	4630      	mov	r0, r6
 800d45c:	f000 f960 	bl	800d720 <__swsetup_r>
 800d460:	b1c0      	cbz	r0, 800d494 <_vfiprintf_r+0x78>
 800d462:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d464:	07dc      	lsls	r4, r3, #31
 800d466:	d50e      	bpl.n	800d486 <_vfiprintf_r+0x6a>
 800d468:	f04f 30ff 	mov.w	r0, #4294967295
 800d46c:	b01d      	add	sp, #116	; 0x74
 800d46e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d472:	4b7b      	ldr	r3, [pc, #492]	; (800d660 <_vfiprintf_r+0x244>)
 800d474:	429d      	cmp	r5, r3
 800d476:	d101      	bne.n	800d47c <_vfiprintf_r+0x60>
 800d478:	68b5      	ldr	r5, [r6, #8]
 800d47a:	e7df      	b.n	800d43c <_vfiprintf_r+0x20>
 800d47c:	4b79      	ldr	r3, [pc, #484]	; (800d664 <_vfiprintf_r+0x248>)
 800d47e:	429d      	cmp	r5, r3
 800d480:	bf08      	it	eq
 800d482:	68f5      	ldreq	r5, [r6, #12]
 800d484:	e7da      	b.n	800d43c <_vfiprintf_r+0x20>
 800d486:	89ab      	ldrh	r3, [r5, #12]
 800d488:	0598      	lsls	r0, r3, #22
 800d48a:	d4ed      	bmi.n	800d468 <_vfiprintf_r+0x4c>
 800d48c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d48e:	f7fe fc6b 	bl	800bd68 <__retarget_lock_release_recursive>
 800d492:	e7e9      	b.n	800d468 <_vfiprintf_r+0x4c>
 800d494:	2300      	movs	r3, #0
 800d496:	9309      	str	r3, [sp, #36]	; 0x24
 800d498:	2320      	movs	r3, #32
 800d49a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d49e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d4a2:	2330      	movs	r3, #48	; 0x30
 800d4a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d668 <_vfiprintf_r+0x24c>
 800d4a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d4ac:	f04f 0901 	mov.w	r9, #1
 800d4b0:	4623      	mov	r3, r4
 800d4b2:	469a      	mov	sl, r3
 800d4b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d4b8:	b10a      	cbz	r2, 800d4be <_vfiprintf_r+0xa2>
 800d4ba:	2a25      	cmp	r2, #37	; 0x25
 800d4bc:	d1f9      	bne.n	800d4b2 <_vfiprintf_r+0x96>
 800d4be:	ebba 0b04 	subs.w	fp, sl, r4
 800d4c2:	d00b      	beq.n	800d4dc <_vfiprintf_r+0xc0>
 800d4c4:	465b      	mov	r3, fp
 800d4c6:	4622      	mov	r2, r4
 800d4c8:	4629      	mov	r1, r5
 800d4ca:	4630      	mov	r0, r6
 800d4cc:	f7ff ff94 	bl	800d3f8 <__sfputs_r>
 800d4d0:	3001      	adds	r0, #1
 800d4d2:	f000 80aa 	beq.w	800d62a <_vfiprintf_r+0x20e>
 800d4d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4d8:	445a      	add	r2, fp
 800d4da:	9209      	str	r2, [sp, #36]	; 0x24
 800d4dc:	f89a 3000 	ldrb.w	r3, [sl]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	f000 80a2 	beq.w	800d62a <_vfiprintf_r+0x20e>
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	f04f 32ff 	mov.w	r2, #4294967295
 800d4ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d4f0:	f10a 0a01 	add.w	sl, sl, #1
 800d4f4:	9304      	str	r3, [sp, #16]
 800d4f6:	9307      	str	r3, [sp, #28]
 800d4f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d4fc:	931a      	str	r3, [sp, #104]	; 0x68
 800d4fe:	4654      	mov	r4, sl
 800d500:	2205      	movs	r2, #5
 800d502:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d506:	4858      	ldr	r0, [pc, #352]	; (800d668 <_vfiprintf_r+0x24c>)
 800d508:	f7f2 fe7a 	bl	8000200 <memchr>
 800d50c:	9a04      	ldr	r2, [sp, #16]
 800d50e:	b9d8      	cbnz	r0, 800d548 <_vfiprintf_r+0x12c>
 800d510:	06d1      	lsls	r1, r2, #27
 800d512:	bf44      	itt	mi
 800d514:	2320      	movmi	r3, #32
 800d516:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d51a:	0713      	lsls	r3, r2, #28
 800d51c:	bf44      	itt	mi
 800d51e:	232b      	movmi	r3, #43	; 0x2b
 800d520:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d524:	f89a 3000 	ldrb.w	r3, [sl]
 800d528:	2b2a      	cmp	r3, #42	; 0x2a
 800d52a:	d015      	beq.n	800d558 <_vfiprintf_r+0x13c>
 800d52c:	9a07      	ldr	r2, [sp, #28]
 800d52e:	4654      	mov	r4, sl
 800d530:	2000      	movs	r0, #0
 800d532:	f04f 0c0a 	mov.w	ip, #10
 800d536:	4621      	mov	r1, r4
 800d538:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d53c:	3b30      	subs	r3, #48	; 0x30
 800d53e:	2b09      	cmp	r3, #9
 800d540:	d94e      	bls.n	800d5e0 <_vfiprintf_r+0x1c4>
 800d542:	b1b0      	cbz	r0, 800d572 <_vfiprintf_r+0x156>
 800d544:	9207      	str	r2, [sp, #28]
 800d546:	e014      	b.n	800d572 <_vfiprintf_r+0x156>
 800d548:	eba0 0308 	sub.w	r3, r0, r8
 800d54c:	fa09 f303 	lsl.w	r3, r9, r3
 800d550:	4313      	orrs	r3, r2
 800d552:	9304      	str	r3, [sp, #16]
 800d554:	46a2      	mov	sl, r4
 800d556:	e7d2      	b.n	800d4fe <_vfiprintf_r+0xe2>
 800d558:	9b03      	ldr	r3, [sp, #12]
 800d55a:	1d19      	adds	r1, r3, #4
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	9103      	str	r1, [sp, #12]
 800d560:	2b00      	cmp	r3, #0
 800d562:	bfbb      	ittet	lt
 800d564:	425b      	neglt	r3, r3
 800d566:	f042 0202 	orrlt.w	r2, r2, #2
 800d56a:	9307      	strge	r3, [sp, #28]
 800d56c:	9307      	strlt	r3, [sp, #28]
 800d56e:	bfb8      	it	lt
 800d570:	9204      	strlt	r2, [sp, #16]
 800d572:	7823      	ldrb	r3, [r4, #0]
 800d574:	2b2e      	cmp	r3, #46	; 0x2e
 800d576:	d10c      	bne.n	800d592 <_vfiprintf_r+0x176>
 800d578:	7863      	ldrb	r3, [r4, #1]
 800d57a:	2b2a      	cmp	r3, #42	; 0x2a
 800d57c:	d135      	bne.n	800d5ea <_vfiprintf_r+0x1ce>
 800d57e:	9b03      	ldr	r3, [sp, #12]
 800d580:	1d1a      	adds	r2, r3, #4
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	9203      	str	r2, [sp, #12]
 800d586:	2b00      	cmp	r3, #0
 800d588:	bfb8      	it	lt
 800d58a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d58e:	3402      	adds	r4, #2
 800d590:	9305      	str	r3, [sp, #20]
 800d592:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d678 <_vfiprintf_r+0x25c>
 800d596:	7821      	ldrb	r1, [r4, #0]
 800d598:	2203      	movs	r2, #3
 800d59a:	4650      	mov	r0, sl
 800d59c:	f7f2 fe30 	bl	8000200 <memchr>
 800d5a0:	b140      	cbz	r0, 800d5b4 <_vfiprintf_r+0x198>
 800d5a2:	2340      	movs	r3, #64	; 0x40
 800d5a4:	eba0 000a 	sub.w	r0, r0, sl
 800d5a8:	fa03 f000 	lsl.w	r0, r3, r0
 800d5ac:	9b04      	ldr	r3, [sp, #16]
 800d5ae:	4303      	orrs	r3, r0
 800d5b0:	3401      	adds	r4, #1
 800d5b2:	9304      	str	r3, [sp, #16]
 800d5b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5b8:	482c      	ldr	r0, [pc, #176]	; (800d66c <_vfiprintf_r+0x250>)
 800d5ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d5be:	2206      	movs	r2, #6
 800d5c0:	f7f2 fe1e 	bl	8000200 <memchr>
 800d5c4:	2800      	cmp	r0, #0
 800d5c6:	d03f      	beq.n	800d648 <_vfiprintf_r+0x22c>
 800d5c8:	4b29      	ldr	r3, [pc, #164]	; (800d670 <_vfiprintf_r+0x254>)
 800d5ca:	bb1b      	cbnz	r3, 800d614 <_vfiprintf_r+0x1f8>
 800d5cc:	9b03      	ldr	r3, [sp, #12]
 800d5ce:	3307      	adds	r3, #7
 800d5d0:	f023 0307 	bic.w	r3, r3, #7
 800d5d4:	3308      	adds	r3, #8
 800d5d6:	9303      	str	r3, [sp, #12]
 800d5d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5da:	443b      	add	r3, r7
 800d5dc:	9309      	str	r3, [sp, #36]	; 0x24
 800d5de:	e767      	b.n	800d4b0 <_vfiprintf_r+0x94>
 800d5e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5e4:	460c      	mov	r4, r1
 800d5e6:	2001      	movs	r0, #1
 800d5e8:	e7a5      	b.n	800d536 <_vfiprintf_r+0x11a>
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	3401      	adds	r4, #1
 800d5ee:	9305      	str	r3, [sp, #20]
 800d5f0:	4619      	mov	r1, r3
 800d5f2:	f04f 0c0a 	mov.w	ip, #10
 800d5f6:	4620      	mov	r0, r4
 800d5f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d5fc:	3a30      	subs	r2, #48	; 0x30
 800d5fe:	2a09      	cmp	r2, #9
 800d600:	d903      	bls.n	800d60a <_vfiprintf_r+0x1ee>
 800d602:	2b00      	cmp	r3, #0
 800d604:	d0c5      	beq.n	800d592 <_vfiprintf_r+0x176>
 800d606:	9105      	str	r1, [sp, #20]
 800d608:	e7c3      	b.n	800d592 <_vfiprintf_r+0x176>
 800d60a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d60e:	4604      	mov	r4, r0
 800d610:	2301      	movs	r3, #1
 800d612:	e7f0      	b.n	800d5f6 <_vfiprintf_r+0x1da>
 800d614:	ab03      	add	r3, sp, #12
 800d616:	9300      	str	r3, [sp, #0]
 800d618:	462a      	mov	r2, r5
 800d61a:	4b16      	ldr	r3, [pc, #88]	; (800d674 <_vfiprintf_r+0x258>)
 800d61c:	a904      	add	r1, sp, #16
 800d61e:	4630      	mov	r0, r6
 800d620:	f7fa ff80 	bl	8008524 <_printf_float>
 800d624:	4607      	mov	r7, r0
 800d626:	1c78      	adds	r0, r7, #1
 800d628:	d1d6      	bne.n	800d5d8 <_vfiprintf_r+0x1bc>
 800d62a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d62c:	07d9      	lsls	r1, r3, #31
 800d62e:	d405      	bmi.n	800d63c <_vfiprintf_r+0x220>
 800d630:	89ab      	ldrh	r3, [r5, #12]
 800d632:	059a      	lsls	r2, r3, #22
 800d634:	d402      	bmi.n	800d63c <_vfiprintf_r+0x220>
 800d636:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d638:	f7fe fb96 	bl	800bd68 <__retarget_lock_release_recursive>
 800d63c:	89ab      	ldrh	r3, [r5, #12]
 800d63e:	065b      	lsls	r3, r3, #25
 800d640:	f53f af12 	bmi.w	800d468 <_vfiprintf_r+0x4c>
 800d644:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d646:	e711      	b.n	800d46c <_vfiprintf_r+0x50>
 800d648:	ab03      	add	r3, sp, #12
 800d64a:	9300      	str	r3, [sp, #0]
 800d64c:	462a      	mov	r2, r5
 800d64e:	4b09      	ldr	r3, [pc, #36]	; (800d674 <_vfiprintf_r+0x258>)
 800d650:	a904      	add	r1, sp, #16
 800d652:	4630      	mov	r0, r6
 800d654:	f7fb fa0a 	bl	8008a6c <_printf_i>
 800d658:	e7e4      	b.n	800d624 <_vfiprintf_r+0x208>
 800d65a:	bf00      	nop
 800d65c:	0800e36c 	.word	0x0800e36c
 800d660:	0800e38c 	.word	0x0800e38c
 800d664:	0800e34c 	.word	0x0800e34c
 800d668:	0800e584 	.word	0x0800e584
 800d66c:	0800e58e 	.word	0x0800e58e
 800d670:	08008525 	.word	0x08008525
 800d674:	0800d3f9 	.word	0x0800d3f9
 800d678:	0800e58a 	.word	0x0800e58a

0800d67c <__swbuf_r>:
 800d67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d67e:	460e      	mov	r6, r1
 800d680:	4614      	mov	r4, r2
 800d682:	4605      	mov	r5, r0
 800d684:	b118      	cbz	r0, 800d68e <__swbuf_r+0x12>
 800d686:	6983      	ldr	r3, [r0, #24]
 800d688:	b90b      	cbnz	r3, 800d68e <__swbuf_r+0x12>
 800d68a:	f7fd ff5b 	bl	800b544 <__sinit>
 800d68e:	4b21      	ldr	r3, [pc, #132]	; (800d714 <__swbuf_r+0x98>)
 800d690:	429c      	cmp	r4, r3
 800d692:	d12b      	bne.n	800d6ec <__swbuf_r+0x70>
 800d694:	686c      	ldr	r4, [r5, #4]
 800d696:	69a3      	ldr	r3, [r4, #24]
 800d698:	60a3      	str	r3, [r4, #8]
 800d69a:	89a3      	ldrh	r3, [r4, #12]
 800d69c:	071a      	lsls	r2, r3, #28
 800d69e:	d52f      	bpl.n	800d700 <__swbuf_r+0x84>
 800d6a0:	6923      	ldr	r3, [r4, #16]
 800d6a2:	b36b      	cbz	r3, 800d700 <__swbuf_r+0x84>
 800d6a4:	6923      	ldr	r3, [r4, #16]
 800d6a6:	6820      	ldr	r0, [r4, #0]
 800d6a8:	1ac0      	subs	r0, r0, r3
 800d6aa:	6963      	ldr	r3, [r4, #20]
 800d6ac:	b2f6      	uxtb	r6, r6
 800d6ae:	4283      	cmp	r3, r0
 800d6b0:	4637      	mov	r7, r6
 800d6b2:	dc04      	bgt.n	800d6be <__swbuf_r+0x42>
 800d6b4:	4621      	mov	r1, r4
 800d6b6:	4628      	mov	r0, r5
 800d6b8:	f7fd fe72 	bl	800b3a0 <_fflush_r>
 800d6bc:	bb30      	cbnz	r0, 800d70c <__swbuf_r+0x90>
 800d6be:	68a3      	ldr	r3, [r4, #8]
 800d6c0:	3b01      	subs	r3, #1
 800d6c2:	60a3      	str	r3, [r4, #8]
 800d6c4:	6823      	ldr	r3, [r4, #0]
 800d6c6:	1c5a      	adds	r2, r3, #1
 800d6c8:	6022      	str	r2, [r4, #0]
 800d6ca:	701e      	strb	r6, [r3, #0]
 800d6cc:	6963      	ldr	r3, [r4, #20]
 800d6ce:	3001      	adds	r0, #1
 800d6d0:	4283      	cmp	r3, r0
 800d6d2:	d004      	beq.n	800d6de <__swbuf_r+0x62>
 800d6d4:	89a3      	ldrh	r3, [r4, #12]
 800d6d6:	07db      	lsls	r3, r3, #31
 800d6d8:	d506      	bpl.n	800d6e8 <__swbuf_r+0x6c>
 800d6da:	2e0a      	cmp	r6, #10
 800d6dc:	d104      	bne.n	800d6e8 <__swbuf_r+0x6c>
 800d6de:	4621      	mov	r1, r4
 800d6e0:	4628      	mov	r0, r5
 800d6e2:	f7fd fe5d 	bl	800b3a0 <_fflush_r>
 800d6e6:	b988      	cbnz	r0, 800d70c <__swbuf_r+0x90>
 800d6e8:	4638      	mov	r0, r7
 800d6ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6ec:	4b0a      	ldr	r3, [pc, #40]	; (800d718 <__swbuf_r+0x9c>)
 800d6ee:	429c      	cmp	r4, r3
 800d6f0:	d101      	bne.n	800d6f6 <__swbuf_r+0x7a>
 800d6f2:	68ac      	ldr	r4, [r5, #8]
 800d6f4:	e7cf      	b.n	800d696 <__swbuf_r+0x1a>
 800d6f6:	4b09      	ldr	r3, [pc, #36]	; (800d71c <__swbuf_r+0xa0>)
 800d6f8:	429c      	cmp	r4, r3
 800d6fa:	bf08      	it	eq
 800d6fc:	68ec      	ldreq	r4, [r5, #12]
 800d6fe:	e7ca      	b.n	800d696 <__swbuf_r+0x1a>
 800d700:	4621      	mov	r1, r4
 800d702:	4628      	mov	r0, r5
 800d704:	f000 f80c 	bl	800d720 <__swsetup_r>
 800d708:	2800      	cmp	r0, #0
 800d70a:	d0cb      	beq.n	800d6a4 <__swbuf_r+0x28>
 800d70c:	f04f 37ff 	mov.w	r7, #4294967295
 800d710:	e7ea      	b.n	800d6e8 <__swbuf_r+0x6c>
 800d712:	bf00      	nop
 800d714:	0800e36c 	.word	0x0800e36c
 800d718:	0800e38c 	.word	0x0800e38c
 800d71c:	0800e34c 	.word	0x0800e34c

0800d720 <__swsetup_r>:
 800d720:	4b32      	ldr	r3, [pc, #200]	; (800d7ec <__swsetup_r+0xcc>)
 800d722:	b570      	push	{r4, r5, r6, lr}
 800d724:	681d      	ldr	r5, [r3, #0]
 800d726:	4606      	mov	r6, r0
 800d728:	460c      	mov	r4, r1
 800d72a:	b125      	cbz	r5, 800d736 <__swsetup_r+0x16>
 800d72c:	69ab      	ldr	r3, [r5, #24]
 800d72e:	b913      	cbnz	r3, 800d736 <__swsetup_r+0x16>
 800d730:	4628      	mov	r0, r5
 800d732:	f7fd ff07 	bl	800b544 <__sinit>
 800d736:	4b2e      	ldr	r3, [pc, #184]	; (800d7f0 <__swsetup_r+0xd0>)
 800d738:	429c      	cmp	r4, r3
 800d73a:	d10f      	bne.n	800d75c <__swsetup_r+0x3c>
 800d73c:	686c      	ldr	r4, [r5, #4]
 800d73e:	89a3      	ldrh	r3, [r4, #12]
 800d740:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d744:	0719      	lsls	r1, r3, #28
 800d746:	d42c      	bmi.n	800d7a2 <__swsetup_r+0x82>
 800d748:	06dd      	lsls	r5, r3, #27
 800d74a:	d411      	bmi.n	800d770 <__swsetup_r+0x50>
 800d74c:	2309      	movs	r3, #9
 800d74e:	6033      	str	r3, [r6, #0]
 800d750:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d754:	81a3      	strh	r3, [r4, #12]
 800d756:	f04f 30ff 	mov.w	r0, #4294967295
 800d75a:	e03e      	b.n	800d7da <__swsetup_r+0xba>
 800d75c:	4b25      	ldr	r3, [pc, #148]	; (800d7f4 <__swsetup_r+0xd4>)
 800d75e:	429c      	cmp	r4, r3
 800d760:	d101      	bne.n	800d766 <__swsetup_r+0x46>
 800d762:	68ac      	ldr	r4, [r5, #8]
 800d764:	e7eb      	b.n	800d73e <__swsetup_r+0x1e>
 800d766:	4b24      	ldr	r3, [pc, #144]	; (800d7f8 <__swsetup_r+0xd8>)
 800d768:	429c      	cmp	r4, r3
 800d76a:	bf08      	it	eq
 800d76c:	68ec      	ldreq	r4, [r5, #12]
 800d76e:	e7e6      	b.n	800d73e <__swsetup_r+0x1e>
 800d770:	0758      	lsls	r0, r3, #29
 800d772:	d512      	bpl.n	800d79a <__swsetup_r+0x7a>
 800d774:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d776:	b141      	cbz	r1, 800d78a <__swsetup_r+0x6a>
 800d778:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d77c:	4299      	cmp	r1, r3
 800d77e:	d002      	beq.n	800d786 <__swsetup_r+0x66>
 800d780:	4630      	mov	r0, r6
 800d782:	f7fa fd4f 	bl	8008224 <_free_r>
 800d786:	2300      	movs	r3, #0
 800d788:	6363      	str	r3, [r4, #52]	; 0x34
 800d78a:	89a3      	ldrh	r3, [r4, #12]
 800d78c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d790:	81a3      	strh	r3, [r4, #12]
 800d792:	2300      	movs	r3, #0
 800d794:	6063      	str	r3, [r4, #4]
 800d796:	6923      	ldr	r3, [r4, #16]
 800d798:	6023      	str	r3, [r4, #0]
 800d79a:	89a3      	ldrh	r3, [r4, #12]
 800d79c:	f043 0308 	orr.w	r3, r3, #8
 800d7a0:	81a3      	strh	r3, [r4, #12]
 800d7a2:	6923      	ldr	r3, [r4, #16]
 800d7a4:	b94b      	cbnz	r3, 800d7ba <__swsetup_r+0x9a>
 800d7a6:	89a3      	ldrh	r3, [r4, #12]
 800d7a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d7ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d7b0:	d003      	beq.n	800d7ba <__swsetup_r+0x9a>
 800d7b2:	4621      	mov	r1, r4
 800d7b4:	4630      	mov	r0, r6
 800d7b6:	f000 f847 	bl	800d848 <__smakebuf_r>
 800d7ba:	89a0      	ldrh	r0, [r4, #12]
 800d7bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d7c0:	f010 0301 	ands.w	r3, r0, #1
 800d7c4:	d00a      	beq.n	800d7dc <__swsetup_r+0xbc>
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	60a3      	str	r3, [r4, #8]
 800d7ca:	6963      	ldr	r3, [r4, #20]
 800d7cc:	425b      	negs	r3, r3
 800d7ce:	61a3      	str	r3, [r4, #24]
 800d7d0:	6923      	ldr	r3, [r4, #16]
 800d7d2:	b943      	cbnz	r3, 800d7e6 <__swsetup_r+0xc6>
 800d7d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d7d8:	d1ba      	bne.n	800d750 <__swsetup_r+0x30>
 800d7da:	bd70      	pop	{r4, r5, r6, pc}
 800d7dc:	0781      	lsls	r1, r0, #30
 800d7de:	bf58      	it	pl
 800d7e0:	6963      	ldrpl	r3, [r4, #20]
 800d7e2:	60a3      	str	r3, [r4, #8]
 800d7e4:	e7f4      	b.n	800d7d0 <__swsetup_r+0xb0>
 800d7e6:	2000      	movs	r0, #0
 800d7e8:	e7f7      	b.n	800d7da <__swsetup_r+0xba>
 800d7ea:	bf00      	nop
 800d7ec:	2000002c 	.word	0x2000002c
 800d7f0:	0800e36c 	.word	0x0800e36c
 800d7f4:	0800e38c 	.word	0x0800e38c
 800d7f8:	0800e34c 	.word	0x0800e34c

0800d7fc <__swhatbuf_r>:
 800d7fc:	b570      	push	{r4, r5, r6, lr}
 800d7fe:	460e      	mov	r6, r1
 800d800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d804:	2900      	cmp	r1, #0
 800d806:	b096      	sub	sp, #88	; 0x58
 800d808:	4614      	mov	r4, r2
 800d80a:	461d      	mov	r5, r3
 800d80c:	da08      	bge.n	800d820 <__swhatbuf_r+0x24>
 800d80e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d812:	2200      	movs	r2, #0
 800d814:	602a      	str	r2, [r5, #0]
 800d816:	061a      	lsls	r2, r3, #24
 800d818:	d410      	bmi.n	800d83c <__swhatbuf_r+0x40>
 800d81a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d81e:	e00e      	b.n	800d83e <__swhatbuf_r+0x42>
 800d820:	466a      	mov	r2, sp
 800d822:	f000 f859 	bl	800d8d8 <_fstat_r>
 800d826:	2800      	cmp	r0, #0
 800d828:	dbf1      	blt.n	800d80e <__swhatbuf_r+0x12>
 800d82a:	9a01      	ldr	r2, [sp, #4]
 800d82c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d830:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d834:	425a      	negs	r2, r3
 800d836:	415a      	adcs	r2, r3
 800d838:	602a      	str	r2, [r5, #0]
 800d83a:	e7ee      	b.n	800d81a <__swhatbuf_r+0x1e>
 800d83c:	2340      	movs	r3, #64	; 0x40
 800d83e:	2000      	movs	r0, #0
 800d840:	6023      	str	r3, [r4, #0]
 800d842:	b016      	add	sp, #88	; 0x58
 800d844:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d848 <__smakebuf_r>:
 800d848:	898b      	ldrh	r3, [r1, #12]
 800d84a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d84c:	079d      	lsls	r5, r3, #30
 800d84e:	4606      	mov	r6, r0
 800d850:	460c      	mov	r4, r1
 800d852:	d507      	bpl.n	800d864 <__smakebuf_r+0x1c>
 800d854:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d858:	6023      	str	r3, [r4, #0]
 800d85a:	6123      	str	r3, [r4, #16]
 800d85c:	2301      	movs	r3, #1
 800d85e:	6163      	str	r3, [r4, #20]
 800d860:	b002      	add	sp, #8
 800d862:	bd70      	pop	{r4, r5, r6, pc}
 800d864:	ab01      	add	r3, sp, #4
 800d866:	466a      	mov	r2, sp
 800d868:	f7ff ffc8 	bl	800d7fc <__swhatbuf_r>
 800d86c:	9900      	ldr	r1, [sp, #0]
 800d86e:	4605      	mov	r5, r0
 800d870:	4630      	mov	r0, r6
 800d872:	f7fa fd43 	bl	80082fc <_malloc_r>
 800d876:	b948      	cbnz	r0, 800d88c <__smakebuf_r+0x44>
 800d878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d87c:	059a      	lsls	r2, r3, #22
 800d87e:	d4ef      	bmi.n	800d860 <__smakebuf_r+0x18>
 800d880:	f023 0303 	bic.w	r3, r3, #3
 800d884:	f043 0302 	orr.w	r3, r3, #2
 800d888:	81a3      	strh	r3, [r4, #12]
 800d88a:	e7e3      	b.n	800d854 <__smakebuf_r+0xc>
 800d88c:	4b0d      	ldr	r3, [pc, #52]	; (800d8c4 <__smakebuf_r+0x7c>)
 800d88e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d890:	89a3      	ldrh	r3, [r4, #12]
 800d892:	6020      	str	r0, [r4, #0]
 800d894:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d898:	81a3      	strh	r3, [r4, #12]
 800d89a:	9b00      	ldr	r3, [sp, #0]
 800d89c:	6163      	str	r3, [r4, #20]
 800d89e:	9b01      	ldr	r3, [sp, #4]
 800d8a0:	6120      	str	r0, [r4, #16]
 800d8a2:	b15b      	cbz	r3, 800d8bc <__smakebuf_r+0x74>
 800d8a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d8a8:	4630      	mov	r0, r6
 800d8aa:	f000 f827 	bl	800d8fc <_isatty_r>
 800d8ae:	b128      	cbz	r0, 800d8bc <__smakebuf_r+0x74>
 800d8b0:	89a3      	ldrh	r3, [r4, #12]
 800d8b2:	f023 0303 	bic.w	r3, r3, #3
 800d8b6:	f043 0301 	orr.w	r3, r3, #1
 800d8ba:	81a3      	strh	r3, [r4, #12]
 800d8bc:	89a0      	ldrh	r0, [r4, #12]
 800d8be:	4305      	orrs	r5, r0
 800d8c0:	81a5      	strh	r5, [r4, #12]
 800d8c2:	e7cd      	b.n	800d860 <__smakebuf_r+0x18>
 800d8c4:	0800b4dd 	.word	0x0800b4dd

0800d8c8 <_malloc_usable_size_r>:
 800d8c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d8cc:	1f18      	subs	r0, r3, #4
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	bfbc      	itt	lt
 800d8d2:	580b      	ldrlt	r3, [r1, r0]
 800d8d4:	18c0      	addlt	r0, r0, r3
 800d8d6:	4770      	bx	lr

0800d8d8 <_fstat_r>:
 800d8d8:	b538      	push	{r3, r4, r5, lr}
 800d8da:	4d07      	ldr	r5, [pc, #28]	; (800d8f8 <_fstat_r+0x20>)
 800d8dc:	2300      	movs	r3, #0
 800d8de:	4604      	mov	r4, r0
 800d8e0:	4608      	mov	r0, r1
 800d8e2:	4611      	mov	r1, r2
 800d8e4:	602b      	str	r3, [r5, #0]
 800d8e6:	f7f4 fa3e 	bl	8001d66 <_fstat>
 800d8ea:	1c43      	adds	r3, r0, #1
 800d8ec:	d102      	bne.n	800d8f4 <_fstat_r+0x1c>
 800d8ee:	682b      	ldr	r3, [r5, #0]
 800d8f0:	b103      	cbz	r3, 800d8f4 <_fstat_r+0x1c>
 800d8f2:	6023      	str	r3, [r4, #0]
 800d8f4:	bd38      	pop	{r3, r4, r5, pc}
 800d8f6:	bf00      	nop
 800d8f8:	2000080c 	.word	0x2000080c

0800d8fc <_isatty_r>:
 800d8fc:	b538      	push	{r3, r4, r5, lr}
 800d8fe:	4d06      	ldr	r5, [pc, #24]	; (800d918 <_isatty_r+0x1c>)
 800d900:	2300      	movs	r3, #0
 800d902:	4604      	mov	r4, r0
 800d904:	4608      	mov	r0, r1
 800d906:	602b      	str	r3, [r5, #0]
 800d908:	f7f4 fa3d 	bl	8001d86 <_isatty>
 800d90c:	1c43      	adds	r3, r0, #1
 800d90e:	d102      	bne.n	800d916 <_isatty_r+0x1a>
 800d910:	682b      	ldr	r3, [r5, #0]
 800d912:	b103      	cbz	r3, 800d916 <_isatty_r+0x1a>
 800d914:	6023      	str	r3, [r4, #0]
 800d916:	bd38      	pop	{r3, r4, r5, pc}
 800d918:	2000080c 	.word	0x2000080c

0800d91c <_init>:
 800d91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d91e:	bf00      	nop
 800d920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d922:	bc08      	pop	{r3}
 800d924:	469e      	mov	lr, r3
 800d926:	4770      	bx	lr

0800d928 <_fini>:
 800d928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d92a:	bf00      	nop
 800d92c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d92e:	bc08      	pop	{r3}
 800d930:	469e      	mov	lr, r3
 800d932:	4770      	bx	lr
