// Seed: 1609036989
module module_0 (
    input uwire id_0
);
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wor id_6,
    input wor id_7,
    output wire id_8,
    input uwire id_9,
    output tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    output wor id_13,
    input tri0 id_14
);
  module_0(
      id_0
  );
endmodule
