{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601835804288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601835804289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 01:23:24 2020 " "Processing started: Mon Oct 05 01:23:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601835804289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601835804289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ram -c Ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ram -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601835804289 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1601835804761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 2 2 " "Found 2 design units, including 2 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop " "Found entity 1: D_FlipFlop" {  } { { "D_FlipFlop.v" "" { Text "D:/HDL/Ram/D_FlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601835804807 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_Latch " "Found entity 2: D_Latch" {  } { { "D_FlipFlop.v" "" { Text "D:/HDL/Ram/D_FlipFlop.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601835804807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601835804807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcell.v 2 2 " "Found 2 design units, including 2 entities, in source file mcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCell_1BIT " "Found entity 1: MCell_1BIT" {  } { { "MCell.v" "" { Text "D:/HDL/Ram/MCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601835804810 ""} { "Info" "ISGN_ENTITY_NAME" "2 MCell " "Found entity 2: MCell" {  } { { "MCell.v" "" { Text "D:/HDL/Ram/MCell.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601835804810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601835804810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 4 4 " "Found 4 design units, including 4 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder.v" "" { Text "D:/HDL/Ram/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601835804812 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder4to16 " "Found entity 2: Decoder4to16" {  } { { "Decoder.v" "" { Text "D:/HDL/Ram/Decoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601835804812 ""} { "Info" "ISGN_ENTITY_NAME" "3 Decoder8to256 " "Found entity 3: Decoder8to256" {  } { { "Decoder.v" "" { Text "D:/HDL/Ram/Decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601835804812 ""} { "Info" "ISGN_ENTITY_NAME" "4 Decoder10to1024 " "Found entity 4: Decoder10to1024" {  } { { "Decoder.v" "" { Text "D:/HDL/Ram/Decoder.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601835804812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601835804812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "D:/HDL/Ram/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601835804813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601835804813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ram " "Elaborating entity \"Ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601835804845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder10to1024 Decoder10to1024:decoder0 " "Elaborating entity \"Decoder10to1024\" for hierarchy \"Decoder10to1024:decoder0\"" {  } { { "Ram.v" "decoder0" { Text "D:/HDL/Ram/Ram.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601835805248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Decoder10to1024:decoder0\|Decoder2to4:decode0 " "Elaborating entity \"Decoder2to4\" for hierarchy \"Decoder10to1024:decoder0\|Decoder2to4:decode0\"" {  } { { "Decoder.v" "decode0" { Text "D:/HDL/Ram/Decoder.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601835805294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder8to256 Decoder10to1024:decoder0\|Decoder8to256:decode1\[0\] " "Elaborating entity \"Decoder8to256\" for hierarchy \"Decoder10to1024:decoder0\|Decoder8to256:decode1\[0\]\"" {  } { { "Decoder.v" "decode1\[0\]" { Text "D:/HDL/Ram/Decoder.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601835805311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4to16 Decoder10to1024:decoder0\|Decoder8to256:decode1\[0\]\|Decoder4to16:decode0 " "Elaborating entity \"Decoder4to16\" for hierarchy \"Decoder10to1024:decoder0\|Decoder8to256:decode1\[0\]\|Decoder4to16:decode0\"" {  } { { "Decoder.v" "decode0" { Text "D:/HDL/Ram/Decoder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601835805337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCell MCell:mcell\[0\] " "Elaborating entity \"MCell\" for hierarchy \"MCell:mcell\[0\]\"" {  } { { "Ram.v" "mcell\[0\]" { Text "D:/HDL/Ram/Ram.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601835805762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCell_1BIT MCell:mcell\[0\]\|MCell_1BIT:cell0\[0\] " "Elaborating entity \"MCell_1BIT\" for hierarchy \"MCell:mcell\[0\]\|MCell_1BIT:cell0\[0\]\"" {  } { { "MCell.v" "cell0\[0\]" { Text "D:/HDL/Ram/MCell.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601835805847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Latch MCell:mcell\[0\]\|MCell_1BIT:cell0\[0\]\|D_Latch:latch0 " "Elaborating entity \"D_Latch\" for hierarchy \"MCell:mcell\[0\]\|MCell_1BIT:cell0\[0\]\|D_Latch:latch0\"" {  } { { "MCell.v" "latch0" { Text "D:/HDL/Ram/MCell.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601835805870 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1601835855874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601835934385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601835934385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14744 " "Implemented 14744 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601835936243 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601835936243 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1601835936243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14724 " "Implemented 14724 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601835936243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601835936243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601835936688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 05 01:25:36 2020 " "Processing ended: Mon Oct 05 01:25:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601835936688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:12 " "Elapsed time: 00:02:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601835936688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601835936688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601835936688 ""}
