#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Apr 19 18:26:10 2015
# Process ID: 10640
# Log file: /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_counter_binary_0_synth_1/c_counter_binary_0.vds
# Journal file: /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_counter_binary_0_synth_1/vivado.jou
#-----------------------------------------------------------
source c_counter_binary_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_0' generated file not found '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_0' generated file not found '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_0' generated file not found '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_0' generated file not found '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_0' generated file not found '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_funcsim.vhdl'. Please regenerate to continue.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.cache/wt [current_project]
# set_property parent.project_dir /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project [current_project]
# catch { write_hwdef -file c_counter_binary_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top c_counter_binary_0 -part xc7a100tcsg324-1 -mode out_of_context
Command: synth_design -top c_counter_binary_0 -part xc7a100tcsg324-1 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 892.742 ; gain = 160.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/synth/c_counter_binary_0.vhd:66]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:106' bound to instance 'U0' of component 'c_counter_binary_v12_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/synth/c_counter_binary_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_viv' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd:122' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_viv' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_viv__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd:176]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd:114' bound to instance 'i_baseblox_counter' of component 'c_counter_binary_v12_0_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd:302]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_legacy__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd:171]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:140' bound to instance 'the_addsub' of component 'c_addsub_v12_0_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd:890]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:151' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:507]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:142' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:220]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:134' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:791]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (1#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:164]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1115]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1123]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1135]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (2#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (3#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (4#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_legacy__parameterized0' (5#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_viv__parameterized0' (6#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0__parameterized0' (7#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_0' (8#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/synth/c_counter_binary_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 936.613 ; gain = 204.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_counter_binary_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_counter_binary_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1149.832 ; gain = 417.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_counter_binary_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1149.832 ; gain = 417.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1149.832 ; gain = 417.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.840 ; gain = 424.227
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.840 ; gain = 424.227
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.840 ; gain = 424.227
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.855 ; gain = 440.242
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.855 ; gain = 440.242
Finished Parallel Section  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.855 ; gain = 440.242
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.859 ; gain = 484.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.859 ; gain = 484.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1226.871 ; gain = 494.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1226.871 ; gain = 494.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1226.871 ; gain = 494.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1226.871 ; gain = 494.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT6  |     1|
|3     |MUXCY |    17|
|4     |XORCY |    18|
|5     |FDRE  |    18|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1226.871 ; gain = 494.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1226.871 ; gain = 494.258
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1240.871 ; gain = 390.133
# rename_ref -prefix_all c_counter_binary_0_
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
# write_checkpoint -noxdef c_counter_binary_0.dcp
# report_utilization -file c_counter_binary_0_utilization_synth.rpt -pb c_counter_binary_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1241.871 ; gain = 0.000
# if { [catch {
#   file copy -force /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.dcp
#   write_verilog -force -mode synth_stub /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_stub.v
#   write_vhdl -force -mode synth_stub /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_stub.vhdl
#   write_verilog -force -mode funcsim /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_funcsim.v
#   write_vhdl -force -mode funcsim /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_funcsim.vhdl
# } _RESULT ] } { 
#   send_msg_id runtcl-3 error "Unable to successfully create or copy supporting IP files."
#   return -code error
# }
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 18:26:44 2015...
