// Generated by PeakRDL-cheader - A free and open-source header generator
//  https://github.com/SystemRDL/PeakRDL-cheader

#ifndef I3C_REGISTERS_H
#define I3C_REGISTERS_H

#ifdef __cplusplus
extern "C" {
#endif

#include <stdint.h>
#include <assert.h>

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::HCI_VERSION
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HCI_VERSION__VERSION_bm 0xffffffff
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HCI_VERSION__VERSION_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HCI_VERSION__VERSION_bw 32
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HCI_VERSION__VERSION_reset 0x120

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::HC_CONTROL
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__IBA_INCLUDE_bm 0x1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__IBA_INCLUDE_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__IBA_INCLUDE_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__IBA_INCLUDE_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__AUTOCMD_DATA_RPT_bm 0x8
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__AUTOCMD_DATA_RPT_bp 3
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__AUTOCMD_DATA_RPT_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__AUTOCMD_DATA_RPT_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__DATA_BYTE_ORDER_MODE_bm 0x10
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__DATA_BYTE_ORDER_MODE_bp 4
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__DATA_BYTE_ORDER_MODE_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__DATA_BYTE_ORDER_MODE_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__MODE_SELECTOR_bm 0x40
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__MODE_SELECTOR_bp 6
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__MODE_SELECTOR_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__MODE_SELECTOR_reset 0x1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__I2C_DEV_PRESENT_bm 0x80
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__I2C_DEV_PRESENT_bp 7
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__I2C_DEV_PRESENT_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__I2C_DEV_PRESENT_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__HOT_JOIN_CTRL_bm 0x100
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__HOT_JOIN_CTRL_bp 8
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__HOT_JOIN_CTRL_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__HOT_JOIN_CTRL_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_bm 0x1000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_bp 12
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__ABORT_bm 0x20000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__ABORT_bp 29
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__ABORT_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__ABORT_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__RESUME_bm 0x40000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__RESUME_bp 30
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__RESUME_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__RESUME_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__BUS_ENABLE_bm 0x80000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__BUS_ENABLE_bp 31
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__BUS_ENABLE_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CONTROL__BUS_ENABLE_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::CONTROLLER_DEVICE_ADDR
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_bm 0x7f0000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_bp 16
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_bw 7
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bm 0x80000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bp 31
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::HC_CAPABILITIES
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__COMBO_COMMAND_bm 0x4
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__COMBO_COMMAND_bp 2
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__COMBO_COMMAND_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__COMBO_COMMAND_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__AUTO_COMMAND_bm 0x8
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__AUTO_COMMAND_bp 3
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__AUTO_COMMAND_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__AUTO_COMMAND_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__STANDBY_CR_CAP_bm 0x20
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__STANDBY_CR_CAP_bp 5
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__STANDBY_CR_CAP_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__STANDBY_CR_CAP_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__HDR_DDR_EN_bm 0x40
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__HDR_DDR_EN_bp 6
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__HDR_DDR_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__HDR_DDR_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__HDR_TS_EN_bm 0x80
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__HDR_TS_EN_bp 7
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__HDR_TS_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__HDR_TS_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__CMD_CCC_DEFBYTE_bm 0x400
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__CMD_CCC_DEFBYTE_bp 10
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__CMD_CCC_DEFBYTE_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__CMD_CCC_DEFBYTE_reset 0x1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__IBI_DATA_ABORT_EN_bm 0x800
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__IBI_DATA_ABORT_EN_bp 11
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__IBI_DATA_ABORT_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__IBI_DATA_ABORT_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__IBI_CREDIT_COUNT_EN_bm 0x1000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__IBI_CREDIT_COUNT_EN_bp 12
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__IBI_CREDIT_COUNT_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__IBI_CREDIT_COUNT_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SCHEDULED_COMMANDS_EN_bm 0x2000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SCHEDULED_COMMANDS_EN_bp 13
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SCHEDULED_COMMANDS_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SCHEDULED_COMMANDS_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__CMD_SIZE_bm 0x300000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__CMD_SIZE_bp 20
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__CMD_SIZE_bw 2
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__CMD_SIZE_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_CR_EN_bm 0x10000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_CR_EN_bp 28
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_CR_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_CR_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_IBI_EN_bm 0x20000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_IBI_EN_bp 29
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_IBI_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_IBI_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_DC_EN_bm 0x40000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_DC_EN_bp 30
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_DC_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__HC_CAPABILITIES__SG_CAPABILITY_DC_EN_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::RESET_CONTROL
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__SOFT_RST_bm 0x1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__SOFT_RST_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__SOFT_RST_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__SOFT_RST_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__CMD_QUEUE_RST_bm 0x2
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__CMD_QUEUE_RST_bp 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__CMD_QUEUE_RST_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__CMD_QUEUE_RST_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__RESP_QUEUE_RST_bm 0x4
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__RESP_QUEUE_RST_bp 2
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__RESP_QUEUE_RST_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__RESP_QUEUE_RST_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__TX_FIFO_RST_bm 0x8
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__TX_FIFO_RST_bp 3
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__TX_FIFO_RST_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__TX_FIFO_RST_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__RX_FIFO_RST_bm 0x10
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__RX_FIFO_RST_bp 4
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__RX_FIFO_RST_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__RX_FIFO_RST_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__IBI_QUEUE_RST_bm 0x20
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__IBI_QUEUE_RST_bp 5
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__IBI_QUEUE_RST_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RESET_CONTROL__IBI_QUEUE_RST_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::PRESENT_STATE
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__PRESENT_STATE__AC_CURRENT_OWN_bm 0x4
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__PRESENT_STATE__AC_CURRENT_OWN_bp 2
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__PRESENT_STATE__AC_CURRENT_OWN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__PRESENT_STATE__AC_CURRENT_OWN_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ed35_HC_INTERNAL_ERR_STAT_5520537d_HC_SEQ_CANCEL_STAT_31397eb4_HC_WARN_CMD_SEQ_STALL_STAT_160e03c4_SCHED_CMD_MISSED_TICK_STAT_e53d4035
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_INTERNAL_ERR_STAT_bm 0x400
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_INTERNAL_ERR_STAT_bp 10
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_INTERNAL_ERR_STAT_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_INTERNAL_ERR_STAT_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_SEQ_CANCEL_STAT_bm 0x800
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_SEQ_CANCEL_STAT_bp 11
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_SEQ_CANCEL_STAT_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_SEQ_CANCEL_STAT_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_WARN_CMD_SEQ_STALL_STAT_bm 0x1000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_WARN_CMD_SEQ_STALL_STAT_bp 12
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_WARN_CMD_SEQ_STALL_STAT_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_WARN_CMD_SEQ_STALL_STAT_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_ERR_CMD_SEQ_TIMEOUT_STAT_bm 0x2000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_ERR_CMD_SEQ_TIMEOUT_STAT_bp 13
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_ERR_CMD_SEQ_TIMEOUT_STAT_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__HC_ERR_CMD_SEQ_TIMEOUT_STAT_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__SCHED_CMD_MISSED_TICK_STAT_bm 0x4000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__SCHED_CMD_MISSED_TICK_STAT_bp 14
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__SCHED_CMD_MISSED_TICK_STAT_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_4456ED35_HC_INTERNAL_ERR_STAT_5520537D_HC_SEQ_CANCEL_STAT_31397EB4_HC_WARN_CMD_SEQ_STALL_STAT_160E03C4_SCHED_CMD_MISSED_TICK_STAT_E53D4035__SCHED_CMD_MISSED_TICK_STAT_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::INTR_STATUS_ENABLE
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_STAT_EN_bm 0x400
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_STAT_EN_bp 10
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_STAT_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_STAT_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_bm 0x800
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_bp 11
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_STAT_EN_bm 0x1000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_STAT_EN_bp 12
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_STAT_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_STAT_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_bm 0x2000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_bp 13
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_STAT_EN_bm 0x4000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_STAT_EN_bp 14
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_STAT_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_STAT_EN_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::INTR_SIGNAL_ENABLE
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_SIGNAL_EN_bm 0x400
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_SIGNAL_EN_bp 10
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_SIGNAL_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_SIGNAL_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_SIGNAL_EN_bm 0x800
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_SIGNAL_EN_bp 11
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_SIGNAL_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_SIGNAL_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_bm 0x1000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_bp 12
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_bm 0x2000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_bp 13
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_SIGNAL_EN_bm 0x4000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_SIGNAL_EN_bp 14
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_SIGNAL_EN_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_SIGNAL_EN_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::INTR_FORCE
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_INTERNAL_ERR_FORCE_bm 0x400
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_INTERNAL_ERR_FORCE_bp 10
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_INTERNAL_ERR_FORCE_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_INTERNAL_ERR_FORCE_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_SEQ_CANCEL_FORCE_bm 0x800
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_SEQ_CANCEL_FORCE_bp 11
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_SEQ_CANCEL_FORCE_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_SEQ_CANCEL_FORCE_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_WARN_CMD_SEQ_STALL_FORCE_bm 0x1000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_WARN_CMD_SEQ_STALL_FORCE_bp 12
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_WARN_CMD_SEQ_STALL_FORCE_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_WARN_CMD_SEQ_STALL_FORCE_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_ERR_CMD_SEQ_TIMEOUT_FORCE_bm 0x2000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_ERR_CMD_SEQ_TIMEOUT_FORCE_bp 13
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_ERR_CMD_SEQ_TIMEOUT_FORCE_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__HC_ERR_CMD_SEQ_TIMEOUT_FORCE_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__SCHED_CMD_MISSED_TICK_FORCE_bm 0x4000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__SCHED_CMD_MISSED_TICK_FORCE_bp 14
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__SCHED_CMD_MISSED_TICK_FORCE_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INTR_FORCE__SCHED_CMD_MISSED_TICK_FORCE_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::DAT_SECTION_OFFSET
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__TABLE_OFFSET_bm 0xfff
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__TABLE_OFFSET_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__TABLE_OFFSET_bw 12
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__TABLE_OFFSET_reset 0x400
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__TABLE_SIZE_bm 0x7f000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__TABLE_SIZE_bp 12
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__TABLE_SIZE_bw 7
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__TABLE_SIZE_reset 0x7f
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__ENTRY_SIZE_bm 0xf0000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__ENTRY_SIZE_bp 28
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__ENTRY_SIZE_bw 4
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DAT_SECTION_OFFSET__ENTRY_SIZE_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::DCT_SECTION_OFFSET
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_OFFSET_bm 0xfff
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_OFFSET_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_OFFSET_bw 12
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_OFFSET_reset 0x800
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_SIZE_bm 0x7f000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_SIZE_bp 12
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_SIZE_bw 7
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_SIZE_reset 0x7f
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_INDEX_bm 0xf80000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_INDEX_bp 19
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_INDEX_bw 5
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__TABLE_INDEX_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__ENTRY_SIZE_bm 0xf0000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__ENTRY_SIZE_bp 28
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__ENTRY_SIZE_bw 4
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DCT_SECTION_OFFSET__ENTRY_SIZE_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::RING_HEADERS_SECTION_OFFSET
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RING_HEADERS_SECTION_OFFSET__SECTION_OFFSET_bm 0xffff
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RING_HEADERS_SECTION_OFFSET__SECTION_OFFSET_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RING_HEADERS_SECTION_OFFSET__SECTION_OFFSET_bw 16
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__RING_HEADERS_SECTION_OFFSET__SECTION_OFFSET_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::PIO_SECTION_OFFSET
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__PIO_SECTION_OFFSET__SECTION_OFFSET_bm 0xffff
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__PIO_SECTION_OFFSET__SECTION_OFFSET_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__PIO_SECTION_OFFSET__SECTION_OFFSET_bw 16
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__PIO_SECTION_OFFSET__SECTION_OFFSET_reset 0x80

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::EXT_CAPS_SECTION_OFFSET
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__EXT_CAPS_SECTION_OFFSET__SECTION_OFFSET_bm 0xffff
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__EXT_CAPS_SECTION_OFFSET__SECTION_OFFSET_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__EXT_CAPS_SECTION_OFFSET__SECTION_OFFSET_bw 16
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__EXT_CAPS_SECTION_OFFSET__SECTION_OFFSET_reset 0x100

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::INT_CTRL_CMDS_EN
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INT_CTRL_CMDS_EN__ICC_SUPPORT_bm 0x1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INT_CTRL_CMDS_EN__ICC_SUPPORT_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INT_CTRL_CMDS_EN__ICC_SUPPORT_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INT_CTRL_CMDS_EN__ICC_SUPPORT_reset 0x1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INT_CTRL_CMDS_EN__MIPI_CMDS_SUPPORTED_bm 0xfffe
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INT_CTRL_CMDS_EN__MIPI_CMDS_SUPPORTED_bp 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INT_CTRL_CMDS_EN__MIPI_CMDS_SUPPORTED_bw 15
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__INT_CTRL_CMDS_EN__MIPI_CMDS_SUPPORTED_reset 0x35

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::IBI_NOTIFY_CTRL
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_HJ_REJECTED_bm 0x1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_HJ_REJECTED_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_HJ_REJECTED_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_HJ_REJECTED_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_CRR_REJECTED_bm 0x2
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_CRR_REJECTED_bp 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_CRR_REJECTED_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_CRR_REJECTED_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_IBI_REJECTED_bm 0x8
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_IBI_REJECTED_bp 3
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_IBI_REJECTED_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_NOTIFY_CTRL__NOTIFY_IBI_REJECTED_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::IBI_DATA_ABORT_CTRL
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__MATCH_IBI_ID_bm 0xff00
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__MATCH_IBI_ID_bp 8
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__MATCH_IBI_ID_bw 8
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__MATCH_IBI_ID_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__AFTER_N_CHUNKS_bm 0x30000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__AFTER_N_CHUNKS_bp 16
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__AFTER_N_CHUNKS_bw 2
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__AFTER_N_CHUNKS_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__MATCH_STATUS_TYPE_bm 0x1c0000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__MATCH_STATUS_TYPE_bp 18
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__MATCH_STATUS_TYPE_bw 3
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__MATCH_STATUS_TYPE_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON_bm 0x80000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON_bp 31
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::DEV_CTX_BASE_LO
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_BASE_LO__BASE_LO_bm 0x1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_BASE_LO__BASE_LO_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_BASE_LO__BASE_LO_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_BASE_LO__BASE_LO_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::DEV_CTX_BASE_HI
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_BASE_HI__BASE_HI_bm 0x1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_BASE_HI__BASE_HI_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_BASE_HI__BASE_HI_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_BASE_HI__BASE_HI_reset 0x0

// Reg - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35::DEV_CTX_SG
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_SG__LIST_SIZE_bm 0xffff
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_SG__LIST_SIZE_bp 0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_SG__LIST_SIZE_bw 16
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_SG__LIST_SIZE_reset 0x0
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_SG__BLP_bm 0x80000000
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_SG__BLP_bp 31
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_SG__BLP_bw 1
#define BASEREGS_PIO_OFFSET_80_EXT_OFFSET_100_DAT_TABLE_SIZE_7F_DAT_OFFSET_400_DCT_TABLE_SIZE_7F_DCT_OFFSET_800_MIPI_COMMANDS_35__DEV_CTX_SG__BLP_reset 0x0

// Regfile - BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35
typedef struct __attribute__ ((__packed__)) {
    uint32_t HCI_VERSION;
    uint32_t HC_CONTROL;
    uint32_t CONTROLLER_DEVICE_ADDR;
    uint32_t HC_CAPABILITIES;
    uint32_t RESET_CONTROL;
    uint32_t PRESENT_STATE;
    uint8_t RESERVED_18_1f[0x8];
    uint32_t INTR_STATUS;
    uint32_t INTR_STATUS_ENABLE;
    uint32_t INTR_SIGNAL_ENABLE;
    uint32_t INTR_FORCE;
    uint32_t DAT_SECTION_OFFSET;
    uint32_t DCT_SECTION_OFFSET;
    uint32_t RING_HEADERS_SECTION_OFFSET;
    uint32_t PIO_SECTION_OFFSET;
    uint32_t EXT_CAPS_SECTION_OFFSET;
    uint8_t RESERVED_44_4b[0x8];
    uint32_t INT_CTRL_CMDS_EN;
    uint8_t RESERVED_50_57[0x8];
    uint32_t IBI_NOTIFY_CTRL;
    uint32_t IBI_DATA_ABORT_CTRL;
    uint32_t DEV_CTX_BASE_LO;
    uint32_t DEV_CTX_BASE_HI;
    uint32_t DEV_CTX_SG;
} BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35_t;

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::COMMAND_PORT
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__COMMAND_PORT__COMMAND_DATA_bm 0xffffffff
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__COMMAND_PORT__COMMAND_DATA_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__COMMAND_PORT__COMMAND_DATA_bw 32

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::RESPONSE_PORT
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__RESPONSE_PORT__RESPONSE_DATA_bm 0xffffffff
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__RESPONSE_PORT__RESPONSE_DATA_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__RESPONSE_PORT__RESPONSE_DATA_bw 32

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::TX_DATA_PORT
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__TX_DATA_PORT__TX_DATA_bm 0xffffffff
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__TX_DATA_PORT__TX_DATA_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__TX_DATA_PORT__TX_DATA_bw 32

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::RX_DATA_PORT
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__RX_DATA_PORT__RX_DATA_bm 0xffffffff
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__RX_DATA_PORT__RX_DATA_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__RX_DATA_PORT__RX_DATA_bw 32

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::IBI_PORT
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__IBI_PORT__IBI_DATA_bm 0xffffffff
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__IBI_PORT__IBI_DATA_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__IBI_PORT__IBI_DATA_bw 32

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::QUEUE_THLD_CTRL
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__CMD_EMPTY_BUF_THLD_bm 0xff
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__CMD_EMPTY_BUF_THLD_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__CMD_EMPTY_BUF_THLD_bw 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__CMD_EMPTY_BUF_THLD_reset 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__RESP_BUF_THLD_bm 0xff00
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__RESP_BUF_THLD_bp 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__RESP_BUF_THLD_bw 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__RESP_BUF_THLD_reset 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__IBI_DATA_SEGMENT_SIZE_bm 0xff0000
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__IBI_DATA_SEGMENT_SIZE_bp 16
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__IBI_DATA_SEGMENT_SIZE_bw 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__IBI_DATA_SEGMENT_SIZE_reset 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__IBI_STATUS_THLD_bm 0xff000000
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__IBI_STATUS_THLD_bp 24
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__IBI_STATUS_THLD_bw 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_THLD_CTRL__IBI_STATUS_THLD_reset 0x1

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::DATA_BUFFER_THLD_CTRL
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__TX_BUF_THLD_bm 0x7
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__TX_BUF_THLD_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__TX_BUF_THLD_bw 3
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__TX_BUF_THLD_reset 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__RX_BUF_THLD_bm 0x700
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__RX_BUF_THLD_bp 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__RX_BUF_THLD_bw 3
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__RX_BUF_THLD_reset 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__TX_START_THLD_bm 0x70000
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__TX_START_THLD_bp 16
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__TX_START_THLD_bw 3
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__TX_START_THLD_reset 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__RX_START_THLD_bm 0x7000000
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__RX_START_THLD_bp 24
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__RX_START_THLD_bw 3
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__DATA_BUFFER_THLD_CTRL__RX_START_THLD_reset 0x1

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::QUEUE_SIZE
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__CR_QUEUE_SIZE_bm 0xff
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__CR_QUEUE_SIZE_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__CR_QUEUE_SIZE_bw 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__CR_QUEUE_SIZE_reset 0x40
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__IBI_STATUS_SIZE_bm 0xff00
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__IBI_STATUS_SIZE_bp 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__IBI_STATUS_SIZE_bw 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__IBI_STATUS_SIZE_reset 0xff
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_bm 0xff0000
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_bp 16
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_bw 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_reset 0x5
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_bm 0xff000000
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_bp 24
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_bw 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_reset 0x5

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::ALT_QUEUE_SIZE
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_bm 0xff
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_bw 8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_reset 0xff
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_bm 0x1000000
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_bp 24
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_reset 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_EN_bm 0x10000000
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_EN_bp 28
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_EN_reset 0x0

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_d0716a40_IBI_STATUS_THLD_STAT_a69a4555_RESP_READY_STAT_976af25d_RX_THLD_STAT_0f2071bf_TRANSFER_ABORT_STAT_1fe261ad_TRANSFER_ERR_STAT_8815d17d_TX_THLD_STAT_9fe979f6
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TX_THLD_STAT_bm 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TX_THLD_STAT_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TX_THLD_STAT_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TX_THLD_STAT_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__RX_THLD_STAT_bm 0x2
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__RX_THLD_STAT_bp 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__RX_THLD_STAT_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__RX_THLD_STAT_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__IBI_STATUS_THLD_STAT_bm 0x4
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__IBI_STATUS_THLD_STAT_bp 2
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__IBI_STATUS_THLD_STAT_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__IBI_STATUS_THLD_STAT_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__CMD_QUEUE_READY_STAT_bm 0x8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__CMD_QUEUE_READY_STAT_bp 3
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__CMD_QUEUE_READY_STAT_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__CMD_QUEUE_READY_STAT_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__RESP_READY_STAT_bm 0x10
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__RESP_READY_STAT_bp 4
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__RESP_READY_STAT_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__RESP_READY_STAT_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TRANSFER_ABORT_STAT_bm 0x20
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TRANSFER_ABORT_STAT_bp 5
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TRANSFER_ABORT_STAT_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TRANSFER_ABORT_STAT_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TRANSFER_ERR_STAT_bm 0x200
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TRANSFER_ERR_STAT_bp 9
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TRANSFER_ERR_STAT_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_D0716A40_IBI_STATUS_THLD_STAT_A69A4555_RESP_READY_STAT_976AF25D_RX_THLD_STAT_0F2071BF_TRANSFER_ABORT_STAT_1FE261AD_TRANSFER_ERR_STAT_8815D17D_TX_THLD_STAT_9FE979F6__TRANSFER_ERR_STAT_reset 0x0

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::PIO_INTR_STATUS_ENABLE
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TX_THLD_STAT_EN_bm 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TX_THLD_STAT_EN_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TX_THLD_STAT_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TX_THLD_STAT_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__RX_THLD_STAT_EN_bm 0x2
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__RX_THLD_STAT_EN_bp 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__RX_THLD_STAT_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__RX_THLD_STAT_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__IBI_STATUS_THLD_STAT_EN_bm 0x4
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__IBI_STATUS_THLD_STAT_EN_bp 2
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__IBI_STATUS_THLD_STAT_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__IBI_STATUS_THLD_STAT_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_STAT_EN_bm 0x8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_STAT_EN_bp 3
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_STAT_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_STAT_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__RESP_READY_STAT_EN_bm 0x10
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__RESP_READY_STAT_EN_bp 4
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__RESP_READY_STAT_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__RESP_READY_STAT_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_STAT_EN_bm 0x20
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_STAT_EN_bp 5
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_STAT_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_STAT_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_STAT_EN_bm 0x200
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_STAT_EN_bp 9
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_STAT_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_STAT_EN_reset 0x0

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::PIO_INTR_SIGNAL_ENABLE
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TX_THLD_SIGNAL_EN_bm 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TX_THLD_SIGNAL_EN_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TX_THLD_SIGNAL_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TX_THLD_SIGNAL_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__RX_THLD_SIGNAL_EN_bm 0x2
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__RX_THLD_SIGNAL_EN_bp 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__RX_THLD_SIGNAL_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__RX_THLD_SIGNAL_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_THLD_SIGNAL_EN_bm 0x4
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_THLD_SIGNAL_EN_bp 2
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_THLD_SIGNAL_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_THLD_SIGNAL_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_SIGNAL_EN_bm 0x8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_SIGNAL_EN_bp 3
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_SIGNAL_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_SIGNAL_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__RESP_READY_SIGNAL_EN_bm 0x10
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__RESP_READY_SIGNAL_EN_bp 4
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__RESP_READY_SIGNAL_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__RESP_READY_SIGNAL_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_SIGNAL_EN_bm 0x20
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_SIGNAL_EN_bp 5
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_SIGNAL_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_SIGNAL_EN_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_SIGNAL_EN_bm 0x200
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_SIGNAL_EN_bp 9
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_SIGNAL_EN_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_SIGNAL_EN_reset 0x0

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::PIO_INTR_FORCE
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TX_THLD_FORCE_bm 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TX_THLD_FORCE_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TX_THLD_FORCE_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TX_THLD_FORCE_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__RX_THLD_FORCE_bm 0x2
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__RX_THLD_FORCE_bp 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__RX_THLD_FORCE_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__RX_THLD_FORCE_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__IBI_THLD_FORCE_bm 0x4
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__IBI_THLD_FORCE_bp 2
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__IBI_THLD_FORCE_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__IBI_THLD_FORCE_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__CMD_QUEUE_READY_FORCE_bm 0x8
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__CMD_QUEUE_READY_FORCE_bp 3
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__CMD_QUEUE_READY_FORCE_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__CMD_QUEUE_READY_FORCE_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__RESP_READY_FORCE_bm 0x10
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__RESP_READY_FORCE_bp 4
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__RESP_READY_FORCE_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__RESP_READY_FORCE_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TRANSFER_ABORT_FORCE_bm 0x20
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TRANSFER_ABORT_FORCE_bp 5
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TRANSFER_ABORT_FORCE_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TRANSFER_ABORT_FORCE_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TRANSFER_ERR_FORCE_bm 0x200
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TRANSFER_ERR_FORCE_bp 9
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TRANSFER_ERR_FORCE_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_INTR_FORCE__TRANSFER_ERR_FORCE_reset 0x0

// Reg - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0::PIO_CONTROL
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__ENABLE_bm 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__ENABLE_bp 0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__ENABLE_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__ENABLE_reset 0x1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__RS_bm 0x2
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__RS_bp 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__RS_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__RS_reset 0x0
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__ABORT_bm 0x4
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__ABORT_bp 2
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__ABORT_bw 1
#define PIOREGS_CMD_FIFO_SIZE_40_RESP_FIFO_SIZE_FF_IBI_FIFO_SIZE_FF_TX_FIFO_SIZE_5_RX_FIFO_SIZE_5_EXT_IBI_SIZE_0__PIO_CONTROL__ABORT_reset 0x0

// Regfile - PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0
typedef struct __attribute__ ((__packed__)) {
    uint32_t COMMAND_PORT;
    uint32_t RESPONSE_PORT;
    union {
        uint32_t TX_DATA_PORT;
        uint32_t RX_DATA_PORT;
    };
    uint32_t IBI_PORT;
    uint32_t QUEUE_THLD_CTRL;
    uint32_t DATA_BUFFER_THLD_CTRL;
    uint32_t QUEUE_SIZE;
    uint32_t ALT_QUEUE_SIZE;
    uint32_t PIO_INTR_STATUS;
    uint32_t PIO_INTR_STATUS_ENABLE;
    uint32_t PIO_INTR_SIGNAL_ENABLE;
    uint32_t PIO_INTR_FORCE;
    uint32_t PIO_CONTROL;
} PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0_t;

// Reg - SecureFirmwareRecoveryInterfaceRegisters::EXTCAP_HEADER
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bm 0xff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_reset 0xc0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bm 0xffff00
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bp 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bw 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_reset 0x20

// Reg - SecureFirmwareRecoveryInterfaceRegisters::PROT_CAP_0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_0__REC_MAGIC_STRING_0_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_0__REC_MAGIC_STRING_0_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_0__REC_MAGIC_STRING_0_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_0__REC_MAGIC_STRING_0_reset 0x2050434f

// Reg - SecureFirmwareRecoveryInterfaceRegisters::PROT_CAP_1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_1__REC_MAGIC_STRING_1_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_1__REC_MAGIC_STRING_1_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_1__REC_MAGIC_STRING_1_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_1__REC_MAGIC_STRING_1_reset 0x56434552

// Reg - SecureFirmwareRecoveryInterfaceRegisters::PROT_CAP_2
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__REC_PROT_VERSION_bm 0xffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__REC_PROT_VERSION_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__REC_PROT_VERSION_bw 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__REC_PROT_VERSION_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__AGENT_CAPS_bm 0xffff0000
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__AGENT_CAPS_bp 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__AGENT_CAPS_bw 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__AGENT_CAPS_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::PROT_CAP_3
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__NUM_OF_CMS_REGIONS_bm 0xff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__NUM_OF_CMS_REGIONS_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__NUM_OF_CMS_REGIONS_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__NUM_OF_CMS_REGIONS_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__MAX_RESP_TIME_bm 0xff00
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__MAX_RESP_TIME_bp 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__MAX_RESP_TIME_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__MAX_RESP_TIME_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__HEARTBEAT_PERIOD_bm 0xff0000
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__HEARTBEAT_PERIOD_bp 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__HEARTBEAT_PERIOD_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__HEARTBEAT_PERIOD_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::DEVICE_ID_0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__DESC_TYPE_bm 0xff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__DESC_TYPE_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__DESC_TYPE_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__DESC_TYPE_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__VENDOR_SPECIFIC_STR_LENGTH_bm 0xff00
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__VENDOR_SPECIFIC_STR_LENGTH_bp 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__VENDOR_SPECIFIC_STR_LENGTH_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__VENDOR_SPECIFIC_STR_LENGTH_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__DATA_bm 0xffff0000
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__DATA_bp 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__DATA_bw 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__DATA_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::DEVICE_ID_1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_1__DATA_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_1__DATA_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_1__DATA_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_1__DATA_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::DEVICE_ID_2
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_2__DATA_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_2__DATA_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_2__DATA_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_2__DATA_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::DEVICE_ID_3
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_3__DATA_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_3__DATA_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_3__DATA_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_3__DATA_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::DEVICE_ID_4
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_4__DATA_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_4__DATA_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_4__DATA_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_4__DATA_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::DEVICE_ID_5
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_5__DATA_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_5__DATA_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_5__DATA_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_5__DATA_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::DEVICE_ID_RESERVED
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_RESERVED__DATA_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_RESERVED__DATA_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_RESERVED__DATA_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_RESERVED__DATA_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::DEVICE_STATUS_0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__DEV_STATUS_bm 0xff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__DEV_STATUS_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__DEV_STATUS_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__DEV_STATUS_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__PROT_ERROR_bm 0xff00
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__PROT_ERROR_bp 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__PROT_ERROR_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__PROT_ERROR_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__REC_REASON_CODE_bm 0xffff0000
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__REC_REASON_CODE_bp 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__REC_REASON_CODE_bw 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__REC_REASON_CODE_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::DEVICE_STATUS_1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__HEARTBEAT_bm 0xffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__HEARTBEAT_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__HEARTBEAT_bw 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__HEARTBEAT_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__VENDOR_STATUS_LENGTH_bm 0x1ff0000
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__VENDOR_STATUS_LENGTH_bp 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__VENDOR_STATUS_LENGTH_bw 9
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__VENDOR_STATUS_LENGTH_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__VENDOR_STATUS_bm 0xfe000000
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__VENDOR_STATUS_bp 25
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__VENDOR_STATUS_bw 7
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__VENDOR_STATUS_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::DEVICE_RESET
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__RESET_CTRL_bm 0xff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__RESET_CTRL_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__RESET_CTRL_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__RESET_CTRL_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__FORCED_RECOVERY_bm 0xff00
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__FORCED_RECOVERY_bp 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__FORCED_RECOVERY_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__FORCED_RECOVERY_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__IF_CTRL_bm 0xff0000
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__IF_CTRL_bp 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__IF_CTRL_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__IF_CTRL_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::RECOVERY_CTRL
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__CMS_bm 0xff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__CMS_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__CMS_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__CMS_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__REC_IMG_SEL_bm 0xff00
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__REC_IMG_SEL_bp 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__REC_IMG_SEL_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__REC_IMG_SEL_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__ACTIVATE_REC_IMG_bm 0xff0000
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__ACTIVATE_REC_IMG_bp 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__ACTIVATE_REC_IMG_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__ACTIVATE_REC_IMG_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::RECOVERY_STATUS
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__DEV_REC_STATUS_bm 0xf
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__DEV_REC_STATUS_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__DEV_REC_STATUS_bw 4
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__DEV_REC_STATUS_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__REC_IMG_INDEX_bm 0xf0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__REC_IMG_INDEX_bp 4
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__REC_IMG_INDEX_bw 4
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__REC_IMG_INDEX_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__VENDOR_SPECIFIC_STATUS_bm 0xff00
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__VENDOR_SPECIFIC_STATUS_bp 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__VENDOR_SPECIFIC_STATUS_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__VENDOR_SPECIFIC_STATUS_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::HW_STATUS
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__TEMP_CRITICAL_bm 0x1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__TEMP_CRITICAL_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__TEMP_CRITICAL_bw 1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__TEMP_CRITICAL_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__SOFT_ERR_bm 0x2
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__SOFT_ERR_bp 1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__SOFT_ERR_bw 1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__SOFT_ERR_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__FATAL_ERR_bm 0x4
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__FATAL_ERR_bp 2
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__FATAL_ERR_bw 1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__FATAL_ERR_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__RESERVED_7_3_bm 0xf8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__RESERVED_7_3_bp 3
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__RESERVED_7_3_bw 5
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__RESERVED_7_3_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__VENDOR_HW_STATUS_bm 0xff00
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__VENDOR_HW_STATUS_bp 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__VENDOR_HW_STATUS_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__VENDOR_HW_STATUS_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__CTEMP_bm 0xff0000
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__CTEMP_bp 16
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__CTEMP_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__CTEMP_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__VENDOR_HW_STATUS_LEN_bm 0xff000000
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__VENDOR_HW_STATUS_LEN_bp 24
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__VENDOR_HW_STATUS_LEN_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__VENDOR_HW_STATUS_LEN_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::INDIRECT_FIFO_CTRL_0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__CMS_bm 0xff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__CMS_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__CMS_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__CMS_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__RESET_bm 0xff00
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__RESET_bp 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__RESET_bw 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__RESET_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::INDIRECT_FIFO_CTRL_1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_1__IMAGE_SIZE_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_1__IMAGE_SIZE_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_1__IMAGE_SIZE_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_1__IMAGE_SIZE_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::INDIRECT_FIFO_STATUS_0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__EMPTY_bm 0x1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__EMPTY_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__EMPTY_bw 1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__EMPTY_reset 0x1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__FULL_bm 0x2
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__FULL_bp 1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__FULL_bw 1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__FULL_reset 0x0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__REGION_TYPE_bm 0x700
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__REGION_TYPE_bp 8
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__REGION_TYPE_bw 3
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__REGION_TYPE_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::INDIRECT_FIFO_STATUS_1
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_1__WRITE_INDEX_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_1__WRITE_INDEX_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_1__WRITE_INDEX_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_1__WRITE_INDEX_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::INDIRECT_FIFO_STATUS_2
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_2__READ_INDEX_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_2__READ_INDEX_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_2__READ_INDEX_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_2__READ_INDEX_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::INDIRECT_FIFO_STATUS_3
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_3__FIFO_SIZE_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_3__FIFO_SIZE_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_3__FIFO_SIZE_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_3__FIFO_SIZE_reset 0x40

// Reg - SecureFirmwareRecoveryInterfaceRegisters::INDIRECT_FIFO_STATUS_4
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_4__MAX_TRANSFER_SIZE_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_4__MAX_TRANSFER_SIZE_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_4__MAX_TRANSFER_SIZE_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_4__MAX_TRANSFER_SIZE_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::INDIRECT_FIFO_RESERVED
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_RESERVED__DATA_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_RESERVED__DATA_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_RESERVED__DATA_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_RESERVED__DATA_reset 0x0

// Reg - SecureFirmwareRecoveryInterfaceRegisters::INDIRECT_FIFO_DATA
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_DATA__DATA_bm 0xffffffff
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_DATA__DATA_bp 0
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_DATA__DATA_bw 32
#define SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_DATA__DATA_reset 0x0

// Regfile - SecureFirmwareRecoveryInterfaceRegisters
typedef struct __attribute__ ((__packed__)) {
    uint32_t EXTCAP_HEADER;
    uint32_t PROT_CAP_0;
    uint32_t PROT_CAP_1;
    uint32_t PROT_CAP_2;
    uint32_t PROT_CAP_3;
    uint32_t DEVICE_ID_0;
    uint32_t DEVICE_ID_1;
    uint32_t DEVICE_ID_2;
    uint32_t DEVICE_ID_3;
    uint32_t DEVICE_ID_4;
    uint32_t DEVICE_ID_5;
    uint32_t DEVICE_ID_RESERVED;
    uint32_t DEVICE_STATUS_0;
    uint32_t DEVICE_STATUS_1;
    uint32_t DEVICE_RESET;
    uint32_t RECOVERY_CTRL;
    uint32_t RECOVERY_STATUS;
    uint32_t HW_STATUS;
    uint32_t INDIRECT_FIFO_CTRL_0;
    uint32_t INDIRECT_FIFO_CTRL_1;
    uint32_t INDIRECT_FIFO_STATUS_0;
    uint32_t INDIRECT_FIFO_STATUS_1;
    uint32_t INDIRECT_FIFO_STATUS_2;
    uint32_t INDIRECT_FIFO_STATUS_3;
    uint32_t INDIRECT_FIFO_STATUS_4;
    uint32_t INDIRECT_FIFO_RESERVED;
    uint32_t INDIRECT_FIFO_DATA;
} SecureFirmwareRecoveryInterfaceRegisters_t;

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::EXTCAP_HEADER
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__EXTCAP_HEADER__CAP_ID_bm 0xff
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__EXTCAP_HEADER__CAP_ID_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__EXTCAP_HEADER__CAP_ID_bw 8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__EXTCAP_HEADER__CAP_ID_reset 0x12
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__EXTCAP_HEADER__CAP_LENGTH_bm 0xffff00
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__EXTCAP_HEADER__CAP_LENGTH_bp 8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__EXTCAP_HEADER__CAP_LENGTH_bw 16
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__EXTCAP_HEADER__CAP_LENGTH_reset 0x10

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_CONTROL
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__PENDING_RX_NACK_bm 0x1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__PENDING_RX_NACK_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__PENDING_RX_NACK_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__HANDOFF_DELAY_NACK_bm 0x2
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__HANDOFF_DELAY_NACK_bp 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__HANDOFF_DELAY_NACK_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__ACR_FSM_OP_SELECT_bm 0x4
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__ACR_FSM_OP_SELECT_bp 2
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__ACR_FSM_OP_SELECT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__PRIME_ACCEPT_GETACCCR_bm 0x8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__PRIME_ACCEPT_GETACCCR_bp 3
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__PRIME_ACCEPT_GETACCCR_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__HANDOFF_DEEP_SLEEP_bm 0x10
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__HANDOFF_DEEP_SLEEP_bp 4
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__HANDOFF_DEEP_SLEEP_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__HANDOFF_DEEP_SLEEP_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__CR_REQUEST_SEND_bm 0x20
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__CR_REQUEST_SEND_bp 5
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__CR_REQUEST_SEND_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__CR_REQUEST_SEND_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__BAST_CCC_IBI_RING_bm 0x700
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__BAST_CCC_IBI_RING_bp 8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__BAST_CCC_IBI_RING_bw 3
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__BAST_CCC_IBI_RING_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__TARGET_XACT_ENABLE_bm 0x1000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__TARGET_XACT_ENABLE_bp 12
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__TARGET_XACT_ENABLE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__TARGET_XACT_ENABLE_reset 0x1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_SETAASA_ENABLE_bm 0x2000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_SETAASA_ENABLE_bp 13
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_SETAASA_ENABLE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_SETAASA_ENABLE_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_SETDASA_ENABLE_bm 0x4000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_SETDASA_ENABLE_bp 14
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_SETDASA_ENABLE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_SETDASA_ENABLE_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_ENTDAA_ENABLE_bm 0x8000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_ENTDAA_ENABLE_bp 15
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_ENTDAA_ENABLE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__DAA_ENTDAA_ENABLE_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__RSTACT_DEFBYTE_02_bm 0x100000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__RSTACT_DEFBYTE_02_bp 20
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__RSTACT_DEFBYTE_02_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__RSTACT_DEFBYTE_02_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__STBY_CR_ENABLE_INIT_bm 0xc0000000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__STBY_CR_ENABLE_INIT_bp 30
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__STBY_CR_ENABLE_INIT_bw 2
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CONTROL__STBY_CR_ENABLE_INIT_reset 0x0

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_DEVICE_ADDR
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__STATIC_ADDR_bm 0x7f
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__STATIC_ADDR_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__STATIC_ADDR_bw 7
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__STATIC_ADDR_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__STATIC_ADDR_VALID_bm 0x8000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__STATIC_ADDR_VALID_bp 15
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__STATIC_ADDR_VALID_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__STATIC_ADDR_VALID_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_bm 0x7f0000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_bp 16
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_bw 7
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bm 0x80000000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bp 31
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_VALID_reset 0x0

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_CAPABILITIES
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__SIMPLE_CRR_SUPPORT_bm 0x20
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__SIMPLE_CRR_SUPPORT_bp 5
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__SIMPLE_CRR_SUPPORT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__SIMPLE_CRR_SUPPORT_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__TARGET_XACT_SUPPORT_bm 0x1000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__TARGET_XACT_SUPPORT_bp 12
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__TARGET_XACT_SUPPORT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__TARGET_XACT_SUPPORT_reset 0x1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_SETAASA_SUPPORT_bm 0x2000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_SETAASA_SUPPORT_bp 13
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_SETAASA_SUPPORT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_SETAASA_SUPPORT_reset 0x1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_SETDASA_SUPPORT_bm 0x4000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_SETDASA_SUPPORT_bp 14
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_SETDASA_SUPPORT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_SETDASA_SUPPORT_reset 0x1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_ENTDAA_SUPPORT_bm 0x8000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_ENTDAA_SUPPORT_bp 15
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_ENTDAA_SUPPORT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CAPABILITIES__DAA_ENTDAA_SUPPORT_reset 0x0

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::__rsvd_0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5____RSVD_0____RSVD_bm 0xffffffff
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5____RSVD_0____RSVD_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5____RSVD_0____RSVD_bw 32

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_STATUS
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_STATUS__AC_CURRENT_OWN_bm 0x4
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_STATUS__AC_CURRENT_OWN_bp 2
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_STATUS__AC_CURRENT_OWN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_STATUS__SIMPLE_CRR_STATUS_bm 0xe0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_STATUS__SIMPLE_CRR_STATUS_bp 5
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_STATUS__SIMPLE_CRR_STATUS_bw 3
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_STATUS__HJ_REQ_STATUS_bm 0x100
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_STATUS__HJ_REQ_STATUS_bp 8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_STATUS__HJ_REQ_STATUS_bw 1

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_DEVICE_CHAR
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__PID_HI_bm 0xfffe
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__PID_HI_bp 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__PID_HI_bw 15
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__PID_HI_reset 0x7fff
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__DCR_bm 0xff0000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__DCR_bp 16
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__DCR_bw 8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__DCR_reset 0xbd
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__BCR_VAR_bm 0x1f000000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__BCR_VAR_bp 24
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__BCR_VAR_bw 5
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__BCR_VAR_reset 0x6
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__BCR_FIXED_bm 0xe0000000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__BCR_FIXED_bp 29
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__BCR_FIXED_bw 3
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_CHAR__BCR_FIXED_reset 0x1

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_DEVICE_PID_LO
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_PID_LO__PID_LO_bm 0xffffffff
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_PID_LO__PID_LO_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_PID_LO__PID_LO_bw 32
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_DEVICE_PID_LO__PID_LO_reset 0x5a00a5

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_INTR_STATUS
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_REMAIN_STAT_bm 0x1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_REMAIN_STAT_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_REMAIN_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_PRIMED_STAT_bm 0x2
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_PRIMED_STAT_bp 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_PRIMED_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_FAIL_STAT_bm 0x4
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_FAIL_STAT_bp 2
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_FAIL_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_M3_STAT_bm 0x8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_M3_STAT_bp 3
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_M3_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CRR_RESPONSE_STAT_bm 0x400
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CRR_RESPONSE_STAT_bp 10
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CRR_RESPONSE_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_DYN_ADDR_STAT_bm 0x800
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_DYN_ADDR_STAT_bp 11
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_DYN_ADDR_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_NACKED_STAT_bm 0x1000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_NACKED_STAT_bp 12
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_NACKED_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_OK_STAT_bm 0x2000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_OK_STAT_bp 13
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_OK_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_ERR_STAT_bm 0x4000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_ERR_STAT_bp 14
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_ERR_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_OP_RSTACT_STAT_bm 0x10000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_OP_RSTACT_STAT_bp 16
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_OP_RSTACT_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__STBY_CR_OP_RSTACT_STAT_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CCC_PARAM_MODIFIED_STAT_bm 0x20000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CCC_PARAM_MODIFIED_STAT_bp 17
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CCC_PARAM_MODIFIED_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CCC_UNHANDLED_NACK_STAT_bm 0x40000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CCC_UNHANDLED_NACK_STAT_bp 18
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CCC_UNHANDLED_NACK_STAT_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CCC_FATAL_RSTDAA_ERR_STAT_bm 0x80000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CCC_FATAL_RSTDAA_ERR_STAT_bp 19
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_STATUS__CCC_FATAL_RSTDAA_ERR_STAT_bw 1

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::__rsvd_1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5____RSVD_1____RSVD_bm 0xffffffff
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5____RSVD_1____RSVD_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5____RSVD_1____RSVD_bw 32

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_INTR_SIGNAL_ENABLE
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_REMAIN_SIGNAL_EN_bm 0x1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_REMAIN_SIGNAL_EN_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_REMAIN_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_PRIMED_SIGNAL_EN_bm 0x2
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_PRIMED_SIGNAL_EN_bp 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_PRIMED_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_FAIL_SIGNAL_EN_bm 0x4
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_FAIL_SIGNAL_EN_bp 2
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_FAIL_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_M3_SIGNAL_EN_bm 0x8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_M3_SIGNAL_EN_bp 3
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_M3_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CRR_RESPONSE_SIGNAL_EN_bm 0x400
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CRR_RESPONSE_SIGNAL_EN_bp 10
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CRR_RESPONSE_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_DYN_ADDR_SIGNAL_EN_bm 0x800
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_DYN_ADDR_SIGNAL_EN_bp 11
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_DYN_ADDR_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_NACKED_SIGNAL_EN_bm 0x1000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_NACKED_SIGNAL_EN_bp 12
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_NACKED_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_OK_SIGNAL_EN_bm 0x2000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_OK_SIGNAL_EN_bp 13
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_OK_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_ERR_SIGNAL_EN_bm 0x4000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_ERR_SIGNAL_EN_bp 14
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_ERR_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_OP_RSTACT_SIGNAL_EN_bm 0x10000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_OP_RSTACT_SIGNAL_EN_bp 16
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_OP_RSTACT_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_OP_RSTACT_SIGNAL_EN_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CCC_PARAM_MODIFIED_SIGNAL_EN_bm 0x20000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CCC_PARAM_MODIFIED_SIGNAL_EN_bp 17
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CCC_PARAM_MODIFIED_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CCC_UNHANDLED_NACK_SIGNAL_EN_bm 0x40000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CCC_UNHANDLED_NACK_SIGNAL_EN_bp 18
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CCC_UNHANDLED_NACK_SIGNAL_EN_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CCC_FATAL_RSTDAA_ERR_SIGNAL_EN_bm 0x80000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CCC_FATAL_RSTDAA_ERR_SIGNAL_EN_bp 19
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_SIGNAL_ENABLE__CCC_FATAL_RSTDAA_ERR_SIGNAL_EN_bw 1

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_INTR_FORCE
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CRR_RESPONSE_FORCE_bm 0x400
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CRR_RESPONSE_FORCE_bp 10
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CRR_RESPONSE_FORCE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_DYN_ADDR_FORCE_bm 0x800
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_DYN_ADDR_FORCE_bp 11
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_DYN_ADDR_FORCE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_NACKED_FORCE_bm 0x1000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_NACKED_FORCE_bp 12
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_NACKED_FORCE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_OK_FORCE_bm 0x2000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_OK_FORCE_bp 13
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_OK_FORCE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_ERR_FORCE_bm 0x4000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_ERR_FORCE_bp 14
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_ERR_FORCE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_OP_RSTACT_FORCE_bm 0x10000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_OP_RSTACT_FORCE_bp 16
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__STBY_CR_OP_RSTACT_FORCE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CCC_PARAM_MODIFIED_FORCE_bm 0x20000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CCC_PARAM_MODIFIED_FORCE_bp 17
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CCC_PARAM_MODIFIED_FORCE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CCC_UNHANDLED_NACK_FORCE_bm 0x40000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CCC_UNHANDLED_NACK_FORCE_bp 18
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CCC_UNHANDLED_NACK_FORCE_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CCC_FATAL_RSTDAA_ERR_FORCE_bm 0x80000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CCC_FATAL_RSTDAA_ERR_FORCE_bp 19
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_INTR_FORCE__CCC_FATAL_RSTDAA_ERR_FORCE_bw 1

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_CCC_CONFIG_GETCAPS
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP1_BUS_CONFIG_bm 0x7
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP1_BUS_CONFIG_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP1_BUS_CONFIG_bw 3
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP2_DEV_INTERACT_bm 0xf00
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP2_DEV_INTERACT_bp 8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP2_DEV_INTERACT_bw 4

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_CCC_CONFIG_RSTACT_PARAMS
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RST_ACTION_bm 0xff
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RST_ACTION_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RST_ACTION_bw 8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RST_ACTION_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_PERIPHERAL_bm 0xff00
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_PERIPHERAL_bp 8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_PERIPHERAL_bw 8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_PERIPHERAL_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_TARGET_bm 0xff0000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_TARGET_bp 16
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_TARGET_bw 8
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_TARGET_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_DYNAMIC_ADDR_bm 0x80000000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_DYNAMIC_ADDR_bp 31
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_DYNAMIC_ADDR_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_DYNAMIC_ADDR_reset 0x1

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::STBY_CR_VIRT_DEVICE_ADDR
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_STATIC_ADDR_bm 0x7f
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_STATIC_ADDR_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_STATIC_ADDR_bw 7
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_STATIC_ADDR_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_STATIC_ADDR_VALID_bm 0x8000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_STATIC_ADDR_VALID_bp 15
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_STATIC_ADDR_VALID_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_STATIC_ADDR_VALID_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_DYNAMIC_ADDR_bm 0x7f0000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_DYNAMIC_ADDR_bp 16
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_DYNAMIC_ADDR_bw 7
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_DYNAMIC_ADDR_reset 0x0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_DYNAMIC_ADDR_VALID_bm 0x80000000
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_DYNAMIC_ADDR_VALID_bp 31
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_DYNAMIC_ADDR_VALID_bw 1
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__STBY_CR_VIRT_DEVICE_ADDR__VIRT_DYNAMIC_ADDR_VALID_reset 0x0

// Reg - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5::__rsvd_3
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5____RSVD_3____RSVD_bm 0xffffffff
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5____RSVD_3____RSVD_bp 0
#define STANDBYCONTROLLERMODEREGISTERS_PID_HI_7FFF_PID_LO_5A00A5____RSVD_3____RSVD_bw 32

// Regfile - StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5
typedef struct __attribute__ ((__packed__)) {
    uint32_t EXTCAP_HEADER;
    uint32_t STBY_CR_CONTROL;
    uint32_t STBY_CR_DEVICE_ADDR;
    uint32_t STBY_CR_CAPABILITIES;
    uint32_t __rsvd_0;
    uint32_t STBY_CR_STATUS;
    uint32_t STBY_CR_DEVICE_CHAR;
    uint32_t STBY_CR_DEVICE_PID_LO;
    uint32_t STBY_CR_INTR_STATUS;
    uint32_t __rsvd_1;
    uint32_t STBY_CR_INTR_SIGNAL_ENABLE;
    uint32_t STBY_CR_INTR_FORCE;
    uint32_t STBY_CR_CCC_CONFIG_GETCAPS;
    uint32_t STBY_CR_CCC_CONFIG_RSTACT_PARAMS;
    uint32_t STBY_CR_VIRT_DEVICE_ADDR;
    uint32_t __rsvd_3;
} StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5_t;

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::EXTCAP_HEADER
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__EXTCAP_HEADER__CAP_ID_bm 0xff
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__EXTCAP_HEADER__CAP_ID_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__EXTCAP_HEADER__CAP_ID_bw 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__EXTCAP_HEADER__CAP_ID_reset 0xc4
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__EXTCAP_HEADER__CAP_LENGTH_bm 0xffff00
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__EXTCAP_HEADER__CAP_LENGTH_bp 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__EXTCAP_HEADER__CAP_LENGTH_bw 16
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__EXTCAP_HEADER__CAP_LENGTH_reset 0x10

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::CONTROL
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__HJ_EN_bm 0x400
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__HJ_EN_bp 10
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__HJ_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__HJ_EN_reset 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__CRR_EN_bm 0x800
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__CRR_EN_bp 11
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__CRR_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__CRR_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__IBI_EN_bm 0x1000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__IBI_EN_bp 12
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__IBI_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__IBI_EN_reset 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__IBI_RETRY_NUM_bm 0xe000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__IBI_RETRY_NUM_bp 13
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__IBI_RETRY_NUM_bw 3
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__CONTROL__IBI_RETRY_NUM_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::STATUS
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__STATUS__PROTOCOL_ERROR_bm 0x2000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__STATUS__PROTOCOL_ERROR_bp 13
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__STATUS__PROTOCOL_ERROR_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__STATUS__PROTOCOL_ERROR_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__STATUS__LAST_IBI_STATUS_bm 0xc000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__STATUS__LAST_IBI_STATUS_bp 14
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__STATUS__LAST_IBI_STATUS_bw 2
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__STATUS__LAST_IBI_STATUS_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::RESET_CONTROL
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__SOFT_RST_bm 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__SOFT_RST_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__SOFT_RST_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__SOFT_RST_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__TX_DESC_RST_bm 0x2
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__TX_DESC_RST_bp 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__TX_DESC_RST_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__TX_DESC_RST_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__RX_DESC_RST_bm 0x4
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__RX_DESC_RST_bp 2
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__RX_DESC_RST_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__RX_DESC_RST_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__TX_DATA_RST_bm 0x8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__TX_DATA_RST_bp 3
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__TX_DATA_RST_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__TX_DATA_RST_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__RX_DATA_RST_bm 0x10
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__RX_DATA_RST_bp 4
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__RX_DATA_RST_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__RX_DATA_RST_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__IBI_QUEUE_RST_bm 0x20
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__IBI_QUEUE_RST_bp 5
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__IBI_QUEUE_RST_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RESET_CONTROL__IBI_QUEUE_RST_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::INTERRUPT_STATUS
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_STAT_bm 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_STAT_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_STAT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_STAT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_STAT_bm 0x2
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_STAT_bp 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_STAT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_STAT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_TIMEOUT_bm 0x4
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_TIMEOUT_bp 2
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_TIMEOUT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_TIMEOUT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_TIMEOUT_bm 0x8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_TIMEOUT_bp 3
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_TIMEOUT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_TIMEOUT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DATA_THLD_STAT_bm 0x100
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DATA_THLD_STAT_bp 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DATA_THLD_STAT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DATA_THLD_STAT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DATA_THLD_STAT_bm 0x200
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DATA_THLD_STAT_bp 9
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DATA_THLD_STAT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DATA_THLD_STAT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_THLD_STAT_bm 0x400
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_THLD_STAT_bp 10
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_THLD_STAT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TX_DESC_THLD_STAT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_THLD_STAT_bm 0x800
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_THLD_STAT_bp 11
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_THLD_STAT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__RX_DESC_THLD_STAT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__IBI_THLD_STAT_bm 0x1000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__IBI_THLD_STAT_bp 12
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__IBI_THLD_STAT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__IBI_THLD_STAT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__IBI_DONE_bm 0x2000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__IBI_DONE_bp 13
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__IBI_DONE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__IBI_DONE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__PENDING_INTERRUPT_bm 0x78000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__PENDING_INTERRUPT_bp 15
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__PENDING_INTERRUPT_bw 4
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__PENDING_INTERRUPT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TRANSFER_ABORT_STAT_bm 0x2000000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TRANSFER_ABORT_STAT_bp 25
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TRANSFER_ABORT_STAT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TRANSFER_ABORT_STAT_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TRANSFER_ERR_STAT_bm 0x80000000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TRANSFER_ERR_STAT_bp 31
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TRANSFER_ERR_STAT_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_STATUS__TRANSFER_ERR_STAT_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::INTERRUPT_ENABLE
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_STAT_EN_bm 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_STAT_EN_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_STAT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_STAT_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_STAT_EN_bm 0x2
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_STAT_EN_bp 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_STAT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_STAT_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_TIMEOUT_EN_bm 0x4
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_TIMEOUT_EN_bp 2
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_TIMEOUT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_TIMEOUT_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_TIMEOUT_EN_bm 0x8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_TIMEOUT_EN_bp 3
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_TIMEOUT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_TIMEOUT_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DATA_THLD_STAT_EN_bm 0x100
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DATA_THLD_STAT_EN_bp 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DATA_THLD_STAT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DATA_THLD_STAT_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DATA_THLD_STAT_EN_bm 0x200
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DATA_THLD_STAT_EN_bp 9
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DATA_THLD_STAT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DATA_THLD_STAT_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_THLD_STAT_EN_bm 0x400
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_THLD_STAT_EN_bp 10
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_THLD_STAT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TX_DESC_THLD_STAT_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_THLD_STAT_EN_bm 0x800
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_THLD_STAT_EN_bp 11
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_THLD_STAT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__RX_DESC_THLD_STAT_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__IBI_THLD_STAT_EN_bm 0x1000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__IBI_THLD_STAT_EN_bp 12
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__IBI_THLD_STAT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__IBI_THLD_STAT_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__IBI_DONE_EN_bm 0x2000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__IBI_DONE_EN_bp 13
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__IBI_DONE_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__IBI_DONE_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TRANSFER_ABORT_STAT_EN_bm 0x2000000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TRANSFER_ABORT_STAT_EN_bp 25
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TRANSFER_ABORT_STAT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TRANSFER_ABORT_STAT_EN_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TRANSFER_ERR_STAT_EN_bm 0x80000000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TRANSFER_ERR_STAT_EN_bp 31
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TRANSFER_ERR_STAT_EN_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_ENABLE__TRANSFER_ERR_STAT_EN_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::INTERRUPT_FORCE
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_STAT_FORCE_bm 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_STAT_FORCE_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_STAT_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_STAT_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_STAT_FORCE_bm 0x2
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_STAT_FORCE_bp 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_STAT_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_STAT_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_TIMEOUT_FORCE_bm 0x4
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_TIMEOUT_FORCE_bp 2
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_TIMEOUT_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_TIMEOUT_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_TIMEOUT_FORCE_bm 0x8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_TIMEOUT_FORCE_bp 3
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_TIMEOUT_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_TIMEOUT_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DATA_THLD_FORCE_bm 0x100
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DATA_THLD_FORCE_bp 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DATA_THLD_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DATA_THLD_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DATA_THLD_FORCE_bm 0x200
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DATA_THLD_FORCE_bp 9
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DATA_THLD_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DATA_THLD_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_THLD_FORCE_bm 0x400
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_THLD_FORCE_bp 10
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_THLD_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TX_DESC_THLD_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_THLD_FORCE_bm 0x800
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_THLD_FORCE_bp 11
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_THLD_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__RX_DESC_THLD_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__IBI_THLD_FORCE_bm 0x1000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__IBI_THLD_FORCE_bp 12
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__IBI_THLD_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__IBI_THLD_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__IBI_DONE_FORCE_bm 0x2000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__IBI_DONE_FORCE_bp 13
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__IBI_DONE_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__IBI_DONE_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TRANSFER_ABORT_STAT_FORCE_bm 0x2000000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TRANSFER_ABORT_STAT_FORCE_bp 25
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TRANSFER_ABORT_STAT_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TRANSFER_ABORT_STAT_FORCE_reset 0x0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TRANSFER_ERR_STAT_FORCE_bm 0x80000000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TRANSFER_ERR_STAT_FORCE_bp 31
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TRANSFER_ERR_STAT_FORCE_bw 1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__INTERRUPT_FORCE__TRANSFER_ERR_STAT_FORCE_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::RX_DESC_QUEUE_PORT
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RX_DESC_QUEUE_PORT__RX_DESC_bm 0xffffffff
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RX_DESC_QUEUE_PORT__RX_DESC_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RX_DESC_QUEUE_PORT__RX_DESC_bw 32
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RX_DESC_QUEUE_PORT__RX_DESC_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::RX_DATA_PORT
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RX_DATA_PORT__RX_DATA_bm 0xffffffff
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RX_DATA_PORT__RX_DATA_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RX_DATA_PORT__RX_DATA_bw 32
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__RX_DATA_PORT__RX_DATA_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::TX_DESC_QUEUE_PORT
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__TX_DESC_QUEUE_PORT__TX_DESC_bm 0xffffffff
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__TX_DESC_QUEUE_PORT__TX_DESC_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__TX_DESC_QUEUE_PORT__TX_DESC_bw 32
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__TX_DESC_QUEUE_PORT__TX_DESC_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::TX_DATA_PORT
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__TX_DATA_PORT__TX_DATA_bm 0xffffffff
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__TX_DATA_PORT__TX_DATA_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__TX_DATA_PORT__TX_DATA_bw 32
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__TX_DATA_PORT__TX_DATA_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::IBI_PORT
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__IBI_PORT__IBI_DATA_bm 0xffffffff
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__IBI_PORT__IBI_DATA_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__IBI_PORT__IBI_DATA_bw 32
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__IBI_PORT__IBI_DATA_reset 0x0

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::QUEUE_SIZE
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__RX_DESC_BUFFER_SIZE_bm 0xff
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__RX_DESC_BUFFER_SIZE_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__RX_DESC_BUFFER_SIZE_bw 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__RX_DESC_BUFFER_SIZE_reset 0x5
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__TX_DESC_BUFFER_SIZE_bm 0xff00
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__TX_DESC_BUFFER_SIZE_bp 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__TX_DESC_BUFFER_SIZE_bw 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__TX_DESC_BUFFER_SIZE_reset 0x5
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_bm 0xff0000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_bp 16
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_bw 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_reset 0x5
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_bm 0xff000000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_bp 24
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_bw 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_reset 0x5

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::IBI_QUEUE_SIZE
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__IBI_QUEUE_SIZE__IBI_QUEUE_SIZE_bm 0xff
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__IBI_QUEUE_SIZE__IBI_QUEUE_SIZE_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__IBI_QUEUE_SIZE__IBI_QUEUE_SIZE_bw 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__IBI_QUEUE_SIZE__IBI_QUEUE_SIZE_reset 0x5

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::QUEUE_THLD_CTRL
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__TX_DESC_THLD_bm 0xff
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__TX_DESC_THLD_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__TX_DESC_THLD_bw 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__TX_DESC_THLD_reset 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__RX_DESC_THLD_bm 0xff00
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__RX_DESC_THLD_bp 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__RX_DESC_THLD_bw 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__RX_DESC_THLD_reset 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__IBI_THLD_bm 0xff000000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__IBI_THLD_bp 24
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__IBI_THLD_bw 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__QUEUE_THLD_CTRL__IBI_THLD_reset 0x1

// Reg - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5::DATA_BUFFER_THLD_CTRL
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__TX_DATA_THLD_bm 0x7
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__TX_DATA_THLD_bp 0
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__TX_DATA_THLD_bw 3
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__TX_DATA_THLD_reset 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__RX_DATA_THLD_bm 0x700
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__RX_DATA_THLD_bp 8
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__RX_DATA_THLD_bw 3
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__RX_DATA_THLD_reset 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__TX_START_THLD_bm 0x70000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__TX_START_THLD_bp 16
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__TX_START_THLD_bw 3
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__TX_START_THLD_reset 0x1
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__RX_START_THLD_bm 0x7000000
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__RX_START_THLD_bp 24
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__RX_START_THLD_bw 3
#define TARGETTRANSACTIONINTERFACEREGISTERS_RX_DESC_FIFO_SIZE_5_TX_DESC_FIFO_SIZE_5_RX_FIFO_SIZE_5_TX_FIFO_SIZE_5_IBI_FIFO_SIZE_5__DATA_BUFFER_THLD_CTRL__RX_START_THLD_reset 0x1

// Regfile - TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5
typedef struct __attribute__ ((__packed__)) {
    uint32_t EXTCAP_HEADER;
    uint32_t CONTROL;
    uint32_t STATUS;
    uint32_t RESET_CONTROL;
    uint32_t INTERRUPT_STATUS;
    uint32_t INTERRUPT_ENABLE;
    uint32_t INTERRUPT_FORCE;
    uint32_t RX_DESC_QUEUE_PORT;
    uint32_t RX_DATA_PORT;
    uint32_t TX_DESC_QUEUE_PORT;
    uint32_t TX_DATA_PORT;
    uint32_t IBI_PORT;
    uint32_t QUEUE_SIZE;
    uint32_t IBI_QUEUE_SIZE;
    uint32_t QUEUE_THLD_CTRL;
    uint32_t DATA_BUFFER_THLD_CTRL;
} TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5_t;

// Reg - SoCManagementInterfaceRegisters::EXTCAP_HEADER
#define SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bm 0xff
#define SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bw 8
#define SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_reset 0xc1
#define SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bm 0xffff00
#define SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bp 8
#define SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bw 16
#define SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_reset 0x18

// Reg - SoCManagementInterfaceRegisters::SOC_MGMT_CONTROL
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_CONTROL__PLACEHOLDER_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_CONTROL__PLACEHOLDER_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_CONTROL__PLACEHOLDER_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_CONTROL__PLACEHOLDER_reset 0x0

// Reg - SoCManagementInterfaceRegisters::SOC_MGMT_STATUS
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_STATUS__PLACEHOLDER_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_STATUS__PLACEHOLDER_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_STATUS__PLACEHOLDER_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_STATUS__PLACEHOLDER_reset 0x0

// Reg - SoCManagementInterfaceRegisters::SOC_MGMT_RSVD_0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_0__PLACEHOLDER_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_0__PLACEHOLDER_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_0__PLACEHOLDER_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_0__PLACEHOLDER_reset 0x0

// Reg - SoCManagementInterfaceRegisters::SOC_MGMT_RSVD_1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_1__PLACEHOLDER_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_1__PLACEHOLDER_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_1__PLACEHOLDER_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_1__PLACEHOLDER_reset 0x0

// Reg - SoCManagementInterfaceRegisters::SOC_MGMT_RSVD_2
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_2__PLACEHOLDER_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_2__PLACEHOLDER_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_2__PLACEHOLDER_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_2__PLACEHOLDER_reset 0x0

// Reg - SoCManagementInterfaceRegisters::SOC_MGMT_RSVD_3
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_3__PLACEHOLDER_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_3__PLACEHOLDER_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_3__PLACEHOLDER_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_RSVD_3__PLACEHOLDER_reset 0x0

// Reg - SoCManagementInterfaceRegisters::SOC_PAD_CONF
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__INPUT_ENABLE_bm 0x1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__INPUT_ENABLE_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__INPUT_ENABLE_bw 1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__INPUT_ENABLE_reset 0x1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__SCHMITT_EN_bm 0x2
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__SCHMITT_EN_bp 1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__SCHMITT_EN_bw 1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__SCHMITT_EN_reset 0x0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__KEEPER_EN_bm 0x4
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__KEEPER_EN_bp 2
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__KEEPER_EN_bw 1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__KEEPER_EN_reset 0x0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PULL_DIR_bm 0x8
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PULL_DIR_bp 3
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PULL_DIR_bw 1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PULL_DIR_reset 0x0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PULL_EN_bm 0x10
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PULL_EN_bp 4
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PULL_EN_bw 1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PULL_EN_reset 0x0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__IO_INVERSION_bm 0x20
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__IO_INVERSION_bp 5
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__IO_INVERSION_bw 1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__IO_INVERSION_reset 0x0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__OD_EN_bm 0x40
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__OD_EN_bp 6
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__OD_EN_bw 1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__OD_EN_reset 0x0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__VIRTUAL_OD_EN_bm 0x80
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__VIRTUAL_OD_EN_bp 7
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__VIRTUAL_OD_EN_bw 1
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__VIRTUAL_OD_EN_reset 0x0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PAD_TYPE_bm 0xff000000
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PAD_TYPE_bp 24
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PAD_TYPE_bw 8
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_CONF__PAD_TYPE_reset 0x1

// Reg - SoCManagementInterfaceRegisters::SOC_PAD_ATTR
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_ATTR__DRIVE_SLEW_RATE_bm 0xff00
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_ATTR__DRIVE_SLEW_RATE_bp 8
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_ATTR__DRIVE_SLEW_RATE_bw 8
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_ATTR__DRIVE_SLEW_RATE_reset 0xf
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_ATTR__DRIVE_STRENGTH_bm 0xff000000
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_ATTR__DRIVE_STRENGTH_bp 24
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_ATTR__DRIVE_STRENGTH_bw 8
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_PAD_ATTR__DRIVE_STRENGTH_reset 0xf

// Reg - SoCManagementInterfaceRegisters::SOC_MGMT_FEATURE_2
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_FEATURE_2__PLACEHOLDER_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_FEATURE_2__PLACEHOLDER_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_FEATURE_2__PLACEHOLDER_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_FEATURE_2__PLACEHOLDER_reset 0x0

// Reg - SoCManagementInterfaceRegisters::SOC_MGMT_FEATURE_3
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_FEATURE_3__PLACEHOLDER_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_FEATURE_3__PLACEHOLDER_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_FEATURE_3__PLACEHOLDER_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__SOC_MGMT_FEATURE_3__PLACEHOLDER_reset 0x0

// Reg - SoCManagementInterfaceRegisters::T_R_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_R_REG__T_R_bm 0xfffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_R_REG__T_R_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_R_REG__T_R_bw 20
#define SOCMANAGEMENTINTERFACEREGISTERS__T_R_REG__T_R_reset 0x0

// Reg - SoCManagementInterfaceRegisters::T_F_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_F_REG__T_F_bm 0xfffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_F_REG__T_F_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_F_REG__T_F_bw 20
#define SOCMANAGEMENTINTERFACEREGISTERS__T_F_REG__T_F_reset 0x0

// Reg - SoCManagementInterfaceRegisters::T_SU_DAT_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_DAT_REG__T_SU_DAT_bm 0xfffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_DAT_REG__T_SU_DAT_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_DAT_REG__T_SU_DAT_bw 20
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_DAT_REG__T_SU_DAT_reset 0x0

// Reg - SoCManagementInterfaceRegisters::T_HD_DAT_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HD_DAT_REG__T_HD_DAT_bm 0xfffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HD_DAT_REG__T_HD_DAT_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HD_DAT_REG__T_HD_DAT_bw 20
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HD_DAT_REG__T_HD_DAT_reset 0x0

// Reg - SoCManagementInterfaceRegisters::T_HIGH_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HIGH_REG__T_HIGH_bm 0xfffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HIGH_REG__T_HIGH_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HIGH_REG__T_HIGH_bw 20
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HIGH_REG__T_HIGH_reset 0x0

// Reg - SoCManagementInterfaceRegisters::T_LOW_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_LOW_REG__T_LOW_bm 0xfffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_LOW_REG__T_LOW_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_LOW_REG__T_LOW_bw 20
#define SOCMANAGEMENTINTERFACEREGISTERS__T_LOW_REG__T_LOW_reset 0x0

// Reg - SoCManagementInterfaceRegisters::T_HD_STA_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HD_STA_REG__T_HD_STA_bm 0xfffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HD_STA_REG__T_HD_STA_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HD_STA_REG__T_HD_STA_bw 20
#define SOCMANAGEMENTINTERFACEREGISTERS__T_HD_STA_REG__T_HD_STA_reset 0x0

// Reg - SoCManagementInterfaceRegisters::T_SU_STA_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_STA_REG__T_SU_STA_bm 0xfffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_STA_REG__T_SU_STA_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_STA_REG__T_SU_STA_bw 20
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_STA_REG__T_SU_STA_reset 0x0

// Reg - SoCManagementInterfaceRegisters::T_SU_STO_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_STO_REG__T_SU_STO_bm 0xfffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_STO_REG__T_SU_STO_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_STO_REG__T_SU_STO_bw 20
#define SOCMANAGEMENTINTERFACEREGISTERS__T_SU_STO_REG__T_SU_STO_reset 0x0

// Reg - SoCManagementInterfaceRegisters::T_FREE_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_FREE_REG__T_FREE_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_FREE_REG__T_FREE_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_FREE_REG__T_FREE_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__T_FREE_REG__T_FREE_reset 0xc

// Reg - SoCManagementInterfaceRegisters::T_AVAL_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_AVAL_REG__T_AVAL_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_AVAL_REG__T_AVAL_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_AVAL_REG__T_AVAL_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__T_AVAL_REG__T_AVAL_reset 0x12c

// Reg - SoCManagementInterfaceRegisters::T_IDLE_REG
#define SOCMANAGEMENTINTERFACEREGISTERS__T_IDLE_REG__T_IDLE_bm 0xffffffff
#define SOCMANAGEMENTINTERFACEREGISTERS__T_IDLE_REG__T_IDLE_bp 0
#define SOCMANAGEMENTINTERFACEREGISTERS__T_IDLE_REG__T_IDLE_bw 32
#define SOCMANAGEMENTINTERFACEREGISTERS__T_IDLE_REG__T_IDLE_reset 0xea60

// Regfile - SoCManagementInterfaceRegisters
typedef struct __attribute__ ((__packed__)) {
    uint32_t EXTCAP_HEADER;
    uint32_t SOC_MGMT_CONTROL;
    uint32_t SOC_MGMT_STATUS;
    uint32_t SOC_MGMT_RSVD_0;
    uint32_t SOC_MGMT_RSVD_1;
    uint32_t SOC_MGMT_RSVD_2;
    uint32_t SOC_MGMT_RSVD_3;
    uint32_t SOC_PAD_CONF;
    uint32_t SOC_PAD_ATTR;
    uint32_t SOC_MGMT_FEATURE_2;
    uint32_t SOC_MGMT_FEATURE_3;
    uint32_t T_R_REG;
    uint32_t T_F_REG;
    uint32_t T_SU_DAT_REG;
    uint32_t T_HD_DAT_REG;
    uint32_t T_HIGH_REG;
    uint32_t T_LOW_REG;
    uint32_t T_HD_STA_REG;
    uint32_t T_SU_STA_REG;
    uint32_t T_SU_STO_REG;
    uint32_t T_FREE_REG;
    uint32_t T_AVAL_REG;
    uint32_t T_IDLE_REG;
} SoCManagementInterfaceRegisters_t;

// Reg - ControllerConfigRegisters::EXTCAP_HEADER
#define CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_ID_bm 0xff
#define CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_ID_bp 0
#define CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_ID_bw 8
#define CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_ID_reset 0x2
#define CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bm 0xffff00
#define CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bp 8
#define CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bw 16
#define CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_LENGTH_reset 0x2

// Reg - ControllerConfigRegisters::CONTROLLER_CONFIG
#define CONTROLLERCONFIGREGISTERS__CONTROLLER_CONFIG__OPERATION_MODE_bm 0x30
#define CONTROLLERCONFIGREGISTERS__CONTROLLER_CONFIG__OPERATION_MODE_bp 4
#define CONTROLLERCONFIGREGISTERS__CONTROLLER_CONFIG__OPERATION_MODE_bw 2
#define CONTROLLERCONFIGREGISTERS__CONTROLLER_CONFIG__OPERATION_MODE_reset 0x1

// Regfile - ControllerConfigRegisters
typedef struct __attribute__ ((__packed__)) {
    uint32_t EXTCAP_HEADER;
    uint32_t CONTROLLER_CONFIG;
} ControllerConfigRegisters_t;

// Reg - ECRegisters_pid_hi_7fff_pid_lo_5a00a5::TERMINATION_EXTCAP_HEADER
#define ECREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__TERMINATION_EXTCAP_HEADER__CAP_ID_bm 0xff
#define ECREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__TERMINATION_EXTCAP_HEADER__CAP_ID_bp 0
#define ECREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__TERMINATION_EXTCAP_HEADER__CAP_ID_bw 8
#define ECREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__TERMINATION_EXTCAP_HEADER__CAP_ID_reset 0x0
#define ECREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__TERMINATION_EXTCAP_HEADER__CAP_LENGTH_bm 0xffff00
#define ECREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__TERMINATION_EXTCAP_HEADER__CAP_LENGTH_bp 8
#define ECREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__TERMINATION_EXTCAP_HEADER__CAP_LENGTH_bw 16
#define ECREGISTERS_PID_HI_7FFF_PID_LO_5A00A5__TERMINATION_EXTCAP_HEADER__CAP_LENGTH_reset 0x1

// Regfile - ECRegisters_pid_hi_7fff_pid_lo_5a00a5
typedef struct __attribute__ ((__packed__)) {
    SecureFirmwareRecoveryInterfaceRegisters_t SecFwRecoveryIf;
    uint8_t RESERVED_6c_7f[0x14];
    StandbyControllerModeRegisters_pid_hi_7fff_pid_lo_5a00a5_t StdbyCtrlMode;
    TargetTransactionInterfaceRegisters_rx_desc_fifo_size_5_tx_desc_fifo_size_5_rx_fifo_size_5_tx_fifo_size_5_ibi_fifo_size_5_t TTI;
    SoCManagementInterfaceRegisters_t SoCMgmtIf;
    uint8_t RESERVED_15c_15f[0x4];
    ControllerConfigRegisters_t CtrlCfg;
    uint32_t TERMINATION_EXTCAP_HEADER;
} ECRegisters_pid_hi_7fff_pid_lo_5a00a5_t;

// Reg - DAT_structure
#define DAT_STRUCTURE__STATIC_ADDRESS_bm 0x7f
#define DAT_STRUCTURE__STATIC_ADDRESS_bp 0
#define DAT_STRUCTURE__STATIC_ADDRESS_bw 7
#define DAT_STRUCTURE__IBI_PAYLOAD_bm 0x1000
#define DAT_STRUCTURE__IBI_PAYLOAD_bp 12
#define DAT_STRUCTURE__IBI_PAYLOAD_bw 1
#define DAT_STRUCTURE__IBI_REJECT_bm 0x2000
#define DAT_STRUCTURE__IBI_REJECT_bp 13
#define DAT_STRUCTURE__IBI_REJECT_bw 1
#define DAT_STRUCTURE__CRR_REJECT_bm 0x4000
#define DAT_STRUCTURE__CRR_REJECT_bp 14
#define DAT_STRUCTURE__CRR_REJECT_bw 1
#define DAT_STRUCTURE__TS_bm 0x8000
#define DAT_STRUCTURE__TS_bp 15
#define DAT_STRUCTURE__TS_bw 1
#define DAT_STRUCTURE__DYNAMIC_ADDRESS_bm 0xff0000
#define DAT_STRUCTURE__DYNAMIC_ADDRESS_bp 16
#define DAT_STRUCTURE__DYNAMIC_ADDRESS_bw 8
#define DAT_STRUCTURE__RING_ID_bm 0x1c000000
#define DAT_STRUCTURE__RING_ID_bp 26
#define DAT_STRUCTURE__RING_ID_bw 3
#define DAT_STRUCTURE__DEV_NACK_RETRY_CNT_bm 0x60000000
#define DAT_STRUCTURE__DEV_NACK_RETRY_CNT_bp 29
#define DAT_STRUCTURE__DEV_NACK_RETRY_CNT_bw 2
#define DAT_STRUCTURE__DEVICE_bm 0x80000000
#define DAT_STRUCTURE__DEVICE_bp 31
#define DAT_STRUCTURE__DEVICE_bw 1
#define DAT_STRUCTURE__AUTOCMD_MASK_bm 0xff00000000
#define DAT_STRUCTURE__AUTOCMD_MASK_bp 32
#define DAT_STRUCTURE__AUTOCMD_MASK_bw 8
#define DAT_STRUCTURE__AUTOCMD_VALUE_bm 0xff0000000000
#define DAT_STRUCTURE__AUTOCMD_VALUE_bp 40
#define DAT_STRUCTURE__AUTOCMD_VALUE_bw 8
#define DAT_STRUCTURE__AUTOCMD_MODE_bm 0x7000000000000
#define DAT_STRUCTURE__AUTOCMD_MODE_bp 48
#define DAT_STRUCTURE__AUTOCMD_MODE_bw 3
#define DAT_STRUCTURE__AUTOCMD_HDR_CODE_bm 0x7f8000000000000
#define DAT_STRUCTURE__AUTOCMD_HDR_CODE_bp 51
#define DAT_STRUCTURE__AUTOCMD_HDR_CODE_bw 8

// Mem - I3CCSR::DAT
typedef struct __attribute__ ((__packed__)) {
    uint64_t DAT_MEMORY[128];
} I3CCSR__DAT_t;

// Reg - DCT_structure
#define DCT_STRUCTURE__PID_HI_bm 0xffffffff
#define DCT_STRUCTURE__PID_HI_bp 0
#define DCT_STRUCTURE__PID_HI_bw 32
#define DCT_STRUCTURE__PID_LO_bm 0xffff00000000
#define DCT_STRUCTURE__PID_LO_bp 32
#define DCT_STRUCTURE__PID_LO_bw 16
#define DCT_STRUCTURE__DCR_bm 0xff0000000000000000
#define DCT_STRUCTURE__DCR_bp 64
#define DCT_STRUCTURE__DCR_bw 8
#define DCT_STRUCTURE__BCR_bm 0xff000000000000000000
#define DCT_STRUCTURE__BCR_bp 72
#define DCT_STRUCTURE__BCR_bw 8
#define DCT_STRUCTURE__DYNAMIC_ADDRESS_bm 0xff000000000000000000000000
#define DCT_STRUCTURE__DYNAMIC_ADDRESS_bp 96
#define DCT_STRUCTURE__DYNAMIC_ADDRESS_bw 8

// Mem - I3CCSR::DCT
typedef struct __attribute__ ((__packed__)) {
    uint32_t DCT_MEMORY[128][4];
} I3CCSR__DCT_t;

// Addrmap - I3CCSR
typedef struct __attribute__ ((__packed__)) {
    BaseRegs_PIO_offset_80_Ext_offset_100_DAT_table_size_7f_DAT_offset_400_DCT_table_size_7f_DCT_offset_800_MIPI_commands_35_t I3CBase;
    uint8_t RESERVED_6c_7f[0x14];
    PIORegs_cmd_fifo_size_40_resp_fifo_size_ff_ibi_fifo_size_ff_tx_fifo_size_5_rx_fifo_size_5_ext_ibi_size_0_t PIOControl;
    uint8_t RESERVED_b4_ff[0x4c];
    ECRegisters_pid_hi_7fff_pid_lo_5a00a5_t I3C_EC;
    uint8_t RESERVED_26c_3ff[0x194];
    I3CCSR__DAT_t DAT;
    I3CCSR__DCT_t DCT;
} I3CCSR_t;


static_assert(sizeof(I3CCSR_t) == 0x1000, "Packing error");

#ifdef __cplusplus
}
#endif

#endif /* I3C_REGISTERS_H */
