<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='144' type='const llvm::RegisterBankInfo::PartialMapping *'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='157' u='w' c='_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='160' u='r' c='_ZNK4llvm16RegisterBankInfo12ValueMapping5beginEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='161' u='r' c='_ZNK4llvm16RegisterBankInfo12ValueMapping3endEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='168' u='r' c='_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='122' u='r' c='_ZNK4llvm13RegBankSelect15assignmentMatchEjRKNS_16RegisterBankInfo12ValueMappingERb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='182' u='r' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='184' u='r' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='263' u='r' c='_ZNK4llvm13RegBankSelect13getRepairCostERKNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='604' u='r' c='_ZN4llvm13RegBankSelect12applyMappingERNS_12MachineInstrERKNS_16RegisterBankInfo18InstructionMappingERNS_15SmallVectorImplINS0_18RepairingPlacementEEE'/>
<offset>0</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='143'>/// How the value is broken down between the different register banks.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='131' u='r' c='_ZN4llvm26AArch64GenRegisterBankInfo17checkValueMapImplEjjjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='185' u='r' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='189' u='r' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='185' u='r' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='189' u='r' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='185' u='r' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='189' u='r' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='185' u='r' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='189' u='r' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='146' u='r' c='_ZN4llvm6AMDGPU15getValueMappingEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='147' u='r' c='_ZN4llvm6AMDGPU15getValueMappingEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='84' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='85' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='86' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='87' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='88' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='88' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='94' u='r' c='_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE'/>
