
State Machine - |project|mil2_FSM:mil2_unit|m2_state
Name m2_state~94 m2_state~93 m2_state~92 m2_state~91 m2_state~90 m2_state~89 m2_state~88 
m2_state.S_FSM2_IDLE 0 0 0 0 0 0 0 
m2_state.DP_RAM_LOAD_1 0 0 0 0 0 0 1 
m2_state.DP_RAM_LOAD_2 0 0 0 0 0 1 0 
m2_state.DP_RAM_LOAD_3 0 0 0 0 0 1 1 
m2_state.DP_RAM_LOAD_4 0 0 0 0 1 0 0 
m2_state.DP_RAM_LOAD_5 0 0 0 0 1 0 1 
m2_state.DP_RAM_LOAD_6 0 0 0 0 1 1 0 
m2_state.DP_RAM_LOAD_7 0 0 0 0 1 1 1 
m2_state.DP_RAM_LOAD_8 0 0 0 1 0 0 0 
m2_state.DP_RAM_LOAD_9 0 0 0 1 0 0 1 
m2_state.DP_RAM_LOAD_10 0 0 0 1 0 1 0 
m2_state.DP_RAM_LOAD_11 0 0 0 1 0 1 1 
m2_state.DP_RAM_LOAD_12 0 0 0 1 1 0 0 
m2_state.DP_RAM_LOAD_13 0 0 0 1 1 0 1 
m2_state.DP_RAM_LOAD_14 0 0 0 1 1 1 0 
m2_state.DP_RAM_LOAD_15 0 0 0 1 1 1 1 
m2_state.DP_RAM_LOAD_16 0 0 1 0 0 0 0 
m2_state.DP_RAM_LOAD_17 0 0 1 0 0 0 1 
m2_state.DP_RAM_LOAD_18 0 0 1 0 0 1 0 
m2_state.DP_RAM_LOAD_19 0 0 1 0 0 1 1 
m2_state.DP_RAM_LOAD_20 0 0 1 0 1 0 0 
m2_state.DP_RAM_LOAD_21 0 0 1 0 1 0 1 
m2_state.DP_RAM_LOAD_22 0 0 1 0 1 1 0 
m2_state.DP_RAM_LOAD_23 0 0 1 0 1 1 1 
m2_state.DP_RAM_LOAD_24 0 0 1 1 0 0 0 
m2_state.DP_RAM_LOAD_25 0 0 1 1 0 0 1 
m2_state.DP_RAM_LOAD_26 0 0 1 1 0 1 0 
m2_state.DP_RAM_LOAD_27 0 0 1 1 0 1 1 
m2_state.DP_RAM_LOAD_28 0 0 1 1 1 0 0 
m2_state.DP_RAM_LOAD_29 0 0 1 1 1 0 1 
m2_state.DP_RAM_LOAD_30 0 0 1 1 1 1 0 
m2_state.DP_RAM_LOAD_31 0 0 1 1 1 1 1 
m2_state.DP_RAM_LOAD_32 0 1 0 0 0 0 0 
m2_state.S_INIT_ADDR_COUNT 0 1 0 0 0 0 1 
m2_state.S_INIT_ADDR_COUNT_2 0 1 0 0 0 1 0 
m2_state.S_INIT_ADDR_COUNT_3 0 1 0 0 0 1 1 
m2_state.S_INIT_CYC_ADDR_FETCH 0 1 0 0 1 0 0 
m2_state.S_INIT_CYC_ADDR_FETCH_1 0 1 0 0 1 0 1 
m2_state.S_INIT_CYC_FETCH_LEAD_OUT 0 1 0 0 1 1 0 
m2_state.S_INIT_CYC_FETCH_LEAD_OUT_1 0 1 0 0 1 1 1 
m2_state.S_INIT_SC 0 1 0 1 0 0 0 
m2_state.S_dummy 0 1 0 1 0 0 1 
m2_state.S_dummy1 0 1 0 1 0 1 0 
m2_state.S_INTI_SC_1 0 1 0 1 1 0 0 
m2_state.S_CYC_INTI_SC 0 1 0 1 1 0 1 
m2_state.S_CYC_INTI_SC_1 0 1 0 1 1 1 0 
m2_state.S_CYC_INTI_SC_2 0 1 0 1 1 1 1 
m2_state.S_CYC_INTI_SC_3 0 1 1 0 0 0 0 
m2_state.S_CYC_INTI_SC_4 0 1 1 0 0 0 1 
m2_state.S_CYC_INTI_SC_5 0 1 1 0 0 1 0 
m2_state.S_CYC_INTI_SC_6 0 1 1 0 0 1 1 
m2_state.S_CYC_INTI_SC_7 0 1 1 0 1 0 0 
m2_state.S_CYC_TWO_INTI_SC 0 1 1 0 1 1 0 
m2_state.S_CYC_TWO_INTI_SC_1 0 1 1 0 1 1 1 
m2_state.S_CYC_TWO_INTI_SC_2 0 1 1 1 0 0 0 
m2_state.S_CYC_TWO_INTI_SC_3 0 1 1 1 0 0 1 
m2_state.S_CYC_TWO_INTI_SC_4 0 1 1 1 0 1 0 
m2_state.S_CYC_TWO_INTI_SC_5 0 1 1 1 0 1 1 
m2_state.S_CYC_TWO_INTI_SC_6 0 1 1 1 1 0 0 
m2_state.S_CYC_TWO_INTI_SC_7 0 1 1 1 1 0 1 
m2_state.S_SC_LEAD_OUT 0 1 1 1 1 1 0 
m2_state.S_SC_LEAD_OUT_1 0 1 1 1 1 1 1 
m2_state.S_FULL_CYC 1 0 0 0 0 0 0 
m2_state.S_FULL_CYC_1 1 0 0 0 0 0 1 
m2_state.S_START_CYC 1 0 0 0 0 1 0 
m2_state.S_START_CYC_1 1 0 0 0 0 1 1 
m2_state.S_START_CYC_2 1 0 0 0 1 0 0 
m2_state.S_START_CYC_3 1 0 0 0 1 0 1 
m2_state.S_START_CYC_4 1 0 0 0 1 1 0 
m2_state.S_START_CYC_5 1 0 0 0 1 1 1 
m2_state.S_START_CYC_6 1 0 0 1 0 0 0 
m2_state.S_START_CYC_7 1 0 0 1 0 0 1 
m2_state.S_START_TWO_CYC 1 0 0 1 0 1 0 
m2_state.S_START_TWO_CYC_1 1 0 0 1 0 1 1 
m2_state.S_START_TWO_CYC_2 1 0 0 1 1 0 0 
m2_state.S_START_TWO_CYC_3 1 0 0 1 1 0 1 
m2_state.S_START_TWO_CYC_4 1 0 0 1 1 1 0 
m2_state.S_START_TWO_CYC_5 1 0 0 1 1 1 1 
m2_state.S_START_TWO_CYC_6 1 0 1 0 0 0 0 
m2_state.S_START_TWO_CYC_7 1 0 1 0 0 0 1 
m2_state.S_CYC_LEAD_IN 1 0 1 0 0 1 0 
m2_state.S_CYC_LEAD_IN_1 1 0 1 0 0 1 1 
m2_state.S_CYC_LEAD_IN_2 1 0 1 0 1 0 0 
m2_state.S_CYC_TWO_INTI_CS_8 1 0 1 0 1 1 0 

State Machine - |project|mil1_FSM:mil1_unit|csc_odd_val_select
Name csc_odd_val_select~3 csc_odd_val_select~2 
csc_odd_val_select.00 0 0 
csc_odd_val_select.01 0 1 
csc_odd_val_select.10 1 0 

State Machine - |project|mil1_FSM:mil1_unit|m1_state
Name m1_state~37 m1_state~36 m1_state~35 m1_state~34 m1_state~33 
m1_state.S_FSM_IDLE 0 0 0 0 0 
m1_state.S_LOAD_READ 0 0 0 0 1 
m1_state.S_INTI_FSM 0 0 0 1 0 
m1_state.S_INTI_FSM_1 0 0 0 1 1 
m1_state.S_INTI_INT_U 0 0 1 0 0 
m1_state.S_INTI_INT_U_1 0 0 1 0 1 
m1_state.S_INTI_INT_V 0 0 1 1 0 
m1_state.S_INTI_INT_V_1 0 0 1 1 1 
m1_state.S_INTI_INTERPOLATION 0 1 0 0 0 
m1_state.S_INTI_INTERPOLATION_1 0 1 0 0 1 
m1_state.S_INTI_INTERPOLATION_2 0 1 0 1 0 
m1_state.S_INTI_INTERPOLATION_3 0 1 0 1 1 
m1_state.S_INTI_INTERPOLATION_4 0 1 1 0 0 
m1_state.S_INTI_INTERPOLATION_5 0 1 1 0 1 
m1_state.S_INTI_INTERPOLATION_6 0 1 1 1 0 
m1_state.S_CYC_CSC_INT 0 1 1 1 1 
m1_state.S_CYC_CSC_INT_1 1 0 0 0 0 
m1_state.S_CYC_CSC_INT_2 1 0 0 0 1 
m1_state.S_CYC_CSC_INT_3 1 0 0 1 0 
m1_state.S_CYC_CSC_INT_4 1 0 0 1 1 
m1_state.S_CYC_CSC_INT_5 1 0 1 0 0 
m1_state.S_CYC_CSC_INT_6 1 0 1 0 1 
m1_state.S_CYC_TWO_CSC_INT 1 0 1 1 0 
m1_state.S_CYC_TWO_CSC_INT_1 1 0 1 1 1 
m1_state.S_CYC_TWO_CSC_INT_2 1 1 0 0 0 
m1_state.S_CYC_TWO_CSC_INT_3 1 1 0 0 1 
m1_state.S_CYC_TWO_CSC_INT_4 1 1 0 1 0 
m1_state.S_CYC_TWO_CSC_INT_5 1 1 0 1 1 
m1_state.S_CYC_TWO_CSC_INT_6 1 1 1 0 0 

State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state
Name UART_SRAM_state~13 UART_SRAM_state~12 UART_SRAM_state~11 
UART_SRAM_state.S_US_IDLE 0 0 0 
UART_SRAM_state.S_US_STRIP_FILE_HEADER_1 0 0 1 
UART_SRAM_state.S_US_STRIP_FILE_HEADER_2 0 1 0 
UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE 0 1 1 
UART_SRAM_state.S_US_WRITE_FIRST_BYTE 1 0 0 
UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE 1 0 1 
UART_SRAM_state.S_US_WRITE_SECOND_BYTE 1 1 0 

State Machine - |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state
Name RXC_state~9 RXC_state~8 
RXC_state.S_RXC_IDLE 0 0 
RXC_state.S_RXC_SYNC 0 1 
RXC_state.S_RXC_ASSEMBLE_DATA 1 0 
RXC_state.S_RXC_STOP_BIT 1 1 

State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
Name VGA_SRAM_state~17 VGA_SRAM_state~16 VGA_SRAM_state~15 VGA_SRAM_state~14 
VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW 0 0 0 0 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 0 0 0 1 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 0 0 1 0 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 0 0 1 1 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 0 1 0 0 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 0 1 0 1 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0 0 1 1 0 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1 0 1 1 1 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2 1 0 0 0 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3 1 0 0 1 
