# do exercicio.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:17 on Aug 25,2022
# vcom -work work exercicio.vho 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open F:/logica_rec/aula 4/ex fixação/simulation/qsim/work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "F:/logica_rec/aula 4/ex fixação/simulation/qsim/work/_temp/vcomcjtbwd".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: exercicio.vho(29): VHDL Compiler exiting
# End time: 15:47:17 on Aug 25,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/intelfpga_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Executing ONERROR command at macro ./exercicio.do line 3
