INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment5/Assignment5.srcs/sources_1/new/mux_4x1_case.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_case
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment5/Assignment5.srcs/sim_1/new/tb_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mux_4x1
