 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 40
        -max_paths 40
Design : pwm_n8
Version: E-2010.12-SP5-3
Date   : Sat May  2 20:15:19 2015
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht_pg
Wire Load Model Mode: top

  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7941 r
  U53/QN (INVX0)                         0.0859     0.8800 f
  U74/Q (AND2X1)                         0.1469     1.0269 f
  U75/Q (OA22X1)                         0.2106     1.2375 f
  U76/QN (NOR4X0)                        0.2404     1.4779 r
  U44/QN (INVX0)                         0.1496     1.6275 f
  U39/Q (AND2X1)                         0.1757     1.8032 f
  U80/Q (OA222X1)                        0.3183     2.1215 f
  U81/Q (AO221X1)                        0.2044     2.3259 f
  U82/Q (OA221X1)                        0.2290     2.5549 f
  U83/Q (AO221X1)                        0.2006     2.7555 f
  U84/Q (OA221X1)                        0.2277     2.9832 f
  U85/Q (OA22X1)                         0.1794     3.1626 f
  U52/QN (AOI21X1)                       0.1877     3.3503 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.3754 r
  data arrival time                                 3.3754

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3754
  -----------------------------------------------------------
  slack (MET)                                       1.7998


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7941 r
  U53/QN (INVX0)                         0.0859     0.8800 f
  U74/Q (AND2X1)                         0.1469     1.0269 f
  U75/Q (OA22X1)                         0.2106     1.2375 f
  U76/QN (NOR4X0)                        0.2404     1.4779 r
  U44/QN (INVX0)                         0.1496     1.6275 f
  U40/Q (AND2X1)                         0.1690     1.7966 f
  U80/Q (OA222X1)                        0.3083     2.1049 f
  U81/Q (AO221X1)                        0.2044     2.3093 f
  U82/Q (OA221X1)                        0.2290     2.5383 f
  U83/Q (AO221X1)                        0.2006     2.7389 f
  U84/Q (OA221X1)                        0.2277     2.9666 f
  U85/Q (OA22X1)                         0.1794     3.1460 f
  U52/QN (AOI21X1)                       0.1877     3.3337 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.3588 r
  data arrival time                                 3.3588

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3588
  -----------------------------------------------------------
  slack (MET)                                       1.8164


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U72/QN (NOR2X0)                        0.0998     1.0193 f
  U73/Q (OA22X1)                         0.2052     1.2245 f
  U76/QN (NOR4X0)                        0.2252     1.4497 r
  U44/QN (INVX0)                         0.1496     1.5994 f
  U39/Q (AND2X1)                         0.1757     1.7750 f
  U80/Q (OA222X1)                        0.3183     2.0933 f
  U81/Q (AO221X1)                        0.2044     2.2977 f
  U82/Q (OA221X1)                        0.2290     2.5267 f
  U83/Q (AO221X1)                        0.2006     2.7273 f
  U84/Q (OA221X1)                        0.2277     2.9550 f
  U85/Q (OA22X1)                         0.1794     3.1344 f
  U52/QN (AOI21X1)                       0.1877     3.3221 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.3472 r
  data arrival time                                 3.3472

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3472
  -----------------------------------------------------------
  slack (MET)                                       1.8280


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7941 r
  U53/QN (INVX0)                         0.0859     0.8800 f
  U74/Q (AND2X1)                         0.1469     1.0269 f
  U75/Q (OA22X1)                         0.1794     1.2063 f
  U76/QN (NOR4X0)                        0.2404     1.4467 r
  U44/QN (INVX0)                         0.1496     1.5963 f
  U39/Q (AND2X1)                         0.1757     1.7720 f
  U80/Q (OA222X1)                        0.3183     2.0903 f
  U81/Q (AO221X1)                        0.2044     2.2946 f
  U82/Q (OA221X1)                        0.2290     2.5237 f
  U83/Q (AO221X1)                        0.2006     2.7243 f
  U84/Q (OA221X1)                        0.2277     2.9520 f
  U85/Q (OA22X1)                         0.1794     3.1313 f
  U52/QN (AOI21X1)                       0.1877     3.3191 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.3442 r
  data arrival time                                 3.3442

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3442
  -----------------------------------------------------------
  slack (MET)                                       1.8310


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U72/QN (NOR2X0)                        0.0998     1.0193 f
  U73/Q (OA22X1)                         0.1985     1.2178 f
  U76/QN (NOR4X0)                        0.2252     1.4430 r
  U44/QN (INVX0)                         0.1496     1.5926 f
  U39/Q (AND2X1)                         0.1757     1.7683 f
  U80/Q (OA222X1)                        0.3183     2.0866 f
  U81/Q (AO221X1)                        0.2044     2.2910 f
  U82/Q (OA221X1)                        0.2290     2.5200 f
  U83/Q (AO221X1)                        0.2006     2.7206 f
  U84/Q (OA221X1)                        0.2277     2.9483 f
  U85/Q (OA22X1)                         0.1794     3.1277 f
  U52/QN (AOI21X1)                       0.1877     3.3154 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.3405 r
  data arrival time                                 3.3405

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3405
  -----------------------------------------------------------
  slack (MET)                                       1.8347


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U72/QN (NOR2X0)                        0.0998     1.0193 f
  U73/Q (OA22X1)                         0.2052     1.2245 f
  U76/QN (NOR4X0)                        0.2252     1.4497 r
  U44/QN (INVX0)                         0.1496     1.5994 f
  U40/Q (AND2X1)                         0.1690     1.7684 f
  U80/Q (OA222X1)                        0.3083     2.0767 f
  U81/Q (AO221X1)                        0.2044     2.2811 f
  U82/Q (OA221X1)                        0.2290     2.5101 f
  U83/Q (AO221X1)                        0.2006     2.7107 f
  U84/Q (OA221X1)                        0.2277     2.9384 f
  U85/Q (OA22X1)                         0.1794     3.1178 f
  U52/QN (AOI21X1)                       0.1877     3.3055 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.3306 r
  data arrival time                                 3.3306

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3306
  -----------------------------------------------------------
  slack (MET)                                       1.8446


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7941 r
  U53/QN (INVX0)                         0.0859     0.8800 f
  U74/Q (AND2X1)                         0.1469     1.0269 f
  U75/Q (OA22X1)                         0.1794     1.2063 f
  U76/QN (NOR4X0)                        0.2404     1.4467 r
  U44/QN (INVX0)                         0.1496     1.5963 f
  U40/Q (AND2X1)                         0.1690     1.7653 f
  U80/Q (OA222X1)                        0.3083     2.0736 f
  U81/Q (AO221X1)                        0.2044     2.2780 f
  U82/Q (OA221X1)                        0.2290     2.5070 f
  U83/Q (AO221X1)                        0.2006     2.7076 f
  U84/Q (OA221X1)                        0.2277     2.9353 f
  U85/Q (OA22X1)                         0.1794     3.1147 f
  U52/QN (AOI21X1)                       0.1877     3.3025 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.3276 r
  data arrival time                                 3.3276

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3276
  -----------------------------------------------------------
  slack (MET)                                       1.8476


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U74/Q (AND2X1)                         0.1412     1.0607 r
  U75/Q (OA22X1)                         0.2124     1.2731 r
  U76/QN (NOR4X0)                        0.1468     1.4199 f
  U41/Q (OR2X1)                          0.1420     1.5619 f
  U78/QN (NAND2X0)                       0.1106     1.6725 r
  U79/QN (NOR2X0)                        0.1094     1.7819 f
  U80/Q (OA222X1)                        0.2887     2.0706 f
  U81/Q (AO221X1)                        0.2044     2.2750 f
  U82/Q (OA221X1)                        0.2290     2.5040 f
  U83/Q (AO221X1)                        0.2006     2.7046 f
  U84/Q (OA221X1)                        0.2277     2.9323 f
  U85/Q (OA22X1)                         0.1794     3.1117 f
  U52/QN (AOI21X1)                       0.1877     3.2994 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.3245 r
  data arrival time                                 3.3245

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3245
  -----------------------------------------------------------
  slack (MET)                                       1.8507


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U72/QN (NOR2X0)                        0.0998     1.0193 f
  U73/Q (OA22X1)                         0.1985     1.2178 f
  U76/QN (NOR4X0)                        0.2252     1.4430 r
  U44/QN (INVX0)                         0.1496     1.5926 f
  U40/Q (AND2X1)                         0.1690     1.7617 f
  U80/Q (OA222X1)                        0.3083     2.0700 f
  U81/Q (AO221X1)                        0.2044     2.2744 f
  U82/Q (OA221X1)                        0.2290     2.5034 f
  U83/Q (AO221X1)                        0.2006     2.7040 f
  U84/Q (OA221X1)                        0.2277     2.9317 f
  U85/Q (OA22X1)                         0.1794     3.1110 f
  U52/QN (AOI21X1)                       0.1877     3.2988 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.3239 r
  data arrival time                                 3.3239

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3239
  -----------------------------------------------------------
  slack (MET)                                       1.8513


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7941 r
  U53/QN (INVX0)                         0.0859     0.8800 f
  U74/Q (AND2X1)                         0.1469     1.0269 f
  U75/Q (OA22X1)                         0.2106     1.2375 f
  U76/QN (NOR4X0)                        0.2404     1.4779 r
  U41/Q (OR2X1)                          0.1531     1.6311 r
  U78/QN (NAND2X0)                       0.1066     1.7376 f
  U79/QN (NOR2X0)                        0.1085     1.8461 r
  U80/Q (OA222X1)                        0.2728     2.1190 r
  U81/Q (AO221X1)                        0.1467     2.2657 r
  U82/Q (OA221X1)                        0.2037     2.4693 r
  U83/Q (AO221X1)                        0.1436     2.6129 r
  U84/Q (OA221X1)                        0.2024     2.8153 r
  U85/Q (OA22X1)                         0.1646     2.9800 r
  U52/QN (AOI21X1)                       0.1373     3.1172 f
  pwm_out_reg/D (DFFNARX1)               0.0251     3.1424 f
  data arrival time                                 3.1424

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.1424
  -----------------------------------------------------------
  slack (MET)                                       1.8741


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U74/Q (AND2X1)                         0.1412     1.0607 r
  U75/Q (OA22X1)                         0.1683     1.2290 r
  U76/QN (NOR4X0)                        0.1468     1.3758 f
  U41/Q (OR2X1)                          0.1420     1.5178 f
  U78/QN (NAND2X0)                       0.1106     1.6284 r
  U79/QN (NOR2X0)                        0.1094     1.7378 f
  U80/Q (OA222X1)                        0.2887     2.0265 f
  U81/Q (AO221X1)                        0.2044     2.2309 f
  U82/Q (OA221X1)                        0.2290     2.4599 f
  U83/Q (AO221X1)                        0.2006     2.6605 f
  U84/Q (OA221X1)                        0.2277     2.8882 f
  U85/Q (OA22X1)                         0.1794     3.0676 f
  U52/QN (AOI21X1)                       0.1877     3.2553 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2804 r
  data arrival time                                 3.2804

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2804
  -----------------------------------------------------------
  slack (MET)                                       1.8948


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8296 f
  U69/Q (XNOR2X1)                        0.2671     1.0966 r
  U71/QN (NAND2X0)                       0.0903     1.1869 f
  U76/QN (NOR4X0)                        0.1903     1.3772 r
  U44/QN (INVX0)                         0.1496     1.5268 f
  U39/Q (AND2X1)                         0.1757     1.7025 f
  U80/Q (OA222X1)                        0.3183     2.0207 f
  U81/Q (AO221X1)                        0.2044     2.2251 f
  U82/Q (OA221X1)                        0.2290     2.4542 f
  U83/Q (AO221X1)                        0.2006     2.6548 f
  U84/Q (OA221X1)                        0.2277     2.8824 f
  U85/Q (OA22X1)                         0.1794     3.0618 f
  U52/QN (AOI21X1)                       0.1877     3.2496 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2747 r
  data arrival time                                 3.2747

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2747
  -----------------------------------------------------------
  slack (MET)                                       1.9005


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[7] (ndff_n8_0)               0.0000     0.8296 f
  U70/Q (XNOR2X1)                        0.2667     1.0963 r
  U71/QN (NAND2X0)                       0.0905     1.1868 f
  U76/QN (NOR4X0)                        0.1903     1.3771 r
  U44/QN (INVX0)                         0.1496     1.5267 f
  U39/Q (AND2X1)                         0.1757     1.7024 f
  U80/Q (OA222X1)                        0.3183     2.0207 f
  U81/Q (AO221X1)                        0.2044     2.2250 f
  U82/Q (OA221X1)                        0.2290     2.4541 f
  U83/Q (AO221X1)                        0.2006     2.6547 f
  U84/Q (OA221X1)                        0.2277     2.8824 f
  U85/Q (OA22X1)                         0.1794     3.0617 f
  U52/QN (AOI21X1)                       0.1877     3.2495 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2746 r
  data arrival time                                 3.2746

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2746
  -----------------------------------------------------------
  slack (MET)                                       1.9006


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U74/Q (AND2X1)                         0.1412     1.0607 r
  U75/Q (OA22X1)                         0.2124     1.2731 r
  U76/QN (NOR4X0)                        0.1468     1.4199 f
  U41/Q (OR2X1)                          0.1420     1.5619 f
  U78/QN (NAND2X0)                       0.1106     1.6725 r
  U45/QN (INVX0)                         0.0782     1.7507 f
  U80/Q (OA222X1)                        0.2687     2.0193 f
  U81/Q (AO221X1)                        0.2044     2.2237 f
  U82/Q (OA221X1)                        0.2290     2.4527 f
  U83/Q (AO221X1)                        0.2006     2.6533 f
  U84/Q (OA221X1)                        0.2277     2.8810 f
  U85/Q (OA22X1)                         0.1794     3.0604 f
  U52/QN (AOI21X1)                       0.1877     3.2481 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2733 r
  data arrival time                                 3.2733

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2733
  -----------------------------------------------------------
  slack (MET)                                       1.9019


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U72/QN (NOR2X0)                        0.0998     1.0193 f
  U73/Q (OA22X1)                         0.2052     1.2245 f
  U76/QN (NOR4X0)                        0.2252     1.4497 r
  U41/Q (OR2X1)                          0.1531     1.6029 r
  U78/QN (NAND2X0)                       0.1066     1.7094 f
  U79/QN (NOR2X0)                        0.1085     1.8180 r
  U80/Q (OA222X1)                        0.2728     2.0908 r
  U81/Q (AO221X1)                        0.1467     2.2375 r
  U82/Q (OA221X1)                        0.2037     2.4412 r
  U83/Q (AO221X1)                        0.1436     2.5847 r
  U84/Q (OA221X1)                        0.2024     2.7872 r
  U85/Q (OA22X1)                         0.1646     2.9518 r
  U52/QN (AOI21X1)                       0.1373     3.0891 f
  pwm_out_reg/D (DFFNARX1)               0.0251     3.1142 f
  data arrival time                                 3.1142

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.1142
  -----------------------------------------------------------
  slack (MET)                                       1.9023


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7941 r
  U53/QN (INVX0)                         0.0859     0.8800 f
  U74/Q (AND2X1)                         0.1469     1.0269 f
  U75/Q (OA22X1)                         0.1794     1.2063 f
  U76/QN (NOR4X0)                        0.2404     1.4467 r
  U41/Q (OR2X1)                          0.1531     1.5998 r
  U78/QN (NAND2X0)                       0.1066     1.7064 f
  U79/QN (NOR2X0)                        0.1085     1.8149 r
  U80/Q (OA222X1)                        0.2728     2.0877 r
  U81/Q (AO221X1)                        0.1467     2.2344 r
  U82/Q (OA221X1)                        0.2037     2.4381 r
  U83/Q (AO221X1)                        0.1436     2.5816 r
  U84/Q (OA221X1)                        0.2024     2.7841 r
  U85/Q (OA22X1)                         0.1646     2.9487 r
  U52/QN (AOI21X1)                       0.1373     3.0860 f
  pwm_out_reg/D (DFFNARX1)               0.0251     3.1111 f
  data arrival time                                 3.1111

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.1111
  -----------------------------------------------------------
  slack (MET)                                       1.9054


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U72/QN (NOR2X0)                        0.0998     1.0193 f
  U73/Q (OA22X1)                         0.1985     1.2178 f
  U76/QN (NOR4X0)                        0.2252     1.4430 r
  U41/Q (OR2X1)                          0.1531     1.5961 r
  U78/QN (NAND2X0)                       0.1066     1.7027 f
  U79/QN (NOR2X0)                        0.1085     1.8112 r
  U80/Q (OA222X1)                        0.2728     2.0841 r
  U81/Q (AO221X1)                        0.1467     2.2308 r
  U82/Q (OA221X1)                        0.2037     2.4344 r
  U83/Q (AO221X1)                        0.1436     2.5780 r
  U84/Q (OA221X1)                        0.2024     2.7804 r
  U85/Q (OA22X1)                         0.1646     2.9451 r
  U52/QN (AOI21X1)                       0.1373     3.0823 f
  pwm_out_reg/D (DFFNARX1)               0.0251     3.1074 f
  data arrival time                                 3.1074

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.1074
  -----------------------------------------------------------
  slack (MET)                                       1.9090


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7941 r
  U53/QN (INVX0)                         0.0859     0.8800 f
  U74/Q (AND2X1)                         0.1469     1.0269 f
  U75/Q (OA22X1)                         0.2106     1.2375 f
  U76/QN (NOR4X0)                        0.2404     1.4779 r
  U41/Q (OR2X1)                          0.1531     1.6311 r
  U78/QN (NAND2X0)                       0.1066     1.7376 f
  U45/QN (INVX0)                         0.0825     1.8202 r
  U80/Q (OA222X1)                        0.2626     2.0828 r
  U81/Q (AO221X1)                        0.1467     2.2294 r
  U82/Q (OA221X1)                        0.2037     2.4331 r
  U83/Q (AO221X1)                        0.1436     2.5767 r
  U84/Q (OA221X1)                        0.2024     2.7791 r
  U85/Q (OA22X1)                         0.1646     2.9438 r
  U52/QN (AOI21X1)                       0.1373     3.0810 f
  pwm_out_reg/D (DFFNARX1)               0.0251     3.1061 f
  data arrival time                                 3.1061

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.1061
  -----------------------------------------------------------
  slack (MET)                                       1.9104


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8296 f
  U67/Q (XNOR2X1)                        0.2696     1.0992 r
  U68/QN (NAND4X0)                       0.1188     1.2180 f
  U76/QN (NOR4X0)                        0.1453     1.3634 r
  U44/QN (INVX0)                         0.1496     1.5130 f
  U39/Q (AND2X1)                         0.1757     1.6887 f
  U80/Q (OA222X1)                        0.3183     2.0069 f
  U81/Q (AO221X1)                        0.2044     2.2113 f
  U82/Q (OA221X1)                        0.2290     2.4404 f
  U83/Q (AO221X1)                        0.2006     2.6410 f
  U84/Q (OA221X1)                        0.2277     2.8686 f
  U85/Q (OA22X1)                         0.1794     3.0480 f
  U52/QN (AOI21X1)                       0.1877     3.2358 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2609 r
  data arrival time                                 3.2609

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2609
  -----------------------------------------------------------
  slack (MET)                                       1.9143


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8296 f
  U66/Q (XNOR2X1)                        0.2697     1.0993 r
  U68/QN (NAND4X0)                       0.1161     1.2154 f
  U76/QN (NOR4X0)                        0.1453     1.3607 r
  U44/QN (INVX0)                         0.1496     1.5103 f
  U39/Q (AND2X1)                         0.1757     1.6860 f
  U80/Q (OA222X1)                        0.3183     2.0043 f
  U81/Q (AO221X1)                        0.2044     2.2086 f
  U82/Q (OA221X1)                        0.2290     2.4377 f
  U83/Q (AO221X1)                        0.2006     2.6383 f
  U84/Q (OA221X1)                        0.2277     2.8660 f
  U85/Q (OA22X1)                         0.1794     3.0453 f
  U52/QN (AOI21X1)                       0.1877     3.2331 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2582 r
  data arrival time                                 3.2582

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2582
  -----------------------------------------------------------
  slack (MET)                                       1.9170


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8296 f
  U69/Q (XNOR2X1)                        0.2671     1.0966 r
  U71/QN (NAND2X0)                       0.0903     1.1869 f
  U76/QN (NOR4X0)                        0.1903     1.3772 r
  U44/QN (INVX0)                         0.1496     1.5268 f
  U40/Q (AND2X1)                         0.1690     1.6958 f
  U80/Q (OA222X1)                        0.3083     2.0041 f
  U81/Q (AO221X1)                        0.2044     2.2085 f
  U82/Q (OA221X1)                        0.2290     2.4375 f
  U83/Q (AO221X1)                        0.2006     2.6381 f
  U84/Q (OA221X1)                        0.2277     2.8658 f
  U85/Q (OA22X1)                         0.1794     3.0452 f
  U52/QN (AOI21X1)                       0.1877     3.2330 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2581 r
  data arrival time                                 3.2581

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2581
  -----------------------------------------------------------
  slack (MET)                                       1.9171


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[7] (ndff_n8_0)               0.0000     0.8296 f
  U70/Q (XNOR2X1)                        0.2667     1.0963 r
  U71/QN (NAND2X0)                       0.0905     1.1868 f
  U76/QN (NOR4X0)                        0.1903     1.3771 r
  U44/QN (INVX0)                         0.1496     1.5267 f
  U40/Q (AND2X1)                         0.1690     1.6958 f
  U80/Q (OA222X1)                        0.3083     2.0041 f
  U81/Q (AO221X1)                        0.2044     2.2084 f
  U82/Q (OA221X1)                        0.2290     2.4375 f
  U83/Q (AO221X1)                        0.2006     2.6381 f
  U84/Q (OA221X1)                        0.2277     2.8658 f
  U85/Q (OA22X1)                         0.1794     3.0451 f
  U52/QN (AOI21X1)                       0.1877     3.2329 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2580 r
  data arrival time                                 3.2580

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2580
  -----------------------------------------------------------
  slack (MET)                                       1.9172


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8296 f
  U67/Q (XNOR2X1)                        0.2410     1.0705 f
  U68/QN (NAND4X0)                       0.1480     1.2185 r
  U76/QN (NOR4X0)                        0.1304     1.3489 f
  U41/Q (OR2X1)                          0.1420     1.4910 f
  U78/QN (NAND2X0)                       0.1106     1.6015 r
  U79/QN (NOR2X0)                        0.1094     1.7109 f
  U80/Q (OA222X1)                        0.2887     1.9996 f
  U81/Q (AO221X1)                        0.2044     2.2040 f
  U82/Q (OA221X1)                        0.2290     2.4330 f
  U83/Q (AO221X1)                        0.2006     2.6336 f
  U84/Q (OA221X1)                        0.2277     2.8613 f
  U85/Q (OA22X1)                         0.1794     3.0407 f
  U52/QN (AOI21X1)                       0.1877     3.2285 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2536 r
  data arrival time                                 3.2536

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2536
  -----------------------------------------------------------
  slack (MET)                                       1.9216


  Startpoint: u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[5]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[5] (ndff_n8_0)               0.0000     0.8296 f
  U65/Q (XNOR2X1)                        0.2696     1.0991 r
  U68/QN (NAND4X0)                       0.1065     1.2056 f
  U76/QN (NOR4X0)                        0.1453     1.3510 r
  U44/QN (INVX0)                         0.1496     1.5006 f
  U39/Q (AND2X1)                         0.1757     1.6763 f
  U80/Q (OA222X1)                        0.3183     1.9945 f
  U81/Q (AO221X1)                        0.2044     2.1989 f
  U82/Q (OA221X1)                        0.2290     2.4279 f
  U83/Q (AO221X1)                        0.2006     2.6285 f
  U84/Q (OA221X1)                        0.2277     2.8562 f
  U85/Q (OA22X1)                         0.1794     3.0356 f
  U52/QN (AOI21X1)                       0.1877     3.2234 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2485 r
  data arrival time                                 3.2485

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2485
  -----------------------------------------------------------
  slack (MET)                                       1.9267


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3978     0.7978 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7978 r
  U69/Q (XNOR2X1)                        0.2704     1.0683 r
  U71/QN (NAND2X0)                       0.0903     1.1585 f
  U76/QN (NOR4X0)                        0.1903     1.3488 r
  U44/QN (INVX0)                         0.1496     1.4984 f
  U39/Q (AND2X1)                         0.1757     1.6741 f
  U80/Q (OA222X1)                        0.3183     1.9924 f
  U81/Q (AO221X1)                        0.2044     2.1967 f
  U82/Q (OA221X1)                        0.2290     2.4258 f
  U83/Q (AO221X1)                        0.2006     2.6264 f
  U84/Q (OA221X1)                        0.2277     2.8541 f
  U85/Q (OA22X1)                         0.1794     3.0334 f
  U52/QN (AOI21X1)                       0.1877     3.2212 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2463 r
  data arrival time                                 3.2463

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2463
  -----------------------------------------------------------
  slack (MET)                                       1.9289


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.3978     0.7978 r
  u1/output[7] (ndff_n8_0)               0.0000     0.7978 r
  U70/Q (XNOR2X1)                        0.2700     1.0679 r
  U71/QN (NAND2X0)                       0.0905     1.1584 f
  U76/QN (NOR4X0)                        0.1903     1.3487 r
  U44/QN (INVX0)                         0.1496     1.4983 f
  U39/Q (AND2X1)                         0.1757     1.6740 f
  U80/Q (OA222X1)                        0.3183     1.9923 f
  U81/Q (AO221X1)                        0.2044     2.1967 f
  U82/Q (OA221X1)                        0.2290     2.4257 f
  U83/Q (AO221X1)                        0.2006     2.6263 f
  U84/Q (OA221X1)                        0.2277     2.8540 f
  U85/Q (OA22X1)                         0.1794     3.0333 f
  U52/QN (AOI21X1)                       0.1877     3.2211 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2462 r
  data arrival time                                 3.2462

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2462
  -----------------------------------------------------------
  slack (MET)                                       1.9290


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8296 f
  U67/Q (XNOR2X1)                        0.2696     1.0992 r
  U68/QN (NAND4X0)                       0.1188     1.2180 f
  U76/QN (NOR4X0)                        0.1453     1.3634 r
  U44/QN (INVX0)                         0.1496     1.5130 f
  U40/Q (AND2X1)                         0.1690     1.6820 f
  U80/Q (OA222X1)                        0.3083     1.9903 f
  U81/Q (AO221X1)                        0.2044     2.1947 f
  U82/Q (OA221X1)                        0.2290     2.4237 f
  U83/Q (AO221X1)                        0.2006     2.6243 f
  U84/Q (OA221X1)                        0.2277     2.8520 f
  U85/Q (OA22X1)                         0.1794     3.0314 f
  U52/QN (AOI21X1)                       0.1877     3.2192 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2443 r
  data arrival time                                 3.2443

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2443
  -----------------------------------------------------------
  slack (MET)                                       1.9309


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8296 f
  U66/Q (XNOR2X1)                        0.2410     1.0706 f
  U68/QN (NAND4X0)                       0.1384     1.2090 r
  U76/QN (NOR4X0)                        0.1304     1.3394 f
  U41/Q (OR2X1)                          0.1420     1.4814 f
  U78/QN (NAND2X0)                       0.1106     1.5920 r
  U79/QN (NOR2X0)                        0.1094     1.7014 f
  U80/Q (OA222X1)                        0.2887     1.9901 f
  U81/Q (AO221X1)                        0.2044     2.1945 f
  U82/Q (OA221X1)                        0.2290     2.4235 f
  U83/Q (AO221X1)                        0.2006     2.6241 f
  U84/Q (OA221X1)                        0.2277     2.8518 f
  U85/Q (OA22X1)                         0.1794     3.0312 f
  U52/QN (AOI21X1)                       0.1877     3.2189 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2440 r
  data arrival time                                 3.2440

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2440
  -----------------------------------------------------------
  slack (MET)                                       1.9312


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[4] (ndff_n8_0)               0.0000     0.8296 f
  U66/Q (XNOR2X1)                        0.2697     1.0993 r
  U68/QN (NAND4X0)                       0.1161     1.2154 f
  U76/QN (NOR4X0)                        0.1453     1.3607 r
  U44/QN (INVX0)                         0.1496     1.5103 f
  U40/Q (AND2X1)                         0.1690     1.6794 f
  U80/Q (OA222X1)                        0.3083     1.9877 f
  U81/Q (AO221X1)                        0.2044     2.1920 f
  U82/Q (OA221X1)                        0.2290     2.4211 f
  U83/Q (AO221X1)                        0.2006     2.6217 f
  U84/Q (OA221X1)                        0.2277     2.8494 f
  U85/Q (OA22X1)                         0.1794     3.0287 f
  U52/QN (AOI21X1)                       0.1877     3.2165 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2416 r
  data arrival time                                 3.2416

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2416
  -----------------------------------------------------------
  slack (MET)                                       1.9336


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7941 r
  U53/QN (INVX0)                         0.0859     0.8800 f
  U72/QN (NOR2X0)                        0.1105     0.9904 r
  U73/Q (OA22X1)                         0.2023     1.1927 r
  U76/QN (NOR4X0)                        0.1430     1.3357 f
  U41/Q (OR2X1)                          0.1420     1.4777 f
  U78/QN (NAND2X0)                       0.1106     1.5883 r
  U79/QN (NOR2X0)                        0.1094     1.6977 f
  U80/Q (OA222X1)                        0.2887     1.9864 f
  U81/Q (AO221X1)                        0.2044     2.1908 f
  U82/Q (OA221X1)                        0.2290     2.4198 f
  U83/Q (AO221X1)                        0.2006     2.6204 f
  U84/Q (OA221X1)                        0.2277     2.8481 f
  U85/Q (OA22X1)                         0.1794     3.0275 f
  U52/QN (AOI21X1)                       0.1877     3.2152 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2403 r
  data arrival time                                 3.2403

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2403
  -----------------------------------------------------------
  slack (MET)                                       1.9349


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U72/QN (NOR2X0)                        0.0998     1.0193 f
  U73/Q (OA22X1)                         0.2052     1.2245 f
  U76/QN (NOR4X0)                        0.2252     1.4497 r
  U41/Q (OR2X1)                          0.1531     1.6029 r
  U78/QN (NAND2X0)                       0.1066     1.7094 f
  U45/QN (INVX0)                         0.0825     1.7920 r
  U80/Q (OA222X1)                        0.2626     2.0546 r
  U81/Q (AO221X1)                        0.1467     2.2013 r
  U82/Q (OA221X1)                        0.2037     2.4049 r
  U83/Q (AO221X1)                        0.1436     2.5485 r
  U84/Q (OA221X1)                        0.2024     2.7509 r
  U85/Q (OA22X1)                         0.1646     2.9156 r
  U52/QN (AOI21X1)                       0.1373     3.0528 f
  pwm_out_reg/D (DFFNARX1)               0.0251     3.0780 f
  data arrival time                                 3.0780

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.0780
  -----------------------------------------------------------
  slack (MET)                                       1.9385


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U74/Q (AND2X1)                         0.1412     1.0607 r
  U75/Q (OA22X1)                         0.2124     1.2731 r
  U76/QN (NOR4X0)                        0.1468     1.4199 f
  U44/QN (INVX0)                         0.1515     1.5714 r
  U39/Q (AND2X1)                         0.1640     1.7354 r
  U80/Q (OA222X1)                        0.3177     2.0531 r
  U81/Q (AO221X1)                        0.1467     2.1998 r
  U82/Q (OA221X1)                        0.2037     2.4034 r
  U83/Q (AO221X1)                        0.1436     2.5470 r
  U84/Q (OA221X1)                        0.2024     2.7495 r
  U85/Q (OA22X1)                         0.1646     2.9141 r
  U52/QN (AOI21X1)                       0.1373     3.0513 f
  pwm_out_reg/D (DFFNARX1)               0.0251     3.0765 f
  data arrival time                                 3.0765

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.0765
  -----------------------------------------------------------
  slack (MET)                                       1.9400


  Startpoint: u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[6]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[6] (ndff_n8_0)               0.0000     0.8296 f
  U64/Q (XNOR2X1)                        0.2691     1.0987 r
  U68/QN (NAND4X0)                       0.0923     1.1909 f
  U76/QN (NOR4X0)                        0.1453     1.3363 r
  U44/QN (INVX0)                         0.1496     1.4859 f
  U39/Q (AND2X1)                         0.1757     1.6616 f
  U80/Q (OA222X1)                        0.3183     1.9798 f
  U81/Q (AO221X1)                        0.2044     2.1842 f
  U82/Q (OA221X1)                        0.2290     2.4133 f
  U83/Q (AO221X1)                        0.2006     2.6139 f
  U84/Q (OA221X1)                        0.2277     2.8415 f
  U85/Q (OA22X1)                         0.1794     3.0209 f
  U52/QN (AOI21X1)                       0.1877     3.2087 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2338 r
  data arrival time                                 3.2338

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2338
  -----------------------------------------------------------
  slack (MET)                                       1.9414


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7941 r
  U53/QN (INVX0)                         0.0859     0.8800 f
  U74/Q (AND2X1)                         0.1469     1.0269 f
  U75/Q (OA22X1)                         0.1794     1.2063 f
  U76/QN (NOR4X0)                        0.2404     1.4467 r
  U41/Q (OR2X1)                          0.1531     1.5998 r
  U78/QN (NAND2X0)                       0.1066     1.7064 f
  U45/QN (INVX0)                         0.0825     1.7889 r
  U80/Q (OA222X1)                        0.2626     2.0515 r
  U81/Q (AO221X1)                        0.1467     2.1982 r
  U82/Q (OA221X1)                        0.2037     2.4019 r
  U83/Q (AO221X1)                        0.1436     2.5454 r
  U84/Q (OA221X1)                        0.2024     2.7479 r
  U85/Q (OA22X1)                         0.1646     2.9125 r
  U52/QN (AOI21X1)                       0.1373     3.0498 f
  pwm_out_reg/D (DFFNARX1)               0.0251     3.0749 f
  data arrival time                                 3.0749

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.0749
  -----------------------------------------------------------
  slack (MET)                                       1.9416


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3978     0.7978 r
  u1/output[3] (ndff_n8_0)               0.0000     0.7978 r
  U67/Q (XNOR2X1)                        0.2730     1.0708 r
  U68/QN (NAND4X0)                       0.1188     1.1897 f
  U76/QN (NOR4X0)                        0.1453     1.3350 r
  U44/QN (INVX0)                         0.1496     1.4846 f
  U39/Q (AND2X1)                         0.1757     1.6603 f
  U80/Q (OA222X1)                        0.3183     1.9786 f
  U81/Q (AO221X1)                        0.2044     2.1829 f
  U82/Q (OA221X1)                        0.2290     2.4120 f
  U83/Q (AO221X1)                        0.2006     2.6126 f
  U84/Q (OA221X1)                        0.2277     2.8403 f
  U85/Q (OA22X1)                         0.1794     3.0196 f
  U52/QN (AOI21X1)                       0.1877     3.2074 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2325 r
  data arrival time                                 3.2325

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2325
  -----------------------------------------------------------
  slack (MET)                                       1.9427


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7941 r
  U53/QN (INVX0)                         0.0859     0.8800 f
  U72/QN (NOR2X0)                        0.1105     0.9904 r
  U73/Q (OA22X1)                         0.1940     1.1844 r
  U76/QN (NOR4X0)                        0.1430     1.3274 f
  U41/Q (OR2X1)                          0.1420     1.4694 f
  U78/QN (NAND2X0)                       0.1106     1.5800 r
  U79/QN (NOR2X0)                        0.1094     1.6894 f
  U80/Q (OA222X1)                        0.2887     1.9781 f
  U81/Q (AO221X1)                        0.2044     2.1825 f
  U82/Q (OA221X1)                        0.2290     2.4115 f
  U83/Q (AO221X1)                        0.2006     2.6121 f
  U84/Q (OA221X1)                        0.2277     2.8398 f
  U85/Q (OA22X1)                         0.1794     3.0192 f
  U52/QN (AOI21X1)                       0.1877     3.2069 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2320 r
  data arrival time                                 3.2320

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2320
  -----------------------------------------------------------
  slack (MET)                                       1.9432


  Startpoint: u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[5]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[5] (ndff_n8_0)               0.0000     0.8296 f
  U65/Q (XNOR2X1)                        0.2696     1.0991 r
  U68/QN (NAND4X0)                       0.1065     1.2056 f
  U76/QN (NOR4X0)                        0.1453     1.3510 r
  U44/QN (INVX0)                         0.1496     1.5006 f
  U40/Q (AND2X1)                         0.1690     1.6696 f
  U80/Q (OA222X1)                        0.3083     1.9779 f
  U81/Q (AO221X1)                        0.2044     2.1823 f
  U82/Q (OA221X1)                        0.2290     2.4113 f
  U83/Q (AO221X1)                        0.2006     2.6119 f
  U84/Q (OA221X1)                        0.2277     2.8396 f
  U85/Q (OA22X1)                         0.1794     3.0190 f
  U52/QN (AOI21X1)                       0.1877     3.2067 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2319 r
  data arrival time                                 3.2319

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2319
  -----------------------------------------------------------
  slack (MET)                                       1.9433


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8259 f
  U53/QN (INVX0)                         0.0936     0.9195 r
  U72/QN (NOR2X0)                        0.0998     1.0193 f
  U73/Q (OA22X1)                         0.1985     1.2178 f
  U76/QN (NOR4X0)                        0.2252     1.4430 r
  U41/Q (OR2X1)                          0.1531     1.5961 r
  U78/QN (NAND2X0)                       0.1066     1.7027 f
  U45/QN (INVX0)                         0.0825     1.7853 r
  U80/Q (OA222X1)                        0.2626     2.0479 r
  U81/Q (AO221X1)                        0.1467     2.1945 r
  U82/Q (OA221X1)                        0.2037     2.3982 r
  U83/Q (AO221X1)                        0.1436     2.5418 r
  U84/Q (OA221X1)                        0.2024     2.7442 r
  U85/Q (OA22X1)                         0.1646     2.9088 r
  U52/QN (AOI21X1)                       0.1373     3.0461 f
  pwm_out_reg/D (DFFNARX1)               0.0251     3.0712 f
  data arrival time                                 3.0712

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.0712
  -----------------------------------------------------------
  slack (MET)                                       1.9453


  Startpoint: u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[5]/Q (DFFARX1)           0.4296     0.8296 f
  u1/output[5] (ndff_n8_0)               0.0000     0.8296 f
  U65/Q (XNOR2X1)                        0.2409     1.0705 f
  U68/QN (NAND4X0)                       0.1243     1.1948 r
  U76/QN (NOR4X0)                        0.1304     1.3252 f
  U41/Q (OR2X1)                          0.1420     1.4672 f
  U78/QN (NAND2X0)                       0.1106     1.5778 r
  U79/QN (NOR2X0)                        0.1094     1.6872 f
  U80/Q (OA222X1)                        0.2887     1.9759 f
  U81/Q (AO221X1)                        0.2044     2.1803 f
  U82/Q (OA221X1)                        0.2290     2.4093 f
  U83/Q (AO221X1)                        0.2006     2.6099 f
  U84/Q (OA221X1)                        0.2277     2.8376 f
  U85/Q (OA22X1)                         0.1794     3.0170 f
  U52/QN (AOI21X1)                       0.1877     3.2047 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2298 r
  data arrival time                                 3.2298

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2298
  -----------------------------------------------------------
  slack (MET)                                       1.9454


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.3978     0.7978 r
  u1/output[4] (ndff_n8_0)               0.0000     0.7978 r
  U66/Q (XNOR2X1)                        0.2731     1.0709 r
  U68/QN (NAND4X0)                       0.1161     1.1870 f
  U76/QN (NOR4X0)                        0.1453     1.3323 r
  U44/QN (INVX0)                         0.1496     1.4819 f
  U39/Q (AND2X1)                         0.1757     1.6576 f
  U80/Q (OA222X1)                        0.3183     1.9759 f
  U81/Q (AO221X1)                        0.2044     2.1803 f
  U82/Q (OA221X1)                        0.2290     2.4093 f
  U83/Q (AO221X1)                        0.2006     2.6099 f
  U84/Q (OA221X1)                        0.2277     2.8376 f
  U85/Q (OA22X1)                         0.1794     3.0170 f
  U52/QN (AOI21X1)                       0.1877     3.2047 r
  pwm_out_reg/D (DFFNARX1)               0.0251     3.2298 r
  data arrival time                                 3.2298

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2298
  -----------------------------------------------------------
  slack (MET)                                       1.9454


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U28/QN (NOR3X0)                        0.2874     2.1858 r
  u3/E (ndff_n8_2)                       0.0000     2.1858 r
  u3/U9/QN (INVX0)                       0.1894     2.3752 f
  u3/U2/Q (AO22X1)                       0.2246     2.5997 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     2.6237 f
  data arrival time                                 2.6237

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6237
  -----------------------------------------------------------
  slack (MET)                                       7.3582


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U28/QN (NOR3X0)                        0.2874     2.1858 r
  u3/E (ndff_n8_2)                       0.0000     2.1858 r
  u3/U9/QN (INVX0)                       0.1894     2.3752 f
  u3/U3/Q (AO22X1)                       0.2246     2.5997 f
  u3/output_reg[1]/D (DFFARX1)           0.0240     2.6237 f
  data arrival time                                 2.6237

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6237
  -----------------------------------------------------------
  slack (MET)                                       7.3582


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U28/QN (NOR3X0)                        0.2874     2.1858 r
  u3/E (ndff_n8_2)                       0.0000     2.1858 r
  u3/U9/QN (INVX0)                       0.1894     2.3752 f
  u3/U4/Q (AO22X1)                       0.2246     2.5997 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     2.6237 f
  data arrival time                                 2.6237

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6237
  -----------------------------------------------------------
  slack (MET)                                       7.3582


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U28/QN (NOR3X0)                        0.2874     2.1858 r
  u3/E (ndff_n8_2)                       0.0000     2.1858 r
  u3/U9/QN (INVX0)                       0.1894     2.3752 f
  u3/U5/Q (AO22X1)                       0.2246     2.5997 f
  u3/output_reg[3]/D (DFFARX1)           0.0240     2.6237 f
  data arrival time                                 2.6237

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6237
  -----------------------------------------------------------
  slack (MET)                                       7.3582


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U28/QN (NOR3X0)                        0.2874     2.1858 r
  u3/E (ndff_n8_2)                       0.0000     2.1858 r
  u3/U9/QN (INVX0)                       0.1894     2.3752 f
  u3/U6/Q (AO22X1)                       0.2246     2.5997 f
  u3/output_reg[4]/D (DFFARX1)           0.0240     2.6237 f
  data arrival time                                 2.6237

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6237
  -----------------------------------------------------------
  slack (MET)                                       7.3582


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U28/QN (NOR3X0)                        0.2874     2.1858 r
  u3/E (ndff_n8_2)                       0.0000     2.1858 r
  u3/U9/QN (INVX0)                       0.1894     2.3752 f
  u3/U7/Q (AO22X1)                       0.2246     2.5997 f
  u3/output_reg[5]/D (DFFARX1)           0.0240     2.6237 f
  data arrival time                                 2.6237

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6237
  -----------------------------------------------------------
  slack (MET)                                       7.3582


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U28/QN (NOR3X0)                        0.2874     2.1858 r
  u3/E (ndff_n8_2)                       0.0000     2.1858 r
  u3/U9/QN (INVX0)                       0.1894     2.3752 f
  u3/U8/Q (AO22X1)                       0.2246     2.5997 f
  u3/output_reg[6]/D (DFFARX1)           0.0240     2.6237 f
  data arrival time                                 2.6237

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6237
  -----------------------------------------------------------
  slack (MET)                                       7.3582


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U28/QN (NOR3X0)                        0.2874     2.1858 r
  u3/E (ndff_n8_2)                       0.0000     2.1858 r
  u3/U9/QN (INVX0)                       0.1894     2.3752 f
  u3/U10/Q (AO22X1)                      0.2246     2.5997 f
  u3/output_reg[7]/D (DFFARX1)           0.0240     2.6237 f
  data arrival time                                 2.6237

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6237
  -----------------------------------------------------------
  slack (MET)                                       7.3582


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U28/QN (NOR3X0)                        0.2874     2.1716 r
  u3/E (ndff_n8_2)                       0.0000     2.1716 r
  u3/U9/QN (INVX0)                       0.1894     2.3610 f
  u3/U2/Q (AO22X1)                       0.2246     2.5855 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     2.6096 f
  data arrival time                                 2.6096

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6096
  -----------------------------------------------------------
  slack (MET)                                       7.3724


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U28/QN (NOR3X0)                        0.2874     2.1716 r
  u3/E (ndff_n8_2)                       0.0000     2.1716 r
  u3/U9/QN (INVX0)                       0.1894     2.3610 f
  u3/U3/Q (AO22X1)                       0.2246     2.5855 f
  u3/output_reg[1]/D (DFFARX1)           0.0240     2.6096 f
  data arrival time                                 2.6096

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6096
  -----------------------------------------------------------
  slack (MET)                                       7.3724


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U28/QN (NOR3X0)                        0.2874     2.1716 r
  u3/E (ndff_n8_2)                       0.0000     2.1716 r
  u3/U9/QN (INVX0)                       0.1894     2.3610 f
  u3/U4/Q (AO22X1)                       0.2246     2.5855 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     2.6096 f
  data arrival time                                 2.6096

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6096
  -----------------------------------------------------------
  slack (MET)                                       7.3724


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U28/QN (NOR3X0)                        0.2874     2.1716 r
  u3/E (ndff_n8_2)                       0.0000     2.1716 r
  u3/U9/QN (INVX0)                       0.1894     2.3610 f
  u3/U5/Q (AO22X1)                       0.2246     2.5855 f
  u3/output_reg[3]/D (DFFARX1)           0.0240     2.6096 f
  data arrival time                                 2.6096

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6096
  -----------------------------------------------------------
  slack (MET)                                       7.3724


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U28/QN (NOR3X0)                        0.2874     2.1716 r
  u3/E (ndff_n8_2)                       0.0000     2.1716 r
  u3/U9/QN (INVX0)                       0.1894     2.3610 f
  u3/U6/Q (AO22X1)                       0.2246     2.5855 f
  u3/output_reg[4]/D (DFFARX1)           0.0240     2.6096 f
  data arrival time                                 2.6096

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6096
  -----------------------------------------------------------
  slack (MET)                                       7.3724


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U28/QN (NOR3X0)                        0.2874     2.1716 r
  u3/E (ndff_n8_2)                       0.0000     2.1716 r
  u3/U9/QN (INVX0)                       0.1894     2.3610 f
  u3/U7/Q (AO22X1)                       0.2246     2.5855 f
  u3/output_reg[5]/D (DFFARX1)           0.0240     2.6096 f
  data arrival time                                 2.6096

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6096
  -----------------------------------------------------------
  slack (MET)                                       7.3724


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U28/QN (NOR3X0)                        0.2874     2.1716 r
  u3/E (ndff_n8_2)                       0.0000     2.1716 r
  u3/U9/QN (INVX0)                       0.1894     2.3610 f
  u3/U8/Q (AO22X1)                       0.2246     2.5855 f
  u3/output_reg[6]/D (DFFARX1)           0.0240     2.6096 f
  data arrival time                                 2.6096

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6096
  -----------------------------------------------------------
  slack (MET)                                       7.3724


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U28/QN (NOR3X0)                        0.2874     2.1716 r
  u3/E (ndff_n8_2)                       0.0000     2.1716 r
  u3/U9/QN (INVX0)                       0.1894     2.3610 f
  u3/U10/Q (AO22X1)                      0.2246     2.5855 f
  u3/output_reg[7]/D (DFFARX1)           0.0240     2.6096 f
  data arrival time                                 2.6096

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.6096
  -----------------------------------------------------------
  slack (MET)                                       7.3724


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U30/QN (NOR3X0)                        0.2446     2.1430 r
  u1/E (ndff_n8_0)                       0.0000     2.1430 r
  u1/U9/QN (INVX0)                       0.1894     2.3324 f
  u1/U2/Q (AO22X1)                       0.2245     2.5569 f
  u1/output_reg[0]/D (DFFARX1)           0.0240     2.5809 f
  data arrival time                                 2.5809

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5809
  -----------------------------------------------------------
  slack (MET)                                       7.4010


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U30/QN (NOR3X0)                        0.2446     2.1430 r
  u1/E (ndff_n8_0)                       0.0000     2.1430 r
  u1/U9/QN (INVX0)                       0.1894     2.3324 f
  u1/U3/Q (AO22X1)                       0.2245     2.5569 f
  u1/output_reg[1]/D (DFFARX1)           0.0240     2.5809 f
  data arrival time                                 2.5809

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5809
  -----------------------------------------------------------
  slack (MET)                                       7.4010


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U30/QN (NOR3X0)                        0.2446     2.1430 r
  u1/E (ndff_n8_0)                       0.0000     2.1430 r
  u1/U9/QN (INVX0)                       0.1894     2.3324 f
  u1/U4/Q (AO22X1)                       0.2245     2.5569 f
  u1/output_reg[2]/D (DFFARX1)           0.0240     2.5809 f
  data arrival time                                 2.5809

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5809
  -----------------------------------------------------------
  slack (MET)                                       7.4010


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U30/QN (NOR3X0)                        0.2446     2.1430 r
  u1/E (ndff_n8_0)                       0.0000     2.1430 r
  u1/U9/QN (INVX0)                       0.1894     2.3324 f
  u1/U5/Q (AO22X1)                       0.2245     2.5569 f
  u1/output_reg[3]/D (DFFARX1)           0.0240     2.5809 f
  data arrival time                                 2.5809

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5809
  -----------------------------------------------------------
  slack (MET)                                       7.4010


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U30/QN (NOR3X0)                        0.2446     2.1430 r
  u1/E (ndff_n8_0)                       0.0000     2.1430 r
  u1/U9/QN (INVX0)                       0.1894     2.3324 f
  u1/U6/Q (AO22X1)                       0.2245     2.5569 f
  u1/output_reg[4]/D (DFFARX1)           0.0240     2.5809 f
  data arrival time                                 2.5809

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5809
  -----------------------------------------------------------
  slack (MET)                                       7.4010


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U30/QN (NOR3X0)                        0.2446     2.1430 r
  u1/E (ndff_n8_0)                       0.0000     2.1430 r
  u1/U9/QN (INVX0)                       0.1894     2.3324 f
  u1/U7/Q (AO22X1)                       0.2245     2.5569 f
  u1/output_reg[5]/D (DFFARX1)           0.0240     2.5809 f
  data arrival time                                 2.5809

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5809
  -----------------------------------------------------------
  slack (MET)                                       7.4010


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U30/QN (NOR3X0)                        0.2446     2.1430 r
  u1/E (ndff_n8_0)                       0.0000     2.1430 r
  u1/U9/QN (INVX0)                       0.1894     2.3324 f
  u1/U8/Q (AO22X1)                       0.2245     2.5569 f
  u1/output_reg[6]/D (DFFARX1)           0.0240     2.5809 f
  data arrival time                                 2.5809

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5809
  -----------------------------------------------------------
  slack (MET)                                       7.4010


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U30/QN (NOR3X0)                        0.2446     2.1430 r
  u1/E (ndff_n8_0)                       0.0000     2.1430 r
  u1/U9/QN (INVX0)                       0.1894     2.3324 f
  u1/U10/Q (AO22X1)                      0.2245     2.5569 f
  u1/output_reg[7]/D (DFFARX1)           0.0240     2.5809 f
  data arrival time                                 2.5809

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5809
  -----------------------------------------------------------
  slack (MET)                                       7.4010


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 r
  add_bus[5] (in)                        0.0000     1.4000 r
  U33/QN (NOR3X0)                        0.1175     1.5175 f
  U32/Q (AND4X1)                         0.2373     1.7548 f
  U31/QN (NAND3X0)                       0.1514     1.9063 r
  U28/QN (NOR3X0)                        0.2369     2.1432 f
  u3/E (ndff_n8_2)                       0.0000     2.1432 f
  u3/U9/QN (INVX0)                       0.1950     2.3382 r
  u3/U2/Q (AO22X1)                       0.1634     2.5016 r
  u3/output_reg[0]/D (DFFARX1)           0.0240     2.5256 r
  data arrival time                                 2.5256

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1642     9.9358
  data required time                                9.9358
  -----------------------------------------------------------
  data required time                                9.9358
  data arrival time                                -2.5256
  -----------------------------------------------------------
  slack (MET)                                       7.4102


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 r
  add_bus[5] (in)                        0.0000     1.4000 r
  U33/QN (NOR3X0)                        0.1175     1.5175 f
  U32/Q (AND4X1)                         0.2373     1.7548 f
  U31/QN (NAND3X0)                       0.1514     1.9063 r
  U28/QN (NOR3X0)                        0.2369     2.1432 f
  u3/E (ndff_n8_2)                       0.0000     2.1432 f
  u3/U9/QN (INVX0)                       0.1950     2.3382 r
  u3/U3/Q (AO22X1)                       0.1634     2.5016 r
  u3/output_reg[1]/D (DFFARX1)           0.0240     2.5256 r
  data arrival time                                 2.5256

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1642     9.9358
  data required time                                9.9358
  -----------------------------------------------------------
  data required time                                9.9358
  data arrival time                                -2.5256
  -----------------------------------------------------------
  slack (MET)                                       7.4102


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 r
  add_bus[5] (in)                        0.0000     1.4000 r
  U33/QN (NOR3X0)                        0.1175     1.5175 f
  U32/Q (AND4X1)                         0.2373     1.7548 f
  U31/QN (NAND3X0)                       0.1514     1.9063 r
  U28/QN (NOR3X0)                        0.2369     2.1432 f
  u3/E (ndff_n8_2)                       0.0000     2.1432 f
  u3/U9/QN (INVX0)                       0.1950     2.3382 r
  u3/U4/Q (AO22X1)                       0.1634     2.5016 r
  u3/output_reg[2]/D (DFFARX1)           0.0240     2.5256 r
  data arrival time                                 2.5256

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1642     9.9358
  data required time                                9.9358
  -----------------------------------------------------------
  data required time                                9.9358
  data arrival time                                -2.5256
  -----------------------------------------------------------
  slack (MET)                                       7.4102


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 r
  add_bus[5] (in)                        0.0000     1.4000 r
  U33/QN (NOR3X0)                        0.1175     1.5175 f
  U32/Q (AND4X1)                         0.2373     1.7548 f
  U31/QN (NAND3X0)                       0.1514     1.9063 r
  U28/QN (NOR3X0)                        0.2369     2.1432 f
  u3/E (ndff_n8_2)                       0.0000     2.1432 f
  u3/U9/QN (INVX0)                       0.1950     2.3382 r
  u3/U5/Q (AO22X1)                       0.1634     2.5016 r
  u3/output_reg[3]/D (DFFARX1)           0.0240     2.5256 r
  data arrival time                                 2.5256

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1642     9.9358
  data required time                                9.9358
  -----------------------------------------------------------
  data required time                                9.9358
  data arrival time                                -2.5256
  -----------------------------------------------------------
  slack (MET)                                       7.4102


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 r
  add_bus[5] (in)                        0.0000     1.4000 r
  U33/QN (NOR3X0)                        0.1175     1.5175 f
  U32/Q (AND4X1)                         0.2373     1.7548 f
  U31/QN (NAND3X0)                       0.1514     1.9063 r
  U28/QN (NOR3X0)                        0.2369     2.1432 f
  u3/E (ndff_n8_2)                       0.0000     2.1432 f
  u3/U9/QN (INVX0)                       0.1950     2.3382 r
  u3/U6/Q (AO22X1)                       0.1634     2.5016 r
  u3/output_reg[4]/D (DFFARX1)           0.0240     2.5256 r
  data arrival time                                 2.5256

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1642     9.9358
  data required time                                9.9358
  -----------------------------------------------------------
  data required time                                9.9358
  data arrival time                                -2.5256
  -----------------------------------------------------------
  slack (MET)                                       7.4102


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 r
  add_bus[5] (in)                        0.0000     1.4000 r
  U33/QN (NOR3X0)                        0.1175     1.5175 f
  U32/Q (AND4X1)                         0.2373     1.7548 f
  U31/QN (NAND3X0)                       0.1514     1.9063 r
  U28/QN (NOR3X0)                        0.2369     2.1432 f
  u3/E (ndff_n8_2)                       0.0000     2.1432 f
  u3/U9/QN (INVX0)                       0.1950     2.3382 r
  u3/U7/Q (AO22X1)                       0.1634     2.5016 r
  u3/output_reg[5]/D (DFFARX1)           0.0240     2.5256 r
  data arrival time                                 2.5256

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1642     9.9358
  data required time                                9.9358
  -----------------------------------------------------------
  data required time                                9.9358
  data arrival time                                -2.5256
  -----------------------------------------------------------
  slack (MET)                                       7.4102


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 r
  add_bus[5] (in)                        0.0000     1.4000 r
  U33/QN (NOR3X0)                        0.1175     1.5175 f
  U32/Q (AND4X1)                         0.2373     1.7548 f
  U31/QN (NAND3X0)                       0.1514     1.9063 r
  U28/QN (NOR3X0)                        0.2369     2.1432 f
  u3/E (ndff_n8_2)                       0.0000     2.1432 f
  u3/U9/QN (INVX0)                       0.1950     2.3382 r
  u3/U8/Q (AO22X1)                       0.1634     2.5016 r
  u3/output_reg[6]/D (DFFARX1)           0.0240     2.5256 r
  data arrival time                                 2.5256

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1642     9.9358
  data required time                                9.9358
  -----------------------------------------------------------
  data required time                                9.9358
  data arrival time                                -2.5256
  -----------------------------------------------------------
  slack (MET)                                       7.4102


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 r
  add_bus[5] (in)                        0.0000     1.4000 r
  U33/QN (NOR3X0)                        0.1175     1.5175 f
  U32/Q (AND4X1)                         0.2373     1.7548 f
  U31/QN (NAND3X0)                       0.1514     1.9063 r
  U28/QN (NOR3X0)                        0.2369     2.1432 f
  u3/E (ndff_n8_2)                       0.0000     2.1432 f
  u3/U9/QN (INVX0)                       0.1950     2.3382 r
  u3/U10/Q (AO22X1)                      0.1634     2.5016 r
  u3/output_reg[7]/D (DFFARX1)           0.0240     2.5256 r
  data arrival time                                 2.5256

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1642     9.9358
  data required time                                9.9358
  -----------------------------------------------------------
  data required time                                9.9358
  data arrival time                                -2.5256
  -----------------------------------------------------------
  slack (MET)                                       7.4102


  Startpoint: add_bus[2] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[2] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1003     1.5003 r
  U32/Q (AND4X1)                         0.2102     1.7104 r
  U31/QN (NAND3X0)                       0.1341     1.8445 f
  U28/QN (NOR3X0)                        0.2874     2.1319 r
  u3/E (ndff_n8_2)                       0.0000     2.1319 r
  u3/U9/QN (INVX0)                       0.1894     2.3213 f
  u3/U2/Q (AO22X1)                       0.2246     2.5459 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     2.5699 f
  data arrival time                                 2.5699

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5699
  -----------------------------------------------------------
  slack (MET)                                       7.4121


  Startpoint: add_bus[2] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[2] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1003     1.5003 r
  U32/Q (AND4X1)                         0.2102     1.7104 r
  U31/QN (NAND3X0)                       0.1341     1.8445 f
  U28/QN (NOR3X0)                        0.2874     2.1319 r
  u3/E (ndff_n8_2)                       0.0000     2.1319 r
  u3/U9/QN (INVX0)                       0.1894     2.3213 f
  u3/U3/Q (AO22X1)                       0.2246     2.5459 f
  u3/output_reg[1]/D (DFFARX1)           0.0240     2.5699 f
  data arrival time                                 2.5699

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5699
  -----------------------------------------------------------
  slack (MET)                                       7.4121


  Startpoint: add_bus[2] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[2] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1003     1.5003 r
  U32/Q (AND4X1)                         0.2102     1.7104 r
  U31/QN (NAND3X0)                       0.1341     1.8445 f
  U28/QN (NOR3X0)                        0.2874     2.1319 r
  u3/E (ndff_n8_2)                       0.0000     2.1319 r
  u3/U9/QN (INVX0)                       0.1894     2.3213 f
  u3/U4/Q (AO22X1)                       0.2246     2.5459 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     2.5699 f
  data arrival time                                 2.5699

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5699
  -----------------------------------------------------------
  slack (MET)                                       7.4121


  Startpoint: add_bus[2] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[2] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1003     1.5003 r
  U32/Q (AND4X1)                         0.2102     1.7104 r
  U31/QN (NAND3X0)                       0.1341     1.8445 f
  U28/QN (NOR3X0)                        0.2874     2.1319 r
  u3/E (ndff_n8_2)                       0.0000     2.1319 r
  u3/U9/QN (INVX0)                       0.1894     2.3213 f
  u3/U5/Q (AO22X1)                       0.2246     2.5459 f
  u3/output_reg[3]/D (DFFARX1)           0.0240     2.5699 f
  data arrival time                                 2.5699

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5699
  -----------------------------------------------------------
  slack (MET)                                       7.4121


  Startpoint: add_bus[2] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[2] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1003     1.5003 r
  U32/Q (AND4X1)                         0.2102     1.7104 r
  U31/QN (NAND3X0)                       0.1341     1.8445 f
  U28/QN (NOR3X0)                        0.2874     2.1319 r
  u3/E (ndff_n8_2)                       0.0000     2.1319 r
  u3/U9/QN (INVX0)                       0.1894     2.3213 f
  u3/U6/Q (AO22X1)                       0.2246     2.5459 f
  u3/output_reg[4]/D (DFFARX1)           0.0240     2.5699 f
  data arrival time                                 2.5699

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5699
  -----------------------------------------------------------
  slack (MET)                                       7.4121


  Startpoint: add_bus[2] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[2] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1003     1.5003 r
  U32/Q (AND4X1)                         0.2102     1.7104 r
  U31/QN (NAND3X0)                       0.1341     1.8445 f
  U28/QN (NOR3X0)                        0.2874     2.1319 r
  u3/E (ndff_n8_2)                       0.0000     2.1319 r
  u3/U9/QN (INVX0)                       0.1894     2.3213 f
  u3/U7/Q (AO22X1)                       0.2246     2.5459 f
  u3/output_reg[5]/D (DFFARX1)           0.0240     2.5699 f
  data arrival time                                 2.5699

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5699
  -----------------------------------------------------------
  slack (MET)                                       7.4121


  Startpoint: add_bus[2] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[2] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1003     1.5003 r
  U32/Q (AND4X1)                         0.2102     1.7104 r
  U31/QN (NAND3X0)                       0.1341     1.8445 f
  U28/QN (NOR3X0)                        0.2874     2.1319 r
  u3/E (ndff_n8_2)                       0.0000     2.1319 r
  u3/U9/QN (INVX0)                       0.1894     2.3213 f
  u3/U8/Q (AO22X1)                       0.2246     2.5459 f
  u3/output_reg[6]/D (DFFARX1)           0.0240     2.5699 f
  data arrival time                                 2.5699

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5699
  -----------------------------------------------------------
  slack (MET)                                       7.4121


  Startpoint: add_bus[2] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[2] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1003     1.5003 r
  U32/Q (AND4X1)                         0.2102     1.7104 r
  U31/QN (NAND3X0)                       0.1341     1.8445 f
  U28/QN (NOR3X0)                        0.2874     2.1319 r
  u3/E (ndff_n8_2)                       0.0000     2.1319 r
  u3/U9/QN (INVX0)                       0.1894     2.3213 f
  u3/U10/Q (AO22X1)                      0.2246     2.5459 f
  u3/output_reg[7]/D (DFFARX1)           0.0240     2.5699 f
  data arrival time                                 2.5699

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.5699
  -----------------------------------------------------------
  slack (MET)                                       7.4121


  Startpoint: counter_reg[0]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[0]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[0]/Q (DFFNARX1)            0.5960     5.9960 f
  counter_test[0] (out)                  0.5988     6.5948 f
  data arrival time                                 6.5948

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5948
  -----------------------------------------------------------
  slack (MET)                                       2.5052


  Startpoint: counter_reg[0]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[0]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[0]/Q (DFFNARX1)            0.5916     5.9916 r
  counter_test[0] (out)                  0.5988     6.5904 r
  data arrival time                                 6.5904

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5904
  -----------------------------------------------------------
  slack (MET)                                       2.5096


  Startpoint: counter_reg[2]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[2]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[2]/Q (DFFNARX1)            0.5888     5.9888 f
  counter_test[2] (out)                  0.5498     6.5387 f
  data arrival time                                 6.5387

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5387
  -----------------------------------------------------------
  slack (MET)                                       2.5613


  Startpoint: counter_reg[3]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[3]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[3]/Q (DFFNARX1)            0.5888     5.9888 f
  counter_test[3] (out)                  0.5498     6.5387 f
  data arrival time                                 6.5387

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5387
  -----------------------------------------------------------
  slack (MET)                                       2.5613


  Startpoint: counter_reg[4]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[4]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[4]/Q (DFFNARX1)            0.5888     5.9888 f
  counter_test[4] (out)                  0.5498     6.5387 f
  data arrival time                                 6.5387

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5387
  -----------------------------------------------------------
  slack (MET)                                       2.5613


  Startpoint: counter_reg[5]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[5]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[5]/Q (DFFNARX1)            0.5888     5.9888 f
  counter_test[5] (out)                  0.5498     6.5387 f
  data arrival time                                 6.5387

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5387
  -----------------------------------------------------------
  slack (MET)                                       2.5613


  Startpoint: counter_reg[6]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[6]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[6]/Q (DFFNARX1)            0.5888     5.9888 f
  counter_test[6] (out)                  0.5498     6.5387 f
  data arrival time                                 6.5387

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5387
  -----------------------------------------------------------
  slack (MET)                                       2.5613


  Startpoint: counter_reg[7]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[7]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[7]/Q (DFFNARX1)            0.5875     5.9875 f
  counter_test[7] (out)                  0.5498     6.5374 f
  data arrival time                                 6.5374

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5374
  -----------------------------------------------------------
  slack (MET)                                       2.5626


  Startpoint: counter_reg[1]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[1]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[1]/Q (DFFNARX1)            0.5854     5.9854 f
  counter_test[1] (out)                  0.5498     6.5352 f
  data arrival time                                 6.5352

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5352
  -----------------------------------------------------------
  slack (MET)                                       2.5648


  Startpoint: counter_reg[2]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[2]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[2]/Q (DFFNARX1)            0.5844     5.9844 r
  counter_test[2] (out)                  0.5498     6.5343 r
  data arrival time                                 6.5343

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5343
  -----------------------------------------------------------
  slack (MET)                                       2.5657


  Startpoint: counter_reg[3]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[3]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[3]/Q (DFFNARX1)            0.5844     5.9844 r
  counter_test[3] (out)                  0.5498     6.5343 r
  data arrival time                                 6.5343

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5343
  -----------------------------------------------------------
  slack (MET)                                       2.5657


  Startpoint: counter_reg[4]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[4]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[4]/Q (DFFNARX1)            0.5844     5.9844 r
  counter_test[4] (out)                  0.5498     6.5343 r
  data arrival time                                 6.5343

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5343
  -----------------------------------------------------------
  slack (MET)                                       2.5657


  Startpoint: counter_reg[5]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[5]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[5]/Q (DFFNARX1)            0.5844     5.9844 r
  counter_test[5] (out)                  0.5498     6.5343 r
  data arrival time                                 6.5343

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5343
  -----------------------------------------------------------
  slack (MET)                                       2.5657


  Startpoint: counter_reg[6]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[6]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[6]/Q (DFFNARX1)            0.5844     5.9844 r
  counter_test[6] (out)                  0.5498     6.5343 r
  data arrival time                                 6.5343

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5343
  -----------------------------------------------------------
  slack (MET)                                       2.5657


  Startpoint: counter_reg[7]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[7]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[7]/Q (DFFNARX1)            0.5832     5.9832 r
  counter_test[7] (out)                  0.5498     6.5330 r
  data arrival time                                 6.5330

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5330
  -----------------------------------------------------------
  slack (MET)                                       2.5670


  Startpoint: counter_reg[1]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter_test[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  counter_reg[1]/CLK (DFFNARX1)          0.0000     5.4000 f
  counter_reg[1]/Q (DFFNARX1)            0.5810     5.9810 r
  counter_test[1] (out)                  0.5498     6.5308 r
  data arrival time                                 6.5308

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.5308
  -----------------------------------------------------------
  slack (MET)                                       2.5692


  Startpoint: pwm_out_reg
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.4000 f
  pwm_out_reg/Q (DFFNARX1)               0.5703     5.9703 f
  pwm_out (out)                          0.4643     6.4346 f
  data arrival time                                 6.4346

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.4346
  -----------------------------------------------------------
  slack (MET)                                       2.6654


  Startpoint: pwm_out_reg
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pwm_out (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  pwm_out_reg/CLK (DFFNARX1)             0.0000     5.4000 f
  pwm_out_reg/Q (DFFNARX1)               0.5661     5.9661 r
  pwm_out (out)                          0.4643     6.4304 r
  data arrival time                                 6.4304

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -6.4304
  -----------------------------------------------------------
  slack (MET)                                       2.6696


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[0]/Z (TNBUFFX1)          0.3178     2.6025 f
  u4/Output[0] (tsb_n8_2)                0.0000     2.6025 f
  data_bus[0] (inout)                    0.9385     3.5410 f
  data arrival time                                 3.5410

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5410
  -----------------------------------------------------------
  slack (MET)                                       5.5590


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[1]/Z (TNBUFFX1)          0.3178     2.6025 f
  u4/Output[1] (tsb_n8_2)                0.0000     2.6025 f
  data_bus[1] (inout)                    0.9385     3.5410 f
  data arrival time                                 3.5410

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5410
  -----------------------------------------------------------
  slack (MET)                                       5.5590


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[2]/Z (TNBUFFX1)          0.3178     2.6025 f
  u4/Output[2] (tsb_n8_2)                0.0000     2.6025 f
  data_bus[2] (inout)                    0.9385     3.5410 f
  data arrival time                                 3.5410

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5410
  -----------------------------------------------------------
  slack (MET)                                       5.5590


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[3]/Z (TNBUFFX1)          0.3178     2.6025 f
  u4/Output[3] (tsb_n8_2)                0.0000     2.6025 f
  data_bus[3] (inout)                    0.9385     3.5410 f
  data arrival time                                 3.5410

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5410
  -----------------------------------------------------------
  slack (MET)                                       5.5590


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[4]/Z (TNBUFFX1)          0.3178     2.6025 f
  u4/Output[4] (tsb_n8_2)                0.0000     2.6025 f
  data_bus[4] (inout)                    0.9385     3.5410 f
  data arrival time                                 3.5410

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5410
  -----------------------------------------------------------
  slack (MET)                                       5.5590


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[5]/Z (TNBUFFX1)          0.3178     2.6025 f
  u4/Output[5] (tsb_n8_2)                0.0000     2.6025 f
  data_bus[5] (inout)                    0.9385     3.5410 f
  data arrival time                                 3.5410

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5410
  -----------------------------------------------------------
  slack (MET)                                       5.5590


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[6]/Z (TNBUFFX1)          0.3178     2.6025 f
  u4/Output[6] (tsb_n8_2)                0.0000     2.6025 f
  data_bus[6] (inout)                    0.9385     3.5410 f
  data arrival time                                 3.5410

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5410
  -----------------------------------------------------------
  slack (MET)                                       5.5590


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[7]/Z (TNBUFFX1)          0.3178     2.6025 f
  u4/Output[7] (tsb_n8_2)                0.0000     2.6025 f
  data_bus[7] (inout)                    0.9385     3.5410 f
  data arrival time                                 3.5410

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5410
  -----------------------------------------------------------
  slack (MET)                                       5.5590


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U27/QN (NOR3X0)                        0.3863     2.2705 r
  u4/E (tsb_n8_2)                        0.0000     2.2705 r
  u4/Output_tri[0]/Z (TNBUFFX1)          0.3178     2.5883 f
  u4/Output[0] (tsb_n8_2)                0.0000     2.5883 f
  data_bus[0] (inout)                    0.9385     3.5268 f
  data arrival time                                 3.5268

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5268
  -----------------------------------------------------------
  slack (MET)                                       5.5732


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U27/QN (NOR3X0)                        0.3863     2.2705 r
  u4/E (tsb_n8_2)                        0.0000     2.2705 r
  u4/Output_tri[1]/Z (TNBUFFX1)          0.3178     2.5883 f
  u4/Output[1] (tsb_n8_2)                0.0000     2.5883 f
  data_bus[1] (inout)                    0.9385     3.5268 f
  data arrival time                                 3.5268

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5268
  -----------------------------------------------------------
  slack (MET)                                       5.5732


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U27/QN (NOR3X0)                        0.3863     2.2705 r
  u4/E (tsb_n8_2)                        0.0000     2.2705 r
  u4/Output_tri[2]/Z (TNBUFFX1)          0.3178     2.5883 f
  u4/Output[2] (tsb_n8_2)                0.0000     2.5883 f
  data_bus[2] (inout)                    0.9385     3.5268 f
  data arrival time                                 3.5268

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5268
  -----------------------------------------------------------
  slack (MET)                                       5.5732


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U27/QN (NOR3X0)                        0.3863     2.2705 r
  u4/E (tsb_n8_2)                        0.0000     2.2705 r
  u4/Output_tri[3]/Z (TNBUFFX1)          0.3178     2.5883 f
  u4/Output[3] (tsb_n8_2)                0.0000     2.5883 f
  data_bus[3] (inout)                    0.9385     3.5268 f
  data arrival time                                 3.5268

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5268
  -----------------------------------------------------------
  slack (MET)                                       5.5732


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U27/QN (NOR3X0)                        0.3863     2.2705 r
  u4/E (tsb_n8_2)                        0.0000     2.2705 r
  u4/Output_tri[4]/Z (TNBUFFX1)          0.3178     2.5883 f
  u4/Output[4] (tsb_n8_2)                0.0000     2.5883 f
  data_bus[4] (inout)                    0.9385     3.5268 f
  data arrival time                                 3.5268

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5268
  -----------------------------------------------------------
  slack (MET)                                       5.5732


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U27/QN (NOR3X0)                        0.3863     2.2705 r
  u4/E (tsb_n8_2)                        0.0000     2.2705 r
  u4/Output_tri[5]/Z (TNBUFFX1)          0.3178     2.5883 f
  u4/Output[5] (tsb_n8_2)                0.0000     2.5883 f
  data_bus[5] (inout)                    0.9385     3.5268 f
  data arrival time                                 3.5268

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5268
  -----------------------------------------------------------
  slack (MET)                                       5.5732


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U27/QN (NOR3X0)                        0.3863     2.2705 r
  u4/E (tsb_n8_2)                        0.0000     2.2705 r
  u4/Output_tri[6]/Z (TNBUFFX1)          0.3178     2.5883 f
  u4/Output[6] (tsb_n8_2)                0.0000     2.5883 f
  data_bus[6] (inout)                    0.9385     3.5268 f
  data arrival time                                 3.5268

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5268
  -----------------------------------------------------------
  slack (MET)                                       5.5732


  Startpoint: add_bus[7] (input port clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[7] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1399     1.5399 r
  U32/Q (AND4X1)                         0.2102     1.7501 r
  U31/QN (NAND3X0)                       0.1341     1.8842 f
  U27/QN (NOR3X0)                        0.3863     2.2705 r
  u4/E (tsb_n8_2)                        0.0000     2.2705 r
  u4/Output_tri[7]/Z (TNBUFFX1)          0.3178     2.5883 f
  u4/Output[7] (tsb_n8_2)                0.0000     2.5883 f
  data_bus[7] (inout)                    0.9385     3.5268 f
  data arrival time                                 3.5268

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5268
  -----------------------------------------------------------
  slack (MET)                                       5.5732


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[0]/Z (TNBUFFX1)          0.2951     2.5798 r
  u4/Output[0] (tsb_n8_2)                0.0000     2.5798 r
  data_bus[0] (inout)                    0.9385     3.5184 r
  data arrival time                                 3.5184

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5184
  -----------------------------------------------------------
  slack (MET)                                       5.5816


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[1]/Z (TNBUFFX1)          0.2951     2.5798 r
  u4/Output[1] (tsb_n8_2)                0.0000     2.5798 r
  data_bus[1] (inout)                    0.9385     3.5184 r
  data arrival time                                 3.5184

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5184
  -----------------------------------------------------------
  slack (MET)                                       5.5816


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[2]/Z (TNBUFFX1)          0.2951     2.5798 r
  u4/Output[2] (tsb_n8_2)                0.0000     2.5798 r
  data_bus[2] (inout)                    0.9385     3.5184 r
  data arrival time                                 3.5184

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5184
  -----------------------------------------------------------
  slack (MET)                                       5.5816


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[3]/Z (TNBUFFX1)          0.2951     2.5798 r
  u4/Output[3] (tsb_n8_2)                0.0000     2.5798 r
  data_bus[3] (inout)                    0.9385     3.5184 r
  data arrival time                                 3.5184

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5184
  -----------------------------------------------------------
  slack (MET)                                       5.5816


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[4]/Z (TNBUFFX1)          0.2951     2.5798 r
  u4/Output[4] (tsb_n8_2)                0.0000     2.5798 r
  data_bus[4] (inout)                    0.9385     3.5184 r
  data arrival time                                 3.5184

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5184
  -----------------------------------------------------------
  slack (MET)                                       5.5816


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pwm_n8             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.0000     1.4000 f
  add_bus[5] (in)                        0.0000     1.4000 f
  U33/QN (NOR3X0)                        0.1541     1.5541 r
  U32/Q (AND4X1)                         0.2102     1.7643 r
  U31/QN (NAND3X0)                       0.1341     1.8984 f
  U27/QN (NOR3X0)                        0.3863     2.2847 r
  u4/E (tsb_n8_2)                        0.0000     2.2847 r
  u4/Output_tri[7]/Z (TNBUFFX1)          0.2951     2.5798 r
  u4/Output[7] (tsb_n8_2)                0.0000     2.5798 r
  data_bus[7] (inout)                    0.9385     3.5184 r
  data arrival time                                 3.5184

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5184
  -----------------------------------------------------------
  slack (MET)                                       5.5816


1
