always @(posedge clk) begin
  if (load)
    q <= data;
  else
    q <= (q >> 1) ^ (q << 1);
end

endmodule