// Seed: 2541983247
module module_0 ();
  id_2(
      .id_0(1'd0 == 1'b0), .id_1(id_1), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1
    , id_20,
    input wand id_2,
    input wand id_3,
    output supply1 id_4,
    output tri0 id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    output tri0 id_9,
    output logic id_10
    , id_21,
    output wire id_11,
    input tri0 id_12,
    input tri1 id_13,
    input supply0 id_14,
    input wor id_15,
    input tri0 id_16,
    output wand id_17,
    output wand id_18
);
  wire id_22, id_23;
  wire id_24;
  module_0();
  always @(posedge 1) begin
    if (1) begin
      if (-(id_0)) id_10 <= 1'b0;
    end
  end
endmodule
