{"top":"global.DFF_init0_has_ceFalse_has_resetTrue_has_async_resetFalse",
"namespaces":{
  "global":{
    "modules":{
      "DFF_init0_has_ceFalse_has_resetTrue_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "bit_const_0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst1":{
            "modref":"global._Mux2"
          }
        },
        "connections":[
          ["inst1.I.1","bit_const_0.out"],
          ["self.CLK","inst0.clk"],
          ["inst1.O","inst0.in.0"],
          ["self.O","inst0.out.0"],
          ["self.I","inst1.I.0"],
          ["self.RESET","inst1.S"]
        ]
      },
      "_Mux2":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["self.I.0","inst0.in0"],
          ["self.I.1","inst0.in1"],
          ["self.O","inst0.out"],
          ["self.S","inst0.sel"]
        ]
      }
    }
  }
}
}