{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A749207825",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (292p)",
            "http://purl.org/dc/elements/1.1/contributor": "Moore, Will R.",
            "creator": "Delgado-Frias, Jos\u00e9 G.",
            "description": [
                "digital",
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots."
            ],
            "identifier": [
                "(firstid)GBV:749207825",
                "(doi)10.1007/978-1-4613-1619-0",
                "(ppn)749207825",
                "(isbn13)9781461316190"
            ],
            "publisher": "Springer",
            "subject": [
                "Systems engineering",
                "(classificationName=ddc)621.3815",
                "Electrical engineering.",
                "Artificial intelligence",
                "Engineering",
                "(classificationName=linseach:mapping)elt",
                "(classificationName=loc)TK7888.4",
                "(classificationName=linseach:mapping)inf",
                "Computer architecture.",
                "Microprocessors.",
                "Computer science",
                "Electronic circuits.",
                "Computer engineering"
            ],
            "title": "VLSI for Artificial Intelligence",
            "abstract": "1 Prolog Machines -- 1.1 From Low Level Semantic Description of Prolog to Instruction Set and VLSI Design -- 1.2 A 32 Bit Processor for Compiled Prolog -- 1.3 CARMEL-1: A VLSI Architecture for Flat Concurrent Prolog -- 1.4 VLSI for Parallel Execution of Prolog -- 2 Functional Programming Oriented Architectures -- 2.1 Supporting Functional and Logic Programming Languages through a Data Parallel VLSI Architecture -- 2.2 Translating Declaratively Specified Knowledge and Usage Requirements into a Reconfigurable Machine -- 3 Garbage Collection -- 3.1 VLSI-Appropriate Garbage Collection Support -- 3.2 A Self-timed Circuit for a Prolog Machine -- 4 Content-Addressable Memory -- 4.1 VLSI and Rule-Based Systems -- 4.2 Unify with Active Memory -- 4.3 The Pattern Addressable Memory: Hardware for Associative Processing -- 5 Knowledge Based Systems -- 5.1 A High Performance Relational Algebraic Processor for Large Knowledge Bases -- 5.2 A WSI Semantic Network Architecture -- 6 Neural Architectures -- 6.1 A VLSI Implementation of Multilayered Neural Networks -- 6.2 A Fully Digital Integrated CMOS Hopfield Network Including the Learning Algorithm -- 6.3 A Neural Network for 3-D VLSI Accelerator -- 6.4 Shift Invariant Associative Memory -- 7 Digital and Analog VLSI Neural Networks -- 7.1 VLSI Bit-Serial Neural Networks -- 7.2 A New CMOS Architecture for Neural Networks -- 7.3 A Limited-Interconnect, Highly Layered Synthetic Neural Architecture -- 7.4 VLSI-Design of Associative Networks -- 7.5 Fully-Programmable Analogue VLSI Devices for the Implementation of Neural Networks -- 8 Architectures for Neural Computing -- 8.1 Are Special Chips Necessary for Neural Computing? -- 8.2 A VLSI Systolic Array Dedicated to Hopfield Neural Network -- 8.3 An Integrated System for Neural Network Simulations.",
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SXE"
            ],
            "issued": "1989",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "68",
            "isLike": "doi:10.1007/978-1-4613-1619-0",
            "P30128": "The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "abstract": "http://purl.org/dc/terms/abstract",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "contributor": "http://purl.org/dc/terms/contributor",
        "description": "http://purl.org/dc/elements/1.1/description",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "issued": "http://purl.org/dc/terms/issued",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "title": "http://purl.org/dc/elements/1.1/title",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "volume": "http://purl.org/ontology/bibo/volume",
        "license": "http://purl.org/dc/terms/license",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}