$date
	Tue Jan  9 20:07:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFlipFlop_testbench $end
$scope module myFlipFlop $end
$var wire 1 ! D $end
$var wire 1 " clk $end
$var wire 1 # qBar $end
$var wire 1 $ rst $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$scope module rippleCounter_testbench $end
$scope module myRippleCounter $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 4 ( q [3:0] $end
$var wire 4 ) count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
z'
0&
0%
0$
1#
0"
x!
$end
#1
1&
1"
#2
0&
0"
#3
1&
1"
#4
0&
0"
#5
1&
1"
#6
0&
0"
#7
1&
1"
#8
0&
0"
#9
1&
1"
#10
0&
0"
1$
#11
x#
x%
1&
1"
#12
0&
0"
#13
1&
1"
#14
0&
0"
#15
1&
1"
#16
0&
0"
#17
1&
1"
#18
0&
0"
#19
1&
1"
#20
0&
0"
1!
#21
0#
1%
1&
1"
#22
0&
0"
#23
1&
1"
#24
0&
0"
#25
1&
1"
#26
0&
0"
#27
1&
1"
#28
0&
0"
#29
1&
1"
#30
0&
0"
0!
#31
1#
0%
1&
1"
#32
0&
0"
