<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="319" />
   <irq preferredWidth="34" />
   <export preferredWidth="125" />
   <inputclock preferredWidth="77" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="353" />
   <clocksource preferredWidth="353" />
   <frequency preferredWidth="348" />
  </columns>
 </clocktable>
 <window width="1366" height="728" x="0" y="0" />
 <library
   expandedCategories="Project,Library/University Program/Generic IO,Library,Library/University Program" />
 <generation synthesis="VHDL" />
 <hdlexample language="VERILOG" />
</preferences>
