<dec f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/rta.h' l='373'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='837' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='838' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='957' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='958' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='959' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='987' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='988' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='1486' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='1493' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='1502' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/ipsec.h' l='1505' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='64' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='116' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='199' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='298' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='301' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='355' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='405' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='468' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='487' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='496' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='505' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='512' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='573' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='585' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='602' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='608' u='c'/>
<use f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/desc/algo.h' l='640' u='c'/>
<doc f='dpdk_1805/drivers/crypto/dpaa2_sec/hw/rta.h' l='356'>/**
 * SEQFIFOLOAD - Configures SEQ FIFOLOAD command to load message data, PKHA
 *               data, IV, ICV, AAD and bit length message data into Input Data
 *               FIFO.
 * @program: pointer to struct program
 * @data: input data type to store: PKHA registers, IFIFO, MSG1, MSG2,
 *        MSGOUTSNOOP, MSGINSNOOP, IV1, IV2, AAD1, ICV1, ICV2, BIT_DATA, SKIP.
 * @length: number of bytes to load; can be set to 0 for SEQ command w/ VLF set
 *          (uint32_t).
 * @flags: operational flags: VLF, CLASS1, CLASS2, BOTH, FLUSH1, LAST1, LAST2,
 *         AIDF.
 *
 * Return: On success, descriptor buffer offset where this command is inserted.
 *         On error, a negative error code; first error program counter will
 *         point to offset in descriptor buffer where the instruction should
 *         have been written.
 */</doc>
