<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.03.25.17:22:49"
 outputDirectory="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE6E22C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="dout" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="dout_export" direction="output" role="export" width="4" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="lab_PD2:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1711376568,AUTO_UNIQUE_ID=(MyST_sink:1.0:)(MyST_source:1.0:)(clock_source:20.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)"
   instancePathKey="lab_PD2"
   kind="lab_PD2"
   version="1.0"
   name="lab_PD2">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1711376568" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/lab_PD2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/MyST_sink.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/MyST_source.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/MY_IP_LIB/MyST_sink_hw.tcl" />
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/MY_IP_LIB/MyST_source_hw.tcl" />
   <file
       path="D:/intelfpga/20.1.1/quartuslitesetup/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/20.1.1/quartuslitesetup/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="lab_PD2">queue size: 0 starting:lab_PD2 "lab_PD2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="lab_PD2"><![CDATA["<b>lab_PD2</b>" reuses <b>MyST_sink</b> "<b>submodules/MyST_sink</b>"]]></message>
   <message level="Debug" culprit="lab_PD2"><![CDATA["<b>lab_PD2</b>" reuses <b>MyST_source</b> "<b>submodules/MyST_source</b>"]]></message>
   <message level="Debug" culprit="lab_PD2"><![CDATA["<b>lab_PD2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="lab_PD2">queue size: 2 starting:MyST_sink "submodules/MyST_sink"</message>
   <message level="Info" culprit="MyST_sink"><![CDATA["<b>lab_PD2</b>" instantiated <b>MyST_sink</b> "<b>MyST_sink</b>"]]></message>
   <message level="Debug" culprit="lab_PD2">queue size: 1 starting:MyST_source "submodules/MyST_source"</message>
   <message level="Info" culprit="MyST_source"><![CDATA["<b>lab_PD2</b>" instantiated <b>MyST_source</b> "<b>MyST_source</b>"]]></message>
   <message level="Debug" culprit="lab_PD2">queue size: 0 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo"><![CDATA["<b>lab_PD2</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="MyST_sink:1.0:"
   instancePathKey="lab_PD2:.:MyST_sink"
   kind="MyST_sink"
   version="1.0"
   name="MyST_sink">
  <generatedFiles>
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/MyST_sink.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/MY_IP_LIB/MyST_sink_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="lab_PD2" as="MyST_sink" />
  <messages>
   <message level="Debug" culprit="lab_PD2">queue size: 2 starting:MyST_sink "submodules/MyST_sink"</message>
   <message level="Info" culprit="MyST_sink"><![CDATA["<b>lab_PD2</b>" instantiated <b>MyST_sink</b> "<b>MyST_sink</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="MyST_source:1.0:"
   instancePathKey="lab_PD2:.:MyST_source"
   kind="MyST_source"
   version="1.0"
   name="MyST_source">
  <generatedFiles>
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/MyST_source.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/MY_IP_LIB/MyST_source_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="lab_PD2" as="MyST_source" />
  <messages>
   <message level="Debug" culprit="lab_PD2">queue size: 1 starting:MyST_source "submodules/MyST_source"</message>
   <message level="Info" culprit="MyST_source"><![CDATA["<b>lab_PD2</b>" instantiated <b>MyST_source</b> "<b>MyST_source</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="lab_PD2:.:sc_fifo"
   kind="altera_avalon_sc_fifo"
   version="20.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/20.1.1/quartuslitesetup/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/20.1.1/quartuslitesetup/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="lab_PD2" as="sc_fifo" />
  <messages>
   <message level="Debug" culprit="lab_PD2">queue size: 0 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo"><![CDATA["<b>lab_PD2</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo</b>"]]></message>
  </messages>
 </entity>
</deploy>
