Timing Analyzer report for HX1006A_HDRVSoC_top
Sat Jun 19 12:32:23 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK_50'
 14. Slow 1200mV 85C Model Hold: 'CLK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLK_50'
 16. Slow 1200mV 85C Model Removal: 'CLK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLK_50'
 25. Slow 1200mV 0C Model Hold: 'CLK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLK_50'
 27. Slow 1200mV 0C Model Removal: 'CLK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLK_50'
 35. Fast 1200mV 0C Model Hold: 'CLK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLK_50'
 37. Fast 1200mV 0C Model Removal: 'CLK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; HX1006A_HDRVSoC_top                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   7.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; SDC File List                                                   ;
+-----------------------------+--------+--------------------------+
; SDC File Path               ; Status ; Read at                  ;
+-----------------------------+--------+--------------------------+
; HX1006A_HDRVSoC_top.out.sdc ; OK     ; Sat Jun 19 12:32:21 2021 ;
+-----------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; CLK_50     ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 36.19 MHz ; 36.19 MHz       ; CLK_50     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; CLK_50 ; -7.634 ; -463.947          ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; CLK_50 ; 0.414 ; 0.000             ;
+--------+-------+-------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CLK_50 ; 14.880 ; 0.000                ;
+--------+--------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; CLK_50 ; 3.528 ; 0.000                ;
+--------+-------+----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+-------+----------------------------------+
; Clock  ; Slack ; End Point TNS                    ;
+--------+-------+----------------------------------+
; CLK_50 ; 9.608 ; 0.000                            ;
+--------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.634 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.019     ; 27.616     ;
; -7.617 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.021     ; 27.597     ;
; -7.495 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[5]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.021     ; 27.475     ;
; -7.484 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[25]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 27.461     ;
; -7.482 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[22]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 27.459     ;
; -7.468 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[26]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.019     ; 27.450     ;
; -7.422 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.038     ; 27.385     ;
; -7.405 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 27.366     ;
; -7.380 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[21]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.021     ; 27.360     ;
; -7.322 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[7]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.019     ; 27.304     ;
; -7.306 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[19]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 27.283     ;
; -7.305 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.005      ; 27.311     ;
; -7.283 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[5]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 27.244     ;
; -7.272 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[25]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.043     ; 27.230     ;
; -7.270 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[22]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.043     ; 27.228     ;
; -7.265 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[4]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.005      ; 27.271     ;
; -7.262 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[9]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.005      ; 27.268     ;
; -7.259 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[15]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.004      ; 27.264     ;
; -7.256 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[26]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.038     ; 27.219     ;
; -7.238 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[8]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.004      ; 27.243     ;
; -7.222 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[16]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.021     ; 27.202     ;
; -7.222 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[20]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.021     ; 27.202     ;
; -7.201 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.110     ; 27.139     ;
; -7.192 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.080     ; 27.160     ;
; -7.191 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.097     ; 27.142     ;
; -7.176 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.097     ; 27.127     ;
; -7.173 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.098     ; 27.123     ;
; -7.168 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[21]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 27.129     ;
; -7.156 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.098     ; 27.106     ;
; -7.131 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.098     ; 27.081     ;
; -7.110 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[7]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.038     ; 27.073     ;
; -7.095 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[17]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.004      ; 27.100     ;
; -7.094 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[19]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.043     ; 27.052     ;
; -7.093 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.014     ; 27.080     ;
; -7.058 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.092     ; 27.014     ;
; -7.053 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[4]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.014     ; 27.040     ;
; -7.050 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[9]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.014     ; 27.037     ;
; -7.047 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[15]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.015     ; 27.033     ;
; -7.030 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.096     ; 26.982     ;
; -7.026 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[8]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.015     ; 27.012     ;
; -7.010 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[20]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 26.971     ;
; -7.010 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[16]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 26.971     ;
; -6.994 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|bus_busy                                                                   ; CLK_50       ; CLK_50      ; 20.000       ; -0.022     ; 26.973     ;
; -6.989 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.129     ; 26.908     ;
; -6.987 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.092     ; 26.943     ;
; -6.982 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.098     ; 26.932     ;
; -6.980 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.099     ; 26.929     ;
; -6.979 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.116     ; 26.911     ;
; -6.964 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.116     ; 26.896     ;
; -6.961 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.117     ; 26.892     ;
; -6.944 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.117     ; 26.875     ;
; -6.934 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[24]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.005      ; 26.940     ;
; -6.919 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.117     ; 26.850     ;
; -6.892 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[0]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.018     ; 26.875     ;
; -6.883 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[17]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.015     ; 26.869     ;
; -6.846 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.111     ; 26.783     ;
; -6.837 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.096     ; 26.789     ;
; -6.818 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.115     ; 26.751     ;
; -6.782 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|bus_busy                                                                   ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 26.742     ;
; -6.775 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.111     ; 26.712     ;
; -6.770 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.117     ; 26.701     ;
; -6.722 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[24]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.014     ; 26.709     ;
; -6.702 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[12]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.018     ; 26.685     ;
; -6.702 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[28]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.018     ; 26.685     ;
; -6.701 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[31]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.018     ; 26.684     ;
; -6.700 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[11]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.018     ; 26.683     ;
; -6.680 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[0]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.037     ; 26.644     ;
; -6.625 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.115     ; 26.558     ;
; -6.490 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[28]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.037     ; 26.454     ;
; -6.490 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[12]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.037     ; 26.454     ;
; -6.489 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[31]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.037     ; 26.453     ;
; -6.488 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[11]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.037     ; 26.452     ;
; -5.815 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][1]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 25.792     ;
; -5.771 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][2]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 25.748     ;
; -5.694 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][0]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 25.671     ;
; -5.603 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][1]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.043     ; 25.561     ;
; -5.559 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][2]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.043     ; 25.517     ;
; -5.487 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[6]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.497     ; 24.991     ;
; -5.487 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[1]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.497     ; 24.991     ;
; -5.485 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[0]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.497     ; 24.989     ;
; -5.485 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[8]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.497     ; 24.989     ;
; -5.484 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[4]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.497     ; 24.988     ;
; -5.483 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[9]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.497     ; 24.987     ;
; -5.482 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][0]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.043     ; 25.440     ;
; -5.482 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[3]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.497     ; 24.986     ;
; -5.275 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[1]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.516     ; 24.760     ;
; -5.275 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[6]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.516     ; 24.760     ;
; -5.273 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[8]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.516     ; 24.758     ;
; -5.273 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[0]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.516     ; 24.758     ;
; -5.272 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[4]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.516     ; 24.757     ;
; -5.271 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[9]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.516     ; 24.756     ;
; -5.270 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[3]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.516     ; 24.755     ;
; -5.013 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[2]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.023     ; 24.991     ;
; -5.010 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[5]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.023     ; 24.988     ;
; -5.008 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[7]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.023     ; 24.986     ;
; -4.801 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[2]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.042     ; 24.760     ;
; -4.798 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[5]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.042     ; 24.757     ;
; -4.796 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[7]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.042     ; 24.755     ;
; -4.603 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[0]                                                                                                                                            ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.369      ; 24.973     ;
; -4.586 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[0]                                                                                                                                            ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.367      ; 24.954     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_50       ; CLK_50      ; 0.000        ; 0.483      ; 1.151      ;
; 0.431 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.103      ; 0.746      ;
; 0.433 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[29] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[29]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[22] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[22]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[25] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[25]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[30] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[30]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[20] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[20]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[24] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[24]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|bus.wr_req                                                     ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|bus.wr_req                                                                                                                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[10] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[10]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[16] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[16]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[26] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[26]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[28] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[28]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[18] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[18]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[19] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[19]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[27] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[27]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[12] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[12]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[17] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[17]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[23] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[23]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[21] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[21]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[7]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[7]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[15] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[15]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[8]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[8]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[7]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.475      ; 1.165      ;
; 0.436 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[9]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[9]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[11] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[11]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[14] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[14]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[13] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[13]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.098      ; 0.746      ;
; 0.438 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[0]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.479      ; 1.171      ;
; 0.452 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[0]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[0]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[3]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.475      ; 1.181      ;
; 0.452 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[6]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[6]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[1]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[1]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[5]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[5]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[2]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[2]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[7]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[7]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[0]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[0]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[3]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[3]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[4]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[4]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[4]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[4]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[0]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[0]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[5]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[5]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[3]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[3]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[0]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[0]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[0]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[0]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|o_tx                            ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|o_tx                                                                                                                            ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|o_uart_tx                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|o_uart_tx                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[8]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.475      ; 1.182      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[7]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.480      ; 1.187      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[4]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[4]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[0]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[0]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|isp_user_sel                                                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|isp_user_sel                                                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[6]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[6]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[3]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[3]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[2]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[2]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[4]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[4]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[1]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[1]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|fsm[3]                                                         ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|fsm[3]                                                                                                                                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[2]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[2]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[3]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[3]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[1]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[1]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[0]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[0]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[2]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[2]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[9]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.475      ; 1.183      ;
; 0.454 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[6]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[6]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[5]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[5]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[15]         ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[15]                                                                                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.459 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[1]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.480      ; 1.193      ;
; 0.460 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[6]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.475      ; 1.189      ;
; 0.461 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[4]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.480      ; 1.195      ;
; 0.472 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_50       ; CLK_50      ; 0.000        ; 0.483      ; 1.209      ;
; 0.487 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[5]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.480      ; 1.221      ;
; 0.495 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated|ram_block1a0~porta_address_reg0  ; CLK_50       ; CLK_50      ; 0.000        ; 0.479      ; 1.228      ;
; 0.500 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[7]                ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[7]                                                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.080      ; 0.792      ;
; 0.500 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[1]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[1]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h2[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|last_busy                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|o_ready                                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l2[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[1]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l2[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[5]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.475      ; 1.230      ;
; 0.501 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l1[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l1[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[3]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cy[8]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[11]                                                                                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[1]                                                        ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[5]                                                                                                                                                        ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l2[2]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l3[2]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[3]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l3[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l4[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.797      ;
; 0.504 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[3]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h1[5]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h2[5]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.080      ; 0.797      ;
; 0.509 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[1]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cy[0]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l1[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cy[6]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[9]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.803      ;
; 0.525 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[0]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[27]                                                    ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[31]                                                                                                                                                    ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[26]                                                    ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[30]                                                                                                                                                    ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[3]                                                        ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[7]                                                                                                                                                        ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[28]                                                    ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|o_boot_addr[28]                                                                                                                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|databuf[1]                                ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|databuf[0]                                                                                                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[1]                                                     ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[5]                                                                                                                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.082      ; 0.820      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_50'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[14]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 5.056      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[2]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.063     ; 5.058      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[6]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.057      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[2]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.063     ; 5.058      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[21]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 5.056      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[17]  ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.057      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[18]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.057      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[18]  ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.057      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[2]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.063     ; 5.058      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[14]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 5.056      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[14]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 5.056      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[6]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.057      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[14]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 5.056      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[2]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.063     ; 5.058      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[18]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.057      ;
; 14.880 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[18]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.057      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[9]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[7]                                                ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 5.027      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_regwrite                                             ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 5.027      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[9]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[9]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[1]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[5]                                                ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 5.027      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_dst_reg_addr[0]                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.092     ; 5.028      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[4]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_dst_reg_addr[0]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 5.027      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[1][2]           ; CLK_50       ; CLK_50      ; 20.000       ; -0.084     ; 5.036      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[1][1]           ; CLK_50       ; CLK_50      ; 20.000       ; -0.084     ; 5.036      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[6]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.089     ; 5.031      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[17]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 5.055      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[24]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[5]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 5.055      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[11]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[11]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[19]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.073     ; 5.047      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[24]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[28]  ; CLK_50       ; CLK_50      ; 20.000       ; -0.073     ; 5.047      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[12]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[1][0]           ; CLK_50       ; CLK_50      ; 20.000       ; -0.084     ; 5.036      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[22]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 5.027      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[6]                                                ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 5.027      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[24]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 5.027      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[3]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[24]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[3]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[29]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.063     ; 5.057      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[24]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[3]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.072     ; 5.048      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[17]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 5.055      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[1]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[29]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.063     ; 5.057      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[26]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.074     ; 5.046      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_dst_reg_addr[4]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 5.027      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[5]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[28]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.073     ; 5.047      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[1]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[9]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[10]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[1]                                                ; CLK_50       ; CLK_50      ; 20.000       ; -0.096     ; 5.024      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[4]                                                ; CLK_50       ; CLK_50      ; 20.000       ; -0.089     ; 5.031      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_dst_reg_addr[2]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 5.027      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[2]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.072     ; 5.048      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[31]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.072     ; 5.048      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[26]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.074     ; 5.046      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_dst_reg_addr[3]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.090     ; 5.030      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_dst_reg_addr[0]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.092     ; 5.028      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[30]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[19]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.073     ; 5.047      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_funct7[0]                                            ; CLK_50       ; CLK_50      ; 20.000       ; -0.089     ; 5.031      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[1]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[1]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[7]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.089     ; 5.031      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[9]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.089     ; 5.031      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[31]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.067     ; 5.053      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[17]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 5.055      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[26]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.074     ; 5.046      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[30]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[28]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.073     ; 5.047      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[15]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.089     ; 5.031      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_funct3[1]                                            ; CLK_50       ; CLK_50      ; 20.000       ; -0.092     ; 5.028      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[19]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.073     ; 5.047      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[2]                                                ; CLK_50       ; CLK_50      ; 20.000       ; -0.094     ; 5.026      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[28]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.073     ; 5.047      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[27]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.072     ; 5.048      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[8]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.089     ; 5.031      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[28]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.072     ; 5.048      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[11]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.066     ; 5.054      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[0]                                                ; CLK_50       ; CLK_50      ; 20.000       ; -0.096     ; 5.024      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[3]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[3]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 5.056      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[10]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[10]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[2][2]           ; CLK_50       ; CLK_50      ; 20.000       ; -0.084     ; 5.036      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[10]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 5.049      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[2][0]           ; CLK_50       ; CLK_50      ; 20.000       ; -0.084     ; 5.036      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[10]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.089     ; 5.031      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[2][1]           ; CLK_50       ; CLK_50      ; 20.000       ; -0.084     ; 5.036      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[1]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.092     ; 5.028      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[18]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.066     ; 5.054      ;
; 14.881 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|o_conflict_latch ; CLK_50       ; CLK_50      ; 20.000       ; -0.084     ; 5.036      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_50'                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.528 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[1]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.376      ;
; 3.528 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31] ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.376      ;
; 3.551 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.399      ;
; 3.551 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.399      ;
; 3.551 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.399      ;
; 3.551 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.399      ;
; 3.551 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[10]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.399      ;
; 3.562 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[24]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.609      ; 4.383      ;
; 3.562 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[9]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.609      ; 4.383      ;
; 3.562 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.609      ; 4.383      ;
; 3.562 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[4]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.609      ; 4.383      ;
; 3.566 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[17]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.607      ; 4.385      ;
; 3.566 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[15]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.607      ; 4.385      ;
; 3.566 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[8]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.607      ; 4.385      ;
; 3.574 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[30] ; CLK_50       ; CLK_50      ; 0.000        ; 0.592      ; 4.378      ;
; 3.574 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[25] ; CLK_50       ; CLK_50      ; 0.000        ; 0.592      ; 4.378      ;
; 3.574 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[29] ; CLK_50       ; CLK_50      ; 0.000        ; 0.592      ; 4.378      ;
; 3.575 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[31]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.374      ;
; 3.575 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[20]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.374      ;
; 3.575 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[23]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.374      ;
; 3.575 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[21]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.374      ;
; 3.575 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[26]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.374      ;
; 3.575 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[28]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.374      ;
; 3.575 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_funct7[6]                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.374      ;
; 3.577 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[22]                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.601      ; 4.390      ;
; 3.579 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[4]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.601      ; 4.392      ;
; 3.579 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[5]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.601      ; 4.392      ;
; 3.579 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[5]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.601      ; 4.392      ;
; 3.579 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[4]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.601      ; 4.392      ;
; 3.584 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[5]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.581      ; 4.377      ;
; 3.584 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[21]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.581      ; 4.377      ;
; 3.585 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|bus_busy       ; CLK_50       ; CLK_50      ; 0.000        ; 0.581      ; 4.378      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][1]                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.578      ; 4.376      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[22] ; CLK_50       ; CLK_50      ; 0.000        ; 0.577      ; 4.375      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[25]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.578      ; 4.376      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[22]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.578      ; 4.376      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[20] ; CLK_50       ; CLK_50      ; 0.000        ; 0.577      ; 4.375      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][0]                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.578      ; 4.376      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|stall_n        ; CLK_50       ; CLK_50      ; 0.000        ; 0.578      ; 4.376      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[24] ; CLK_50       ; CLK_50      ; 0.000        ; 0.577      ; 4.375      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[10] ; CLK_50       ; CLK_50      ; 0.000        ; 0.578      ; 4.376      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][2]                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.578      ; 4.376      ;
; 3.586 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[19]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.578      ; 4.376      ;
; 3.587 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[31]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.585      ; 4.384      ;
; 3.587 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[0]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.585      ; 4.384      ;
; 3.587 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[12]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.585      ; 4.384      ;
; 3.587 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[11]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.585      ; 4.384      ;
; 3.587 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[28]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.585      ; 4.384      ;
; 3.588 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[7]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.584      ; 4.384      ;
; 3.589 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.584      ; 4.385      ;
; 3.589 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[26]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.584      ; 4.385      ;
; 3.590 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.582      ; 4.384      ;
; 3.590 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[16]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.582      ; 4.384      ;
; 3.590 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[20]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.582      ; 4.384      ;
; 3.591 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[2]              ; CLK_50       ; CLK_50      ; 0.000        ; 0.580      ; 4.383      ;
; 3.591 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[5]              ; CLK_50       ; CLK_50      ; 0.000        ; 0.580      ; 4.383      ;
; 3.591 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[3]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.583      ; 4.386      ;
; 3.591 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[2]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.583      ; 4.386      ;
; 3.591 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[5]                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.583      ; 4.386      ;
; 3.591 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[7]              ; CLK_50       ; CLK_50      ; 0.000        ; 0.580      ; 4.383      ;
; 3.593 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[21]                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.594      ; 4.399      ;
; 3.593 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[21]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.594      ; 4.399      ;
; 3.606 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[25]                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.582      ; 4.400      ;
; 3.606 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[22]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.582      ; 4.400      ;
; 3.606 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[25]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.582      ; 4.400      ;
; 3.607 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[19] ; CLK_50       ; CLK_50      ; 0.000        ; 0.558      ; 4.377      ;
; 3.607 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[17] ; CLK_50       ; CLK_50      ; 0.000        ; 0.558      ; 4.377      ;
; 3.607 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[16] ; CLK_50       ; CLK_50      ; 0.000        ; 0.558      ; 4.377      ;
; 3.607 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[12] ; CLK_50       ; CLK_50      ; 0.000        ; 0.558      ; 4.377      ;
; 3.607 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[18] ; CLK_50       ; CLK_50      ; 0.000        ; 0.558      ; 4.377      ;
; 3.617 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[27] ; CLK_50       ; CLK_50      ; 0.000        ; 0.545      ; 4.374      ;
; 3.617 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[23] ; CLK_50       ; CLK_50      ; 0.000        ; 0.545      ; 4.374      ;
; 3.617 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[26] ; CLK_50       ; CLK_50      ; 0.000        ; 0.545      ; 4.374      ;
; 3.617 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[21] ; CLK_50       ; CLK_50      ; 0.000        ; 0.545      ; 4.374      ;
; 3.617 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[28] ; CLK_50       ; CLK_50      ; 0.000        ; 0.545      ; 4.374      ;
; 3.622 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[26]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.555      ; 4.389      ;
; 3.622 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[19]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.556      ; 4.390      ;
; 3.623 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[11]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.564      ; 4.399      ;
; 3.623 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[17]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.564      ; 4.399      ;
; 3.623 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[11]                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.564      ; 4.399      ;
; 3.623 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[12]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.564      ; 4.399      ;
; 3.626 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[15]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.531      ; 4.369      ;
; 3.628 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[0]                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.560      ; 4.400      ;
; 3.629 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[15] ; CLK_50       ; CLK_50      ; 0.000        ; 0.535      ; 4.376      ;
; 3.629 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[8]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.534      ; 4.375      ;
; 3.629 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[7]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.534      ; 4.375      ;
; 3.629 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[9]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.535      ; 4.376      ;
; 3.629 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[11] ; CLK_50       ; CLK_50      ; 0.000        ; 0.534      ; 4.375      ;
; 3.629 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[14] ; CLK_50       ; CLK_50      ; 0.000        ; 0.535      ; 4.376      ;
; 3.629 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[13] ; CLK_50       ; CLK_50      ; 0.000        ; 0.535      ; 4.376      ;
; 3.679 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[1]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.527      ;
; 3.679 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31] ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.527      ;
; 3.702 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[10]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.550      ;
; 3.702 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.550      ;
; 3.702 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.550      ;
; 3.702 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.550      ;
; 3.702 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.636      ; 4.550      ;
; 3.713 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[4]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.609      ; 4.534      ;
; 3.713 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[9]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.609      ; 4.534      ;
; 3.713 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.609      ; 4.534      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 39.15 MHz ; 39.15 MHz       ; CLK_50     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; CLK_50 ; -5.544 ; -250.079         ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; CLK_50 ; 0.381 ; 0.000            ;
+--------+-------+------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; CLK_50 ; 15.284 ; 0.000               ;
+--------+--------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; CLK_50 ; 3.161 ; 0.000               ;
+--------+-------+---------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+-------+---------------------------------+
; Clock  ; Slack ; End Point TNS                   ;
+--------+-------+---------------------------------+
; CLK_50 ; 9.621 ; 0.000                           ;
+--------+-------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.544 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.008      ; 25.554     ;
; -5.505 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.009      ; 25.516     ;
; -5.454 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.006     ; 25.450     ;
; -5.415 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.005     ; 25.412     ;
; -5.373 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[25]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.004      ; 25.379     ;
; -5.372 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[22]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.004      ; 25.378     ;
; -5.366 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[21]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.010      ; 25.378     ;
; -5.363 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[5]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.010      ; 25.375     ;
; -5.355 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[26]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.009      ; 25.366     ;
; -5.283 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[25]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.010     ; 25.275     ;
; -5.282 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[22]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.010     ; 25.274     ;
; -5.278 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[7]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.013      ; 25.293     ;
; -5.276 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[21]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.004     ; 25.274     ;
; -5.273 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[5]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.004     ; 25.271     ;
; -5.265 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[26]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.005     ; 25.262     ;
; -5.210 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.085     ; 25.164     ;
; -5.209 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[19]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.004      ; 25.215     ;
; -5.204 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.071     ; 25.172     ;
; -5.195 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.095     ; 25.139     ;
; -5.188 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[7]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.001     ; 25.189     ;
; -5.175 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.082     ; 25.132     ;
; -5.167 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.086     ; 25.120     ;
; -5.166 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.083     ; 25.122     ;
; -5.151 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[16]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.008      ; 25.161     ;
; -5.151 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[20]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.008      ; 25.161     ;
; -5.142 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[8]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.037      ; 25.181     ;
; -5.125 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.033      ; 25.160     ;
; -5.125 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.083     ; 25.081     ;
; -5.121 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[15]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.037      ; 25.160     ;
; -5.120 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.099     ; 25.060     ;
; -5.119 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[19]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.010     ; 25.111     ;
; -5.114 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.085     ; 25.068     ;
; -5.105 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.109     ; 25.035     ;
; -5.086 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[4]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.033      ; 25.121     ;
; -5.085 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.096     ; 25.028     ;
; -5.084 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[9]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.033      ; 25.119     ;
; -5.077 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.100     ; 25.016     ;
; -5.076 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.097     ; 25.018     ;
; -5.061 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[16]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.006     ; 25.057     ;
; -5.061 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[20]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.006     ; 25.057     ;
; -5.053 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.080     ; 25.012     ;
; -5.052 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[8]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.023      ; 25.077     ;
; -5.035 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.019      ; 25.056     ;
; -5.035 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.097     ; 24.977     ;
; -5.031 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[15]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.023      ; 25.056     ;
; -5.027 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.081     ; 24.985     ;
; -4.996 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[4]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.019      ; 25.017     ;
; -4.994 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[9]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.019      ; 25.015     ;
; -4.991 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|bus_busy                                                                   ; CLK_50       ; CLK_50      ; 20.000       ; 0.007      ; 25.000     ;
; -4.988 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.080     ; 24.947     ;
; -4.977 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.083     ; 24.933     ;
; -4.972 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[17]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.037      ; 25.011     ;
; -4.963 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.094     ; 24.908     ;
; -4.937 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.095     ; 24.881     ;
; -4.901 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|bus_busy                                                                   ; CLK_50       ; CLK_50      ; 20.000       ; -0.007     ; 24.896     ;
; -4.898 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.094     ; 24.843     ;
; -4.887 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.097     ; 24.829     ;
; -4.882 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[17]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.023      ; 24.907     ;
; -4.856 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.084     ; 24.811     ;
; -4.845 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[24]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.033      ; 24.880     ;
; -4.766 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.098     ; 24.707     ;
; -4.755 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[24]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.019      ; 24.776     ;
; -4.749 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[0]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.014      ; 24.765     ;
; -4.659 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[0]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.000      ; 24.661     ;
; -4.606 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[12]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.014      ; 24.622     ;
; -4.606 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[28]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.014      ; 24.622     ;
; -4.605 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[31]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.014      ; 24.621     ;
; -4.604 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[11]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.014      ; 24.620     ;
; -4.516 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[28]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.000      ; 24.518     ;
; -4.516 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[12]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.000      ; 24.518     ;
; -4.515 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[31]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.000      ; 24.517     ;
; -4.514 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[11]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.000      ; 24.516     ;
; -3.833 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][1]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; 0.004      ; 23.839     ;
; -3.775 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][2]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; 0.004      ; 23.781     ;
; -3.743 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][1]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.010     ; 23.735     ;
; -3.740 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][0]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; 0.004      ; 23.746     ;
; -3.685 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][2]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.010     ; 23.677     ;
; -3.650 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][0]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.010     ; 23.642     ;
; -3.529 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[1]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.438     ; 23.093     ;
; -3.529 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[6]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.438     ; 23.093     ;
; -3.528 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[8]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.438     ; 23.092     ;
; -3.527 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[0]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.438     ; 23.091     ;
; -3.526 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[4]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.438     ; 23.090     ;
; -3.525 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[9]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.438     ; 23.089     ;
; -3.524 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[3]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.438     ; 23.088     ;
; -3.439 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[6]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.452     ; 22.989     ;
; -3.439 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[1]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.452     ; 22.989     ;
; -3.438 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[8]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.452     ; 22.988     ;
; -3.437 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[0]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.452     ; 22.987     ;
; -3.436 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[4]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.452     ; 22.986     ;
; -3.435 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[9]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.452     ; 22.985     ;
; -3.434 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[3]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.452     ; 22.984     ;
; -3.085 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[2]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; 0.006      ; 23.093     ;
; -3.082 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[5]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; 0.006      ; 23.090     ;
; -3.080 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[7]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; 0.006      ; 23.088     ;
; -2.995 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[2]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.008     ; 22.989     ;
; -2.992 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[5]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.008     ; 22.986     ;
; -2.990 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[7]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.008     ; 22.984     ;
; -2.745 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[0]                                                                                                                                            ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.350      ; 23.097     ;
; -2.707 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[0]                                                                                                                                            ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.350      ; 23.059     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.093      ; 0.669      ;
; 0.383 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[29] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[29]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[22] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[22]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[25] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[25]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[30] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[30]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[20] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[20]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[24] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[24]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|bus.wr_req                                                     ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|bus.wr_req                                                                                                                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[16] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[16]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[26] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[26]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[28] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[28]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[18] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[18]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[19] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[19]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[27] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[27]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[12] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[12]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[17] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[17]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[23] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[23]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[10] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[10]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[21] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[21]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[7]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[7]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[15] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[15]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[8]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[8]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[9]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[9]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[11] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[11]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[14] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[14]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[13] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[13]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.089      ; 0.669      ;
; 0.398 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_50       ; CLK_50      ; 0.000        ; 0.424      ; 1.052      ;
; 0.400 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[4]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[4]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[0]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[0]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[5]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[5]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[3]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[3]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[0]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[0]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[0]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[0]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[0]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[0]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|o_tx                            ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|o_tx                                                                                                                            ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|o_uart_tx                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|o_uart_tx                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[4]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[4]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[0]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[0]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|isp_user_sel                                                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|isp_user_sel                                                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[6]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[6]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[3]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[3]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[2]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[2]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[4]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[4]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[6]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[6]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[1]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[1]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[5]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[5]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[2]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[2]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[7]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[7]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[0]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[0]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[3]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[3]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[4]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[4]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[3]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[3]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[1]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[1]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[0]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[0]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[2]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[2]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[6]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[6]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[5]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[5]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[1]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[1]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[15]         ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[15]                                                                                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|fsm[3]                                                         ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|fsm[3]                                                                                                                                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[2]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[2]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[7]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.419      ; 1.061      ;
; 0.415 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[0]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.424      ; 1.069      ;
; 0.428 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[9]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.419      ; 1.077      ;
; 0.429 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[3]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.419      ; 1.078      ;
; 0.430 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[8]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.419      ; 1.079      ;
; 0.430 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[7]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.425      ; 1.085      ;
; 0.436 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[1]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.425      ; 1.091      ;
; 0.437 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[6]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.419      ; 1.086      ;
; 0.438 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[4]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.425      ; 1.093      ;
; 0.451 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_50       ; CLK_50      ; 0.000        ; 0.424      ; 1.105      ;
; 0.459 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[5]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.425      ; 1.114      ;
; 0.466 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated|ram_block1a0~porta_address_reg0  ; CLK_50       ; CLK_50      ; 0.000        ; 0.423      ; 1.119      ;
; 0.469 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[7]                ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[7]                                                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[1]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|last_busy                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|o_ready                                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l2[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[1]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l2[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l2[2]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l3[2]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l1[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l1[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[3]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[1]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h2[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cy[8]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[11]                                                                                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[3]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[1]                                                        ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[5]                                                                                                                                                        ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l3[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l4[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.074      ; 0.741      ;
; 0.472 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[5]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.419      ; 1.121      ;
; 0.472 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[3]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h1[5]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h2[5]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.072      ; 0.741      ;
; 0.476 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[1]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.074      ; 0.745      ;
; 0.479 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cy[0]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l1[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cy[6]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[9]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.747      ;
; 0.489 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|send_type[0]                                                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[1]                                                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.757      ;
; 0.490 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[27]                                                    ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[31]                                                                                                                                                    ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[0]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|send_type[0]                                                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0]                                                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[3]                                                        ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[7]                                                                                                                                                        ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|send_type[0]                                                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3]                                                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[26]                                                    ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[30]                                                                                                                                                    ; CLK_50       ; CLK_50      ; 0.000        ; 0.073      ; 0.759      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_50'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[14]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 4.659      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[1]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.058     ; 4.660      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[9]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 4.654      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[14]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 4.659      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[5]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 4.654      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[18] ; CLK_50       ; CLK_50      ; 20.000       ; -0.057     ; 4.661      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[21]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 4.659      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[6]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.057     ; 4.661      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[9]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 4.654      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[12]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 4.653      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[24]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 4.653      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[24]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 4.653      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[24]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 4.653      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[9]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 4.654      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[6]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.057     ; 4.661      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[30]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 4.659      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[3]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.056     ; 4.662      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[9]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 4.653      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[1]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.058     ; 4.660      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[1]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.058     ; 4.660      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[8]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 4.653      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[3]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.056     ; 4.662      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[1]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.058     ; 4.660      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[30]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 4.659      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[4]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 4.654      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[10]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 4.654      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[17] ; CLK_50       ; CLK_50      ; 20.000       ; -0.057     ; 4.661      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[18]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.057     ; 4.661      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[14]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 4.659      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[1]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.058     ; 4.660      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[9]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 4.654      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[14]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 4.659      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[5]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.060     ; 4.658      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[11]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.060     ; 4.658      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[8]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 4.653      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[3]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.056     ; 4.662      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[8]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 4.653      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[3]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.056     ; 4.662      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[10]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 4.654      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[8]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.065     ; 4.653      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[10]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 4.654      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[10]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.064     ; 4.654      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[18]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.057     ; 4.661      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[18]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.057     ; 4.661      ;
; 15.284 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[18]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.060     ; 4.658      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_addr[13]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.088     ; 4.629      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[9]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.083     ; 4.634      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[6]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[28]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.066     ; 4.651      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_addr[14]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.088     ; 4.629      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[8]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.082     ; 4.635      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[17]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 4.658      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_dst_reg_addr[0]                                    ; CLK_50       ; CLK_50      ; 20.000       ; -0.082     ; 4.635      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[4]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.082     ; 4.635      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_dst_reg_addr[3]                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 4.624      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[6]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_addr[4]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.088     ; 4.629      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[16]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[29]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.056     ; 4.661      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[17]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 4.658      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[11]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.083     ; 4.634      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[16]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_addr[9]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.088     ; 4.629      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[16]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[17]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 4.658      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[30]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 4.624      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_addr[2]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.088     ; 4.629      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[26]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.067     ; 4.650      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_dst_reg_addr[1]                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 4.624      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[29]                                             ; CLK_50       ; CLK_50      ; 20.000       ; -0.083     ; 4.634      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[2]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.066     ; 4.651      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[11]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.057     ; 4.660      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[29]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.056     ; 4.661      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[11]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.057     ; 4.660      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[2]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.054     ; 4.663      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[29]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 4.624      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[28]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.066     ; 4.651      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[16]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_dst_reg_addr[1]                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.093     ; 4.624      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_addr[3]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.088     ; 4.629      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[28] ; CLK_50       ; CLK_50      ; 20.000       ; -0.066     ; 4.651      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_addr[11]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.088     ; 4.629      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_addr[10]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.088     ; 4.629      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[2]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.084     ; 4.633      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[28]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.066     ; 4.651      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[2]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.054     ; 4.663      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[7]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.082     ; 4.635      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[3]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.066     ; 4.651      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[31]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.066     ; 4.651      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_addr[8]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.088     ; 4.629      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[7]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_addr[7]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.088     ; 4.629      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[7]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[7]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_dst_reg_addr[0]                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.082     ; 4.635      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[26]       ; CLK_50       ; CLK_50      ; 20.000       ; -0.067     ; 4.650      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_funct7[0]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.082     ; 4.635      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[6]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alures2reg                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.087     ; 4.630      ;
; 15.285 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_dst_reg_addr[4]                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.081     ; 4.636      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_50'                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.161 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[1]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.591      ; 3.947      ;
; 3.161 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31] ; CLK_50       ; CLK_50      ; 0.000        ; 0.591      ; 3.947      ;
; 3.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 3.969      ;
; 3.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 3.969      ;
; 3.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 3.969      ;
; 3.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 3.969      ;
; 3.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[10]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 3.969      ;
; 3.188 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[17]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.571      ; 3.954      ;
; 3.188 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[15]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.571      ; 3.954      ;
; 3.188 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[8]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.571      ; 3.954      ;
; 3.190 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[24]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.568      ; 3.953      ;
; 3.190 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[9]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.568      ; 3.953      ;
; 3.190 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.568      ; 3.953      ;
; 3.190 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[4]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.568      ; 3.953      ;
; 3.202 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[30] ; CLK_50       ; CLK_50      ; 0.000        ; 0.553      ; 3.950      ;
; 3.202 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[4]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.564      ; 3.961      ;
; 3.202 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[25] ; CLK_50       ; CLK_50      ; 0.000        ; 0.553      ; 3.950      ;
; 3.202 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[29] ; CLK_50       ; CLK_50      ; 0.000        ; 0.553      ; 3.950      ;
; 3.202 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[5]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.564      ; 3.961      ;
; 3.202 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[5]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.564      ; 3.961      ;
; 3.202 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[4]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.564      ; 3.961      ;
; 3.208 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[31]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.946      ;
; 3.208 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[20]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.946      ;
; 3.208 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[22]                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.557      ; 3.960      ;
; 3.208 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[23]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.946      ;
; 3.208 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[21]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.946      ;
; 3.208 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[26]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.946      ;
; 3.208 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[28]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.946      ;
; 3.208 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_funct7[6]                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.946      ;
; 3.210 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[5]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.948      ;
; 3.210 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[21]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.948      ;
; 3.211 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[31]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.547      ; 3.953      ;
; 3.211 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[7]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.547      ; 3.953      ;
; 3.211 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[0]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.547      ; 3.953      ;
; 3.211 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[12]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.547      ; 3.953      ;
; 3.211 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[11]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.547      ; 3.953      ;
; 3.211 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[28]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.547      ; 3.953      ;
; 3.215 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[22] ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.946      ;
; 3.215 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[20] ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.946      ;
; 3.215 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|bus_busy       ; CLK_50       ; CLK_50      ; 0.000        ; 0.540      ; 3.950      ;
; 3.215 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[24] ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.946      ;
; 3.216 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][1]                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.947      ;
; 3.216 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[25]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.947      ;
; 3.216 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[22]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.947      ;
; 3.216 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][0]                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.947      ;
; 3.216 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|stall_n        ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.947      ;
; 3.216 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[10] ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.947      ;
; 3.216 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][2]                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.947      ;
; 3.216 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[19]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.947      ;
; 3.217 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.542      ; 3.954      ;
; 3.217 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[26]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.542      ; 3.954      ;
; 3.218 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.541      ; 3.954      ;
; 3.218 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[2]              ; CLK_50       ; CLK_50      ; 0.000        ; 0.539      ; 3.952      ;
; 3.218 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[5]              ; CLK_50       ; CLK_50      ; 0.000        ; 0.539      ; 3.952      ;
; 3.218 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[3]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.956      ;
; 3.218 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[2]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.956      ;
; 3.218 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[5]                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.543      ; 3.956      ;
; 3.218 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[16]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.541      ; 3.954      ;
; 3.218 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[7]              ; CLK_50       ; CLK_50      ; 0.000        ; 0.539      ; 3.952      ;
; 3.218 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[20]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.541      ; 3.954      ;
; 3.230 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[21]                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.544      ; 3.969      ;
; 3.230 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[21]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.544      ; 3.969      ;
; 3.237 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[19] ; CLK_50       ; CLK_50      ; 0.000        ; 0.516      ; 3.948      ;
; 3.237 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[17] ; CLK_50       ; CLK_50      ; 0.000        ; 0.516      ; 3.948      ;
; 3.237 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[12] ; CLK_50       ; CLK_50      ; 0.000        ; 0.516      ; 3.948      ;
; 3.237 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[16] ; CLK_50       ; CLK_50      ; 0.000        ; 0.516      ; 3.948      ;
; 3.237 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[18] ; CLK_50       ; CLK_50      ; 0.000        ; 0.516      ; 3.948      ;
; 3.238 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[25]                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.969      ;
; 3.238 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[22]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.969      ;
; 3.238 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[25]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.536      ; 3.969      ;
; 3.251 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[27] ; CLK_50       ; CLK_50      ; 0.000        ; 0.500      ; 3.946      ;
; 3.251 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[23] ; CLK_50       ; CLK_50      ; 0.000        ; 0.500      ; 3.946      ;
; 3.251 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[26] ; CLK_50       ; CLK_50      ; 0.000        ; 0.500      ; 3.946      ;
; 3.251 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[21] ; CLK_50       ; CLK_50      ; 0.000        ; 0.500      ; 3.946      ;
; 3.251 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[28] ; CLK_50       ; CLK_50      ; 0.000        ; 0.500      ; 3.946      ;
; 3.252 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[11]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.522      ; 3.969      ;
; 3.252 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[11]                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.522      ; 3.969      ;
; 3.252 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[26]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.511      ; 3.958      ;
; 3.252 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[12]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.522      ; 3.969      ;
; 3.253 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[17]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.520      ; 3.968      ;
; 3.253 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[19]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.511      ; 3.959      ;
; 3.255 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[0]                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.520      ; 3.970      ;
; 3.256 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[15]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.490      ; 3.941      ;
; 3.259 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[15] ; CLK_50       ; CLK_50      ; 0.000        ; 0.493      ; 3.947      ;
; 3.259 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[9]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.493      ; 3.947      ;
; 3.259 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[14] ; CLK_50       ; CLK_50      ; 0.000        ; 0.493      ; 3.947      ;
; 3.259 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[13] ; CLK_50       ; CLK_50      ; 0.000        ; 0.493      ; 3.947      ;
; 3.260 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[8]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.491      ; 3.946      ;
; 3.260 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[7]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.491      ; 3.946      ;
; 3.260 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[11] ; CLK_50       ; CLK_50      ; 0.000        ; 0.491      ; 3.946      ;
; 3.302 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[1]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.591      ; 4.088      ;
; 3.302 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31] ; CLK_50       ; CLK_50      ; 0.000        ; 0.591      ; 4.088      ;
; 3.328 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[10]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.110      ;
; 3.328 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.110      ;
; 3.328 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.110      ;
; 3.328 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.110      ;
; 3.328 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.587      ; 4.110      ;
; 3.329 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[15]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.571      ; 4.095      ;
; 3.329 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[8]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.571      ; 4.095      ;
; 3.329 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[17]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.571      ; 4.095      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; CLK_50 ; 8.089 ; 0.000             ;
+--------+-------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; CLK_50 ; 0.146 ; 0.000            ;
+--------+-------+------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; CLK_50 ; 17.671 ; 0.000               ;
+--------+--------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; CLK_50 ; 1.638 ; 0.000               ;
+--------+-------+---------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+-------+---------------------------------+
; Clock  ; Slack ; End Point TNS                   ;
+--------+-------+---------------------------------+
; CLK_50 ; 9.300 ; 0.000                           ;
+--------+-------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.089 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 11.858     ;
; 8.154 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[25]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 11.792     ;
; 8.156 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[22]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 11.790     ;
; 8.162 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 11.784     ;
; 8.182 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[26]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 11.765     ;
; 8.195 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[5]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 11.752     ;
; 8.245 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[21]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 11.702     ;
; 8.251 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[19]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 11.695     ;
; 8.257 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[7]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 11.689     ;
; 8.295 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.643     ;
; 8.307 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.039     ; 11.641     ;
; 8.315 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[8]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.037     ; 11.635     ;
; 8.320 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[20]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 11.626     ;
; 8.320 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[16]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 11.626     ;
; 8.321 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[4]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.039     ; 11.627     ;
; 8.321 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[15]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.037     ; 11.629     ;
; 8.324 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.061     ; 11.624     ;
; 8.324 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[9]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.039     ; 11.624     ;
; 8.335 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.625     ;
; 8.341 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.044     ; 11.624     ;
; 8.346 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.052     ; 11.611     ;
; 8.350 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.052     ; 11.607     ;
; 8.350 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.051     ; 11.608     ;
; 8.355 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.053     ; 11.601     ;
; 8.360 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[25]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 11.577     ;
; 8.362 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[22]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 11.575     ;
; 8.368 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 11.569     ;
; 8.380 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 11.579     ;
; 8.388 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[26]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.550     ;
; 8.392 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[17]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.037     ; 11.558     ;
; 8.401 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[5]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.537     ;
; 8.402 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 11.557     ;
; 8.412 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.548     ;
; 8.419 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.051     ; 11.539     ;
; 8.442 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[24]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.039     ; 11.506     ;
; 8.445 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|bus_busy                                                                   ; CLK_50       ; CLK_50      ; 20.000       ; -0.039     ; 11.503     ;
; 8.451 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[21]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.487     ;
; 8.457 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[19]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 11.480     ;
; 8.463 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[7]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 11.474     ;
; 8.482 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[0]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 11.465     ;
; 8.505 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.051     ; 11.453     ;
; 8.513 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.048     ; 11.426     ;
; 8.521 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[8]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.046     ; 11.420     ;
; 8.522 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[12]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 11.425     ;
; 8.522 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[28]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 11.425     ;
; 8.524 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[31]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 11.423     ;
; 8.524 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[11]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 11.423     ;
; 8.526 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[16]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 11.411     ;
; 8.526 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[20]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 11.411     ;
; 8.527 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[15]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.046     ; 11.414     ;
; 8.527 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[4]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.048     ; 11.412     ;
; 8.530 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[9]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.048     ; 11.409     ;
; 8.530 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.070     ; 11.409     ;
; 8.541 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.058     ; 11.410     ;
; 8.547 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.053     ; 11.409     ;
; 8.552 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.061     ; 11.396     ;
; 8.556 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.060     ; 11.393     ;
; 8.556 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.061     ; 11.392     ;
; 8.561 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.062     ; 11.386     ;
; 8.586 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 11.364     ;
; 8.598 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[17]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.046     ; 11.343     ;
; 8.608 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.059     ; 11.342     ;
; 8.618 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 20.000       ; -0.058     ; 11.333     ;
; 8.625 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.060     ; 11.324     ;
; 8.648 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[24]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.048     ; 11.291     ;
; 8.651 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|bus_busy                                                                   ; CLK_50       ; CLK_50      ; 20.000       ; -0.048     ; 11.288     ;
; 8.688 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[0]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.250     ;
; 8.711 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_50       ; CLK_50      ; 20.000       ; -0.060     ; 11.238     ;
; 8.728 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[28]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.210     ;
; 8.728 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[12]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.210     ;
; 8.730 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[11]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.208     ;
; 8.730 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[31]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.049     ; 11.208     ;
; 8.995 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][1]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 10.951     ;
; 9.002 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][2]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 10.944     ;
; 9.046 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][0]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 10.900     ;
; 9.074 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[6]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.234     ; 10.679     ;
; 9.075 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[1]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.234     ; 10.678     ;
; 9.077 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[8]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.234     ; 10.676     ;
; 9.077 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[0]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.234     ; 10.676     ;
; 9.079 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[4]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.234     ; 10.674     ;
; 9.080 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[9]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.234     ; 10.673     ;
; 9.081 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[3]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.234     ; 10.672     ;
; 9.164 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[0]                                                                                                                                            ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.141      ; 10.964     ;
; 9.201 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][1]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 10.736     ;
; 9.208 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][2]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 10.729     ;
; 9.229 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[0]                                                                                                                                            ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[25]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.140      ; 10.898     ;
; 9.231 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[0]                                                                                                                                            ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[22]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.140      ; 10.896     ;
; 9.237 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[0]                                                                                                                                            ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.140      ; 10.890     ;
; 9.252 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][0]                                                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.050     ; 10.685     ;
; 9.257 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[0]                                                                                                                                            ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[26]                                                                                                     ; CLK_50       ; CLK_50      ; 20.000       ; 0.141      ; 10.871     ;
; 9.266 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[2]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.043     ; 10.678     ;
; 9.269 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[5]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.043     ; 10.675     ;
; 9.270 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[0]                                                                                                                                            ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[5]                                                                                                      ; CLK_50       ; CLK_50      ; 20.000       ; 0.141      ; 10.858     ;
; 9.272 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[7]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.043     ; 10.672     ;
; 9.280 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[6]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.243     ; 10.464     ;
; 9.281 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[1]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.243     ; 10.463     ;
; 9.283 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[0]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.243     ; 10.461     ;
; 9.283 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[8]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.243     ; 10.461     ;
; 9.285 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[4]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.243     ; 10.459     ;
; 9.286 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ram_block1a0~portb_address_reg0 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[9]                                                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.243     ; 10.458     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_50       ; CLK_50      ; 0.000        ; 0.226      ; 0.476      ;
; 0.153 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[7]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[0]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[7]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.227      ; 0.484      ;
; 0.155 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_50       ; CLK_50      ; 0.000        ; 0.226      ; 0.485      ;
; 0.157 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[4]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.227      ; 0.488      ;
; 0.160 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[1]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.227      ; 0.491      ;
; 0.162 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[3]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[9]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated|ram_block1a0~porta_address_reg0  ; CLK_50       ; CLK_50      ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[8]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.221      ; 0.488      ;
; 0.165 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[6]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[5]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.227      ; 0.496      ;
; 0.178 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[29] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[29]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[16] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[16]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[22] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[22]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[18] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[18]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[19] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[19]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[25] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[25]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[7]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[7]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[15] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[15]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[8]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[8]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[12] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[12]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[30] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[30]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[20] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[20]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[9]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[9]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[11] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[11]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[17] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[17]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[14] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[14]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[13] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[13]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[24] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[24]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[10] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[10]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|bus.wr_req                                                     ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|bus.wr_req                                                                                                                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[26] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[26]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[28] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[28]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[27] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[27]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[5]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[23] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[23]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[21] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[21]                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[0]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_wr_pointer[0]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|o_uart_tx                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|o_uart_tx                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[15]         ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[15]                                                                                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|fsm[3]                                                         ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|fsm[3]                                                                                                                                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[4]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[4]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[0]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[0]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[1]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[1]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[5]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[5]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[3]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[3]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[0]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[0]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[0]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[0]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|o_tx                            ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|o_tx                                                                                                                            ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[6]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[6]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[4]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[4]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[5]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[5]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[0]                       ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[0]                                                                                                                       ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|isp_user_sel                                                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|isp_user_sel                                                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[6]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[6]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[3]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[3]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[2]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[2]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[4]  ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[4]                                                                                                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[6]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[6]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[1]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[1]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[1]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[1]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[5]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[5]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[2]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[2]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[7]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[7]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[0]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[0]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[3]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[3]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[4]          ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[4]                                                                                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[2]                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[2]                                                                                                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[3]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[3]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[0]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[0]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[2]                   ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[2]                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l1[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[1]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l1[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[3]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cy[8]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[11]                                                                                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|last_busy                                 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|o_ready                                                                                                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[7]                ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[7]                                                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l2[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[4]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.221      ; 0.519      ;
; 0.194 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[1]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h2[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[1]                                                        ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[5]                                                                                                                                                        ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[1]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l2[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l2[3]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l3[3]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l2[2]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l3[2]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[3]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l3[0]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l4[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h1[5]               ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h2[5]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[1]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[1]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cy[6]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[9]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cy[0]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|y_l1[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.320      ;
; 0.203 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|fifo_rd_pointer[2]          ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; 0.221      ; 0.528      ;
; 0.204 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[0]                 ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_l1[0]                                                                                                               ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[27]                                                    ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[31]                                                                                                                                                    ; CLK_50       ; CLK_50      ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[3]                                                        ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[7]                                                                                                                                                        ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[26]                                                    ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[30]                                                                                                                                                    ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[25]                                                    ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[29]                                                                                                                                                    ; CLK_50       ; CLK_50      ; 0.000        ; 0.037      ; 0.325      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_50'                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[14]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.026     ; 2.290      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[14]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.026     ; 2.290      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[17]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.026     ; 2.290      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[2]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 2.292      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[30]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.025     ; 2.291      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[17]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.026     ; 2.290      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[28]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[2]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 2.292      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[31]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[1][0]           ; CLK_50       ; CLK_50      ; 20.000       ; -0.031     ; 2.285      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[19]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.035     ; 2.281      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[5]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.026     ; 2.290      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[24]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.025     ; 2.291      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[19]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.035     ; 2.281      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[19]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.035     ; 2.281      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[30]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.025     ; 2.291      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[3]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.025     ; 2.291      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[1][1]           ; CLK_50       ; CLK_50      ; 20.000       ; -0.031     ; 2.285      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[24]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.033     ; 2.283      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[24]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.033     ; 2.283      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[21]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.026     ; 2.290      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[24]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.033     ; 2.283      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[14]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.026     ; 2.290      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[3]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.025     ; 2.291      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[3]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[2]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[28]  ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[17]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.026     ; 2.290      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[28]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[2]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 2.292      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[14]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.026     ; 2.290      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[27]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[2]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 2.292      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[28]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[28]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[11]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.027     ; 2.289      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[3]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.025     ; 2.291      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[3]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.025     ; 2.291      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[18]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.027     ; 2.289      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|o_conflict_latch ; CLK_50       ; CLK_50      ; 20.000       ; -0.031     ; 2.285      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[29]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[30]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|from_fw1                 ; CLK_50       ; CLK_50      ; 20.000       ; -0.034     ; 2.282      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[31]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.027     ; 2.288      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[14]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 2.274      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[6]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.045     ; 2.270      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[6]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.023     ; 2.292      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[7]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 2.275      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[6]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.023     ; 2.292      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_dst_reg_addr[4]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 2.274      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[5]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.031     ; 2.284      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_dst_reg_addr[0]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 2.275      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_regwrite                                             ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 2.274      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[16]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.045     ; 2.270      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_dst_reg_addr[0]                                     ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 2.275      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[2]                                                ; CLK_50       ; CLK_50      ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[16]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.045     ; 2.270      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[22]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 2.274      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[16]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.045     ; 2.270      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[18]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.023     ; 2.292      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[10]                                       ; CLK_50       ; CLK_50      ; 20.000       ; -0.031     ; 2.284      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[1]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 2.291      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_memory2reg                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 2.274      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[29]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.022     ; 2.293      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[29]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 2.275      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[11]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 2.291      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[11]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 2.291      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[29]                                         ; CLK_50       ; CLK_50      ; 20.000       ; -0.022     ; 2.293      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[15]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.047     ; 2.268      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[15]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.047     ; 2.268      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[7]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.045     ; 2.270      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[17]  ; CLK_50       ; CLK_50      ; 20.000       ; -0.023     ; 2.292      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[26]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.035     ; 2.280      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[4]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.031     ; 2.284      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[11]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 2.275      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[26]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.035     ; 2.280      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[4]                                                ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 2.275      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[8]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.032     ; 2.283      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|rdata_latch[18]  ; CLK_50       ; CLK_50      ; 20.000       ; -0.023     ; 2.292      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[7]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.045     ; 2.270      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_dst_reg_addr[0]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 2.274      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_pc[7]                                                ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 2.274      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[9]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.031     ; 2.284      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[7]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.045     ; 2.270      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_dst_reg_addr[2]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 2.274      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[1]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 2.291      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[12]        ; CLK_50       ; CLK_50      ; 20.000       ; -0.032     ; 2.283      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[1]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 2.291      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_dst_reg_addr[4]                                      ; CLK_50       ; CLK_50      ; 20.000       ; -0.039     ; 2.276      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[9]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.031     ; 2.284      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[15]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 2.274      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[1]                                           ; CLK_50       ; CLK_50      ; 20.000       ; -0.024     ; 2.291      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[6]                                        ; CLK_50       ; CLK_50      ; 20.000       ; -0.045     ; 2.270      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_funct7[0]                                            ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 2.275      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[9]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.031     ; 2.284      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[9]                                               ; CLK_50       ; CLK_50      ; 20.000       ; -0.040     ; 2.275      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[6]         ; CLK_50       ; CLK_50      ; 20.000       ; -0.045     ; 2.270      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[26]                                          ; CLK_50       ; CLK_50      ; 20.000       ; -0.035     ; 2.280      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_funct3[2]                                            ; CLK_50       ; CLK_50      ; 20.000       ; -0.039     ; 2.276      ;
; 17.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[2] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[24]                                              ; CLK_50       ; CLK_50      ; 20.000       ; -0.041     ; 2.274      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_50'                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.638 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[1]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.259      ; 1.981      ;
; 1.638 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31] ; CLK_50       ; CLK_50      ; 0.000        ; 0.259      ; 1.981      ;
; 1.643 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.269      ; 1.996      ;
; 1.643 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.269      ; 1.996      ;
; 1.643 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.269      ; 1.996      ;
; 1.643 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.269      ; 1.996      ;
; 1.643 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[10]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.269      ; 1.996      ;
; 1.650 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[31]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 1.978      ;
; 1.650 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[20]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 1.978      ;
; 1.650 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[23]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 1.978      ;
; 1.650 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[21]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 1.978      ;
; 1.650 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[26]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 1.978      ;
; 1.650 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[28]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 1.978      ;
; 1.650 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_funct7[6]                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 1.978      ;
; 1.653 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[30] ; CLK_50       ; CLK_50      ; 0.000        ; 0.246      ; 1.983      ;
; 1.653 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[25] ; CLK_50       ; CLK_50      ; 0.000        ; 0.246      ; 1.983      ;
; 1.653 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|wb_alu_res[22]                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.249      ; 1.986      ;
; 1.653 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[29] ; CLK_50       ; CLK_50      ; 0.000        ; 0.246      ; 1.983      ;
; 1.654 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[4]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.250      ; 1.988      ;
; 1.654 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[5]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.250      ; 1.988      ;
; 1.654 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[5]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.250      ; 1.988      ;
; 1.654 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[4]                ; CLK_50       ; CLK_50      ; 0.000        ; 0.250      ; 1.988      ;
; 1.655 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|bus_busy       ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 1.983      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[20] ; CLK_50       ; CLK_50      ; 0.000        ; 0.239      ; 1.979      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[10] ; CLK_50       ; CLK_50      ; 0.000        ; 0.241      ; 1.981      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[17]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.246      ; 1.986      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[15]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.246      ; 1.986      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[5]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.982      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][1]                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.241      ; 1.981      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[22] ; CLK_50       ; CLK_50      ; 0.000        ; 0.239      ; 1.979      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[25]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.241      ; 1.981      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[22]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.241      ; 1.981      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|stall_n        ; CLK_50       ; CLK_50      ; 0.000        ; 0.241      ; 1.981      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[24] ; CLK_50       ; CLK_50      ; 0.000        ; 0.239      ; 1.979      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][0]                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.241      ; 1.981      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[21]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.982      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[8]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.246      ; 1.986      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][2]                  ; CLK_50       ; CLK_50      ; 0.000        ; 0.241      ; 1.981      ;
; 1.656 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[19]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.241      ; 1.981      ;
; 1.657 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[9]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.243      ; 1.984      ;
; 1.657 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[24]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.243      ; 1.984      ;
; 1.657 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.243      ; 1.984      ;
; 1.657 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[4]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.243      ; 1.984      ;
; 1.658 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[21]                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.254      ; 1.996      ;
; 1.658 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[21]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.254      ; 1.996      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[31]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.985      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[7]              ; CLK_50       ; CLK_50      ; 0.000        ; 0.240      ; 1.983      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[2]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.985      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[2]              ; CLK_50       ; CLK_50      ; 0.000        ; 0.240      ; 1.983      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[5]              ; CLK_50       ; CLK_50      ; 0.000        ; 0.240      ; 1.983      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[7]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.985      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[0]                                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.985      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[16]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.985      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[12]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.985      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[11]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.985      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[28]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.985      ;
; 1.659 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[20]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.985      ;
; 1.660 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[3]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.243      ; 1.987      ;
; 1.660 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[2]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.243      ; 1.987      ;
; 1.660 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|cx[5]                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.243      ; 1.987      ;
; 1.660 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[23]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.986      ;
; 1.660 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[26]                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.986      ;
; 1.663 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[25]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.249      ; 1.996      ;
; 1.663 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[25]                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.249      ; 1.996      ;
; 1.663 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[19] ; CLK_50       ; CLK_50      ; 0.000        ; 0.235      ; 1.982      ;
; 1.663 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[22]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.249      ; 1.996      ;
; 1.663 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[17] ; CLK_50       ; CLK_50      ; 0.000        ; 0.235      ; 1.982      ;
; 1.663 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[16] ; CLK_50       ; CLK_50      ; 0.000        ; 0.235      ; 1.982      ;
; 1.663 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[12] ; CLK_50       ; CLK_50      ; 0.000        ; 0.235      ; 1.982      ;
; 1.663 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[18] ; CLK_50       ; CLK_50      ; 0.000        ; 0.235      ; 1.982      ;
; 1.666 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[27] ; CLK_50       ; CLK_50      ; 0.000        ; 0.228      ; 1.978      ;
; 1.666 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[23] ; CLK_50       ; CLK_50      ; 0.000        ; 0.228      ; 1.978      ;
; 1.666 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[26] ; CLK_50       ; CLK_50      ; 0.000        ; 0.228      ; 1.978      ;
; 1.666 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[21] ; CLK_50       ; CLK_50      ; 0.000        ; 0.228      ; 1.978      ;
; 1.666 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[28] ; CLK_50       ; CLK_50      ; 0.000        ; 0.228      ; 1.978      ;
; 1.669 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[11]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.995      ;
; 1.669 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_mem_wdata[11]                                              ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.995      ;
; 1.669 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[26]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.231      ; 1.984      ;
; 1.669 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[12]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.242      ; 1.995      ;
; 1.670 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[17]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.240      ; 1.994      ;
; 1.670 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[19]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.231      ; 1.985      ;
; 1.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[15] ; CLK_50       ; CLK_50      ; 0.000        ; 0.225      ; 1.980      ;
; 1.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[8]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.224      ; 1.979      ;
; 1.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[7]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.224      ; 1.979      ;
; 1.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[9]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.225      ; 1.980      ;
; 1.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[11] ; CLK_50       ; CLK_50      ; 0.000        ; 0.224      ; 1.979      ;
; 1.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[14] ; CLK_50       ; CLK_50      ; 0.000        ; 0.225      ; 1.980      ;
; 1.671 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[13] ; CLK_50       ; CLK_50      ; 0.000        ; 0.225      ; 1.980      ;
; 1.672 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[15]                                                ; CLK_50       ; CLK_50      ; 0.000        ; 0.217      ; 1.973      ;
; 1.673 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[3] ; soc_svga_top:soc_inst|core_top:core_top_inst|mem_alu_res[0]                                                 ; CLK_50       ; CLK_50      ; 0.000        ; 0.238      ; 1.995      ;
; 1.694 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[1]  ; CLK_50       ; CLK_50      ; 0.000        ; 0.259      ; 2.037      ;
; 1.694 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|instr_hold[31] ; CLK_50       ; CLK_50      ; 0.000        ; 0.259      ; 2.037      ;
; 1.699 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.269      ; 2.052      ;
; 1.699 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[10]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.269      ; 2.052      ;
; 1.699 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.269      ; 2.052      ;
; 1.699 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[22]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.269      ; 2.052      ;
; 1.699 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[21]               ; CLK_50       ; CLK_50      ; 0.000        ; 0.269      ; 2.052      ;
; 1.706 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_funct7[6]                                                   ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 2.034      ;
; 1.706 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[28]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 2.034      ;
; 1.706 ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rst_chain[0] ; soc_svga_top:soc_inst|core_top:core_top_inst|ex_imm[21]                                                     ; CLK_50       ; CLK_50      ; 0.000        ; 0.244      ; 2.034      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.634   ; 0.146 ; 14.880   ; 1.638   ; 9.300               ;
;  CLK_50          ; -7.634   ; 0.146 ; 14.880   ; 1.638   ; 9.300               ;
; Design-wide TNS  ; -463.947 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_50          ; -463.947 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLK_50     ; CLK_50   ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLK_50     ; CLK_50   ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_50     ; CLK_50   ; 2364     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_50     ; CLK_50   ; 2364     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+--------------------------------------+
; Clock Status Summary                 ;
+--------+--------+------+-------------+
; Target ; Clock  ; Type ; Status      ;
+--------+--------+------+-------------+
; CLK_50 ; CLK_50 ; Base ; Constrained ;
+--------+--------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jun 19 12:32:20 2021
Info: Command: quartus_sta HX1006A_HDRVSoC_top -c HX1006A_HDRVSoC_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'HX1006A_HDRVSoC_top.out.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: apll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.634            -463.947 CLK_50 
Info (332146): Worst-case hold slack is 0.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.414               0.000 CLK_50 
Info (332146): Worst-case recovery slack is 14.880
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.880               0.000 CLK_50 
Info (332146): Worst-case removal slack is 3.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.528               0.000 CLK_50 
Info (332146): Worst-case minimum pulse width slack is 9.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.608               0.000 CLK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: apll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.544            -250.079 CLK_50 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 CLK_50 
Info (332146): Worst-case recovery slack is 15.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.284               0.000 CLK_50 
Info (332146): Worst-case removal slack is 3.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.161               0.000 CLK_50 
Info (332146): Worst-case minimum pulse width slack is 9.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.621               0.000 CLK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: apll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 8.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.089               0.000 CLK_50 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 CLK_50 
Info (332146): Worst-case recovery slack is 17.671
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.671               0.000 CLK_50 
Info (332146): Worst-case removal slack is 1.638
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.638               0.000 CLK_50 
Info (332146): Worst-case minimum pulse width slack is 9.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.300               0.000 CLK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Sat Jun 19 12:32:23 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


