/*
 * cache_controller.cpp
 *
 *  Created on: Oct 13, 2015
 *      Author: uzair
 */

#include "cache_controller.hpp"

#define MEM_BASE 0x60000000 		// physical base address for DDR2 RAM in our platform (in agreement with already built linux kernel)

cache_controller::cache_controller(sc_core::sc_module_name name, int num_smp_cores)
	:	sc_core::sc_module(name),
		m_num_smp_cores(num_smp_cores),
		m_Ibus_isocket("m_Ibus_isocket"),
		m_Dbus_isocket("m_Dbus_isocket"),
		m_dmi_mode(true),
		m_do_dmi(false)
{
	m_tsocket.reserve(m_num_smp_cores*3);					// 3 groups: INSTRUCTION, DATA, GICREGISTERS
	for (int i=0; i<m_num_smp_cores*3; i++) {
		char socket_name[20];
		sprintf(socket_name, "m_tsocket[%d]", i);
		m_tsocket.push_back(new tlm_utils::simple_target_socket_tagged<cache_controller>(socket_name));
		m_tsocket[i]->register_b_transport(this, &cache_controller::b_transport, i);
		m_tsocket[i]->register_transport_dbg(this, &cache_controller::transport_dbg, i);
		m_tsocket[i]->register_get_direct_mem_ptr(this, &cache_controller::get_direct_mem_ptr, i);
	}

	m_Ibus_isocket.register_invalidate_direct_mem_ptr(this, &cache_controller::invalidate_direct_mem_ptr);
	m_Dbus_isocket.register_invalidate_direct_mem_ptr(this, &cache_controller::invalidate_direct_mem_ptr);
}


void cache_controller::b_transport(int SocketId, tlm::tlm_generic_payload &payload, sc_core::sc_time &delay) {
	static int count = 0;
	count++;
	assert(count != 20);
	// first trying out DMI
	if (m_do_dmi) {
		printf("addr:0x%08x\r\n", payload.get_address());
		// doing dmi
		if (payload.get_command() == tlm::TLM_READ_COMMAND) {
			assert(m_dmi_data.is_read_allowed());
			std::memcpy(payload.get_data_ptr(), m_dmi_data.get_dmi_ptr(), payload.get_data_length());
		} else if (payload.get_command() == tlm::TLM_WRITE_COMMAND) {
			assert(m_dmi_data.is_write_allowed());
			std::memcpy(m_dmi_data.get_dmi_ptr(), payload.get_data_ptr(), payload.get_data_length());
		}
	} else {
		// accessing memory over the bus
		if (SocketId<4) {			// request from INSTRUCTION BUS
			m_Ibus_isocket->b_transport(payload, delay);
		} else if (SocketId>=4 && SocketId<8) {		// request from DATA BUS
			m_Dbus_isocket->b_transport(payload, delay);
		} else {
			// gicregisters interface
		}

		// if set in dmi mode then looking out for possiblity for using dmi
		if (m_dmi_mode) {
			// checking if there is possibility to use dmi for future accesses
			if (payload.is_dmi_allowed()) {
				// getting dmi pointer and noting that we should use dmi from now on
				m_dmi_data.init();
				tlm::tlm_generic_payload trans;
				trans.set_address(MEM_BASE);
				if (get_direct_mem_ptr(SocketId, trans, m_dmi_data)) {
					m_do_dmi = true;
				} else {
					assert(0);					// dmi allowed from target but couldnt get valid data pointer from it!!
				}
			}
		}
	}
}


unsigned int cache_controller::transport_dbg(int SocketId, tlm::tlm_generic_payload &payload) {
	if (m_do_dmi) {
		// doing dmi
		if (payload.get_command() == tlm::TLM_READ_COMMAND) {
			assert(m_dmi_data.is_read_allowed());
			std::memcpy(payload.get_data_ptr(), m_dmi_data.get_dmi_ptr(), payload.get_data_length());
		} else if (payload.get_command() == tlm::TLM_WRITE_COMMAND) {
			assert(m_dmi_data.is_write_allowed());
			std::memcpy(m_dmi_data.get_dmi_ptr(), payload.get_data_ptr(), payload.get_data_length());
		}
	} else {
		// accessing debug interface via the bus
		if (SocketId<4) {			// request from INSTRUCTION BUS
			return m_Ibus_isocket->transport_dbg(payload);
		} else if (SocketId>=4 && SocketId<8) {		// request from DATA BUS
			return m_Dbus_isocket->transport_dbg(payload);
		} else {
			// gicregisters interface
		}
	}
}


void cache_controller::invalidate_direct_mem_ptr(sc_dt::uint64 start_range,  sc_dt::uint64 end_range) {
	// invalidating DMI for every smp core
	for (int i=0; i<m_num_smp_cores; i++) {
		(*m_tsocket[i])->invalidate_direct_mem_ptr(start_range, end_range);
	}

	// also invalidating this module's dmi pointers as well
	m_dmi_data.init();
	m_do_dmi = false;
}


bool cache_controller::get_direct_mem_ptr(int SocketId, tlm::tlm_generic_payload &payload, tlm::tlm_dmi &dmi_data) {
	if (SocketId<4) {
		return m_Ibus_isocket->get_direct_mem_ptr(payload, dmi_data);
	} else if (SocketId>=4 && SocketId<8) {
		return m_Dbus_isocket->get_direct_mem_ptr(payload, dmi_data);
	} else {
		// gicregisters interface
	}
}



bool cache_controller::set_dmi_mode(bool dmi_enable) {
	if (dmi_enable && m_do_dmi) {
		assert(0);				// dmi already enabled and being used then why we got request to enable dmi again???
	}

	m_dmi_mode = dmi_enable;
	// forcefully requesting dmi ptr from the target
	tlm::tlm_generic_payload trans;
	trans.set_address(MEM_BASE);
	m_dmi_data.init();
	if (get_direct_mem_ptr(0, trans, m_dmi_data)) {
		// successful in getting dmi pointer
		m_do_dmi = true;
		return true;
	} else {
		// unsuccessful, so returning false
		return false;
	}
}

bool cache_controller::get_dmi_mode() {
	return m_dmi_mode;
}







