	component fskmode is
		port (
			clk        : in  std_logic                     := 'X';             -- clk
			clken      : in  std_logic                     := 'X';             -- clken
			phi_inc_i  : in  std_logic_vector(24 downto 0) := (others => 'X'); -- phi_inc_i
			freq_mod_i : in  std_logic_vector(24 downto 0) := (others => 'X'); -- freq_mod_i
			fsin_o     : out std_logic_vector(9 downto 0);                     -- fsin_o
			out_valid  : out std_logic;                                        -- out_valid
			reset_n    : in  std_logic                     := 'X'              -- reset_n
		);
	end component fskmode;

