<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v</a>
defines: 
time_elapsed: 1.348s
ram usage: 37892 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpweeci2be/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_pow_rem_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v:22</a>: No timescale set for &#34;vhdl_pow_rem_test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v:22</a>: Compile module &#34;work@vhdl_pow_rem_test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v:22</a>: Top level module &#34;work@vhdl_pow_rem_test&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v:24</a>: Cannot find a module definition for &#34;work@vhdl_pow_rem_test::vhdl_pow_rem&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_pow_rem_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@vhdl_pow_rem_test), id:47
|vpiName:work@vhdl_pow_rem_test
|uhdmallPackages:
\_package: builtin, id:48, parent:work@vhdl_pow_rem_test
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:49
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:50
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:51
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:52
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@vhdl_pow_rem_test, id:53, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v</a>, line:22, parent:work@vhdl_pow_rem_test
  |vpiDefName:work@vhdl_pow_rem_test
  |vpiFullName:work@vhdl_pow_rem_test
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:26
      |vpiFullName:work@vhdl_pow_rem_test
      |vpiStmt:
      \_assignment: , id:4, line:27
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (a), id:2, line:27
          |vpiName:a
          |vpiFullName:work@vhdl_pow_rem_test.a
        |vpiRhs:
        \_constant: , id:3, line:27
          |vpiConstType:7
          |vpiSize:32
          |INT:5
      |vpiStmt:
      \_assignment: , id:7, line:28
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (b), id:5, line:28
          |vpiName:b
          |vpiFullName:work@vhdl_pow_rem_test.b
        |vpiRhs:
        \_constant: , id:6, line:28
          |vpiConstType:7
          |vpiSize:32
          |INT:2
      |vpiStmt:
      \_if_stmt: , id:15, line:30
        |vpiCondition:
        \_operation: , id:11, line:30
          |vpiOpType:27
          |vpiOperand:
          \_operation: , id:9, line:30
            |vpiOpType:15
            |vpiOperand:
            \_ref_obj: (pow_res), id:8, line:30
              |vpiName:pow_res
              |vpiFullName:work@vhdl_pow_rem_test.pow_res
            |vpiOperand:
            \_constant: , id:10, line:30
              |vpiConstType:7
              |vpiSize:32
              |INT:25
          |vpiOperand:
          \_operation: , id:13, line:30
            |vpiOpType:15
            |vpiOperand:
            \_ref_obj: (rem_res), id:12, line:30
              |vpiName:rem_res
              |vpiFullName:work@vhdl_pow_rem_test.rem_res
            |vpiOperand:
            \_constant: , id:14, line:30
              |vpiConstType:7
              |vpiSize:32
              |INT:1
        |vpiStmt:
        \_begin: , id:16, line:30
          |vpiFullName:work@vhdl_pow_rem_test
          |vpiStmt:
          \_sys_func_call: ($display), id:17, line:31
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:18, line:31
              |vpiConstType:6
              |vpiSize:10
              |STRING:&#34;FAILED 1&#34;
          |vpiStmt:
          \_sys_func_call: ($finish), id:19, line:32
            |vpiName:$finish
      |vpiStmt:
      \_assignment: , id:23, line:35
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (a), id:20, line:35
          |vpiName:a
          |vpiFullName:work@vhdl_pow_rem_test.a
        |vpiRhs:
        \_operation: , id:21, line:35
          |vpiOpType:1
          |vpiOperand:
          \_constant: , id:22, line:35
            |vpiConstType:7
            |vpiSize:32
            |INT:5
      |vpiStmt:
      \_assignment: , id:26, line:36
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (b), id:24, line:36
          |vpiName:b
          |vpiFullName:work@vhdl_pow_rem_test.b
        |vpiRhs:
        \_constant: , id:25, line:36
          |vpiConstType:7
          |vpiSize:32
          |INT:3
      |vpiStmt:
      \_if_stmt: , id:36, line:38
        |vpiCondition:
        \_operation: , id:31, line:38
          |vpiOpType:27
          |vpiOperand:
          \_operation: , id:28, line:38
            |vpiOpType:15
            |vpiOperand:
            \_ref_obj: (rem_res), id:27, line:38
              |vpiName:rem_res
              |vpiFullName:work@vhdl_pow_rem_test.rem_res
            |vpiOperand:
            \_operation: , id:29, line:38
              |vpiOpType:1
              |vpiOperand:
              \_constant: , id:30, line:38
                |vpiConstType:7
                |vpiSize:32
                |INT:2
          |vpiOperand:
          \_operation: , id:33, line:38
            |vpiOpType:15
            |vpiOperand:
            \_ref_obj: (pow_res), id:32, line:38
              |vpiName:pow_res
              |vpiFullName:work@vhdl_pow_rem_test.pow_res
            |vpiOperand:
            \_operation: , id:34, line:38
              |vpiOpType:1
              |vpiOperand:
              \_constant: , id:35, line:38
                |vpiConstType:7
                |vpiSize:32
                |INT:125
        |vpiStmt:
        \_begin: , id:37, line:38
          |vpiFullName:work@vhdl_pow_rem_test
          |vpiStmt:
          \_sys_func_call: ($display), id:38, line:39
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:39, line:39
              |vpiConstType:6
              |vpiSize:10
              |STRING:&#34;FAILED 2&#34;
          |vpiStmt:
          \_sys_func_call: ($finish), id:40, line:40
            |vpiName:$finish
      |vpiStmt:
      \_sys_func_call: ($display), id:41, line:43
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:42, line:43
          |vpiConstType:6
          |vpiSize:8
          |STRING:&#34;PASSED&#34;
  |vpiNet:
  \_logic_net: (a), id:54, line:23
    |vpiName:a
    |vpiFullName:work@vhdl_pow_rem_test.a
  |vpiNet:
  \_logic_net: (b), id:55, line:23
    |vpiName:b
    |vpiFullName:work@vhdl_pow_rem_test.b
  |vpiNet:
  \_logic_net: (pow_res), id:56, line:23
    |vpiName:pow_res
    |vpiFullName:work@vhdl_pow_rem_test.pow_res
  |vpiNet:
  \_logic_net: (rem_res), id:57, line:23
    |vpiName:rem_res
    |vpiFullName:work@vhdl_pow_rem_test.rem_res
|uhdmtopModules:
\_module: work@vhdl_pow_rem_test (work@vhdl_pow_rem_test), id:58, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v</a>, line:22
  |vpiDefName:work@vhdl_pow_rem_test
  |vpiName:work@vhdl_pow_rem_test
  |vpiModule:
  \_module: work@vhdl_pow_rem_test::vhdl_pow_rem (dut), id:59, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v</a>, line:24, parent:work@vhdl_pow_rem_test
    |vpiDefName:work@vhdl_pow_rem_test::vhdl_pow_rem
    |vpiName:dut
    |vpiFullName:work@vhdl_pow_rem_test.dut
    |vpiInstance:
    \_module: work@vhdl_pow_rem_test (work@vhdl_pow_rem_test), id:58, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v</a>, line:22
    |vpiModule:
    \_module: work@vhdl_pow_rem_test (work@vhdl_pow_rem_test), id:58, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_pow_rem.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_pow_rem.v</a>, line:22
  |vpiNet:
  \_logic_net: (a), id:43, line:23, parent:work@vhdl_pow_rem_test
    |vpiName:a
    |vpiFullName:work@vhdl_pow_rem_test.a
  |vpiNet:
  \_logic_net: (b), id:44, line:23, parent:work@vhdl_pow_rem_test
    |vpiName:b
    |vpiFullName:work@vhdl_pow_rem_test.b
  |vpiNet:
  \_logic_net: (pow_res), id:45, line:23, parent:work@vhdl_pow_rem_test
    |vpiName:pow_res
    |vpiFullName:work@vhdl_pow_rem_test.pow_res
  |vpiNet:
  \_logic_net: (rem_res), id:46, line:23, parent:work@vhdl_pow_rem_test
    |vpiName:rem_res
    |vpiFullName:work@vhdl_pow_rem_test.rem_res

Object: work_vhdl_pow_rem_test of type 32 @ 22
Object:  of type 24 @ 0
Object: work_vhdl_pow_rem_test of type 4 @ 26
Object:  of type 3 @ 27
Object:  of type 7 @ 27
Object: a of type 608 @ 27
Object:  of type 3 @ 28
Object:  of type 7 @ 28
Object: b of type 608 @ 28
Object:  of type 22 @ 30
Object:  of type 39 @ 30
Object:  of type 39 @ 30
Object: pow_res of type 608 @ 30
Object:  of type 7 @ 30
Object:  of type 39 @ 30
Object: rem_res of type 608 @ 30
Object:  of type 7 @ 30
Object: work_vhdl_pow_rem_test of type 4 @ 30
Object: $display of type 56 @ 31
Object:  of type 7 @ 31
%Error: 	! Encountered unhandled SysFuncCall: $display
Object: $finish of type 56 @ 32
%Error: 	! Encountered unhandled SysFuncCall: $finish
Object:  of type 3 @ 35
Object:  of type 39 @ 35
Object:  of type 7 @ 35
%Error: Internal Error: ../V3Ast.cpp:354: Null item passed to setOp2p
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_pow_rem_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>