
BDS4_adda.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a408  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018a8  0800a590  0800a590  0001a590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be38  0800be38  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  0800be38  0800be38  0001be38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be40  0800be40  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be40  0800be40  0001be40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800be44  0800be44  0001be44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  0800be48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  200000ac  0800bef4  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  0800bef4  00020384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f342  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000237b  00000000  00000000  0002f41e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  000317a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000da0  00000000  00000000  00032648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022e7f  00000000  00000000  000333e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001118d  00000000  00000000  00056267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8c93  00000000  00000000  000673f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00140087  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004020  00000000  00000000  001400dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000ac 	.word	0x200000ac
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a578 	.word	0x0800a578

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b0 	.word	0x200000b0
 80001c4:	0800a578 	.word	0x0800a578

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2uiz>:
 8000aa0:	004a      	lsls	r2, r1, #1
 8000aa2:	d211      	bcs.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d211      	bcs.n	8000ace <__aeabi_d2uiz+0x2e>
 8000aaa:	d50d      	bpl.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d40e      	bmi.n	8000ad4 <__aeabi_d2uiz+0x34>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_d2uiz+0x3a>
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0000 	mov.w	r0, #0
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_uldivmod>:
 8000ae0:	b953      	cbnz	r3, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae2:	b94a      	cbnz	r2, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae4:	2900      	cmp	r1, #0
 8000ae6:	bf08      	it	eq
 8000ae8:	2800      	cmpeq	r0, #0
 8000aea:	bf1c      	itt	ne
 8000aec:	f04f 31ff 	movne.w	r1, #4294967295
 8000af0:	f04f 30ff 	movne.w	r0, #4294967295
 8000af4:	f000 b96e 	b.w	8000dd4 <__aeabi_idiv0>
 8000af8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000afc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b00:	f000 f806 	bl	8000b10 <__udivmoddi4>
 8000b04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b0c:	b004      	add	sp, #16
 8000b0e:	4770      	bx	lr

08000b10 <__udivmoddi4>:
 8000b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b14:	9d08      	ldr	r5, [sp, #32]
 8000b16:	4604      	mov	r4, r0
 8000b18:	468c      	mov	ip, r1
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	f040 8083 	bne.w	8000c26 <__udivmoddi4+0x116>
 8000b20:	428a      	cmp	r2, r1
 8000b22:	4617      	mov	r7, r2
 8000b24:	d947      	bls.n	8000bb6 <__udivmoddi4+0xa6>
 8000b26:	fab2 f282 	clz	r2, r2
 8000b2a:	b142      	cbz	r2, 8000b3e <__udivmoddi4+0x2e>
 8000b2c:	f1c2 0020 	rsb	r0, r2, #32
 8000b30:	fa24 f000 	lsr.w	r0, r4, r0
 8000b34:	4091      	lsls	r1, r2
 8000b36:	4097      	lsls	r7, r2
 8000b38:	ea40 0c01 	orr.w	ip, r0, r1
 8000b3c:	4094      	lsls	r4, r2
 8000b3e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b42:	0c23      	lsrs	r3, r4, #16
 8000b44:	fbbc f6f8 	udiv	r6, ip, r8
 8000b48:	fa1f fe87 	uxth.w	lr, r7
 8000b4c:	fb08 c116 	mls	r1, r8, r6, ip
 8000b50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b54:	fb06 f10e 	mul.w	r1, r6, lr
 8000b58:	4299      	cmp	r1, r3
 8000b5a:	d909      	bls.n	8000b70 <__udivmoddi4+0x60>
 8000b5c:	18fb      	adds	r3, r7, r3
 8000b5e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b62:	f080 8119 	bcs.w	8000d98 <__udivmoddi4+0x288>
 8000b66:	4299      	cmp	r1, r3
 8000b68:	f240 8116 	bls.w	8000d98 <__udivmoddi4+0x288>
 8000b6c:	3e02      	subs	r6, #2
 8000b6e:	443b      	add	r3, r7
 8000b70:	1a5b      	subs	r3, r3, r1
 8000b72:	b2a4      	uxth	r4, r4
 8000b74:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b78:	fb08 3310 	mls	r3, r8, r0, r3
 8000b7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b84:	45a6      	cmp	lr, r4
 8000b86:	d909      	bls.n	8000b9c <__udivmoddi4+0x8c>
 8000b88:	193c      	adds	r4, r7, r4
 8000b8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b8e:	f080 8105 	bcs.w	8000d9c <__udivmoddi4+0x28c>
 8000b92:	45a6      	cmp	lr, r4
 8000b94:	f240 8102 	bls.w	8000d9c <__udivmoddi4+0x28c>
 8000b98:	3802      	subs	r0, #2
 8000b9a:	443c      	add	r4, r7
 8000b9c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ba0:	eba4 040e 	sub.w	r4, r4, lr
 8000ba4:	2600      	movs	r6, #0
 8000ba6:	b11d      	cbz	r5, 8000bb0 <__udivmoddi4+0xa0>
 8000ba8:	40d4      	lsrs	r4, r2
 8000baa:	2300      	movs	r3, #0
 8000bac:	e9c5 4300 	strd	r4, r3, [r5]
 8000bb0:	4631      	mov	r1, r6
 8000bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb6:	b902      	cbnz	r2, 8000bba <__udivmoddi4+0xaa>
 8000bb8:	deff      	udf	#255	; 0xff
 8000bba:	fab2 f282 	clz	r2, r2
 8000bbe:	2a00      	cmp	r2, #0
 8000bc0:	d150      	bne.n	8000c64 <__udivmoddi4+0x154>
 8000bc2:	1bcb      	subs	r3, r1, r7
 8000bc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc8:	fa1f f887 	uxth.w	r8, r7
 8000bcc:	2601      	movs	r6, #1
 8000bce:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bd2:	0c21      	lsrs	r1, r4, #16
 8000bd4:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bd8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bdc:	fb08 f30c 	mul.w	r3, r8, ip
 8000be0:	428b      	cmp	r3, r1
 8000be2:	d907      	bls.n	8000bf4 <__udivmoddi4+0xe4>
 8000be4:	1879      	adds	r1, r7, r1
 8000be6:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bea:	d202      	bcs.n	8000bf2 <__udivmoddi4+0xe2>
 8000bec:	428b      	cmp	r3, r1
 8000bee:	f200 80e9 	bhi.w	8000dc4 <__udivmoddi4+0x2b4>
 8000bf2:	4684      	mov	ip, r0
 8000bf4:	1ac9      	subs	r1, r1, r3
 8000bf6:	b2a3      	uxth	r3, r4
 8000bf8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bfc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c00:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c04:	fb08 f800 	mul.w	r8, r8, r0
 8000c08:	45a0      	cmp	r8, r4
 8000c0a:	d907      	bls.n	8000c1c <__udivmoddi4+0x10c>
 8000c0c:	193c      	adds	r4, r7, r4
 8000c0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c12:	d202      	bcs.n	8000c1a <__udivmoddi4+0x10a>
 8000c14:	45a0      	cmp	r8, r4
 8000c16:	f200 80d9 	bhi.w	8000dcc <__udivmoddi4+0x2bc>
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	eba4 0408 	sub.w	r4, r4, r8
 8000c20:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c24:	e7bf      	b.n	8000ba6 <__udivmoddi4+0x96>
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d909      	bls.n	8000c3e <__udivmoddi4+0x12e>
 8000c2a:	2d00      	cmp	r5, #0
 8000c2c:	f000 80b1 	beq.w	8000d92 <__udivmoddi4+0x282>
 8000c30:	2600      	movs	r6, #0
 8000c32:	e9c5 0100 	strd	r0, r1, [r5]
 8000c36:	4630      	mov	r0, r6
 8000c38:	4631      	mov	r1, r6
 8000c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3e:	fab3 f683 	clz	r6, r3
 8000c42:	2e00      	cmp	r6, #0
 8000c44:	d14a      	bne.n	8000cdc <__udivmoddi4+0x1cc>
 8000c46:	428b      	cmp	r3, r1
 8000c48:	d302      	bcc.n	8000c50 <__udivmoddi4+0x140>
 8000c4a:	4282      	cmp	r2, r0
 8000c4c:	f200 80b8 	bhi.w	8000dc0 <__udivmoddi4+0x2b0>
 8000c50:	1a84      	subs	r4, r0, r2
 8000c52:	eb61 0103 	sbc.w	r1, r1, r3
 8000c56:	2001      	movs	r0, #1
 8000c58:	468c      	mov	ip, r1
 8000c5a:	2d00      	cmp	r5, #0
 8000c5c:	d0a8      	beq.n	8000bb0 <__udivmoddi4+0xa0>
 8000c5e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c62:	e7a5      	b.n	8000bb0 <__udivmoddi4+0xa0>
 8000c64:	f1c2 0320 	rsb	r3, r2, #32
 8000c68:	fa20 f603 	lsr.w	r6, r0, r3
 8000c6c:	4097      	lsls	r7, r2
 8000c6e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c72:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c76:	40d9      	lsrs	r1, r3
 8000c78:	4330      	orrs	r0, r6
 8000c7a:	0c03      	lsrs	r3, r0, #16
 8000c7c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c80:	fa1f f887 	uxth.w	r8, r7
 8000c84:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c88:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8c:	fb06 f108 	mul.w	r1, r6, r8
 8000c90:	4299      	cmp	r1, r3
 8000c92:	fa04 f402 	lsl.w	r4, r4, r2
 8000c96:	d909      	bls.n	8000cac <__udivmoddi4+0x19c>
 8000c98:	18fb      	adds	r3, r7, r3
 8000c9a:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c9e:	f080 808d 	bcs.w	8000dbc <__udivmoddi4+0x2ac>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 808a 	bls.w	8000dbc <__udivmoddi4+0x2ac>
 8000ca8:	3e02      	subs	r6, #2
 8000caa:	443b      	add	r3, r7
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	b281      	uxth	r1, r0
 8000cb0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cb4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cb8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cbc:	fb00 f308 	mul.w	r3, r0, r8
 8000cc0:	428b      	cmp	r3, r1
 8000cc2:	d907      	bls.n	8000cd4 <__udivmoddi4+0x1c4>
 8000cc4:	1879      	adds	r1, r7, r1
 8000cc6:	f100 3cff 	add.w	ip, r0, #4294967295
 8000cca:	d273      	bcs.n	8000db4 <__udivmoddi4+0x2a4>
 8000ccc:	428b      	cmp	r3, r1
 8000cce:	d971      	bls.n	8000db4 <__udivmoddi4+0x2a4>
 8000cd0:	3802      	subs	r0, #2
 8000cd2:	4439      	add	r1, r7
 8000cd4:	1acb      	subs	r3, r1, r3
 8000cd6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cda:	e778      	b.n	8000bce <__udivmoddi4+0xbe>
 8000cdc:	f1c6 0c20 	rsb	ip, r6, #32
 8000ce0:	fa03 f406 	lsl.w	r4, r3, r6
 8000ce4:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ce8:	431c      	orrs	r4, r3
 8000cea:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cee:	fa01 f306 	lsl.w	r3, r1, r6
 8000cf2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cf6:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cfa:	431f      	orrs	r7, r3
 8000cfc:	0c3b      	lsrs	r3, r7, #16
 8000cfe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d02:	fa1f f884 	uxth.w	r8, r4
 8000d06:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d0a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d0e:	fb09 fa08 	mul.w	sl, r9, r8
 8000d12:	458a      	cmp	sl, r1
 8000d14:	fa02 f206 	lsl.w	r2, r2, r6
 8000d18:	fa00 f306 	lsl.w	r3, r0, r6
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x220>
 8000d1e:	1861      	adds	r1, r4, r1
 8000d20:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d24:	d248      	bcs.n	8000db8 <__udivmoddi4+0x2a8>
 8000d26:	458a      	cmp	sl, r1
 8000d28:	d946      	bls.n	8000db8 <__udivmoddi4+0x2a8>
 8000d2a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d2e:	4421      	add	r1, r4
 8000d30:	eba1 010a 	sub.w	r1, r1, sl
 8000d34:	b2bf      	uxth	r7, r7
 8000d36:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d3a:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d3e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d42:	fb00 f808 	mul.w	r8, r0, r8
 8000d46:	45b8      	cmp	r8, r7
 8000d48:	d907      	bls.n	8000d5a <__udivmoddi4+0x24a>
 8000d4a:	19e7      	adds	r7, r4, r7
 8000d4c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d50:	d22e      	bcs.n	8000db0 <__udivmoddi4+0x2a0>
 8000d52:	45b8      	cmp	r8, r7
 8000d54:	d92c      	bls.n	8000db0 <__udivmoddi4+0x2a0>
 8000d56:	3802      	subs	r0, #2
 8000d58:	4427      	add	r7, r4
 8000d5a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d5e:	eba7 0708 	sub.w	r7, r7, r8
 8000d62:	fba0 8902 	umull	r8, r9, r0, r2
 8000d66:	454f      	cmp	r7, r9
 8000d68:	46c6      	mov	lr, r8
 8000d6a:	4649      	mov	r1, r9
 8000d6c:	d31a      	bcc.n	8000da4 <__udivmoddi4+0x294>
 8000d6e:	d017      	beq.n	8000da0 <__udivmoddi4+0x290>
 8000d70:	b15d      	cbz	r5, 8000d8a <__udivmoddi4+0x27a>
 8000d72:	ebb3 020e 	subs.w	r2, r3, lr
 8000d76:	eb67 0701 	sbc.w	r7, r7, r1
 8000d7a:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d7e:	40f2      	lsrs	r2, r6
 8000d80:	ea4c 0202 	orr.w	r2, ip, r2
 8000d84:	40f7      	lsrs	r7, r6
 8000d86:	e9c5 2700 	strd	r2, r7, [r5]
 8000d8a:	2600      	movs	r6, #0
 8000d8c:	4631      	mov	r1, r6
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	462e      	mov	r6, r5
 8000d94:	4628      	mov	r0, r5
 8000d96:	e70b      	b.n	8000bb0 <__udivmoddi4+0xa0>
 8000d98:	4606      	mov	r6, r0
 8000d9a:	e6e9      	b.n	8000b70 <__udivmoddi4+0x60>
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	e6fd      	b.n	8000b9c <__udivmoddi4+0x8c>
 8000da0:	4543      	cmp	r3, r8
 8000da2:	d2e5      	bcs.n	8000d70 <__udivmoddi4+0x260>
 8000da4:	ebb8 0e02 	subs.w	lr, r8, r2
 8000da8:	eb69 0104 	sbc.w	r1, r9, r4
 8000dac:	3801      	subs	r0, #1
 8000dae:	e7df      	b.n	8000d70 <__udivmoddi4+0x260>
 8000db0:	4608      	mov	r0, r1
 8000db2:	e7d2      	b.n	8000d5a <__udivmoddi4+0x24a>
 8000db4:	4660      	mov	r0, ip
 8000db6:	e78d      	b.n	8000cd4 <__udivmoddi4+0x1c4>
 8000db8:	4681      	mov	r9, r0
 8000dba:	e7b9      	b.n	8000d30 <__udivmoddi4+0x220>
 8000dbc:	4666      	mov	r6, ip
 8000dbe:	e775      	b.n	8000cac <__udivmoddi4+0x19c>
 8000dc0:	4630      	mov	r0, r6
 8000dc2:	e74a      	b.n	8000c5a <__udivmoddi4+0x14a>
 8000dc4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dc8:	4439      	add	r1, r7
 8000dca:	e713      	b.n	8000bf4 <__udivmoddi4+0xe4>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	e724      	b.n	8000c1c <__udivmoddi4+0x10c>
 8000dd2:	bf00      	nop

08000dd4 <__aeabi_idiv0>:
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop

08000dd8 <delay_us>:
    {
        ;
    } while (--t);
}
void delay_us(u32 nus)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b089      	sub	sp, #36	; 0x24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
    u32 ticks;
    u32 told, tnow, tcnt = 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61bb      	str	r3, [r7, #24]
    u32 reload = SysTick->LOAD; //LOAD的值
 8000de4:	4b1a      	ldr	r3, [pc, #104]	; (8000e50 <delay_us+0x78>)
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	617b      	str	r3, [r7, #20]
    ticks = nus * fac_us;       //需要的节拍数
 8000dea:	4b1a      	ldr	r3, [pc, #104]	; (8000e54 <delay_us+0x7c>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	461a      	mov	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	fb02 f303 	mul.w	r3, r2, r3
 8000df6:	613b      	str	r3, [r7, #16]
    told = SysTick->VAL;        //刚进⼊时的计数器值
 8000df8:	4b15      	ldr	r3, [pc, #84]	; (8000e50 <delay_us+0x78>)
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8000dfe:	4b14      	ldr	r3, [pc, #80]	; (8000e50 <delay_us+0x78>)
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 8000e04:	68fa      	ldr	r2, [r7, #12]
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d0f8      	beq.n	8000dfe <delay_us+0x26>
        {
            if (tnow < told)
 8000e0c:	68fa      	ldr	r2, [r7, #12]
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d206      	bcs.n	8000e22 <delay_us+0x4a>
                tcnt += told - tnow; //这⾥注意⼀下SYSTICK是⼀个递减的计数器就可以了.
 8000e14:	69fa      	ldr	r2, [r7, #28]
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
 8000e20:	e007      	b.n	8000e32 <delay_us+0x5a>
            else
                tcnt += reload - tnow + told;
 8000e22:	697a      	ldr	r2, [r7, #20]
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	1ad2      	subs	r2, r2, r3
 8000e28:	69fb      	ldr	r3, [r7, #28]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	4413      	add	r3, r2
 8000e30:	61bb      	str	r3, [r7, #24]
            told = tnow;
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8000e36:	69ba      	ldr	r2, [r7, #24]
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	d200      	bcs.n	8000e40 <delay_us+0x68>
        tnow = SysTick->VAL;
 8000e3e:	e7de      	b.n	8000dfe <delay_us+0x26>
                break; //时间超过/等于要延迟的时间,则退出.
 8000e40:	bf00      	nop
        }
    };
}
 8000e42:	bf00      	nop
 8000e44:	3724      	adds	r7, #36	; 0x24
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	e000e010 	.word	0xe000e010
 8000e54:	200000c8 	.word	0x200000c8

08000e58 <IIC_Init>:


//myiic.c_op
//初始化IIC
void IIC_Init(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
//   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//普通输出模式
//   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
//   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
//   GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
//   GPIO_Init(GPIOB, &GPIO_InitStructure);//初始化
	IIC_SCL=1;
 8000e5c:	4b05      	ldr	r3, [pc, #20]	; (8000e74 <IIC_Init+0x1c>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	601a      	str	r2, [r3, #0]
	IIC_SDA=1;
 8000e62:	4b05      	ldr	r3, [pc, #20]	; (8000e78 <IIC_Init+0x20>)
 8000e64:	2201      	movs	r2, #1
 8000e66:	601a      	str	r2, [r3, #0]
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	424082a0 	.word	0x424082a0
 8000e78:	424082a4 	.word	0x424082a4

08000e7c <IIC_Start>:
//产生IIC起始信号
void IIC_Start(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	SDA_OUT();     //sda线输出
 8000e80:	4b0f      	ldr	r3, [pc, #60]	; (8000ec0 <IIC_Start+0x44>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a0e      	ldr	r2, [pc, #56]	; (8000ec0 <IIC_Start+0x44>)
 8000e86:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8000e8a:	6013      	str	r3, [r2, #0]
 8000e8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ec0 <IIC_Start+0x44>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a0b      	ldr	r2, [pc, #44]	; (8000ec0 <IIC_Start+0x44>)
 8000e92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e96:	6013      	str	r3, [r2, #0]
	IIC_SDA=1;
 8000e98:	4b0a      	ldr	r3, [pc, #40]	; (8000ec4 <IIC_Start+0x48>)
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	601a      	str	r2, [r3, #0]
	IIC_SCL=1;
 8000e9e:	4b0a      	ldr	r3, [pc, #40]	; (8000ec8 <IIC_Start+0x4c>)
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	601a      	str	r2, [r3, #0]
	delay_us(4);
 8000ea4:	2004      	movs	r0, #4
 8000ea6:	f7ff ff97 	bl	8000dd8 <delay_us>
 	IIC_SDA=0;//START:when CLK is high,DATA change form high to low
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <IIC_Start+0x48>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 	delay_us(4);
 8000eb0:	2004      	movs	r0, #4
 8000eb2:	f7ff ff91 	bl	8000dd8 <delay_us>
	IIC_SCL=0;//钳住I2C总线，准备发送或接收数据
 8000eb6:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <IIC_Start+0x4c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40020400 	.word	0x40020400
 8000ec4:	424082a4 	.word	0x424082a4
 8000ec8:	424082a0 	.word	0x424082a0

08000ecc <IIC_Stop>:
//产生IIC停止信号
void IIC_Stop(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
	SDA_OUT();//sda线输出
 8000ed0:	4b0f      	ldr	r3, [pc, #60]	; (8000f10 <IIC_Stop+0x44>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0e      	ldr	r2, [pc, #56]	; (8000f10 <IIC_Stop+0x44>)
 8000ed6:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8000eda:	6013      	str	r3, [r2, #0]
 8000edc:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <IIC_Stop+0x44>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a0b      	ldr	r2, [pc, #44]	; (8000f10 <IIC_Stop+0x44>)
 8000ee2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ee6:	6013      	str	r3, [r2, #0]
	IIC_SCL=0;
 8000ee8:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <IIC_Stop+0x48>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
	IIC_SDA=0;//STOP:when CLK is high DATA change form low to high
 8000eee:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <IIC_Stop+0x4c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
	delay_us(4);
 8000ef4:	2004      	movs	r0, #4
 8000ef6:	f7ff ff6f 	bl	8000dd8 <delay_us>
	IIC_SCL=1;
 8000efa:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <IIC_Stop+0x48>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	601a      	str	r2, [r3, #0]
	IIC_SDA=1;//发送I2C总线结束信号
 8000f00:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <IIC_Stop+0x4c>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	601a      	str	r2, [r3, #0]
	delay_us(4);
 8000f06:	2004      	movs	r0, #4
 8000f08:	f7ff ff66 	bl	8000dd8 <delay_us>
}
 8000f0c:	bf00      	nop
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40020400 	.word	0x40020400
 8000f14:	424082a0 	.word	0x424082a0
 8000f18:	424082a4 	.word	0x424082a4

08000f1c <IIC_Wait_Ack>:
//等待应答信号到来
//返回值：1，接收应答失败
//        0，接收应答成功
u8 IIC_Wait_Ack(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
	u8 ucErrTime=0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	71fb      	strb	r3, [r7, #7]
	SDA_IN();      //SDA设置为输入
 8000f26:	4b16      	ldr	r3, [pc, #88]	; (8000f80 <IIC_Wait_Ack+0x64>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a15      	ldr	r2, [pc, #84]	; (8000f80 <IIC_Wait_Ack+0x64>)
 8000f2c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8000f30:	6013      	str	r3, [r2, #0]
 8000f32:	4b13      	ldr	r3, [pc, #76]	; (8000f80 <IIC_Wait_Ack+0x64>)
 8000f34:	4a12      	ldr	r2, [pc, #72]	; (8000f80 <IIC_Wait_Ack+0x64>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	6013      	str	r3, [r2, #0]
	IIC_SDA=1;HAL_Delay(1);
 8000f3a:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <IIC_Wait_Ack+0x68>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	2001      	movs	r0, #1
 8000f42:	f006 fdeb 	bl	8007b1c <HAL_Delay>
	IIC_SCL=1;HAL_Delay(1);
 8000f46:	4b10      	ldr	r3, [pc, #64]	; (8000f88 <IIC_Wait_Ack+0x6c>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	f006 fde5 	bl	8007b1c <HAL_Delay>
	while(READ_SDA)
 8000f52:	e009      	b.n	8000f68 <IIC_Wait_Ack+0x4c>
	{
		ucErrTime++;
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	3301      	adds	r3, #1
 8000f58:	71fb      	strb	r3, [r7, #7]
		if(ucErrTime>250)
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	2bfa      	cmp	r3, #250	; 0xfa
 8000f5e:	d903      	bls.n	8000f68 <IIC_Wait_Ack+0x4c>
		{
			IIC_Stop();
 8000f60:	f7ff ffb4 	bl	8000ecc <IIC_Stop>
			return 1;
 8000f64:	2301      	movs	r3, #1
 8000f66:	e007      	b.n	8000f78 <IIC_Wait_Ack+0x5c>
	while(READ_SDA)
 8000f68:	4b08      	ldr	r3, [pc, #32]	; (8000f8c <IIC_Wait_Ack+0x70>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d1f1      	bne.n	8000f54 <IIC_Wait_Ack+0x38>
		}
	}
	IIC_SCL=0;//时钟输出0
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <IIC_Wait_Ack+0x6c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
	return 0;
 8000f76:	2300      	movs	r3, #0
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40020400 	.word	0x40020400
 8000f84:	424082a4 	.word	0x424082a4
 8000f88:	424082a0 	.word	0x424082a0
 8000f8c:	42408224 	.word	0x42408224

08000f90 <IIC_Ack>:
//产生ACK应答
void IIC_Ack(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 8000f94:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <IIC_Ack+0x44>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 8000f9a:	4b0f      	ldr	r3, [pc, #60]	; (8000fd8 <IIC_Ack+0x48>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a0e      	ldr	r2, [pc, #56]	; (8000fd8 <IIC_Ack+0x48>)
 8000fa0:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8000fa4:	6013      	str	r3, [r2, #0]
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <IIC_Ack+0x48>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a0b      	ldr	r2, [pc, #44]	; (8000fd8 <IIC_Ack+0x48>)
 8000fac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fb0:	6013      	str	r3, [r2, #0]
	IIC_SDA=0;
 8000fb2:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <IIC_Ack+0x4c>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8000fb8:	2002      	movs	r0, #2
 8000fba:	f7ff ff0d 	bl	8000dd8 <delay_us>
	IIC_SCL=1;
 8000fbe:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <IIC_Ack+0x44>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8000fc4:	2002      	movs	r0, #2
 8000fc6:	f7ff ff07 	bl	8000dd8 <delay_us>
	IIC_SCL=0;
 8000fca:	4b02      	ldr	r3, [pc, #8]	; (8000fd4 <IIC_Ack+0x44>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	424082a0 	.word	0x424082a0
 8000fd8:	40020400 	.word	0x40020400
 8000fdc:	424082a4 	.word	0x424082a4

08000fe0 <IIC_NAck>:
//不产生ACK应答
void IIC_NAck(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <IIC_NAck+0x44>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 8000fea:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <IIC_NAck+0x48>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a0e      	ldr	r2, [pc, #56]	; (8001028 <IIC_NAck+0x48>)
 8000ff0:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8000ff4:	6013      	str	r3, [r2, #0]
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <IIC_NAck+0x48>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <IIC_NAck+0x48>)
 8000ffc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001000:	6013      	str	r3, [r2, #0]
	IIC_SDA=1;
 8001002:	4b0a      	ldr	r3, [pc, #40]	; (800102c <IIC_NAck+0x4c>)
 8001004:	2201      	movs	r2, #1
 8001006:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8001008:	2002      	movs	r0, #2
 800100a:	f7ff fee5 	bl	8000dd8 <delay_us>
	IIC_SCL=1;
 800100e:	4b05      	ldr	r3, [pc, #20]	; (8001024 <IIC_NAck+0x44>)
 8001010:	2201      	movs	r2, #1
 8001012:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8001014:	2002      	movs	r0, #2
 8001016:	f7ff fedf 	bl	8000dd8 <delay_us>
	IIC_SCL=0;
 800101a:	4b02      	ldr	r3, [pc, #8]	; (8001024 <IIC_NAck+0x44>)
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	424082a0 	.word	0x424082a0
 8001028:	40020400 	.word	0x40020400
 800102c:	424082a4 	.word	0x424082a4

08001030 <IIC_Send_Byte>:
//IIC发送一个字节
//返回从机有无应答
//1，有应答
//0，无应答
void IIC_Send_Byte(u8 txd)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
    u8 t;
	SDA_OUT();
 800103a:	4b1a      	ldr	r3, [pc, #104]	; (80010a4 <IIC_Send_Byte+0x74>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a19      	ldr	r2, [pc, #100]	; (80010a4 <IIC_Send_Byte+0x74>)
 8001040:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001044:	6013      	str	r3, [r2, #0]
 8001046:	4b17      	ldr	r3, [pc, #92]	; (80010a4 <IIC_Send_Byte+0x74>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a16      	ldr	r2, [pc, #88]	; (80010a4 <IIC_Send_Byte+0x74>)
 800104c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001050:	6013      	str	r3, [r2, #0]
    IIC_SCL=0;//拉低时钟开始数据传输
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <IIC_Send_Byte+0x78>)
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
    for(t=0;t<8;t++)
 8001058:	2300      	movs	r3, #0
 800105a:	73fb      	strb	r3, [r7, #15]
 800105c:	e019      	b.n	8001092 <IIC_Send_Byte+0x62>
    {
        IIC_SDA=(txd&0x80)>>7;
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	09db      	lsrs	r3, r3, #7
 8001062:	b2da      	uxtb	r2, r3
 8001064:	4b11      	ldr	r3, [pc, #68]	; (80010ac <IIC_Send_Byte+0x7c>)
 8001066:	601a      	str	r2, [r3, #0]
        txd<<=1;
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	71fb      	strb	r3, [r7, #7]
		delay_us(2);   //对TEA5767这三个延时都是必须的
 800106e:	2002      	movs	r0, #2
 8001070:	f7ff feb2 	bl	8000dd8 <delay_us>
		IIC_SCL=1;
 8001074:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <IIC_Send_Byte+0x78>)
 8001076:	2201      	movs	r2, #1
 8001078:	601a      	str	r2, [r3, #0]
		delay_us(2);
 800107a:	2002      	movs	r0, #2
 800107c:	f7ff feac 	bl	8000dd8 <delay_us>
		IIC_SCL=0;
 8001080:	4b09      	ldr	r3, [pc, #36]	; (80010a8 <IIC_Send_Byte+0x78>)
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
		delay_us(2);
 8001086:	2002      	movs	r0, #2
 8001088:	f7ff fea6 	bl	8000dd8 <delay_us>
    for(t=0;t<8;t++)
 800108c:	7bfb      	ldrb	r3, [r7, #15]
 800108e:	3301      	adds	r3, #1
 8001090:	73fb      	strb	r3, [r7, #15]
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	2b07      	cmp	r3, #7
 8001096:	d9e2      	bls.n	800105e <IIC_Send_Byte+0x2e>
    }
}
 8001098:	bf00      	nop
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40020400 	.word	0x40020400
 80010a8:	424082a0 	.word	0x424082a0
 80010ac:	424082a4 	.word	0x424082a4

080010b0 <IIC_Read_Byte>:
//读1个字节，ack=1时，发送ACK，ack=0，发送nACK
u8 IIC_Read_Byte(unsigned char ack)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
	unsigned char i,receive=0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	73bb      	strb	r3, [r7, #14]
	SDA_IN();//SDA设置为输入
 80010be:	4b1b      	ldr	r3, [pc, #108]	; (800112c <IIC_Read_Byte+0x7c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a1a      	ldr	r2, [pc, #104]	; (800112c <IIC_Read_Byte+0x7c>)
 80010c4:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80010c8:	6013      	str	r3, [r2, #0]
 80010ca:	4b18      	ldr	r3, [pc, #96]	; (800112c <IIC_Read_Byte+0x7c>)
 80010cc:	4a17      	ldr	r2, [pc, #92]	; (800112c <IIC_Read_Byte+0x7c>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	6013      	str	r3, [r2, #0]
    for(i=0;i<8;i++ )
 80010d2:	2300      	movs	r3, #0
 80010d4:	73fb      	strb	r3, [r7, #15]
 80010d6:	e018      	b.n	800110a <IIC_Read_Byte+0x5a>
	{
        IIC_SCL=0;
 80010d8:	4b15      	ldr	r3, [pc, #84]	; (8001130 <IIC_Read_Byte+0x80>)
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
        delay_us(2);
 80010de:	2002      	movs	r0, #2
 80010e0:	f7ff fe7a 	bl	8000dd8 <delay_us>
		IIC_SCL=1;
 80010e4:	4b12      	ldr	r3, [pc, #72]	; (8001130 <IIC_Read_Byte+0x80>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	601a      	str	r2, [r3, #0]
        receive<<=1;
 80010ea:	7bbb      	ldrb	r3, [r7, #14]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	73bb      	strb	r3, [r7, #14]
        if(READ_SDA)receive++;
 80010f0:	4b10      	ldr	r3, [pc, #64]	; (8001134 <IIC_Read_Byte+0x84>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d002      	beq.n	80010fe <IIC_Read_Byte+0x4e>
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	3301      	adds	r3, #1
 80010fc:	73bb      	strb	r3, [r7, #14]
        delay_us(1);
 80010fe:	2001      	movs	r0, #1
 8001100:	f7ff fe6a 	bl	8000dd8 <delay_us>
    for(i=0;i<8;i++ )
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	3301      	adds	r3, #1
 8001108:	73fb      	strb	r3, [r7, #15]
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	2b07      	cmp	r3, #7
 800110e:	d9e3      	bls.n	80010d8 <IIC_Read_Byte+0x28>
    }
    if (!ack)
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d102      	bne.n	800111c <IIC_Read_Byte+0x6c>
        IIC_NAck();//发送nACK
 8001116:	f7ff ff63 	bl	8000fe0 <IIC_NAck>
 800111a:	e001      	b.n	8001120 <IIC_Read_Byte+0x70>
    else
        IIC_Ack(); //发送ACK
 800111c:	f7ff ff38 	bl	8000f90 <IIC_Ack>
    return receive;
 8001120:	7bbb      	ldrb	r3, [r7, #14]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	40020400 	.word	0x40020400
 8001130:	424082a0 	.word	0x424082a0
 8001134:	42408224 	.word	0x42408224

08001138 <AT24CXX_Init>:


//24cxx.c_op
//初始化IIC接口
void AT24CXX_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
	IIC_Init();//IIC初始化
 800113c:	f7ff fe8c 	bl	8000e58 <IIC_Init>
}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}

08001144 <AT24CXX_ReadOneByte>:
//在AT24CXX指定地址读出一个数据
//ReadAddr:开始读数的地址
//返回值  :读到的数据
u8 AT24CXX_ReadOneByte(u16 ReadAddr)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	80fb      	strh	r3, [r7, #6]
	u8 temp=0;
 800114e:	2300      	movs	r3, #0
 8001150:	73fb      	strb	r3, [r7, #15]
    IIC_Start();
 8001152:	f7ff fe93 	bl	8000e7c <IIC_Start>
	if(EE_TYPE>AT24C16)
	{
		IIC_Send_Byte(0XA0);	   //发送写命令
		IIC_Wait_Ack();
		IIC_Send_Byte(ReadAddr>>8);//发送高地址
	}else IIC_Send_Byte(0XA0+((ReadAddr/256)<<1));   //发送器件地址0XA0,写数据
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	0a1b      	lsrs	r3, r3, #8
 800115a:	b29b      	uxth	r3, r3
 800115c:	b2db      	uxtb	r3, r3
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	b2db      	uxtb	r3, r3
 8001162:	3b60      	subs	r3, #96	; 0x60
 8001164:	b2db      	uxtb	r3, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff ff62 	bl	8001030 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800116c:	f7ff fed6 	bl	8000f1c <IIC_Wait_Ack>
    IIC_Send_Byte(ReadAddr%256);   //发送低地址
 8001170:	88fb      	ldrh	r3, [r7, #6]
 8001172:	b2db      	uxtb	r3, r3
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ff5b 	bl	8001030 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800117a:	f7ff fecf 	bl	8000f1c <IIC_Wait_Ack>
	IIC_Start();
 800117e:	f7ff fe7d 	bl	8000e7c <IIC_Start>
	IIC_Send_Byte(0XA1);           //进入接收模式
 8001182:	20a1      	movs	r0, #161	; 0xa1
 8001184:	f7ff ff54 	bl	8001030 <IIC_Send_Byte>
	IIC_Wait_Ack();
 8001188:	f7ff fec8 	bl	8000f1c <IIC_Wait_Ack>
    temp=IIC_Read_Byte(0);
 800118c:	2000      	movs	r0, #0
 800118e:	f7ff ff8f 	bl	80010b0 <IIC_Read_Byte>
 8001192:	4603      	mov	r3, r0
 8001194:	73fb      	strb	r3, [r7, #15]
    IIC_Stop();//产生一个停止条件
 8001196:	f7ff fe99 	bl	8000ecc <IIC_Stop>
	return temp;
 800119a:	7bfb      	ldrb	r3, [r7, #15]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <AT24CXX_WriteOneByte>:
//在AT24CXX指定地址写入一个数据
//WriteAddr  :写入数据的目的地址
//DataToWrite:要写入的数据
void AT24CXX_WriteOneByte(u16 WriteAddr,u8 DataToWrite)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	460a      	mov	r2, r1
 80011ae:	80fb      	strh	r3, [r7, #6]
 80011b0:	4613      	mov	r3, r2
 80011b2:	717b      	strb	r3, [r7, #5]
    IIC_Start();
 80011b4:	f7ff fe62 	bl	8000e7c <IIC_Start>
	if(EE_TYPE>AT24C16)
	{
		IIC_Send_Byte(0XA0);	    //发送写命令
		IIC_Wait_Ack();
		IIC_Send_Byte(WriteAddr>>8);//发送高地址
	}else IIC_Send_Byte(0XA0+((WriteAddr/256)<<1));   //发送器件地址0XA0,写数据
 80011b8:	88fb      	ldrh	r3, [r7, #6]
 80011ba:	0a1b      	lsrs	r3, r3, #8
 80011bc:	b29b      	uxth	r3, r3
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	3b60      	subs	r3, #96	; 0x60
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff31 	bl	8001030 <IIC_Send_Byte>
	IIC_Wait_Ack();
 80011ce:	f7ff fea5 	bl	8000f1c <IIC_Wait_Ack>
    IIC_Send_Byte(WriteAddr%256);   //发送低地址
 80011d2:	88fb      	ldrh	r3, [r7, #6]
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff ff2a 	bl	8001030 <IIC_Send_Byte>
	IIC_Wait_Ack();
 80011dc:	f7ff fe9e 	bl	8000f1c <IIC_Wait_Ack>
	IIC_Send_Byte(DataToWrite);     //发送字节
 80011e0:	797b      	ldrb	r3, [r7, #5]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ff24 	bl	8001030 <IIC_Send_Byte>
	IIC_Wait_Ack();
 80011e8:	f7ff fe98 	bl	8000f1c <IIC_Wait_Ack>
    IIC_Stop();//产生一个停止条件
 80011ec:	f7ff fe6e 	bl	8000ecc <IIC_Stop>
	//delay_ms(10);
	HAL_Delay(10);
 80011f0:	200a      	movs	r0, #10
 80011f2:	f006 fc93 	bl	8007b1c <HAL_Delay>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <AT24CXX_WriteLenByte>:
//该函数用于写入16bit或者32bit的数据.
//WriteAddr  :开始写入的地址
//DataToWrite:数据数组首地址
//Len        :要写入数据的长度2,4
void AT24CXX_WriteLenByte(u16 WriteAddr,u32 DataToWrite,u8 Len)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b084      	sub	sp, #16
 8001202:	af00      	add	r7, sp, #0
 8001204:	4603      	mov	r3, r0
 8001206:	6039      	str	r1, [r7, #0]
 8001208:	80fb      	strh	r3, [r7, #6]
 800120a:	4613      	mov	r3, r2
 800120c:	717b      	strb	r3, [r7, #5]
	u8 t;
	for(t=0;t<Len;t++)
 800120e:	2300      	movs	r3, #0
 8001210:	73fb      	strb	r3, [r7, #15]
 8001212:	e010      	b.n	8001236 <AT24CXX_WriteLenByte+0x38>
	{
		AT24CXX_WriteOneByte(WriteAddr+t,(DataToWrite>>(8*t))&0xff);
 8001214:	7bfb      	ldrb	r3, [r7, #15]
 8001216:	b29a      	uxth	r2, r3
 8001218:	88fb      	ldrh	r3, [r7, #6]
 800121a:	4413      	add	r3, r2
 800121c:	b298      	uxth	r0, r3
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	fa22 f303 	lsr.w	r3, r2, r3
 8001228:	b2db      	uxtb	r3, r3
 800122a:	4619      	mov	r1, r3
 800122c:	f7ff ffba 	bl	80011a4 <AT24CXX_WriteOneByte>
	for(t=0;t<Len;t++)
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	3301      	adds	r3, #1
 8001234:	73fb      	strb	r3, [r7, #15]
 8001236:	7bfa      	ldrb	r2, [r7, #15]
 8001238:	797b      	ldrb	r3, [r7, #5]
 800123a:	429a      	cmp	r2, r3
 800123c:	d3ea      	bcc.n	8001214 <AT24CXX_WriteLenByte+0x16>
	}
}
 800123e:	bf00      	nop
 8001240:	bf00      	nop
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <AT24CXX_ReadLenByte>:
//该函数用于读出16bit或者32bit的数据.
//ReadAddr   :开始读出的地址
//返回值     :数据
//Len        :要读出数据的长度2,4
u32 AT24CXX_ReadLenByte(u16 ReadAddr,u8 Len)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	460a      	mov	r2, r1
 8001252:	80fb      	strh	r3, [r7, #6]
 8001254:	4613      	mov	r3, r2
 8001256:	717b      	strb	r3, [r7, #5]
	u8 t;
	u32 temp=0;
 8001258:	2300      	movs	r3, #0
 800125a:	60bb      	str	r3, [r7, #8]
	for(t=0;t<Len;t++)
 800125c:	2300      	movs	r3, #0
 800125e:	73fb      	strb	r3, [r7, #15]
 8001260:	e018      	b.n	8001294 <AT24CXX_ReadLenByte+0x4c>
	{
		temp<<=8;
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	021b      	lsls	r3, r3, #8
 8001266:	60bb      	str	r3, [r7, #8]
		temp+=AT24CXX_ReadOneByte(ReadAddr+Len-t-1);
 8001268:	797b      	ldrb	r3, [r7, #5]
 800126a:	b29a      	uxth	r2, r3
 800126c:	88fb      	ldrh	r3, [r7, #6]
 800126e:	4413      	add	r3, r2
 8001270:	b29a      	uxth	r2, r3
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	b29b      	uxth	r3, r3
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	b29b      	uxth	r3, r3
 800127a:	3b01      	subs	r3, #1
 800127c:	b29b      	uxth	r3, r3
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff60 	bl	8001144 <AT24CXX_ReadOneByte>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	4413      	add	r3, r2
 800128c:	60bb      	str	r3, [r7, #8]
	for(t=0;t<Len;t++)
 800128e:	7bfb      	ldrb	r3, [r7, #15]
 8001290:	3301      	adds	r3, #1
 8001292:	73fb      	strb	r3, [r7, #15]
 8001294:	7bfa      	ldrb	r2, [r7, #15]
 8001296:	797b      	ldrb	r3, [r7, #5]
 8001298:	429a      	cmp	r2, r3
 800129a:	d3e2      	bcc.n	8001262 <AT24CXX_ReadLenByte+0x1a>
	}
	return temp;
 800129c:	68bb      	ldr	r3, [r7, #8]
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
	...

080012a8 <TP_Write_Byte>:

//SPI写数据
//向触摸屏IC写入1byte数据
//num:要写入的数据
void TP_Write_Byte(u8 num)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	71fb      	strb	r3, [r7, #7]
	u8 count = 0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	73fb      	strb	r3, [r7, #15]
	for (count = 0; count < 8; count++)
 80012b6:	2300      	movs	r3, #0
 80012b8:	73fb      	strb	r3, [r7, #15]
 80012ba:	e019      	b.n	80012f0 <TP_Write_Byte+0x48>
	{
		if (num & 0x80)
 80012bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	da03      	bge.n	80012cc <TP_Write_Byte+0x24>
			TDIN = 1;
 80012c4:	4b0e      	ldr	r3, [pc, #56]	; (8001300 <TP_Write_Byte+0x58>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	e002      	b.n	80012d2 <TP_Write_Byte+0x2a>
		else
			TDIN = 0;
 80012cc:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <TP_Write_Byte+0x58>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
		num <<= 1;
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	71fb      	strb	r3, [r7, #7]
		TCLK = 0;
 80012d8:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <TP_Write_Byte+0x5c>)
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
		delay_us(1);
 80012de:	2001      	movs	r0, #1
 80012e0:	f7ff fd7a 	bl	8000dd8 <delay_us>
		TCLK = 1; //上升沿有效
 80012e4:	4b07      	ldr	r3, [pc, #28]	; (8001304 <TP_Write_Byte+0x5c>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	601a      	str	r2, [r3, #0]
	for (count = 0; count < 8; count++)
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
 80012ec:	3301      	adds	r3, #1
 80012ee:	73fb      	strb	r3, [r7, #15]
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	2b07      	cmp	r3, #7
 80012f4:	d9e2      	bls.n	80012bc <TP_Write_Byte+0x14>
	}
}
 80012f6:	bf00      	nop
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	424282ac 	.word	0x424282ac
 8001304:	42408280 	.word	0x42408280

08001308 <TP_Read_AD>:
//SPI读数据
//从触摸屏IC读取adc值
//CMD:指令
//返回值:读到的数据
u16 TP_Read_AD(u8 CMD)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
	u8 count = 0;
 8001312:	2300      	movs	r3, #0
 8001314:	73fb      	strb	r3, [r7, #15]
	u16 Num = 0;
 8001316:	2300      	movs	r3, #0
 8001318:	81bb      	strh	r3, [r7, #12]
	TCLK = 0;			//先拉低时钟
 800131a:	4b23      	ldr	r3, [pc, #140]	; (80013a8 <TP_Read_AD+0xa0>)
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
	TDIN = 0;			//拉低数据线
 8001320:	4b22      	ldr	r3, [pc, #136]	; (80013ac <TP_Read_AD+0xa4>)
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
	TCS = 0;			//选中触摸屏IC
 8001326:	4b22      	ldr	r3, [pc, #136]	; (80013b0 <TP_Read_AD+0xa8>)
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
	TP_Write_Byte(CMD); //发送命令字
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff ffba 	bl	80012a8 <TP_Write_Byte>
	delay_us(6);		//ADS7846的转换时间最长为6us
 8001334:	2006      	movs	r0, #6
 8001336:	f7ff fd4f 	bl	8000dd8 <delay_us>
	TCLK = 0;
 800133a:	4b1b      	ldr	r3, [pc, #108]	; (80013a8 <TP_Read_AD+0xa0>)
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8001340:	2001      	movs	r0, #1
 8001342:	f7ff fd49 	bl	8000dd8 <delay_us>
	TCLK = 1; //给1个时钟，清除BUSY
 8001346:	4b18      	ldr	r3, [pc, #96]	; (80013a8 <TP_Read_AD+0xa0>)
 8001348:	2201      	movs	r2, #1
 800134a:	601a      	str	r2, [r3, #0]
	delay_us(1);
 800134c:	2001      	movs	r0, #1
 800134e:	f7ff fd43 	bl	8000dd8 <delay_us>
	TCLK = 0;
 8001352:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <TP_Read_AD+0xa0>)
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
	for (count = 0; count < 16; count++) //读出16位数据,只有高12位有效
 8001358:	2300      	movs	r3, #0
 800135a:	73fb      	strb	r3, [r7, #15]
 800135c:	e015      	b.n	800138a <TP_Read_AD+0x82>
	{
		Num <<= 1;
 800135e:	89bb      	ldrh	r3, [r7, #12]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	81bb      	strh	r3, [r7, #12]
		TCLK = 0; //下降沿有效
 8001364:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <TP_Read_AD+0xa0>)
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
		delay_us(1);
 800136a:	2001      	movs	r0, #1
 800136c:	f7ff fd34 	bl	8000dd8 <delay_us>
		TCLK = 1;
 8001370:	4b0d      	ldr	r3, [pc, #52]	; (80013a8 <TP_Read_AD+0xa0>)
 8001372:	2201      	movs	r2, #1
 8001374:	601a      	str	r2, [r3, #0]
		if (DOUT)
 8001376:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <TP_Read_AD+0xac>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d002      	beq.n	8001384 <TP_Read_AD+0x7c>
			Num++;
 800137e:	89bb      	ldrh	r3, [r7, #12]
 8001380:	3301      	adds	r3, #1
 8001382:	81bb      	strh	r3, [r7, #12]
	for (count = 0; count < 16; count++) //读出16位数据,只有高12位有效
 8001384:	7bfb      	ldrb	r3, [r7, #15]
 8001386:	3301      	adds	r3, #1
 8001388:	73fb      	strb	r3, [r7, #15]
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	2b0f      	cmp	r3, #15
 800138e:	d9e6      	bls.n	800135e <TP_Read_AD+0x56>
	}
	Num >>= 4; //只有高12位有效.
 8001390:	89bb      	ldrh	r3, [r7, #12]
 8001392:	091b      	lsrs	r3, r3, #4
 8001394:	81bb      	strh	r3, [r7, #12]
	TCS = 1;   //释放片选
 8001396:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <TP_Read_AD+0xa8>)
 8001398:	2201      	movs	r2, #1
 800139a:	601a      	str	r2, [r3, #0]
	return (Num);
 800139c:	89bb      	ldrh	r3, [r7, #12]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	42408280 	.word	0x42408280
 80013ac:	424282ac 	.word	0x424282ac
 80013b0:	424102b4 	.word	0x424102b4
 80013b4:	42408208 	.word	0x42408208

080013b8 <TP_Read_XOY>:
//xy:指令（CMD_RDX/CMD_RDY）
//返回值:读到的数据
#define READ_TIMES 5 //读取次数
#define LOST_VAL 1	 //丢弃值
u16 TP_Read_XOY(u8 xy)
{
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b089      	sub	sp, #36	; 0x24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	71fb      	strb	r3, [r7, #7]
	u16 i, j;
	u16 buf[READ_TIMES];
	u16 sum = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	837b      	strh	r3, [r7, #26]
	u16 temp;
	for (i = 0; i < READ_TIMES; i++)
 80013c6:	2300      	movs	r3, #0
 80013c8:	83fb      	strh	r3, [r7, #30]
 80013ca:	e00f      	b.n	80013ec <TP_Read_XOY+0x34>
		buf[i] = TP_Read_AD(xy);
 80013cc:	8bfc      	ldrh	r4, [r7, #30]
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff ff99 	bl	8001308 <TP_Read_AD>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	0063      	lsls	r3, r4, #1
 80013dc:	f107 0120 	add.w	r1, r7, #32
 80013e0:	440b      	add	r3, r1
 80013e2:	f823 2c14 	strh.w	r2, [r3, #-20]
	for (i = 0; i < READ_TIMES; i++)
 80013e6:	8bfb      	ldrh	r3, [r7, #30]
 80013e8:	3301      	adds	r3, #1
 80013ea:	83fb      	strh	r3, [r7, #30]
 80013ec:	8bfb      	ldrh	r3, [r7, #30]
 80013ee:	2b04      	cmp	r3, #4
 80013f0:	d9ec      	bls.n	80013cc <TP_Read_XOY+0x14>
	for (i = 0; i < READ_TIMES - 1; i++) //排序
 80013f2:	2300      	movs	r3, #0
 80013f4:	83fb      	strh	r3, [r7, #30]
 80013f6:	e03b      	b.n	8001470 <TP_Read_XOY+0xb8>
	{
		for (j = i + 1; j < READ_TIMES; j++)
 80013f8:	8bfb      	ldrh	r3, [r7, #30]
 80013fa:	3301      	adds	r3, #1
 80013fc:	83bb      	strh	r3, [r7, #28]
 80013fe:	e031      	b.n	8001464 <TP_Read_XOY+0xac>
		{
			if (buf[i] > buf[j]) //升序排列
 8001400:	8bfb      	ldrh	r3, [r7, #30]
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	f107 0220 	add.w	r2, r7, #32
 8001408:	4413      	add	r3, r2
 800140a:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800140e:	8bbb      	ldrh	r3, [r7, #28]
 8001410:	005b      	lsls	r3, r3, #1
 8001412:	f107 0120 	add.w	r1, r7, #32
 8001416:	440b      	add	r3, r1
 8001418:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800141c:	429a      	cmp	r2, r3
 800141e:	d91e      	bls.n	800145e <TP_Read_XOY+0xa6>
			{
				temp = buf[i];
 8001420:	8bfb      	ldrh	r3, [r7, #30]
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	f107 0220 	add.w	r2, r7, #32
 8001428:	4413      	add	r3, r2
 800142a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800142e:	833b      	strh	r3, [r7, #24]
				buf[i] = buf[j];
 8001430:	8bbb      	ldrh	r3, [r7, #28]
 8001432:	8bfa      	ldrh	r2, [r7, #30]
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	f107 0120 	add.w	r1, r7, #32
 800143a:	440b      	add	r3, r1
 800143c:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 8001440:	0053      	lsls	r3, r2, #1
 8001442:	f107 0220 	add.w	r2, r7, #32
 8001446:	4413      	add	r3, r2
 8001448:	460a      	mov	r2, r1
 800144a:	f823 2c14 	strh.w	r2, [r3, #-20]
				buf[j] = temp;
 800144e:	8bbb      	ldrh	r3, [r7, #28]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	f107 0220 	add.w	r2, r7, #32
 8001456:	4413      	add	r3, r2
 8001458:	8b3a      	ldrh	r2, [r7, #24]
 800145a:	f823 2c14 	strh.w	r2, [r3, #-20]
		for (j = i + 1; j < READ_TIMES; j++)
 800145e:	8bbb      	ldrh	r3, [r7, #28]
 8001460:	3301      	adds	r3, #1
 8001462:	83bb      	strh	r3, [r7, #28]
 8001464:	8bbb      	ldrh	r3, [r7, #28]
 8001466:	2b04      	cmp	r3, #4
 8001468:	d9ca      	bls.n	8001400 <TP_Read_XOY+0x48>
	for (i = 0; i < READ_TIMES - 1; i++) //排序
 800146a:	8bfb      	ldrh	r3, [r7, #30]
 800146c:	3301      	adds	r3, #1
 800146e:	83fb      	strh	r3, [r7, #30]
 8001470:	8bfb      	ldrh	r3, [r7, #30]
 8001472:	2b03      	cmp	r3, #3
 8001474:	d9c0      	bls.n	80013f8 <TP_Read_XOY+0x40>
			}
		}
	}
	sum = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	837b      	strh	r3, [r7, #26]
	for (i = LOST_VAL; i < READ_TIMES - LOST_VAL; i++)
 800147a:	2301      	movs	r3, #1
 800147c:	83fb      	strh	r3, [r7, #30]
 800147e:	e00c      	b.n	800149a <TP_Read_XOY+0xe2>
		sum += buf[i];
 8001480:	8bfb      	ldrh	r3, [r7, #30]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	f107 0220 	add.w	r2, r7, #32
 8001488:	4413      	add	r3, r2
 800148a:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800148e:	8b7b      	ldrh	r3, [r7, #26]
 8001490:	4413      	add	r3, r2
 8001492:	837b      	strh	r3, [r7, #26]
	for (i = LOST_VAL; i < READ_TIMES - LOST_VAL; i++)
 8001494:	8bfb      	ldrh	r3, [r7, #30]
 8001496:	3301      	adds	r3, #1
 8001498:	83fb      	strh	r3, [r7, #30]
 800149a:	8bfb      	ldrh	r3, [r7, #30]
 800149c:	2b03      	cmp	r3, #3
 800149e:	d9ef      	bls.n	8001480 <TP_Read_XOY+0xc8>
	temp = sum / (READ_TIMES - 2 * LOST_VAL);
 80014a0:	8b7b      	ldrh	r3, [r7, #26]
 80014a2:	4a05      	ldr	r2, [pc, #20]	; (80014b8 <TP_Read_XOY+0x100>)
 80014a4:	fba2 2303 	umull	r2, r3, r2, r3
 80014a8:	085b      	lsrs	r3, r3, #1
 80014aa:	833b      	strh	r3, [r7, #24]
	return temp;
 80014ac:	8b3b      	ldrh	r3, [r7, #24]
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3724      	adds	r7, #36	; 0x24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd90      	pop	{r4, r7, pc}
 80014b6:	bf00      	nop
 80014b8:	aaaaaaab 	.word	0xaaaaaaab

080014bc <TP_Read_XY>:
//读取x,y坐标
//最小值不能少于100.
//x,y:读取到的坐标值
//返回值:0,失败;1,成功。
u8 TP_Read_XY(u16 *x, u16 *y)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
	u16 xtemp, ytemp;
	xtemp = TP_Read_XOY(CMD_RDX);
 80014c6:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <TP_Read_XY+0x3c>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff ff74 	bl	80013b8 <TP_Read_XOY>
 80014d0:	4603      	mov	r3, r0
 80014d2:	81fb      	strh	r3, [r7, #14]
	ytemp = TP_Read_XOY(CMD_RDY);
 80014d4:	4b09      	ldr	r3, [pc, #36]	; (80014fc <TP_Read_XY+0x40>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ff6d 	bl	80013b8 <TP_Read_XOY>
 80014de:	4603      	mov	r3, r0
 80014e0:	81bb      	strh	r3, [r7, #12]
	//if(xtemp<100||ytemp<100)return 0;//读数失败
	*x = xtemp;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	89fa      	ldrh	r2, [r7, #14]
 80014e6:	801a      	strh	r2, [r3, #0]
	*y = ytemp;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	89ba      	ldrh	r2, [r7, #12]
 80014ec:	801a      	strh	r2, [r3, #0]
	return 1; //读数成功
 80014ee:	2301      	movs	r3, #1
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3710      	adds	r7, #16
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000034 	.word	0x20000034
 80014fc:	20000035 	.word	0x20000035

08001500 <TP_Read_XY2>:
//该函数能大大提高准确度
//x,y:读取到的坐标值
//返回值:0,失败;1,成功。
#define ERR_RANGE 50 //误差范围
u8 TP_Read_XY2(u16 *x, u16 *y)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
	u16 x1, y1;
	u16 x2, y2;
	u8 flag;
	flag = TP_Read_XY(&x1, &y1);
 800150a:	f107 0212 	add.w	r2, r7, #18
 800150e:	f107 0314 	add.w	r3, r7, #20
 8001512:	4611      	mov	r1, r2
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ffd1 	bl	80014bc <TP_Read_XY>
 800151a:	4603      	mov	r3, r0
 800151c:	75fb      	strb	r3, [r7, #23]
	if (flag == 0)
 800151e:	7dfb      	ldrb	r3, [r7, #23]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d101      	bne.n	8001528 <TP_Read_XY2+0x28>
		return (0);
 8001524:	2300      	movs	r3, #0
 8001526:	e049      	b.n	80015bc <TP_Read_XY2+0xbc>
	flag = TP_Read_XY(&x2, &y2);
 8001528:	f107 020e 	add.w	r2, r7, #14
 800152c:	f107 0310 	add.w	r3, r7, #16
 8001530:	4611      	mov	r1, r2
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff ffc2 	bl	80014bc <TP_Read_XY>
 8001538:	4603      	mov	r3, r0
 800153a:	75fb      	strb	r3, [r7, #23]
	if (flag == 0)
 800153c:	7dfb      	ldrb	r3, [r7, #23]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d101      	bne.n	8001546 <TP_Read_XY2+0x46>
		return (0);
 8001542:	2300      	movs	r3, #0
 8001544:	e03a      	b.n	80015bc <TP_Read_XY2+0xbc>
	if (((x2 <= x1 && x1 < x2 + ERR_RANGE) || (x1 <= x2 && x2 < x1 + ERR_RANGE)) //前后两次采样在+-50内
 8001546:	8a3a      	ldrh	r2, [r7, #16]
 8001548:	8abb      	ldrh	r3, [r7, #20]
 800154a:	429a      	cmp	r2, r3
 800154c:	d804      	bhi.n	8001558 <TP_Read_XY2+0x58>
 800154e:	8a3b      	ldrh	r3, [r7, #16]
 8001550:	3331      	adds	r3, #49	; 0x31
 8001552:	8aba      	ldrh	r2, [r7, #20]
 8001554:	4293      	cmp	r3, r2
 8001556:	da08      	bge.n	800156a <TP_Read_XY2+0x6a>
 8001558:	8aba      	ldrh	r2, [r7, #20]
 800155a:	8a3b      	ldrh	r3, [r7, #16]
 800155c:	429a      	cmp	r2, r3
 800155e:	d82c      	bhi.n	80015ba <TP_Read_XY2+0xba>
 8001560:	8abb      	ldrh	r3, [r7, #20]
 8001562:	3331      	adds	r3, #49	; 0x31
 8001564:	8a3a      	ldrh	r2, [r7, #16]
 8001566:	4293      	cmp	r3, r2
 8001568:	db27      	blt.n	80015ba <TP_Read_XY2+0xba>
		&& ((y2 <= y1 && y1 < y2 + ERR_RANGE) || (y1 <= y2 && y2 < y1 + ERR_RANGE)))
 800156a:	89fa      	ldrh	r2, [r7, #14]
 800156c:	8a7b      	ldrh	r3, [r7, #18]
 800156e:	429a      	cmp	r2, r3
 8001570:	d804      	bhi.n	800157c <TP_Read_XY2+0x7c>
 8001572:	89fb      	ldrh	r3, [r7, #14]
 8001574:	3331      	adds	r3, #49	; 0x31
 8001576:	8a7a      	ldrh	r2, [r7, #18]
 8001578:	4293      	cmp	r3, r2
 800157a:	da08      	bge.n	800158e <TP_Read_XY2+0x8e>
 800157c:	8a7a      	ldrh	r2, [r7, #18]
 800157e:	89fb      	ldrh	r3, [r7, #14]
 8001580:	429a      	cmp	r2, r3
 8001582:	d81a      	bhi.n	80015ba <TP_Read_XY2+0xba>
 8001584:	8a7b      	ldrh	r3, [r7, #18]
 8001586:	3331      	adds	r3, #49	; 0x31
 8001588:	89fa      	ldrh	r2, [r7, #14]
 800158a:	4293      	cmp	r3, r2
 800158c:	db15      	blt.n	80015ba <TP_Read_XY2+0xba>
	{
		*x = (x1 + x2) / 2;
 800158e:	8abb      	ldrh	r3, [r7, #20]
 8001590:	461a      	mov	r2, r3
 8001592:	8a3b      	ldrh	r3, [r7, #16]
 8001594:	4413      	add	r3, r2
 8001596:	0fda      	lsrs	r2, r3, #31
 8001598:	4413      	add	r3, r2
 800159a:	105b      	asrs	r3, r3, #1
 800159c:	b29a      	uxth	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	801a      	strh	r2, [r3, #0]
		*y = (y1 + y2) / 2;
 80015a2:	8a7b      	ldrh	r3, [r7, #18]
 80015a4:	461a      	mov	r2, r3
 80015a6:	89fb      	ldrh	r3, [r7, #14]
 80015a8:	4413      	add	r3, r2
 80015aa:	0fda      	lsrs	r2, r3, #31
 80015ac:	4413      	add	r3, r2
 80015ae:	105b      	asrs	r3, r3, #1
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	801a      	strh	r2, [r3, #0]
		return 1;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <TP_Read_XY2+0xbc>
	}
	else
		return 0;
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <TP_Drow_Touch_Point>:
//画一个触摸点
//用来校准用的
//x,y:坐标
//color:颜色
void TP_Drow_Touch_Point(u16 x, u16 y, u16 color)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	80fb      	strh	r3, [r7, #6]
 80015ce:	460b      	mov	r3, r1
 80015d0:	80bb      	strh	r3, [r7, #4]
 80015d2:	4613      	mov	r3, r2
 80015d4:	807b      	strh	r3, [r7, #2]
	POINT_COLOR = color;
 80015d6:	4a24      	ldr	r2, [pc, #144]	; (8001668 <TP_Drow_Touch_Point+0xa4>)
 80015d8:	887b      	ldrh	r3, [r7, #2]
 80015da:	8013      	strh	r3, [r2, #0]
	LCD_DrawLine(x - 12, y, x + 13, y); //横线
 80015dc:	88fb      	ldrh	r3, [r7, #6]
 80015de:	3b0c      	subs	r3, #12
 80015e0:	b298      	uxth	r0, r3
 80015e2:	88fb      	ldrh	r3, [r7, #6]
 80015e4:	330d      	adds	r3, #13
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	88bb      	ldrh	r3, [r7, #4]
 80015ea:	88b9      	ldrh	r1, [r7, #4]
 80015ec:	f005 f8c4 	bl	8006778 <LCD_DrawLine>
	LCD_DrawLine(x, y - 12, x, y + 13); //竖线
 80015f0:	88bb      	ldrh	r3, [r7, #4]
 80015f2:	3b0c      	subs	r3, #12
 80015f4:	b299      	uxth	r1, r3
 80015f6:	88bb      	ldrh	r3, [r7, #4]
 80015f8:	330d      	adds	r3, #13
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	88fa      	ldrh	r2, [r7, #6]
 80015fe:	88f8      	ldrh	r0, [r7, #6]
 8001600:	f005 f8ba 	bl	8006778 <LCD_DrawLine>
	LCD_DrawPoint(x + 1, y + 1);
 8001604:	88fb      	ldrh	r3, [r7, #6]
 8001606:	3301      	adds	r3, #1
 8001608:	b29a      	uxth	r2, r3
 800160a:	88bb      	ldrh	r3, [r7, #4]
 800160c:	3301      	adds	r3, #1
 800160e:	b29b      	uxth	r3, r3
 8001610:	4619      	mov	r1, r3
 8001612:	4610      	mov	r0, r2
 8001614:	f001 fa34 	bl	8002a80 <LCD_DrawPoint>
	LCD_DrawPoint(x - 1, y + 1);
 8001618:	88fb      	ldrh	r3, [r7, #6]
 800161a:	3b01      	subs	r3, #1
 800161c:	b29a      	uxth	r2, r3
 800161e:	88bb      	ldrh	r3, [r7, #4]
 8001620:	3301      	adds	r3, #1
 8001622:	b29b      	uxth	r3, r3
 8001624:	4619      	mov	r1, r3
 8001626:	4610      	mov	r0, r2
 8001628:	f001 fa2a 	bl	8002a80 <LCD_DrawPoint>
	LCD_DrawPoint(x + 1, y - 1);
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	3301      	adds	r3, #1
 8001630:	b29a      	uxth	r2, r3
 8001632:	88bb      	ldrh	r3, [r7, #4]
 8001634:	3b01      	subs	r3, #1
 8001636:	b29b      	uxth	r3, r3
 8001638:	4619      	mov	r1, r3
 800163a:	4610      	mov	r0, r2
 800163c:	f001 fa20 	bl	8002a80 <LCD_DrawPoint>
	LCD_DrawPoint(x - 1, y - 1);
 8001640:	88fb      	ldrh	r3, [r7, #6]
 8001642:	3b01      	subs	r3, #1
 8001644:	b29a      	uxth	r2, r3
 8001646:	88bb      	ldrh	r3, [r7, #4]
 8001648:	3b01      	subs	r3, #1
 800164a:	b29b      	uxth	r3, r3
 800164c:	4619      	mov	r1, r3
 800164e:	4610      	mov	r0, r2
 8001650:	f001 fa16 	bl	8002a80 <LCD_DrawPoint>
	LCD_Draw_Circle(x, y, 6); //画中心圈
 8001654:	88b9      	ldrh	r1, [r7, #4]
 8001656:	88fb      	ldrh	r3, [r7, #6]
 8001658:	2206      	movs	r2, #6
 800165a:	4618      	mov	r0, r3
 800165c:	f005 f910 	bl	8006880 <LCD_Draw_Circle>
}
 8001660:	bf00      	nop
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200000ca 	.word	0x200000ca

0800166c <TP_Scan>:
//触摸按键扫描
//tp:0,屏幕坐标;1,物理坐标(校准等特殊场合用)
//返回值:当前触屏状态.
//0,触屏无触摸;1,触屏有触摸
u8 TP_Scan(u8 tp)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
	if (PEN == 0) //有按键按下
 8001676:	4b42      	ldr	r3, [pc, #264]	; (8001780 <TP_Scan+0x114>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d157      	bne.n	800172e <TP_Scan+0xc2>
	{
		if (tp)
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d004      	beq.n	800168e <TP_Scan+0x22>
			TP_Read_XY2(&tp_dev.x[0], &tp_dev.y[0]);	  //读取物理坐标
 8001684:	493f      	ldr	r1, [pc, #252]	; (8001784 <TP_Scan+0x118>)
 8001686:	4840      	ldr	r0, [pc, #256]	; (8001788 <TP_Scan+0x11c>)
 8001688:	f7ff ff3a 	bl	8001500 <TP_Read_XY2>
 800168c:	e03c      	b.n	8001708 <TP_Scan+0x9c>
		else if (TP_Read_XY2(&tp_dev.x[0], &tp_dev.y[0])) //读取屏幕坐标
 800168e:	493d      	ldr	r1, [pc, #244]	; (8001784 <TP_Scan+0x118>)
 8001690:	483d      	ldr	r0, [pc, #244]	; (8001788 <TP_Scan+0x11c>)
 8001692:	f7ff ff35 	bl	8001500 <TP_Read_XY2>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d035      	beq.n	8001708 <TP_Scan+0x9c>
		{
			tp_dev.x[0] = tp_dev.xfac * tp_dev.x[0] + tp_dev.xoff; //将结果转换为屏幕坐标
 800169c:	4b3b      	ldr	r3, [pc, #236]	; (800178c <TP_Scan+0x120>)
 800169e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80016a2:	4b3a      	ldr	r3, [pc, #232]	; (800178c <TP_Scan+0x120>)
 80016a4:	899b      	ldrh	r3, [r3, #12]
 80016a6:	ee07 3a90 	vmov	s15, r3
 80016aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016b2:	4b36      	ldr	r3, [pc, #216]	; (800178c <TP_Scan+0x120>)
 80016b4:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 80016b8:	ee07 3a90 	vmov	s15, r3
 80016bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016c8:	ee17 3a90 	vmov	r3, s15
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	4b2f      	ldr	r3, [pc, #188]	; (800178c <TP_Scan+0x120>)
 80016d0:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0] = tp_dev.yfac * tp_dev.y[0] + tp_dev.yoff;
 80016d2:	4b2e      	ldr	r3, [pc, #184]	; (800178c <TP_Scan+0x120>)
 80016d4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80016d8:	4b2c      	ldr	r3, [pc, #176]	; (800178c <TP_Scan+0x120>)
 80016da:	8adb      	ldrh	r3, [r3, #22]
 80016dc:	ee07 3a90 	vmov	s15, r3
 80016e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016e8:	4b28      	ldr	r3, [pc, #160]	; (800178c <TP_Scan+0x120>)
 80016ea:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80016ee:	ee07 3a90 	vmov	s15, r3
 80016f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016fe:	ee17 3a90 	vmov	r3, s15
 8001702:	b29a      	uxth	r2, r3
 8001704:	4b21      	ldr	r3, [pc, #132]	; (800178c <TP_Scan+0x120>)
 8001706:	82da      	strh	r2, [r3, #22]
		}
		if ((tp_dev.sta & TP_PRES_DOWN) == 0) //之前没有被按下
 8001708:	4b20      	ldr	r3, [pc, #128]	; (800178c <TP_Scan+0x120>)
 800170a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800170e:	b25b      	sxtb	r3, r3
 8001710:	2b00      	cmp	r3, #0
 8001712:	db2a      	blt.n	800176a <TP_Scan+0xfe>
		{
			tp_dev.sta = TP_PRES_DOWN | TP_CATH_PRES; //按键按下
 8001714:	4b1d      	ldr	r3, [pc, #116]	; (800178c <TP_Scan+0x120>)
 8001716:	22c0      	movs	r2, #192	; 0xc0
 8001718:	f883 2020 	strb.w	r2, [r3, #32]
			tp_dev.x[4] = tp_dev.x[0];				  //记录第一次按下时的坐标
 800171c:	4b1b      	ldr	r3, [pc, #108]	; (800178c <TP_Scan+0x120>)
 800171e:	899a      	ldrh	r2, [r3, #12]
 8001720:	4b1a      	ldr	r3, [pc, #104]	; (800178c <TP_Scan+0x120>)
 8001722:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4] = tp_dev.y[0];
 8001724:	4b19      	ldr	r3, [pc, #100]	; (800178c <TP_Scan+0x120>)
 8001726:	8ada      	ldrh	r2, [r3, #22]
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <TP_Scan+0x120>)
 800172a:	83da      	strh	r2, [r3, #30]
 800172c:	e01d      	b.n	800176a <TP_Scan+0xfe>
		}
	}
	else
	{
		if (tp_dev.sta & TP_PRES_DOWN) //之前是被按下的
 800172e:	4b17      	ldr	r3, [pc, #92]	; (800178c <TP_Scan+0x120>)
 8001730:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001734:	b25b      	sxtb	r3, r3
 8001736:	2b00      	cmp	r3, #0
 8001738:	da09      	bge.n	800174e <TP_Scan+0xe2>
		{
			tp_dev.sta &= ~(1 << 7); //标记按键松开
 800173a:	4b14      	ldr	r3, [pc, #80]	; (800178c <TP_Scan+0x120>)
 800173c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001740:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001744:	b2da      	uxtb	r2, r3
 8001746:	4b11      	ldr	r3, [pc, #68]	; (800178c <TP_Scan+0x120>)
 8001748:	f883 2020 	strb.w	r2, [r3, #32]
 800174c:	e00d      	b.n	800176a <TP_Scan+0xfe>
		}
		else //之前就没有被按下
		{
			tp_dev.x[4] = 0;
 800174e:	4b0f      	ldr	r3, [pc, #60]	; (800178c <TP_Scan+0x120>)
 8001750:	2200      	movs	r2, #0
 8001752:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4] = 0;
 8001754:	4b0d      	ldr	r3, [pc, #52]	; (800178c <TP_Scan+0x120>)
 8001756:	2200      	movs	r2, #0
 8001758:	83da      	strh	r2, [r3, #30]
			tp_dev.x[0] = 0xffff;
 800175a:	4b0c      	ldr	r3, [pc, #48]	; (800178c <TP_Scan+0x120>)
 800175c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001760:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0] = 0xffff;
 8001762:	4b0a      	ldr	r3, [pc, #40]	; (800178c <TP_Scan+0x120>)
 8001764:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001768:	82da      	strh	r2, [r3, #22]
		}
	}
	return tp_dev.sta & TP_PRES_DOWN; //返回当前的触屏状态
 800176a:	4b08      	ldr	r3, [pc, #32]	; (800178c <TP_Scan+0x120>)
 800176c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001770:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001774:	b2db      	uxtb	r3, r3
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	42408204 	.word	0x42408204
 8001784:	20000016 	.word	0x20000016
 8001788:	2000000c 	.word	0x2000000c
 800178c:	20000000 	.word	0x20000000

08001790 <TP_Save_Adjdata>:
//////////////////////////////////////////////////////////////////////////
//保存在EEPROM里面的地址区间基址,占用13个字节(RANGE:SAVE_ADDR_BASE~SAVE_ADDR_BASE+12)
#define SAVE_ADDR_BASE 40
//保存校准参数
void TP_Save_Adjdata(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
	s32 temp;
	//保存校正结果!
	temp = tp_dev.xfac * 100000000; //保存x校正因素
 8001796:	4b23      	ldr	r3, [pc, #140]	; (8001824 <TP_Save_Adjdata+0x94>)
 8001798:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800179c:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001828 <TP_Save_Adjdata+0x98>
 80017a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017a8:	ee17 3a90 	vmov	r3, s15
 80017ac:	607b      	str	r3, [r7, #4]
	AT24CXX_WriteLenByte(SAVE_ADDR_BASE, temp, 4);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2204      	movs	r2, #4
 80017b2:	4619      	mov	r1, r3
 80017b4:	2028      	movs	r0, #40	; 0x28
 80017b6:	f7ff fd22 	bl	80011fe <AT24CXX_WriteLenByte>
	temp = tp_dev.yfac * 100000000; //保存y校正因素
 80017ba:	4b1a      	ldr	r3, [pc, #104]	; (8001824 <TP_Save_Adjdata+0x94>)
 80017bc:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80017c0:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001828 <TP_Save_Adjdata+0x98>
 80017c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017cc:	ee17 3a90 	vmov	r3, s15
 80017d0:	607b      	str	r3, [r7, #4]
	AT24CXX_WriteLenByte(SAVE_ADDR_BASE + 4, temp, 4);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2204      	movs	r2, #4
 80017d6:	4619      	mov	r1, r3
 80017d8:	202c      	movs	r0, #44	; 0x2c
 80017da:	f7ff fd10 	bl	80011fe <AT24CXX_WriteLenByte>
	//保存x偏移量
	AT24CXX_WriteLenByte(SAVE_ADDR_BASE + 8, tp_dev.xoff, 2);
 80017de:	4b11      	ldr	r3, [pc, #68]	; (8001824 <TP_Save_Adjdata+0x94>)
 80017e0:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 80017e4:	2202      	movs	r2, #2
 80017e6:	4619      	mov	r1, r3
 80017e8:	2030      	movs	r0, #48	; 0x30
 80017ea:	f7ff fd08 	bl	80011fe <AT24CXX_WriteLenByte>
	//保存y偏移量
	AT24CXX_WriteLenByte(SAVE_ADDR_BASE + 10, tp_dev.yoff, 2);
 80017ee:	4b0d      	ldr	r3, [pc, #52]	; (8001824 <TP_Save_Adjdata+0x94>)
 80017f0:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80017f4:	2202      	movs	r2, #2
 80017f6:	4619      	mov	r1, r3
 80017f8:	2032      	movs	r0, #50	; 0x32
 80017fa:	f7ff fd00 	bl	80011fe <AT24CXX_WriteLenByte>
	//保存触屏类型
	AT24CXX_WriteOneByte(SAVE_ADDR_BASE + 12, tp_dev.touchtype);
 80017fe:	4b09      	ldr	r3, [pc, #36]	; (8001824 <TP_Save_Adjdata+0x94>)
 8001800:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001804:	4619      	mov	r1, r3
 8001806:	2034      	movs	r0, #52	; 0x34
 8001808:	f7ff fccc 	bl	80011a4 <AT24CXX_WriteOneByte>
	temp = 0X0A; //标记校准过了
 800180c:	230a      	movs	r3, #10
 800180e:	607b      	str	r3, [r7, #4]
	AT24CXX_WriteOneByte(SAVE_ADDR_BASE + 13, temp);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	b2db      	uxtb	r3, r3
 8001814:	4619      	mov	r1, r3
 8001816:	2035      	movs	r0, #53	; 0x35
 8001818:	f7ff fcc4 	bl	80011a4 <AT24CXX_WriteOneByte>
}
 800181c:	bf00      	nop
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20000000 	.word	0x20000000
 8001828:	4cbebc20 	.word	0x4cbebc20

0800182c <TP_Get_Adjdata>:
//得到保存在EEPROM里面的校准值
//返回值：1，成功获取数据
//        0，获取失败，要重新校准
u8 TP_Get_Adjdata(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
	s32 tempfac;
	tempfac = AT24CXX_ReadOneByte(SAVE_ADDR_BASE + 13); //读取标记字,看是否校准过！
 8001832:	2035      	movs	r0, #53	; 0x35
 8001834:	f7ff fc86 	bl	8001144 <AT24CXX_ReadOneByte>
 8001838:	4603      	mov	r3, r0
 800183a:	607b      	str	r3, [r7, #4]
	if (tempfac == 0X0A)								//触摸屏已经校准过了
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b0a      	cmp	r3, #10
 8001840:	d14f      	bne.n	80018e2 <TP_Get_Adjdata+0xb6>
	{
		tempfac = AT24CXX_ReadLenByte(SAVE_ADDR_BASE, 4);
 8001842:	2104      	movs	r1, #4
 8001844:	2028      	movs	r0, #40	; 0x28
 8001846:	f7ff fcff 	bl	8001248 <AT24CXX_ReadLenByte>
 800184a:	4603      	mov	r3, r0
 800184c:	607b      	str	r3, [r7, #4]
		tp_dev.xfac = (float)tempfac / 100000000; //得到x校准参数
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	ee07 3a90 	vmov	s15, r3
 8001854:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001858:	eddf 6a24 	vldr	s13, [pc, #144]	; 80018ec <TP_Get_Adjdata+0xc0>
 800185c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001860:	4b23      	ldr	r3, [pc, #140]	; (80018f0 <TP_Get_Adjdata+0xc4>)
 8001862:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		tempfac = AT24CXX_ReadLenByte(SAVE_ADDR_BASE + 4, 4);
 8001866:	2104      	movs	r1, #4
 8001868:	202c      	movs	r0, #44	; 0x2c
 800186a:	f7ff fced 	bl	8001248 <AT24CXX_ReadLenByte>
 800186e:	4603      	mov	r3, r0
 8001870:	607b      	str	r3, [r7, #4]
		tp_dev.yfac = (float)tempfac / 100000000; //得到y校准参数
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	ee07 3a90 	vmov	s15, r3
 8001878:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800187c:	eddf 6a1b 	vldr	s13, [pc, #108]	; 80018ec <TP_Get_Adjdata+0xc0>
 8001880:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001884:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <TP_Get_Adjdata+0xc4>)
 8001886:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
												  //得到x偏移量
		tp_dev.xoff = AT24CXX_ReadLenByte(SAVE_ADDR_BASE + 8, 2);
 800188a:	2102      	movs	r1, #2
 800188c:	2030      	movs	r0, #48	; 0x30
 800188e:	f7ff fcdb 	bl	8001248 <AT24CXX_ReadLenByte>
 8001892:	4603      	mov	r3, r0
 8001894:	b21a      	sxth	r2, r3
 8001896:	4b16      	ldr	r3, [pc, #88]	; (80018f0 <TP_Get_Adjdata+0xc4>)
 8001898:	859a      	strh	r2, [r3, #44]	; 0x2c
		//得到y偏移量
		tp_dev.yoff = AT24CXX_ReadLenByte(SAVE_ADDR_BASE + 10, 2);
 800189a:	2102      	movs	r1, #2
 800189c:	2032      	movs	r0, #50	; 0x32
 800189e:	f7ff fcd3 	bl	8001248 <AT24CXX_ReadLenByte>
 80018a2:	4603      	mov	r3, r0
 80018a4:	b21a      	sxth	r2, r3
 80018a6:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <TP_Get_Adjdata+0xc4>)
 80018a8:	85da      	strh	r2, [r3, #46]	; 0x2e
		tp_dev.touchtype = AT24CXX_ReadOneByte(SAVE_ADDR_BASE + 12); //读取触屏类型标记
 80018aa:	2034      	movs	r0, #52	; 0x34
 80018ac:	f7ff fc4a 	bl	8001144 <AT24CXX_ReadOneByte>
 80018b0:	4603      	mov	r3, r0
 80018b2:	461a      	mov	r2, r3
 80018b4:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <TP_Get_Adjdata+0xc4>)
 80018b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		if (tp_dev.touchtype)										 //X,Y方向与屏幕相反
 80018ba:	4b0d      	ldr	r3, [pc, #52]	; (80018f0 <TP_Get_Adjdata+0xc4>)
 80018bc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d006      	beq.n	80018d2 <TP_Get_Adjdata+0xa6>
		{
			CMD_RDX = 0X90;
 80018c4:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <TP_Get_Adjdata+0xc8>)
 80018c6:	2290      	movs	r2, #144	; 0x90
 80018c8:	701a      	strb	r2, [r3, #0]
			CMD_RDY = 0XD0;
 80018ca:	4b0b      	ldr	r3, [pc, #44]	; (80018f8 <TP_Get_Adjdata+0xcc>)
 80018cc:	22d0      	movs	r2, #208	; 0xd0
 80018ce:	701a      	strb	r2, [r3, #0]
 80018d0:	e005      	b.n	80018de <TP_Get_Adjdata+0xb2>
		}
		else //X,Y方向与屏幕相同
		{
			CMD_RDX = 0XD0;
 80018d2:	4b08      	ldr	r3, [pc, #32]	; (80018f4 <TP_Get_Adjdata+0xc8>)
 80018d4:	22d0      	movs	r2, #208	; 0xd0
 80018d6:	701a      	strb	r2, [r3, #0]
			CMD_RDY = 0X90;
 80018d8:	4b07      	ldr	r3, [pc, #28]	; (80018f8 <TP_Get_Adjdata+0xcc>)
 80018da:	2290      	movs	r2, #144	; 0x90
 80018dc:	701a      	strb	r2, [r3, #0]
		}
		return 1;
 80018de:	2301      	movs	r3, #1
 80018e0:	e000      	b.n	80018e4 <TP_Get_Adjdata+0xb8>
	}
	return 0;
 80018e2:	2300      	movs	r3, #0
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	4cbebc20 	.word	0x4cbebc20
 80018f0:	20000000 	.word	0x20000000
 80018f4:	20000034 	.word	0x20000034
 80018f8:	20000035 	.word	0x20000035

080018fc <TP_Adj_Info_Show>:
//提示字符串
u8 *const TP_REMIND_MSG_TBL = "Please use the stylus click the cross on the screen.The cross will always move until the screen adjustment is completed.";

//提示校准结果(各个参数)
void TP_Adj_Info_Show(u16 x0, u16 y0, u16 x1, u16 y1, u16 x2, u16 y2, u16 x3, u16 y3, u16 fac)
{
 80018fc:	b590      	push	{r4, r7, lr}
 80018fe:	b085      	sub	sp, #20
 8001900:	af02      	add	r7, sp, #8
 8001902:	4604      	mov	r4, r0
 8001904:	4608      	mov	r0, r1
 8001906:	4611      	mov	r1, r2
 8001908:	461a      	mov	r2, r3
 800190a:	4623      	mov	r3, r4
 800190c:	80fb      	strh	r3, [r7, #6]
 800190e:	4603      	mov	r3, r0
 8001910:	80bb      	strh	r3, [r7, #4]
 8001912:	460b      	mov	r3, r1
 8001914:	807b      	strh	r3, [r7, #2]
 8001916:	4613      	mov	r3, r2
 8001918:	803b      	strh	r3, [r7, #0]
	POINT_COLOR = RED;
 800191a:	4b5e      	ldr	r3, [pc, #376]	; (8001a94 <TP_Adj_Info_Show+0x198>)
 800191c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001920:	801a      	strh	r2, [r3, #0]
	LCD_ShowString(40, 160, lcddev.width, lcddev.height, 16, "x1:");
 8001922:	4b5d      	ldr	r3, [pc, #372]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 8001924:	881a      	ldrh	r2, [r3, #0]
 8001926:	4b5c      	ldr	r3, [pc, #368]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 8001928:	885b      	ldrh	r3, [r3, #2]
 800192a:	495c      	ldr	r1, [pc, #368]	; (8001a9c <TP_Adj_Info_Show+0x1a0>)
 800192c:	9101      	str	r1, [sp, #4]
 800192e:	2110      	movs	r1, #16
 8001930:	9100      	str	r1, [sp, #0]
 8001932:	21a0      	movs	r1, #160	; 0xa0
 8001934:	2028      	movs	r0, #40	; 0x28
 8001936:	f005 f97d 	bl	8006c34 <LCD_ShowString>
	LCD_ShowString(40 + 80, 160, lcddev.width, lcddev.height, 16, "y1:");
 800193a:	4b57      	ldr	r3, [pc, #348]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 800193c:	881a      	ldrh	r2, [r3, #0]
 800193e:	4b56      	ldr	r3, [pc, #344]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 8001940:	885b      	ldrh	r3, [r3, #2]
 8001942:	4957      	ldr	r1, [pc, #348]	; (8001aa0 <TP_Adj_Info_Show+0x1a4>)
 8001944:	9101      	str	r1, [sp, #4]
 8001946:	2110      	movs	r1, #16
 8001948:	9100      	str	r1, [sp, #0]
 800194a:	21a0      	movs	r1, #160	; 0xa0
 800194c:	2078      	movs	r0, #120	; 0x78
 800194e:	f005 f971 	bl	8006c34 <LCD_ShowString>
	LCD_ShowString(40, 180, lcddev.width, lcddev.height, 16, "x2:");
 8001952:	4b51      	ldr	r3, [pc, #324]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 8001954:	881a      	ldrh	r2, [r3, #0]
 8001956:	4b50      	ldr	r3, [pc, #320]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 8001958:	885b      	ldrh	r3, [r3, #2]
 800195a:	4952      	ldr	r1, [pc, #328]	; (8001aa4 <TP_Adj_Info_Show+0x1a8>)
 800195c:	9101      	str	r1, [sp, #4]
 800195e:	2110      	movs	r1, #16
 8001960:	9100      	str	r1, [sp, #0]
 8001962:	21b4      	movs	r1, #180	; 0xb4
 8001964:	2028      	movs	r0, #40	; 0x28
 8001966:	f005 f965 	bl	8006c34 <LCD_ShowString>
	LCD_ShowString(40 + 80, 180, lcddev.width, lcddev.height, 16, "y2:");
 800196a:	4b4b      	ldr	r3, [pc, #300]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 800196c:	881a      	ldrh	r2, [r3, #0]
 800196e:	4b4a      	ldr	r3, [pc, #296]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 8001970:	885b      	ldrh	r3, [r3, #2]
 8001972:	494d      	ldr	r1, [pc, #308]	; (8001aa8 <TP_Adj_Info_Show+0x1ac>)
 8001974:	9101      	str	r1, [sp, #4]
 8001976:	2110      	movs	r1, #16
 8001978:	9100      	str	r1, [sp, #0]
 800197a:	21b4      	movs	r1, #180	; 0xb4
 800197c:	2078      	movs	r0, #120	; 0x78
 800197e:	f005 f959 	bl	8006c34 <LCD_ShowString>
	LCD_ShowString(40, 200, lcddev.width, lcddev.height, 16, "x3:");
 8001982:	4b45      	ldr	r3, [pc, #276]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 8001984:	881a      	ldrh	r2, [r3, #0]
 8001986:	4b44      	ldr	r3, [pc, #272]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 8001988:	885b      	ldrh	r3, [r3, #2]
 800198a:	4948      	ldr	r1, [pc, #288]	; (8001aac <TP_Adj_Info_Show+0x1b0>)
 800198c:	9101      	str	r1, [sp, #4]
 800198e:	2110      	movs	r1, #16
 8001990:	9100      	str	r1, [sp, #0]
 8001992:	21c8      	movs	r1, #200	; 0xc8
 8001994:	2028      	movs	r0, #40	; 0x28
 8001996:	f005 f94d 	bl	8006c34 <LCD_ShowString>
	LCD_ShowString(40 + 80, 200, lcddev.width, lcddev.height, 16, "y3:");
 800199a:	4b3f      	ldr	r3, [pc, #252]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 800199c:	881a      	ldrh	r2, [r3, #0]
 800199e:	4b3e      	ldr	r3, [pc, #248]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 80019a0:	885b      	ldrh	r3, [r3, #2]
 80019a2:	4943      	ldr	r1, [pc, #268]	; (8001ab0 <TP_Adj_Info_Show+0x1b4>)
 80019a4:	9101      	str	r1, [sp, #4]
 80019a6:	2110      	movs	r1, #16
 80019a8:	9100      	str	r1, [sp, #0]
 80019aa:	21c8      	movs	r1, #200	; 0xc8
 80019ac:	2078      	movs	r0, #120	; 0x78
 80019ae:	f005 f941 	bl	8006c34 <LCD_ShowString>
	LCD_ShowString(40, 220, lcddev.width, lcddev.height, 16, "x4:");
 80019b2:	4b39      	ldr	r3, [pc, #228]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 80019b4:	881a      	ldrh	r2, [r3, #0]
 80019b6:	4b38      	ldr	r3, [pc, #224]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 80019b8:	885b      	ldrh	r3, [r3, #2]
 80019ba:	493e      	ldr	r1, [pc, #248]	; (8001ab4 <TP_Adj_Info_Show+0x1b8>)
 80019bc:	9101      	str	r1, [sp, #4]
 80019be:	2110      	movs	r1, #16
 80019c0:	9100      	str	r1, [sp, #0]
 80019c2:	21dc      	movs	r1, #220	; 0xdc
 80019c4:	2028      	movs	r0, #40	; 0x28
 80019c6:	f005 f935 	bl	8006c34 <LCD_ShowString>
	LCD_ShowString(40 + 80, 220, lcddev.width, lcddev.height, 16, "y4:");
 80019ca:	4b33      	ldr	r3, [pc, #204]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 80019cc:	881a      	ldrh	r2, [r3, #0]
 80019ce:	4b32      	ldr	r3, [pc, #200]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 80019d0:	885b      	ldrh	r3, [r3, #2]
 80019d2:	4939      	ldr	r1, [pc, #228]	; (8001ab8 <TP_Adj_Info_Show+0x1bc>)
 80019d4:	9101      	str	r1, [sp, #4]
 80019d6:	2110      	movs	r1, #16
 80019d8:	9100      	str	r1, [sp, #0]
 80019da:	21dc      	movs	r1, #220	; 0xdc
 80019dc:	2078      	movs	r0, #120	; 0x78
 80019de:	f005 f929 	bl	8006c34 <LCD_ShowString>
	LCD_ShowString(40, 240, lcddev.width, lcddev.height, 16, "fac is:");
 80019e2:	4b2d      	ldr	r3, [pc, #180]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 80019e4:	881a      	ldrh	r2, [r3, #0]
 80019e6:	4b2c      	ldr	r3, [pc, #176]	; (8001a98 <TP_Adj_Info_Show+0x19c>)
 80019e8:	885b      	ldrh	r3, [r3, #2]
 80019ea:	4934      	ldr	r1, [pc, #208]	; (8001abc <TP_Adj_Info_Show+0x1c0>)
 80019ec:	9101      	str	r1, [sp, #4]
 80019ee:	2110      	movs	r1, #16
 80019f0:	9100      	str	r1, [sp, #0]
 80019f2:	21f0      	movs	r1, #240	; 0xf0
 80019f4:	2028      	movs	r0, #40	; 0x28
 80019f6:	f005 f91d 	bl	8006c34 <LCD_ShowString>
	LCD_ShowNum(40 + 24, 160, x0, 4, 16);	   //显示数值
 80019fa:	88fa      	ldrh	r2, [r7, #6]
 80019fc:	2310      	movs	r3, #16
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	2304      	movs	r3, #4
 8001a02:	21a0      	movs	r1, #160	; 0xa0
 8001a04:	2040      	movs	r0, #64	; 0x40
 8001a06:	f005 f8a3 	bl	8006b50 <LCD_ShowNum>
	LCD_ShowNum(40 + 24 + 80, 160, y0, 4, 16); //显示数值
 8001a0a:	88ba      	ldrh	r2, [r7, #4]
 8001a0c:	2310      	movs	r3, #16
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	2304      	movs	r3, #4
 8001a12:	21a0      	movs	r1, #160	; 0xa0
 8001a14:	2090      	movs	r0, #144	; 0x90
 8001a16:	f005 f89b 	bl	8006b50 <LCD_ShowNum>
	LCD_ShowNum(40 + 24, 180, x1, 4, 16);	   //显示数值
 8001a1a:	887a      	ldrh	r2, [r7, #2]
 8001a1c:	2310      	movs	r3, #16
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	2304      	movs	r3, #4
 8001a22:	21b4      	movs	r1, #180	; 0xb4
 8001a24:	2040      	movs	r0, #64	; 0x40
 8001a26:	f005 f893 	bl	8006b50 <LCD_ShowNum>
	LCD_ShowNum(40 + 24 + 80, 180, y1, 4, 16); //显示数值
 8001a2a:	883a      	ldrh	r2, [r7, #0]
 8001a2c:	2310      	movs	r3, #16
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	2304      	movs	r3, #4
 8001a32:	21b4      	movs	r1, #180	; 0xb4
 8001a34:	2090      	movs	r0, #144	; 0x90
 8001a36:	f005 f88b 	bl	8006b50 <LCD_ShowNum>
	LCD_ShowNum(40 + 24, 200, x2, 4, 16);	   //显示数值
 8001a3a:	8b3a      	ldrh	r2, [r7, #24]
 8001a3c:	2310      	movs	r3, #16
 8001a3e:	9300      	str	r3, [sp, #0]
 8001a40:	2304      	movs	r3, #4
 8001a42:	21c8      	movs	r1, #200	; 0xc8
 8001a44:	2040      	movs	r0, #64	; 0x40
 8001a46:	f005 f883 	bl	8006b50 <LCD_ShowNum>
	LCD_ShowNum(40 + 24 + 80, 200, y2, 4, 16); //显示数值
 8001a4a:	8bba      	ldrh	r2, [r7, #28]
 8001a4c:	2310      	movs	r3, #16
 8001a4e:	9300      	str	r3, [sp, #0]
 8001a50:	2304      	movs	r3, #4
 8001a52:	21c8      	movs	r1, #200	; 0xc8
 8001a54:	2090      	movs	r0, #144	; 0x90
 8001a56:	f005 f87b 	bl	8006b50 <LCD_ShowNum>
	LCD_ShowNum(40 + 24, 220, x3, 4, 16);	   //显示数值
 8001a5a:	8c3a      	ldrh	r2, [r7, #32]
 8001a5c:	2310      	movs	r3, #16
 8001a5e:	9300      	str	r3, [sp, #0]
 8001a60:	2304      	movs	r3, #4
 8001a62:	21dc      	movs	r1, #220	; 0xdc
 8001a64:	2040      	movs	r0, #64	; 0x40
 8001a66:	f005 f873 	bl	8006b50 <LCD_ShowNum>
	LCD_ShowNum(40 + 24 + 80, 220, y3, 4, 16); //显示数值
 8001a6a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001a6c:	2310      	movs	r3, #16
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	2304      	movs	r3, #4
 8001a72:	21dc      	movs	r1, #220	; 0xdc
 8001a74:	2090      	movs	r0, #144	; 0x90
 8001a76:	f005 f86b 	bl	8006b50 <LCD_ShowNum>
	LCD_ShowNum(40 + 56, 240, fac, 3, 16);	   //显示数值,该数值必须在95~105范围之内.
 8001a7a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001a7c:	2310      	movs	r3, #16
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	2303      	movs	r3, #3
 8001a82:	21f0      	movs	r1, #240	; 0xf0
 8001a84:	2060      	movs	r0, #96	; 0x60
 8001a86:	f005 f863 	bl	8006b50 <LCD_ShowNum>
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd90      	pop	{r4, r7, pc}
 8001a92:	bf00      	nop
 8001a94:	200000ca 	.word	0x200000ca
 8001a98:	200000d0 	.word	0x200000d0
 8001a9c:	0800a60c 	.word	0x0800a60c
 8001aa0:	0800a610 	.word	0x0800a610
 8001aa4:	0800a614 	.word	0x0800a614
 8001aa8:	0800a618 	.word	0x0800a618
 8001aac:	0800a61c 	.word	0x0800a61c
 8001ab0:	0800a620 	.word	0x0800a620
 8001ab4:	0800a624 	.word	0x0800a624
 8001ab8:	0800a628 	.word	0x0800a628
 8001abc:	0800a62c 	.word	0x0800a62c

08001ac0 <TP_Adjust>:

//触摸屏校准代码
//得到四个校准参数
void TP_Adjust(void)
{
 8001ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ac4:	b093      	sub	sp, #76	; 0x4c
 8001ac6:	af06      	add	r7, sp, #24
	u16 pos_temp[4][2]; //坐标缓存值
	u8 cnt = 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	u16 d1, d2;
	u32 tem1, tem2;
	double fac;
	u16 outtime = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	85bb      	strh	r3, [r7, #44]	; 0x2c
	cnt = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	POINT_COLOR = BLUE;
 8001ad8:	4bbd      	ldr	r3, [pc, #756]	; (8001dd0 <TP_Adjust+0x310>)
 8001ada:	221f      	movs	r2, #31
 8001adc:	801a      	strh	r2, [r3, #0]
	BACK_COLOR = WHITE;
 8001ade:	4bbd      	ldr	r3, [pc, #756]	; (8001dd4 <TP_Adjust+0x314>)
 8001ae0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ae4:	801a      	strh	r2, [r3, #0]
	LCD_Clear(WHITE);  //清屏
 8001ae6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001aea:	f004 fdf7 	bl	80066dc <LCD_Clear>
	POINT_COLOR = RED; //红色
 8001aee:	4bb8      	ldr	r3, [pc, #736]	; (8001dd0 <TP_Adjust+0x310>)
 8001af0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001af4:	801a      	strh	r2, [r3, #0]
	LCD_Clear(WHITE);  //清屏
 8001af6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001afa:	f004 fdef 	bl	80066dc <LCD_Clear>
	POINT_COLOR = BLACK;
 8001afe:	4bb4      	ldr	r3, [pc, #720]	; (8001dd0 <TP_Adjust+0x310>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	801a      	strh	r2, [r3, #0]
	LCD_ShowString(40, 40, 160, 100, 16, (u8 *)TP_REMIND_MSG_TBL); //显示提示信息
 8001b04:	4bb4      	ldr	r3, [pc, #720]	; (8001dd8 <TP_Adjust+0x318>)
 8001b06:	9301      	str	r3, [sp, #4]
 8001b08:	2310      	movs	r3, #16
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	2364      	movs	r3, #100	; 0x64
 8001b0e:	22a0      	movs	r2, #160	; 0xa0
 8001b10:	2128      	movs	r1, #40	; 0x28
 8001b12:	2028      	movs	r0, #40	; 0x28
 8001b14:	f005 f88e 	bl	8006c34 <LCD_ShowString>
	TP_Drow_Touch_Point(20, 20, RED);							   //画点1
 8001b18:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001b1c:	2114      	movs	r1, #20
 8001b1e:	2014      	movs	r0, #20
 8001b20:	f7ff fd50 	bl	80015c4 <TP_Drow_Touch_Point>
	tp_dev.sta = 0;												   //消除触发信号
 8001b24:	4bad      	ldr	r3, [pc, #692]	; (8001ddc <TP_Adjust+0x31c>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2020 	strb.w	r2, [r3, #32]
	tp_dev.xfac = 0;											   //xfac用来标记是否校准过,所以校准之前必须清掉!以免错误
 8001b2c:	4bab      	ldr	r3, [pc, #684]	; (8001ddc <TP_Adjust+0x31c>)
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	625a      	str	r2, [r3, #36]	; 0x24
	while (1)													   //如果连续10秒钟没有按下,则自动退出
	{
		tp_dev.scan(1);							 //扫描物理坐标
 8001b34:	4ba9      	ldr	r3, [pc, #676]	; (8001ddc <TP_Adjust+0x31c>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	2001      	movs	r0, #1
 8001b3a:	4798      	blx	r3
		if ((tp_dev.sta & 0xc0) == TP_CATH_PRES) //按键按下了一次(此时按键松开了.)
 8001b3c:	4ba7      	ldr	r3, [pc, #668]	; (8001ddc <TP_Adjust+0x31c>)
 8001b3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b42:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001b46:	2b40      	cmp	r3, #64	; 0x40
 8001b48:	f040 83b9 	bne.w	80022be <TP_Adjust+0x7fe>
		{
			outtime = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	85bb      	strh	r3, [r7, #44]	; 0x2c
			tp_dev.sta &= ~(1 << 6); //标记按键已经被处理过了.
 8001b50:	4ba2      	ldr	r3, [pc, #648]	; (8001ddc <TP_Adjust+0x31c>)
 8001b52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	4b9f      	ldr	r3, [pc, #636]	; (8001ddc <TP_Adjust+0x31c>)
 8001b5e:	f883 2020 	strb.w	r2, [r3, #32]

			pos_temp[cnt][0] = tp_dev.x[0];
 8001b62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b66:	4a9d      	ldr	r2, [pc, #628]	; (8001ddc <TP_Adjust+0x31c>)
 8001b68:	8992      	ldrh	r2, [r2, #12]
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001b70:	440b      	add	r3, r1
 8001b72:	f823 2c28 	strh.w	r2, [r3, #-40]
			pos_temp[cnt][1] = tp_dev.y[0];
 8001b76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b7a:	4a98      	ldr	r2, [pc, #608]	; (8001ddc <TP_Adjust+0x31c>)
 8001b7c:	8ad2      	ldrh	r2, [r2, #22]
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001b84:	440b      	add	r3, r1
 8001b86:	f823 2c26 	strh.w	r2, [r3, #-38]
			cnt++;
 8001b8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b8e:	3301      	adds	r3, #1
 8001b90:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			switch (cnt)
 8001b94:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	2b03      	cmp	r3, #3
 8001b9c:	f200 8390 	bhi.w	80022c0 <TP_Adjust+0x800>
 8001ba0:	a201      	add	r2, pc, #4	; (adr r2, 8001ba8 <TP_Adjust+0xe8>)
 8001ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba6:	bf00      	nop
 8001ba8:	08001bb9 	.word	0x08001bb9
 8001bac:	08001bdb 	.word	0x08001bdb
 8001bb0:	08001c05 	.word	0x08001c05
 8001bb4:	08001c35 	.word	0x08001c35
			{
			case 1:
				TP_Drow_Touch_Point(20, 20, WHITE);				 //清除点1
 8001bb8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bbc:	2114      	movs	r1, #20
 8001bbe:	2014      	movs	r0, #20
 8001bc0:	f7ff fd00 	bl	80015c4 <TP_Drow_Touch_Point>
				TP_Drow_Touch_Point(lcddev.width - 20, 20, RED); //画点2
 8001bc4:	4b86      	ldr	r3, [pc, #536]	; (8001de0 <TP_Adjust+0x320>)
 8001bc6:	881b      	ldrh	r3, [r3, #0]
 8001bc8:	3b14      	subs	r3, #20
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001bd0:	2114      	movs	r1, #20
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff fcf6 	bl	80015c4 <TP_Drow_Touch_Point>
				break;
 8001bd8:	e372      	b.n	80022c0 <TP_Adjust+0x800>
			case 2:
				TP_Drow_Touch_Point(lcddev.width - 20, 20, WHITE); //清除点2
 8001bda:	4b81      	ldr	r3, [pc, #516]	; (8001de0 <TP_Adjust+0x320>)
 8001bdc:	881b      	ldrh	r3, [r3, #0]
 8001bde:	3b14      	subs	r3, #20
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001be6:	2114      	movs	r1, #20
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fceb 	bl	80015c4 <TP_Drow_Touch_Point>
				TP_Drow_Touch_Point(20, lcddev.height - 20, RED);  //画点3
 8001bee:	4b7c      	ldr	r3, [pc, #496]	; (8001de0 <TP_Adjust+0x320>)
 8001bf0:	885b      	ldrh	r3, [r3, #2]
 8001bf2:	3b14      	subs	r3, #20
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	2014      	movs	r0, #20
 8001bfe:	f7ff fce1 	bl	80015c4 <TP_Drow_Touch_Point>
				break;
 8001c02:	e35d      	b.n	80022c0 <TP_Adjust+0x800>
			case 3:
				TP_Drow_Touch_Point(20, lcddev.height - 20, WHITE);				 //清除点3
 8001c04:	4b76      	ldr	r3, [pc, #472]	; (8001de0 <TP_Adjust+0x320>)
 8001c06:	885b      	ldrh	r3, [r3, #2]
 8001c08:	3b14      	subs	r3, #20
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c10:	4619      	mov	r1, r3
 8001c12:	2014      	movs	r0, #20
 8001c14:	f7ff fcd6 	bl	80015c4 <TP_Drow_Touch_Point>
				TP_Drow_Touch_Point(lcddev.width - 20, lcddev.height - 20, RED); //画点4
 8001c18:	4b71      	ldr	r3, [pc, #452]	; (8001de0 <TP_Adjust+0x320>)
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	3b14      	subs	r3, #20
 8001c1e:	b298      	uxth	r0, r3
 8001c20:	4b6f      	ldr	r3, [pc, #444]	; (8001de0 <TP_Adjust+0x320>)
 8001c22:	885b      	ldrh	r3, [r3, #2]
 8001c24:	3b14      	subs	r3, #20
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	f7ff fcc9 	bl	80015c4 <TP_Drow_Touch_Point>
				break;
 8001c32:	e345      	b.n	80022c0 <TP_Adjust+0x800>
			case 4:											 //全部四个点已经得到
															 //对边相等
				tem1 = abs(pos_temp[0][0] - pos_temp[1][0]); //x1-x2
 8001c34:	893b      	ldrh	r3, [r7, #8]
 8001c36:	461a      	mov	r2, r3
 8001c38:	89bb      	ldrh	r3, [r7, #12]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	bfb8      	it	lt
 8001c40:	425b      	neglt	r3, r3
 8001c42:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[0][1] - pos_temp[1][1]); //y1-y2
 8001c44:	897b      	ldrh	r3, [r7, #10]
 8001c46:	461a      	mov	r2, r3
 8001c48:	89fb      	ldrh	r3, [r7, #14]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	bfb8      	it	lt
 8001c50:	425b      	neglt	r3, r3
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8001c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c56:	fb03 f303 	mul.w	r3, r3, r3
 8001c5a:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5e:	fb03 f303 	mul.w	r3, r3, r3
 8001c62:	627b      	str	r3, [r7, #36]	; 0x24
				d1 = sqrt(tem1 + tem2); //得到1,2的距离
 8001c64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c68:	4413      	add	r3, r2
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fbee 	bl	800044c <__aeabi_ui2d>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	ec43 2b10 	vmov	d0, r2, r3
 8001c78:	f008 fb96 	bl	800a3a8 <sqrt>
 8001c7c:	ec53 2b10 	vmov	r2, r3, d0
 8001c80:	4610      	mov	r0, r2
 8001c82:	4619      	mov	r1, r3
 8001c84:	f7fe ff0c 	bl	8000aa0 <__aeabi_d2uiz>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	847b      	strh	r3, [r7, #34]	; 0x22

				tem1 = abs(pos_temp[2][0] - pos_temp[3][0]); //x3-x4
 8001c8c:	8a3b      	ldrh	r3, [r7, #16]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	8abb      	ldrh	r3, [r7, #20]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	bfb8      	it	lt
 8001c98:	425b      	neglt	r3, r3
 8001c9a:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[2][1] - pos_temp[3][1]); //y3-y4
 8001c9c:	8a7b      	ldrh	r3, [r7, #18]
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	8afb      	ldrh	r3, [r7, #22]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	bfb8      	it	lt
 8001ca8:	425b      	neglt	r3, r3
 8001caa:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8001cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cae:	fb03 f303 	mul.w	r3, r3, r3
 8001cb2:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb6:	fb03 f303 	mul.w	r3, r3, r3
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24
				d2 = sqrt(tem1 + tem2); //得到3,4的距离
 8001cbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc0:	4413      	add	r3, r2
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7fe fbc2 	bl	800044c <__aeabi_ui2d>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	ec43 2b10 	vmov	d0, r2, r3
 8001cd0:	f008 fb6a 	bl	800a3a8 <sqrt>
 8001cd4:	ec53 2b10 	vmov	r2, r3, d0
 8001cd8:	4610      	mov	r0, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	f7fe fee0 	bl	8000aa0 <__aeabi_d2uiz>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	843b      	strh	r3, [r7, #32]
				fac = (float)d1 / d2;
 8001ce4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001ce6:	ee07 3a90 	vmov	s15, r3
 8001cea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001cee:	8c3b      	ldrh	r3, [r7, #32]
 8001cf0:	ee07 3a90 	vmov	s15, r3
 8001cf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cf8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001cfc:	ee16 0a90 	vmov	r0, s13
 8001d00:	f7fe fbc6 	bl	8000490 <__aeabi_f2d>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	e9c7 2306 	strd	r2, r3, [r7, #24]
				if (fac < 0.95 || fac > 1.05 || d1 == 0 || d2 == 0) //不合格
 8001d0c:	a32c      	add	r3, pc, #176	; (adr r3, 8001dc0 <TP_Adjust+0x300>)
 8001d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d12:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d16:	f7fe fe85 	bl	8000a24 <__aeabi_dcmplt>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10f      	bne.n	8001d40 <TP_Adjust+0x280>
 8001d20:	a329      	add	r3, pc, #164	; (adr r3, 8001dc8 <TP_Adjust+0x308>)
 8001d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d26:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d2a:	f7fe fe99 	bl	8000a60 <__aeabi_dcmpgt>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d105      	bne.n	8001d40 <TP_Adjust+0x280>
 8001d34:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d002      	beq.n	8001d40 <TP_Adjust+0x280>
 8001d3a:	8c3b      	ldrh	r3, [r7, #32]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d153      	bne.n	8001de8 <TP_Adjust+0x328>
				{
					cnt = 0;
 8001d40:	2300      	movs	r3, #0
 8001d42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					TP_Drow_Touch_Point(lcddev.width - 20, lcddev.height - 20, WHITE);																							 //清除点4
 8001d46:	4b26      	ldr	r3, [pc, #152]	; (8001de0 <TP_Adjust+0x320>)
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	3b14      	subs	r3, #20
 8001d4c:	b298      	uxth	r0, r3
 8001d4e:	4b24      	ldr	r3, [pc, #144]	; (8001de0 <TP_Adjust+0x320>)
 8001d50:	885b      	ldrh	r3, [r3, #2]
 8001d52:	3b14      	subs	r3, #20
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	f7ff fc32 	bl	80015c4 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20, 20, RED);																															 //画点1
 8001d60:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001d64:	2114      	movs	r1, #20
 8001d66:	2014      	movs	r0, #20
 8001d68:	f7ff fc2c 	bl	80015c4 <TP_Drow_Touch_Point>
					TP_Adj_Info_Show(pos_temp[0][0], pos_temp[0][1], pos_temp[1][0], pos_temp[1][1], pos_temp[2][0], pos_temp[2][1], pos_temp[3][0], pos_temp[3][1], fac * 100); //显示数据
 8001d6c:	f8b7 8008 	ldrh.w	r8, [r7, #8]
 8001d70:	f8b7 900a 	ldrh.w	r9, [r7, #10]
 8001d74:	f8b7 a00c 	ldrh.w	sl, [r7, #12]
 8001d78:	f8b7 b00e 	ldrh.w	fp, [r7, #14]
 8001d7c:	8a3c      	ldrh	r4, [r7, #16]
 8001d7e:	8a7d      	ldrh	r5, [r7, #18]
 8001d80:	8abe      	ldrh	r6, [r7, #20]
 8001d82:	8afb      	ldrh	r3, [r7, #22]
 8001d84:	607b      	str	r3, [r7, #4]
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <TP_Adjust+0x324>)
 8001d8c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d90:	f7fe fbd6 	bl	8000540 <__aeabi_dmul>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4610      	mov	r0, r2
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	f7fe fe80 	bl	8000aa0 <__aeabi_d2uiz>
 8001da0:	4603      	mov	r3, r0
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	9304      	str	r3, [sp, #16]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	9303      	str	r3, [sp, #12]
 8001daa:	9602      	str	r6, [sp, #8]
 8001dac:	9501      	str	r5, [sp, #4]
 8001dae:	9400      	str	r4, [sp, #0]
 8001db0:	465b      	mov	r3, fp
 8001db2:	4652      	mov	r2, sl
 8001db4:	4649      	mov	r1, r9
 8001db6:	4640      	mov	r0, r8
 8001db8:	f7ff fda0 	bl	80018fc <TP_Adj_Info_Show>
					continue;
 8001dbc:	e28e      	b.n	80022dc <TP_Adjust+0x81c>
 8001dbe:	bf00      	nop
 8001dc0:	66666666 	.word	0x66666666
 8001dc4:	3fee6666 	.word	0x3fee6666
 8001dc8:	cccccccd 	.word	0xcccccccd
 8001dcc:	3ff0cccc 	.word	0x3ff0cccc
 8001dd0:	200000ca 	.word	0x200000ca
 8001dd4:	20000036 	.word	0x20000036
 8001dd8:	0800a590 	.word	0x0800a590
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	200000d0 	.word	0x200000d0
 8001de4:	40590000 	.word	0x40590000
				}
				tem1 = abs(pos_temp[0][0] - pos_temp[2][0]); //x1-x3
 8001de8:	893b      	ldrh	r3, [r7, #8]
 8001dea:	461a      	mov	r2, r3
 8001dec:	8a3b      	ldrh	r3, [r7, #16]
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	bfb8      	it	lt
 8001df4:	425b      	neglt	r3, r3
 8001df6:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[0][1] - pos_temp[2][1]); //y1-y3
 8001df8:	897b      	ldrh	r3, [r7, #10]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	8a7b      	ldrh	r3, [r7, #18]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	bfb8      	it	lt
 8001e04:	425b      	neglt	r3, r3
 8001e06:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8001e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e0a:	fb03 f303 	mul.w	r3, r3, r3
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8001e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e12:	fb03 f303 	mul.w	r3, r3, r3
 8001e16:	627b      	str	r3, [r7, #36]	; 0x24
				d1 = sqrt(tem1 + tem2); //得到1,3的距离
 8001e18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1c:	4413      	add	r3, r2
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe fb14 	bl	800044c <__aeabi_ui2d>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	ec43 2b10 	vmov	d0, r2, r3
 8001e2c:	f008 fabc 	bl	800a3a8 <sqrt>
 8001e30:	ec53 2b10 	vmov	r2, r3, d0
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	f7fe fe32 	bl	8000aa0 <__aeabi_d2uiz>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	847b      	strh	r3, [r7, #34]	; 0x22

				tem1 = abs(pos_temp[1][0] - pos_temp[3][0]); //x2-x4
 8001e40:	89bb      	ldrh	r3, [r7, #12]
 8001e42:	461a      	mov	r2, r3
 8001e44:	8abb      	ldrh	r3, [r7, #20]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	bfb8      	it	lt
 8001e4c:	425b      	neglt	r3, r3
 8001e4e:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[1][1] - pos_temp[3][1]); //y2-y4
 8001e50:	89fb      	ldrh	r3, [r7, #14]
 8001e52:	461a      	mov	r2, r3
 8001e54:	8afb      	ldrh	r3, [r7, #22]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	bfb8      	it	lt
 8001e5c:	425b      	neglt	r3, r3
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8001e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e62:	fb03 f303 	mul.w	r3, r3, r3
 8001e66:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8001e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6a:	fb03 f303 	mul.w	r3, r3, r3
 8001e6e:	627b      	str	r3, [r7, #36]	; 0x24
				d2 = sqrt(tem1 + tem2); //得到2,4的距离
 8001e70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e74:	4413      	add	r3, r2
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7fe fae8 	bl	800044c <__aeabi_ui2d>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
 8001e80:	ec43 2b10 	vmov	d0, r2, r3
 8001e84:	f008 fa90 	bl	800a3a8 <sqrt>
 8001e88:	ec53 2b10 	vmov	r2, r3, d0
 8001e8c:	4610      	mov	r0, r2
 8001e8e:	4619      	mov	r1, r3
 8001e90:	f7fe fe06 	bl	8000aa0 <__aeabi_d2uiz>
 8001e94:	4603      	mov	r3, r0
 8001e96:	843b      	strh	r3, [r7, #32]
				fac = (float)d1 / d2;
 8001e98:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e9a:	ee07 3a90 	vmov	s15, r3
 8001e9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ea2:	8c3b      	ldrh	r3, [r7, #32]
 8001ea4:	ee07 3a90 	vmov	s15, r3
 8001ea8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eac:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001eb0:	ee16 0a90 	vmov	r0, s13
 8001eb4:	f7fe faec 	bl	8000490 <__aeabi_f2d>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	e9c7 2306 	strd	r2, r3, [r7, #24]
				if (fac < 0.95 || fac > 1.05) //不合格
 8001ec0:	a389      	add	r3, pc, #548	; (adr r3, 80020e8 <TP_Adjust+0x628>)
 8001ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001eca:	f7fe fdab 	bl	8000a24 <__aeabi_dcmplt>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d109      	bne.n	8001ee8 <TP_Adjust+0x428>
 8001ed4:	a386      	add	r3, pc, #536	; (adr r3, 80020f0 <TP_Adjust+0x630>)
 8001ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eda:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ede:	f7fe fdbf 	bl	8000a60 <__aeabi_dcmpgt>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d03e      	beq.n	8001f66 <TP_Adjust+0x4a6>
				{
					cnt = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					TP_Drow_Touch_Point(lcddev.width - 20, lcddev.height - 20, WHITE);																							 //清除点4
 8001eee:	4b82      	ldr	r3, [pc, #520]	; (80020f8 <TP_Adjust+0x638>)
 8001ef0:	881b      	ldrh	r3, [r3, #0]
 8001ef2:	3b14      	subs	r3, #20
 8001ef4:	b298      	uxth	r0, r3
 8001ef6:	4b80      	ldr	r3, [pc, #512]	; (80020f8 <TP_Adjust+0x638>)
 8001ef8:	885b      	ldrh	r3, [r3, #2]
 8001efa:	3b14      	subs	r3, #20
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f02:	4619      	mov	r1, r3
 8001f04:	f7ff fb5e 	bl	80015c4 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20, 20, RED);																															 //画点1
 8001f08:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001f0c:	2114      	movs	r1, #20
 8001f0e:	2014      	movs	r0, #20
 8001f10:	f7ff fb58 	bl	80015c4 <TP_Drow_Touch_Point>
					TP_Adj_Info_Show(pos_temp[0][0], pos_temp[0][1], pos_temp[1][0], pos_temp[1][1], pos_temp[2][0], pos_temp[2][1], pos_temp[3][0], pos_temp[3][1], fac * 100); //显示数据
 8001f14:	f8b7 8008 	ldrh.w	r8, [r7, #8]
 8001f18:	f8b7 900a 	ldrh.w	r9, [r7, #10]
 8001f1c:	f8b7 a00c 	ldrh.w	sl, [r7, #12]
 8001f20:	f8b7 b00e 	ldrh.w	fp, [r7, #14]
 8001f24:	8a3c      	ldrh	r4, [r7, #16]
 8001f26:	8a7d      	ldrh	r5, [r7, #18]
 8001f28:	8abe      	ldrh	r6, [r7, #20]
 8001f2a:	8afb      	ldrh	r3, [r7, #22]
 8001f2c:	607b      	str	r3, [r7, #4]
 8001f2e:	f04f 0200 	mov.w	r2, #0
 8001f32:	4b72      	ldr	r3, [pc, #456]	; (80020fc <TP_Adjust+0x63c>)
 8001f34:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f38:	f7fe fb02 	bl	8000540 <__aeabi_dmul>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4610      	mov	r0, r2
 8001f42:	4619      	mov	r1, r3
 8001f44:	f7fe fdac 	bl	8000aa0 <__aeabi_d2uiz>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	9304      	str	r3, [sp, #16]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	9303      	str	r3, [sp, #12]
 8001f52:	9602      	str	r6, [sp, #8]
 8001f54:	9501      	str	r5, [sp, #4]
 8001f56:	9400      	str	r4, [sp, #0]
 8001f58:	465b      	mov	r3, fp
 8001f5a:	4652      	mov	r2, sl
 8001f5c:	4649      	mov	r1, r9
 8001f5e:	4640      	mov	r0, r8
 8001f60:	f7ff fccc 	bl	80018fc <TP_Adj_Info_Show>
					continue;
 8001f64:	e1ba      	b.n	80022dc <TP_Adjust+0x81c>
				} //正确了

				//对角线相等
				tem1 = abs(pos_temp[1][0] - pos_temp[2][0]); //x1-x3
 8001f66:	89bb      	ldrh	r3, [r7, #12]
 8001f68:	461a      	mov	r2, r3
 8001f6a:	8a3b      	ldrh	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	bfb8      	it	lt
 8001f72:	425b      	neglt	r3, r3
 8001f74:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[1][1] - pos_temp[2][1]); //y1-y3
 8001f76:	89fb      	ldrh	r3, [r7, #14]
 8001f78:	461a      	mov	r2, r3
 8001f7a:	8a7b      	ldrh	r3, [r7, #18]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	bfb8      	it	lt
 8001f82:	425b      	neglt	r3, r3
 8001f84:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8001f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f88:	fb03 f303 	mul.w	r3, r3, r3
 8001f8c:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f90:	fb03 f303 	mul.w	r3, r3, r3
 8001f94:	627b      	str	r3, [r7, #36]	; 0x24
				d1 = sqrt(tem1 + tem2); //得到1,4的距离
 8001f96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9a:	4413      	add	r3, r2
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7fe fa55 	bl	800044c <__aeabi_ui2d>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	ec43 2b10 	vmov	d0, r2, r3
 8001faa:	f008 f9fd 	bl	800a3a8 <sqrt>
 8001fae:	ec53 2b10 	vmov	r2, r3, d0
 8001fb2:	4610      	mov	r0, r2
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f7fe fd73 	bl	8000aa0 <__aeabi_d2uiz>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	847b      	strh	r3, [r7, #34]	; 0x22

				tem1 = abs(pos_temp[0][0] - pos_temp[3][0]); //x2-x4
 8001fbe:	893b      	ldrh	r3, [r7, #8]
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	8abb      	ldrh	r3, [r7, #20]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	bfb8      	it	lt
 8001fca:	425b      	neglt	r3, r3
 8001fcc:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[0][1] - pos_temp[3][1]); //y2-y4
 8001fce:	897b      	ldrh	r3, [r7, #10]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	8afb      	ldrh	r3, [r7, #22]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	bfb8      	it	lt
 8001fda:	425b      	neglt	r3, r3
 8001fdc:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8001fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fe0:	fb03 f303 	mul.w	r3, r3, r3
 8001fe4:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	fb03 f303 	mul.w	r3, r3, r3
 8001fec:	627b      	str	r3, [r7, #36]	; 0x24
				d2 = sqrt(tem1 + tem2); //得到2,3的距离
 8001fee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff2:	4413      	add	r3, r2
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7fe fa29 	bl	800044c <__aeabi_ui2d>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	ec43 2b10 	vmov	d0, r2, r3
 8002002:	f008 f9d1 	bl	800a3a8 <sqrt>
 8002006:	ec53 2b10 	vmov	r2, r3, d0
 800200a:	4610      	mov	r0, r2
 800200c:	4619      	mov	r1, r3
 800200e:	f7fe fd47 	bl	8000aa0 <__aeabi_d2uiz>
 8002012:	4603      	mov	r3, r0
 8002014:	843b      	strh	r3, [r7, #32]
				fac = (float)d1 / d2;
 8002016:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002018:	ee07 3a90 	vmov	s15, r3
 800201c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002020:	8c3b      	ldrh	r3, [r7, #32]
 8002022:	ee07 3a90 	vmov	s15, r3
 8002026:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800202a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800202e:	ee16 0a90 	vmov	r0, s13
 8002032:	f7fe fa2d 	bl	8000490 <__aeabi_f2d>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	e9c7 2306 	strd	r2, r3, [r7, #24]
				if (fac < 0.95 || fac > 1.05) //不合格
 800203e:	a32a      	add	r3, pc, #168	; (adr r3, 80020e8 <TP_Adjust+0x628>)
 8002040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002044:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002048:	f7fe fcec 	bl	8000a24 <__aeabi_dcmplt>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d109      	bne.n	8002066 <TP_Adjust+0x5a6>
 8002052:	a327      	add	r3, pc, #156	; (adr r3, 80020f0 <TP_Adjust+0x630>)
 8002054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002058:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800205c:	f7fe fd00 	bl	8000a60 <__aeabi_dcmpgt>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d04c      	beq.n	8002100 <TP_Adjust+0x640>
				{
					cnt = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					TP_Drow_Touch_Point(lcddev.width - 20, lcddev.height - 20, WHITE);																							 //清除点4
 800206c:	4b22      	ldr	r3, [pc, #136]	; (80020f8 <TP_Adjust+0x638>)
 800206e:	881b      	ldrh	r3, [r3, #0]
 8002070:	3b14      	subs	r3, #20
 8002072:	b298      	uxth	r0, r3
 8002074:	4b20      	ldr	r3, [pc, #128]	; (80020f8 <TP_Adjust+0x638>)
 8002076:	885b      	ldrh	r3, [r3, #2]
 8002078:	3b14      	subs	r3, #20
 800207a:	b29b      	uxth	r3, r3
 800207c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002080:	4619      	mov	r1, r3
 8002082:	f7ff fa9f 	bl	80015c4 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20, 20, RED);																															 //画点1
 8002086:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800208a:	2114      	movs	r1, #20
 800208c:	2014      	movs	r0, #20
 800208e:	f7ff fa99 	bl	80015c4 <TP_Drow_Touch_Point>
					TP_Adj_Info_Show(pos_temp[0][0], pos_temp[0][1], pos_temp[1][0], pos_temp[1][1], pos_temp[2][0], pos_temp[2][1], pos_temp[3][0], pos_temp[3][1], fac * 100); //显示数据
 8002092:	f8b7 8008 	ldrh.w	r8, [r7, #8]
 8002096:	f8b7 900a 	ldrh.w	r9, [r7, #10]
 800209a:	f8b7 a00c 	ldrh.w	sl, [r7, #12]
 800209e:	f8b7 b00e 	ldrh.w	fp, [r7, #14]
 80020a2:	8a3c      	ldrh	r4, [r7, #16]
 80020a4:	8a7d      	ldrh	r5, [r7, #18]
 80020a6:	8abe      	ldrh	r6, [r7, #20]
 80020a8:	8afb      	ldrh	r3, [r7, #22]
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	f04f 0200 	mov.w	r2, #0
 80020b0:	4b12      	ldr	r3, [pc, #72]	; (80020fc <TP_Adjust+0x63c>)
 80020b2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80020b6:	f7fe fa43 	bl	8000540 <__aeabi_dmul>
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	4610      	mov	r0, r2
 80020c0:	4619      	mov	r1, r3
 80020c2:	f7fe fced 	bl	8000aa0 <__aeabi_d2uiz>
 80020c6:	4603      	mov	r3, r0
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	9304      	str	r3, [sp, #16]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	9303      	str	r3, [sp, #12]
 80020d0:	9602      	str	r6, [sp, #8]
 80020d2:	9501      	str	r5, [sp, #4]
 80020d4:	9400      	str	r4, [sp, #0]
 80020d6:	465b      	mov	r3, fp
 80020d8:	4652      	mov	r2, sl
 80020da:	4649      	mov	r1, r9
 80020dc:	4640      	mov	r0, r8
 80020de:	f7ff fc0d 	bl	80018fc <TP_Adj_Info_Show>
					continue;
 80020e2:	e0fb      	b.n	80022dc <TP_Adjust+0x81c>
 80020e4:	f3af 8000 	nop.w
 80020e8:	66666666 	.word	0x66666666
 80020ec:	3fee6666 	.word	0x3fee6666
 80020f0:	cccccccd 	.word	0xcccccccd
 80020f4:	3ff0cccc 	.word	0x3ff0cccc
 80020f8:	200000d0 	.word	0x200000d0
 80020fc:	40590000 	.word	0x40590000
				} //正确了
				//计算结果
				tp_dev.xfac = (float)(lcddev.width - 40) / (pos_temp[1][0] - pos_temp[0][0]);		//得到xfac
 8002100:	4b79      	ldr	r3, [pc, #484]	; (80022e8 <TP_Adjust+0x828>)
 8002102:	881b      	ldrh	r3, [r3, #0]
 8002104:	3b28      	subs	r3, #40	; 0x28
 8002106:	ee07 3a90 	vmov	s15, r3
 800210a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800210e:	89bb      	ldrh	r3, [r7, #12]
 8002110:	461a      	mov	r2, r3
 8002112:	893b      	ldrh	r3, [r7, #8]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	ee07 3a90 	vmov	s15, r3
 800211a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800211e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002122:	4b72      	ldr	r3, [pc, #456]	; (80022ec <TP_Adjust+0x82c>)
 8002124:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
				tp_dev.xoff = (lcddev.width - tp_dev.xfac * (pos_temp[1][0] + pos_temp[0][0])) / 2; //得到xoff
 8002128:	4b6f      	ldr	r3, [pc, #444]	; (80022e8 <TP_Adjust+0x828>)
 800212a:	881b      	ldrh	r3, [r3, #0]
 800212c:	ee07 3a90 	vmov	s15, r3
 8002130:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002134:	4b6d      	ldr	r3, [pc, #436]	; (80022ec <TP_Adjust+0x82c>)
 8002136:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800213a:	89bb      	ldrh	r3, [r7, #12]
 800213c:	461a      	mov	r2, r3
 800213e:	893b      	ldrh	r3, [r7, #8]
 8002140:	4413      	add	r3, r2
 8002142:	ee07 3a90 	vmov	s15, r3
 8002146:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800214a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800214e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002152:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002156:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800215a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800215e:	ee17 3a90 	vmov	r3, s15
 8002162:	b21a      	sxth	r2, r3
 8002164:	4b61      	ldr	r3, [pc, #388]	; (80022ec <TP_Adjust+0x82c>)
 8002166:	859a      	strh	r2, [r3, #44]	; 0x2c

				tp_dev.yfac = (float)(lcddev.height - 40) / (pos_temp[2][1] - pos_temp[0][1]);		 //得到yfac
 8002168:	4b5f      	ldr	r3, [pc, #380]	; (80022e8 <TP_Adjust+0x828>)
 800216a:	885b      	ldrh	r3, [r3, #2]
 800216c:	3b28      	subs	r3, #40	; 0x28
 800216e:	ee07 3a90 	vmov	s15, r3
 8002172:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002176:	8a7b      	ldrh	r3, [r7, #18]
 8002178:	461a      	mov	r2, r3
 800217a:	897b      	ldrh	r3, [r7, #10]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	ee07 3a90 	vmov	s15, r3
 8002182:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002186:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800218a:	4b58      	ldr	r3, [pc, #352]	; (80022ec <TP_Adjust+0x82c>)
 800218c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
				tp_dev.yoff = (lcddev.height - tp_dev.yfac * (pos_temp[2][1] + pos_temp[0][1])) / 2; //得到yoff
 8002190:	4b55      	ldr	r3, [pc, #340]	; (80022e8 <TP_Adjust+0x828>)
 8002192:	885b      	ldrh	r3, [r3, #2]
 8002194:	ee07 3a90 	vmov	s15, r3
 8002198:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800219c:	4b53      	ldr	r3, [pc, #332]	; (80022ec <TP_Adjust+0x82c>)
 800219e:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 80021a2:	8a7b      	ldrh	r3, [r7, #18]
 80021a4:	461a      	mov	r2, r3
 80021a6:	897b      	ldrh	r3, [r7, #10]
 80021a8:	4413      	add	r3, r2
 80021aa:	ee07 3a90 	vmov	s15, r3
 80021ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021ba:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80021be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021c6:	ee17 3a90 	vmov	r3, s15
 80021ca:	b21a      	sxth	r2, r3
 80021cc:	4b47      	ldr	r3, [pc, #284]	; (80022ec <TP_Adjust+0x82c>)
 80021ce:	85da      	strh	r2, [r3, #46]	; 0x2e
				if (abs(tp_dev.xfac) > 2 || abs(tp_dev.yfac) > 2)									 //触屏和预设的相反了.
 80021d0:	4b46      	ldr	r3, [pc, #280]	; (80022ec <TP_Adjust+0x82c>)
 80021d2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80021d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021da:	ee17 3a90 	vmov	r3, s15
 80021de:	2b00      	cmp	r3, #0
 80021e0:	bfb8      	it	lt
 80021e2:	425b      	neglt	r3, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	dc0b      	bgt.n	8002200 <TP_Adjust+0x740>
 80021e8:	4b40      	ldr	r3, [pc, #256]	; (80022ec <TP_Adjust+0x82c>)
 80021ea:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80021ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021f2:	ee17 3a90 	vmov	r3, s15
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	bfb8      	it	lt
 80021fa:	425b      	neglt	r3, r3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	dd40      	ble.n	8002282 <TP_Adjust+0x7c2>
				{
					cnt = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					TP_Drow_Touch_Point(lcddev.width - 20, lcddev.height - 20, WHITE); //清除点4
 8002206:	4b38      	ldr	r3, [pc, #224]	; (80022e8 <TP_Adjust+0x828>)
 8002208:	881b      	ldrh	r3, [r3, #0]
 800220a:	3b14      	subs	r3, #20
 800220c:	b298      	uxth	r0, r3
 800220e:	4b36      	ldr	r3, [pc, #216]	; (80022e8 <TP_Adjust+0x828>)
 8002210:	885b      	ldrh	r3, [r3, #2]
 8002212:	3b14      	subs	r3, #20
 8002214:	b29b      	uxth	r3, r3
 8002216:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800221a:	4619      	mov	r1, r3
 800221c:	f7ff f9d2 	bl	80015c4 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20, 20, RED);								   //画点1
 8002220:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002224:	2114      	movs	r1, #20
 8002226:	2014      	movs	r0, #20
 8002228:	f7ff f9cc 	bl	80015c4 <TP_Drow_Touch_Point>
					LCD_ShowString(40, 26, lcddev.width, lcddev.height, 16, "TP Need readjust!");
 800222c:	4b2e      	ldr	r3, [pc, #184]	; (80022e8 <TP_Adjust+0x828>)
 800222e:	881a      	ldrh	r2, [r3, #0]
 8002230:	4b2d      	ldr	r3, [pc, #180]	; (80022e8 <TP_Adjust+0x828>)
 8002232:	885b      	ldrh	r3, [r3, #2]
 8002234:	492e      	ldr	r1, [pc, #184]	; (80022f0 <TP_Adjust+0x830>)
 8002236:	9101      	str	r1, [sp, #4]
 8002238:	2110      	movs	r1, #16
 800223a:	9100      	str	r1, [sp, #0]
 800223c:	211a      	movs	r1, #26
 800223e:	2028      	movs	r0, #40	; 0x28
 8002240:	f004 fcf8 	bl	8006c34 <LCD_ShowString>
					tp_dev.touchtype = !tp_dev.touchtype; //修改触屏类型.
 8002244:	4b29      	ldr	r3, [pc, #164]	; (80022ec <TP_Adjust+0x82c>)
 8002246:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800224a:	2b00      	cmp	r3, #0
 800224c:	bf0c      	ite	eq
 800224e:	2301      	moveq	r3, #1
 8002250:	2300      	movne	r3, #0
 8002252:	b2db      	uxtb	r3, r3
 8002254:	461a      	mov	r2, r3
 8002256:	4b25      	ldr	r3, [pc, #148]	; (80022ec <TP_Adjust+0x82c>)
 8002258:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
					if (tp_dev.touchtype)				  //X,Y方向与屏幕相反
 800225c:	4b23      	ldr	r3, [pc, #140]	; (80022ec <TP_Adjust+0x82c>)
 800225e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002262:	2b00      	cmp	r3, #0
 8002264:	d006      	beq.n	8002274 <TP_Adjust+0x7b4>
					{
						CMD_RDX = 0X90;
 8002266:	4b23      	ldr	r3, [pc, #140]	; (80022f4 <TP_Adjust+0x834>)
 8002268:	2290      	movs	r2, #144	; 0x90
 800226a:	701a      	strb	r2, [r3, #0]
						CMD_RDY = 0XD0;
 800226c:	4b22      	ldr	r3, [pc, #136]	; (80022f8 <TP_Adjust+0x838>)
 800226e:	22d0      	movs	r2, #208	; 0xd0
 8002270:	701a      	strb	r2, [r3, #0]
					else //X,Y方向与屏幕相同
					{
						CMD_RDX = 0XD0;
						CMD_RDY = 0X90;
					}
					continue;
 8002272:	e033      	b.n	80022dc <TP_Adjust+0x81c>
						CMD_RDX = 0XD0;
 8002274:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <TP_Adjust+0x834>)
 8002276:	22d0      	movs	r2, #208	; 0xd0
 8002278:	701a      	strb	r2, [r3, #0]
						CMD_RDY = 0X90;
 800227a:	4b1f      	ldr	r3, [pc, #124]	; (80022f8 <TP_Adjust+0x838>)
 800227c:	2290      	movs	r2, #144	; 0x90
 800227e:	701a      	strb	r2, [r3, #0]
					continue;
 8002280:	e02c      	b.n	80022dc <TP_Adjust+0x81c>
				}
				POINT_COLOR = BLUE;
 8002282:	4b1e      	ldr	r3, [pc, #120]	; (80022fc <TP_Adjust+0x83c>)
 8002284:	221f      	movs	r2, #31
 8002286:	801a      	strh	r2, [r3, #0]
				LCD_Clear(WHITE);																	 //清屏
 8002288:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800228c:	f004 fa26 	bl	80066dc <LCD_Clear>
				LCD_ShowString(35, 110, lcddev.width, lcddev.height, 16, "Touch Screen Adjust OK!"); //校正完成
 8002290:	4b15      	ldr	r3, [pc, #84]	; (80022e8 <TP_Adjust+0x828>)
 8002292:	881a      	ldrh	r2, [r3, #0]
 8002294:	4b14      	ldr	r3, [pc, #80]	; (80022e8 <TP_Adjust+0x828>)
 8002296:	885b      	ldrh	r3, [r3, #2]
 8002298:	4919      	ldr	r1, [pc, #100]	; (8002300 <TP_Adjust+0x840>)
 800229a:	9101      	str	r1, [sp, #4]
 800229c:	2110      	movs	r1, #16
 800229e:	9100      	str	r1, [sp, #0]
 80022a0:	216e      	movs	r1, #110	; 0x6e
 80022a2:	2023      	movs	r0, #35	; 0x23
 80022a4:	f004 fcc6 	bl	8006c34 <LCD_ShowString>
				//delay_ms(1000);
				HAL_Delay(1000);
 80022a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022ac:	f005 fc36 	bl	8007b1c <HAL_Delay>
				TP_Save_Adjdata();
 80022b0:	f7ff fa6e 	bl	8001790 <TP_Save_Adjdata>
				LCD_Clear(WHITE); //清屏
 80022b4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80022b8:	f004 fa10 	bl	80066dc <LCD_Clear>
 80022bc:	e00f      	b.n	80022de <TP_Adjust+0x81e>
				return;			  //校正完成
			}
		}
 80022be:	bf00      	nop
		//delay_ms(10);
		HAL_Delay(10);
 80022c0:	200a      	movs	r0, #10
 80022c2:	f005 fc2b 	bl	8007b1c <HAL_Delay>
		outtime++;
 80022c6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80022c8:	3301      	adds	r3, #1
 80022ca:	85bb      	strh	r3, [r7, #44]	; 0x2c
		if (outtime > 1000)
 80022cc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80022ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022d2:	f67f ac2f 	bls.w	8001b34 <TP_Adjust+0x74>
		{
			TP_Get_Adjdata();
 80022d6:	f7ff faa9 	bl	800182c <TP_Get_Adjdata>
			break;
 80022da:	e000      	b.n	80022de <TP_Adjust+0x81e>
		tp_dev.scan(1);							 //扫描物理坐标
 80022dc:	e42a      	b.n	8001b34 <TP_Adjust+0x74>
		}
	}
}
 80022de:	3734      	adds	r7, #52	; 0x34
 80022e0:	46bd      	mov	sp, r7
 80022e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022e6:	bf00      	nop
 80022e8:	200000d0 	.word	0x200000d0
 80022ec:	20000000 	.word	0x20000000
 80022f0:	0800a634 	.word	0x0800a634
 80022f4:	20000034 	.word	0x20000034
 80022f8:	20000035 	.word	0x20000035
 80022fc:	200000ca 	.word	0x200000ca
 8002300:	0800a648 	.word	0x0800a648

08002304 <TP_Init>:
//触摸屏初始化
//返回值:0,没有进行校准
//       1,进行过校准
u8 TP_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0

	// GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;	  //PF11设置推挽输出
	// GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT; //输出模式
	// GPIO_Init(GPIOF, &GPIO_InitStructure);		  //初始化

	TP_Read_XY(&tp_dev.x[0], &tp_dev.y[0]); //第一次读取初始化
 8002308:	490c      	ldr	r1, [pc, #48]	; (800233c <TP_Init+0x38>)
 800230a:	480d      	ldr	r0, [pc, #52]	; (8002340 <TP_Init+0x3c>)
 800230c:	f7ff f8d6 	bl	80014bc <TP_Read_XY>
	AT24CXX_Init();							//初始化24CXX
 8002310:	f7fe ff12 	bl	8001138 <AT24CXX_Init>
	if (TP_Get_Adjdata())
 8002314:	f7ff fa8a 	bl	800182c <TP_Get_Adjdata>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <TP_Init+0x1e>
		return 0; //已经校准
 800231e:	2300      	movs	r3, #0
 8002320:	e00a      	b.n	8002338 <TP_Init+0x34>
	else		  //未校准?
	{
		LCD_Clear(WHITE); //清屏
 8002322:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002326:	f004 f9d9 	bl	80066dc <LCD_Clear>
		TP_Adjust();	  //屏幕校准
 800232a:	f7ff fbc9 	bl	8001ac0 <TP_Adjust>
		TP_Save_Adjdata();
 800232e:	f7ff fa2f 	bl	8001790 <TP_Save_Adjdata>
	}
	TP_Get_Adjdata();
 8002332:	f7ff fa7b 	bl	800182c <TP_Get_Adjdata>
	// }
	return 1;
 8002336:	2301      	movs	r3, #1
}
 8002338:	4618      	mov	r0, r3
 800233a:	bd80      	pop	{r7, pc}
 800233c:	20000016 	.word	0x20000016
 8002340:	2000000c 	.word	0x2000000c

08002344 <LCD_WR_REG>:
//默认为竖屏
_lcd_dev lcddev;
//写寄存器函数
//regval:寄存器值
void LCD_WR_REG(__IO uint16_t regval)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	80fb      	strh	r3, [r7, #6]
	regval=regval;		//使用-O2优化的时候,必须插入的延时
 800234e:	88fb      	ldrh	r3, [r7, #6]
 8002350:	b29b      	uxth	r3, r3
 8002352:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=regval;//写入要写的寄存器序号
 8002354:	4b04      	ldr	r3, [pc, #16]	; (8002368 <LCD_WR_REG+0x24>)
 8002356:	88fa      	ldrh	r2, [r7, #6]
 8002358:	b292      	uxth	r2, r2
 800235a:	801a      	strh	r2, [r3, #0]
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	6c00007e 	.word	0x6c00007e

0800236c <LCD_WR_DATA>:
//写LCD数据
//data:要写入的值
void LCD_WR_DATA(__IO uint16_t data)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	80fb      	strh	r3, [r7, #6]
	data=data;			//使用-O2优化的时候,必须插入的延时
 8002376:	88fb      	ldrh	r3, [r7, #6]
 8002378:	b29b      	uxth	r3, r3
 800237a:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 800237c:	4b04      	ldr	r3, [pc, #16]	; (8002390 <LCD_WR_DATA+0x24>)
 800237e:	88fa      	ldrh	r2, [r7, #6]
 8002380:	b292      	uxth	r2, r2
 8002382:	805a      	strh	r2, [r3, #2]
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	6c00007e 	.word	0x6c00007e

08002394 <LCD_RD_DATA>:
//读LCD数据
//返回值:读到的值
uint16_t LCD_RD_DATA(void)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
	__IO uint16_t ram;			//防止被优化
	ram=LCD->LCD_RAM;
 800239a:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <LCD_RD_DATA+0x20>)
 800239c:	885b      	ldrh	r3, [r3, #2]
 800239e:	b29b      	uxth	r3, r3
 80023a0:	80fb      	strh	r3, [r7, #6]
	return ram;
 80023a2:	88fb      	ldrh	r3, [r7, #6]
 80023a4:	b29b      	uxth	r3, r3
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	6c00007e 	.word	0x6c00007e

080023b8 <LCD_WriteReg>:
//写寄存器
//LCD_Reg:寄存器地址
//LCD_RegValue:要写入的数据
void LCD_WriteReg(uint16_t LCD_Reg,uint16_t LCD_RegValue)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	460a      	mov	r2, r1
 80023c2:	80fb      	strh	r3, [r7, #6]
 80023c4:	4613      	mov	r3, r2
 80023c6:	80bb      	strh	r3, [r7, #4]
	LCD->LCD_REG = LCD_Reg;		//写入要写的寄存器序号
 80023c8:	4a05      	ldr	r2, [pc, #20]	; (80023e0 <LCD_WriteReg+0x28>)
 80023ca:	88fb      	ldrh	r3, [r7, #6]
 80023cc:	8013      	strh	r3, [r2, #0]
	LCD->LCD_RAM = LCD_RegValue;//写入数据
 80023ce:	4a04      	ldr	r2, [pc, #16]	; (80023e0 <LCD_WriteReg+0x28>)
 80023d0:	88bb      	ldrh	r3, [r7, #4]
 80023d2:	8053      	strh	r3, [r2, #2]
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	6c00007e 	.word	0x6c00007e

080023e4 <LCD_ReadReg>:
//读寄存器
//LCD_Reg:寄存器地址
//返回值:读到的数据
uint16_t LCD_ReadReg(uint16_t LCD_Reg)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	80fb      	strh	r3, [r7, #6]
	LCD_WR_REG(LCD_Reg);		//写入要读的寄存器序号
 80023ee:	88fb      	ldrh	r3, [r7, #6]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff ffa7 	bl	8002344 <LCD_WR_REG>
	delay_us(5);
 80023f6:	2005      	movs	r0, #5
 80023f8:	f7fe fcee 	bl	8000dd8 <delay_us>

	return LCD_RD_DATA();		//返回读到的值
 80023fc:	f7ff ffca 	bl	8002394 <LCD_RD_DATA>
 8002400:	4603      	mov	r3, r0
}
 8002402:	4618      	mov	r0, r3
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
	...

0800240c <LCD_WriteRAM_Prepare>:
//开始写GRAM
void LCD_WriteRAM_Prepare(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
 	LCD->LCD_REG=lcddev.wramcmd;
 8002410:	4b04      	ldr	r3, [pc, #16]	; (8002424 <LCD_WriteRAM_Prepare+0x18>)
 8002412:	4a05      	ldr	r2, [pc, #20]	; (8002428 <LCD_WriteRAM_Prepare+0x1c>)
 8002414:	8912      	ldrh	r2, [r2, #8]
 8002416:	801a      	strh	r2, [r3, #0]
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	6c00007e 	.word	0x6c00007e
 8002428:	200000d0 	.word	0x200000d0

0800242c <LCD_SetCursor>:
}
//设置光标位置
//Xpos:横坐标
//Ypos:纵坐标
void LCD_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	460a      	mov	r2, r1
 8002436:	80fb      	strh	r3, [r7, #6]
 8002438:	4613      	mov	r3, r2
 800243a:	80bb      	strh	r3, [r7, #4]
 	if(lcddev.id==0X9341||lcddev.id==0X5310)
 800243c:	4b92      	ldr	r3, [pc, #584]	; (8002688 <LCD_SetCursor+0x25c>)
 800243e:	889b      	ldrh	r3, [r3, #4]
 8002440:	f249 3241 	movw	r2, #37697	; 0x9341
 8002444:	4293      	cmp	r3, r2
 8002446:	d005      	beq.n	8002454 <LCD_SetCursor+0x28>
 8002448:	4b8f      	ldr	r3, [pc, #572]	; (8002688 <LCD_SetCursor+0x25c>)
 800244a:	889b      	ldrh	r3, [r3, #4]
 800244c:	f245 3210 	movw	r2, #21264	; 0x5310
 8002450:	4293      	cmp	r3, r2
 8002452:	d122      	bne.n	800249a <LCD_SetCursor+0x6e>
	{
		LCD_WR_REG(lcddev.setxcmd);
 8002454:	4b8c      	ldr	r3, [pc, #560]	; (8002688 <LCD_SetCursor+0x25c>)
 8002456:	895b      	ldrh	r3, [r3, #10]
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff ff73 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 800245e:	88fb      	ldrh	r3, [r7, #6]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	b29b      	uxth	r3, r3
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff ff81 	bl	800236c <LCD_WR_DATA>
 800246a:	88fb      	ldrh	r3, [r7, #6]
 800246c:	b2db      	uxtb	r3, r3
 800246e:	b29b      	uxth	r3, r3
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff ff7b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8002476:	4b84      	ldr	r3, [pc, #528]	; (8002688 <LCD_SetCursor+0x25c>)
 8002478:	899b      	ldrh	r3, [r3, #12]
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff ff62 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF);
 8002480:	88bb      	ldrh	r3, [r7, #4]
 8002482:	0a1b      	lsrs	r3, r3, #8
 8002484:	b29b      	uxth	r3, r3
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff ff70 	bl	800236c <LCD_WR_DATA>
 800248c:	88bb      	ldrh	r3, [r7, #4]
 800248e:	b2db      	uxtb	r3, r3
 8002490:	b29b      	uxth	r3, r3
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff ff6a 	bl	800236c <LCD_WR_DATA>
	{
		if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//横屏其实就是调转x,y坐标
		LCD_WriteReg(lcddev.setxcmd, Xpos);
		LCD_WriteReg(lcddev.setycmd, Ypos);
	}
}
 8002498:	e0f1      	b.n	800267e <LCD_SetCursor+0x252>
	}else if(lcddev.id==0X6804)
 800249a:	4b7b      	ldr	r3, [pc, #492]	; (8002688 <LCD_SetCursor+0x25c>)
 800249c:	889b      	ldrh	r3, [r3, #4]
 800249e:	f646 0204 	movw	r2, #26628	; 0x6804
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d12d      	bne.n	8002502 <LCD_SetCursor+0xd6>
		if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//横屏时处理
 80024a6:	4b78      	ldr	r3, [pc, #480]	; (8002688 <LCD_SetCursor+0x25c>)
 80024a8:	799b      	ldrb	r3, [r3, #6]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d106      	bne.n	80024bc <LCD_SetCursor+0x90>
 80024ae:	4b76      	ldr	r3, [pc, #472]	; (8002688 <LCD_SetCursor+0x25c>)
 80024b0:	881a      	ldrh	r2, [r3, #0]
 80024b2:	88fb      	ldrh	r3, [r7, #6]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	3b01      	subs	r3, #1
 80024ba:	80fb      	strh	r3, [r7, #6]
		LCD_WR_REG(lcddev.setxcmd);
 80024bc:	4b72      	ldr	r3, [pc, #456]	; (8002688 <LCD_SetCursor+0x25c>)
 80024be:	895b      	ldrh	r3, [r3, #10]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff ff3f 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 80024c6:	88fb      	ldrh	r3, [r7, #6]
 80024c8:	0a1b      	lsrs	r3, r3, #8
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff4d 	bl	800236c <LCD_WR_DATA>
 80024d2:	88fb      	ldrh	r3, [r7, #6]
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff ff47 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 80024de:	4b6a      	ldr	r3, [pc, #424]	; (8002688 <LCD_SetCursor+0x25c>)
 80024e0:	899b      	ldrh	r3, [r3, #12]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff ff2e 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF);
 80024e8:	88bb      	ldrh	r3, [r7, #4]
 80024ea:	0a1b      	lsrs	r3, r3, #8
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff ff3c 	bl	800236c <LCD_WR_DATA>
 80024f4:	88bb      	ldrh	r3, [r7, #4]
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7ff ff36 	bl	800236c <LCD_WR_DATA>
}
 8002500:	e0bd      	b.n	800267e <LCD_SetCursor+0x252>
	}else if(lcddev.id==0X1963)
 8002502:	4b61      	ldr	r3, [pc, #388]	; (8002688 <LCD_SetCursor+0x25c>)
 8002504:	889b      	ldrh	r3, [r3, #4]
 8002506:	f641 1263 	movw	r2, #6499	; 0x1963
 800250a:	4293      	cmp	r3, r2
 800250c:	d167      	bne.n	80025de <LCD_SetCursor+0x1b2>
		if(lcddev.dir==0)//x坐标需要变换
 800250e:	4b5e      	ldr	r3, [pc, #376]	; (8002688 <LCD_SetCursor+0x25c>)
 8002510:	799b      	ldrb	r3, [r3, #6]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d11e      	bne.n	8002554 <LCD_SetCursor+0x128>
			Xpos=lcddev.width-1-Xpos;
 8002516:	4b5c      	ldr	r3, [pc, #368]	; (8002688 <LCD_SetCursor+0x25c>)
 8002518:	881a      	ldrh	r2, [r3, #0]
 800251a:	88fb      	ldrh	r3, [r7, #6]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	b29b      	uxth	r3, r3
 8002520:	3b01      	subs	r3, #1
 8002522:	80fb      	strh	r3, [r7, #6]
			LCD_WR_REG(lcddev.setxcmd);
 8002524:	4b58      	ldr	r3, [pc, #352]	; (8002688 <LCD_SetCursor+0x25c>)
 8002526:	895b      	ldrh	r3, [r3, #10]
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff ff0b 	bl	8002344 <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 800252e:	2000      	movs	r0, #0
 8002530:	f7ff ff1c 	bl	800236c <LCD_WR_DATA>
 8002534:	2000      	movs	r0, #0
 8002536:	f7ff ff19 	bl	800236c <LCD_WR_DATA>
			LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 800253a:	88fb      	ldrh	r3, [r7, #6]
 800253c:	0a1b      	lsrs	r3, r3, #8
 800253e:	b29b      	uxth	r3, r3
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff ff13 	bl	800236c <LCD_WR_DATA>
 8002546:	88fb      	ldrh	r3, [r7, #6]
 8002548:	b2db      	uxtb	r3, r3
 800254a:	b29b      	uxth	r3, r3
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff ff0d 	bl	800236c <LCD_WR_DATA>
 8002552:	e021      	b.n	8002598 <LCD_SetCursor+0x16c>
			LCD_WR_REG(lcddev.setxcmd);
 8002554:	4b4c      	ldr	r3, [pc, #304]	; (8002688 <LCD_SetCursor+0x25c>)
 8002556:	895b      	ldrh	r3, [r3, #10]
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff fef3 	bl	8002344 <LCD_WR_REG>
			LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 800255e:	88fb      	ldrh	r3, [r7, #6]
 8002560:	0a1b      	lsrs	r3, r3, #8
 8002562:	b29b      	uxth	r3, r3
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ff01 	bl	800236c <LCD_WR_DATA>
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	b2db      	uxtb	r3, r3
 800256e:	b29b      	uxth	r3, r3
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fefb 	bl	800236c <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.width-1)>>8);LCD_WR_DATA((lcddev.width-1)&0XFF);
 8002576:	4b44      	ldr	r3, [pc, #272]	; (8002688 <LCD_SetCursor+0x25c>)
 8002578:	881b      	ldrh	r3, [r3, #0]
 800257a:	3b01      	subs	r3, #1
 800257c:	121b      	asrs	r3, r3, #8
 800257e:	b29b      	uxth	r3, r3
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff fef3 	bl	800236c <LCD_WR_DATA>
 8002586:	4b40      	ldr	r3, [pc, #256]	; (8002688 <LCD_SetCursor+0x25c>)
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	3b01      	subs	r3, #1
 800258c:	b29b      	uxth	r3, r3
 800258e:	b2db      	uxtb	r3, r3
 8002590:	b29b      	uxth	r3, r3
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff feea 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8002598:	4b3b      	ldr	r3, [pc, #236]	; (8002688 <LCD_SetCursor+0x25c>)
 800259a:	899b      	ldrh	r3, [r3, #12]
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff fed1 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF);
 80025a2:	88bb      	ldrh	r3, [r7, #4]
 80025a4:	0a1b      	lsrs	r3, r3, #8
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7ff fedf 	bl	800236c <LCD_WR_DATA>
 80025ae:	88bb      	ldrh	r3, [r7, #4]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff fed9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA((lcddev.height-1)>>8);LCD_WR_DATA((lcddev.height-1)&0XFF);
 80025ba:	4b33      	ldr	r3, [pc, #204]	; (8002688 <LCD_SetCursor+0x25c>)
 80025bc:	885b      	ldrh	r3, [r3, #2]
 80025be:	3b01      	subs	r3, #1
 80025c0:	121b      	asrs	r3, r3, #8
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff fed1 	bl	800236c <LCD_WR_DATA>
 80025ca:	4b2f      	ldr	r3, [pc, #188]	; (8002688 <LCD_SetCursor+0x25c>)
 80025cc:	885b      	ldrh	r3, [r3, #2]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fec8 	bl	800236c <LCD_WR_DATA>
}
 80025dc:	e04f      	b.n	800267e <LCD_SetCursor+0x252>
	}else if(lcddev.id==0X5510)
 80025de:	4b2a      	ldr	r3, [pc, #168]	; (8002688 <LCD_SetCursor+0x25c>)
 80025e0:	889b      	ldrh	r3, [r3, #4]
 80025e2:	f245 5210 	movw	r2, #21776	; 0x5510
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d130      	bne.n	800264c <LCD_SetCursor+0x220>
		LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(Xpos>>8);
 80025ea:	4b27      	ldr	r3, [pc, #156]	; (8002688 <LCD_SetCursor+0x25c>)
 80025ec:	895b      	ldrh	r3, [r3, #10]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff fea8 	bl	8002344 <LCD_WR_REG>
 80025f4:	88fb      	ldrh	r3, [r7, #6]
 80025f6:	0a1b      	lsrs	r3, r3, #8
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff feb6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(Xpos&0XFF);
 8002600:	4b21      	ldr	r3, [pc, #132]	; (8002688 <LCD_SetCursor+0x25c>)
 8002602:	895b      	ldrh	r3, [r3, #10]
 8002604:	3301      	adds	r3, #1
 8002606:	b29b      	uxth	r3, r3
 8002608:	4618      	mov	r0, r3
 800260a:	f7ff fe9b 	bl	8002344 <LCD_WR_REG>
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	b29b      	uxth	r3, r3
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff fea9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(Ypos>>8);
 800261a:	4b1b      	ldr	r3, [pc, #108]	; (8002688 <LCD_SetCursor+0x25c>)
 800261c:	899b      	ldrh	r3, [r3, #12]
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff fe90 	bl	8002344 <LCD_WR_REG>
 8002624:	88bb      	ldrh	r3, [r7, #4]
 8002626:	0a1b      	lsrs	r3, r3, #8
 8002628:	b29b      	uxth	r3, r3
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff fe9e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(Ypos&0XFF);
 8002630:	4b15      	ldr	r3, [pc, #84]	; (8002688 <LCD_SetCursor+0x25c>)
 8002632:	899b      	ldrh	r3, [r3, #12]
 8002634:	3301      	adds	r3, #1
 8002636:	b29b      	uxth	r3, r3
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff fe83 	bl	8002344 <LCD_WR_REG>
 800263e:	88bb      	ldrh	r3, [r7, #4]
 8002640:	b2db      	uxtb	r3, r3
 8002642:	b29b      	uxth	r3, r3
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff fe91 	bl	800236c <LCD_WR_DATA>
}
 800264a:	e018      	b.n	800267e <LCD_SetCursor+0x252>
		if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//横屏其实就是调转x,y坐标
 800264c:	4b0e      	ldr	r3, [pc, #56]	; (8002688 <LCD_SetCursor+0x25c>)
 800264e:	799b      	ldrb	r3, [r3, #6]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d106      	bne.n	8002662 <LCD_SetCursor+0x236>
 8002654:	4b0c      	ldr	r3, [pc, #48]	; (8002688 <LCD_SetCursor+0x25c>)
 8002656:	881a      	ldrh	r2, [r3, #0]
 8002658:	88fb      	ldrh	r3, [r7, #6]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	b29b      	uxth	r3, r3
 800265e:	3b01      	subs	r3, #1
 8002660:	80fb      	strh	r3, [r7, #6]
		LCD_WriteReg(lcddev.setxcmd, Xpos);
 8002662:	4b09      	ldr	r3, [pc, #36]	; (8002688 <LCD_SetCursor+0x25c>)
 8002664:	895b      	ldrh	r3, [r3, #10]
 8002666:	88fa      	ldrh	r2, [r7, #6]
 8002668:	4611      	mov	r1, r2
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff fea4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(lcddev.setycmd, Ypos);
 8002670:	4b05      	ldr	r3, [pc, #20]	; (8002688 <LCD_SetCursor+0x25c>)
 8002672:	899b      	ldrh	r3, [r3, #12]
 8002674:	88ba      	ldrh	r2, [r7, #4]
 8002676:	4611      	mov	r1, r2
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff fe9d 	bl	80023b8 <LCD_WriteReg>
}
 800267e:	bf00      	nop
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	200000d0 	.word	0x200000d0

0800268c <LCD_Scan_Dir>:
//注意:其他函数可能会受到此函数设置的影响(尤其是9341/6804这两个奇葩),
//所以,一般设置为L2R_U2D即可,如果设置为其他扫描方式,可能导致显示不正常.
//dir:0~7,代表8个方向(具体定义见lcd.h)
//9320/9325/9328/4531/4535/1505/b505/5408/9341/5310/5510/1963等IC已经实际测试
void LCD_Scan_Dir(uint8_t dir)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	71fb      	strb	r3, [r7, #7]
	uint16_t regval=0;
 8002696:	2300      	movs	r3, #0
 8002698:	81fb      	strh	r3, [r7, #14]
	uint16_t dirreg=0;
 800269a:	2300      	movs	r3, #0
 800269c:	81bb      	strh	r3, [r7, #12]
	uint16_t temp;
	if((lcddev.dir==1&&lcddev.id!=0X6804&&lcddev.id!=0X1963)||(lcddev.dir==0&&lcddev.id==0X1963))//横屏时，对6804和1963不改变扫描方向！竖屏时1963改变方向
 800269e:	4b78      	ldr	r3, [pc, #480]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 80026a0:	799b      	ldrb	r3, [r3, #6]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d10b      	bne.n	80026be <LCD_Scan_Dir+0x32>
 80026a6:	4b76      	ldr	r3, [pc, #472]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 80026a8:	889b      	ldrh	r3, [r3, #4]
 80026aa:	f646 0204 	movw	r2, #26628	; 0x6804
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d005      	beq.n	80026be <LCD_Scan_Dir+0x32>
 80026b2:	4b73      	ldr	r3, [pc, #460]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 80026b4:	889b      	ldrh	r3, [r3, #4]
 80026b6:	f641 1263 	movw	r2, #6499	; 0x1963
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d109      	bne.n	80026d2 <LCD_Scan_Dir+0x46>
 80026be:	4b70      	ldr	r3, [pc, #448]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 80026c0:	799b      	ldrb	r3, [r3, #6]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d134      	bne.n	8002730 <LCD_Scan_Dir+0xa4>
 80026c6:	4b6e      	ldr	r3, [pc, #440]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 80026c8:	889b      	ldrh	r3, [r3, #4]
 80026ca:	f641 1263 	movw	r2, #6499	; 0x1963
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d12e      	bne.n	8002730 <LCD_Scan_Dir+0xa4>
	{
		switch(dir)//方向转换
 80026d2:	79fb      	ldrb	r3, [r7, #7]
 80026d4:	2b07      	cmp	r3, #7
 80026d6:	d82c      	bhi.n	8002732 <LCD_Scan_Dir+0xa6>
 80026d8:	a201      	add	r2, pc, #4	; (adr r2, 80026e0 <LCD_Scan_Dir+0x54>)
 80026da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026de:	bf00      	nop
 80026e0:	08002701 	.word	0x08002701
 80026e4:	08002707 	.word	0x08002707
 80026e8:	0800270d 	.word	0x0800270d
 80026ec:	08002713 	.word	0x08002713
 80026f0:	08002719 	.word	0x08002719
 80026f4:	0800271f 	.word	0x0800271f
 80026f8:	08002725 	.word	0x08002725
 80026fc:	0800272b 	.word	0x0800272b
		{
			case 0:dir=6;break;
 8002700:	2306      	movs	r3, #6
 8002702:	71fb      	strb	r3, [r7, #7]
 8002704:	e015      	b.n	8002732 <LCD_Scan_Dir+0xa6>
			case 1:dir=7;break;
 8002706:	2307      	movs	r3, #7
 8002708:	71fb      	strb	r3, [r7, #7]
 800270a:	e012      	b.n	8002732 <LCD_Scan_Dir+0xa6>
			case 2:dir=4;break;
 800270c:	2304      	movs	r3, #4
 800270e:	71fb      	strb	r3, [r7, #7]
 8002710:	e00f      	b.n	8002732 <LCD_Scan_Dir+0xa6>
			case 3:dir=5;break;
 8002712:	2305      	movs	r3, #5
 8002714:	71fb      	strb	r3, [r7, #7]
 8002716:	e00c      	b.n	8002732 <LCD_Scan_Dir+0xa6>
			case 4:dir=1;break;
 8002718:	2301      	movs	r3, #1
 800271a:	71fb      	strb	r3, [r7, #7]
 800271c:	e009      	b.n	8002732 <LCD_Scan_Dir+0xa6>
			case 5:dir=0;break;
 800271e:	2300      	movs	r3, #0
 8002720:	71fb      	strb	r3, [r7, #7]
 8002722:	e006      	b.n	8002732 <LCD_Scan_Dir+0xa6>
			case 6:dir=3;break;
 8002724:	2303      	movs	r3, #3
 8002726:	71fb      	strb	r3, [r7, #7]
 8002728:	e003      	b.n	8002732 <LCD_Scan_Dir+0xa6>
			case 7:dir=2;break;
 800272a:	2302      	movs	r3, #2
 800272c:	71fb      	strb	r3, [r7, #7]
 800272e:	e000      	b.n	8002732 <LCD_Scan_Dir+0xa6>
		}
	}
 8002730:	bf00      	nop
	if(lcddev.id==0x9341||lcddev.id==0X6804||lcddev.id==0X5310||lcddev.id==0X5510||lcddev.id==0X1963)//9341/6804/5310/5510/1963,特殊处理
 8002732:	4b53      	ldr	r3, [pc, #332]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002734:	889b      	ldrh	r3, [r3, #4]
 8002736:	f249 3241 	movw	r2, #37697	; 0x9341
 800273a:	4293      	cmp	r3, r2
 800273c:	d018      	beq.n	8002770 <LCD_Scan_Dir+0xe4>
 800273e:	4b50      	ldr	r3, [pc, #320]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002740:	889b      	ldrh	r3, [r3, #4]
 8002742:	f646 0204 	movw	r2, #26628	; 0x6804
 8002746:	4293      	cmp	r3, r2
 8002748:	d012      	beq.n	8002770 <LCD_Scan_Dir+0xe4>
 800274a:	4b4d      	ldr	r3, [pc, #308]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 800274c:	889b      	ldrh	r3, [r3, #4]
 800274e:	f245 3210 	movw	r2, #21264	; 0x5310
 8002752:	4293      	cmp	r3, r2
 8002754:	d00c      	beq.n	8002770 <LCD_Scan_Dir+0xe4>
 8002756:	4b4a      	ldr	r3, [pc, #296]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002758:	889b      	ldrh	r3, [r3, #4]
 800275a:	f245 5210 	movw	r2, #21776	; 0x5510
 800275e:	4293      	cmp	r3, r2
 8002760:	d006      	beq.n	8002770 <LCD_Scan_Dir+0xe4>
 8002762:	4b47      	ldr	r3, [pc, #284]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002764:	889b      	ldrh	r3, [r3, #4]
 8002766:	f641 1263 	movw	r2, #6499	; 0x1963
 800276a:	4293      	cmp	r3, r2
 800276c:	f040 813c 	bne.w	80029e8 <LCD_Scan_Dir+0x35c>
	{
		switch(dir)
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	2b07      	cmp	r3, #7
 8002774:	d835      	bhi.n	80027e2 <LCD_Scan_Dir+0x156>
 8002776:	a201      	add	r2, pc, #4	; (adr r2, 800277c <LCD_Scan_Dir+0xf0>)
 8002778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800277c:	080027e3 	.word	0x080027e3
 8002780:	0800279d 	.word	0x0800279d
 8002784:	080027a7 	.word	0x080027a7
 8002788:	080027b1 	.word	0x080027b1
 800278c:	080027bb 	.word	0x080027bb
 8002790:	080027c5 	.word	0x080027c5
 8002794:	080027cf 	.word	0x080027cf
 8002798:	080027d9 	.word	0x080027d9
		{
			case L2R_U2D://从左到右,从上到下
				regval|=(0<<7)|(0<<6)|(0<<5);
				break;
			case L2R_D2U://从左到右,从下到上
				regval|=(1<<7)|(0<<6)|(0<<5);
 800279c:	89fb      	ldrh	r3, [r7, #14]
 800279e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027a2:	81fb      	strh	r3, [r7, #14]
				break;
 80027a4:	e01d      	b.n	80027e2 <LCD_Scan_Dir+0x156>
			case R2L_U2D://从右到左,从上到下
				regval|=(0<<7)|(1<<6)|(0<<5);
 80027a6:	89fb      	ldrh	r3, [r7, #14]
 80027a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027ac:	81fb      	strh	r3, [r7, #14]
				break;
 80027ae:	e018      	b.n	80027e2 <LCD_Scan_Dir+0x156>
			case R2L_D2U://从右到左,从下到上
				regval|=(1<<7)|(1<<6)|(0<<5);
 80027b0:	89fb      	ldrh	r3, [r7, #14]
 80027b2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80027b6:	81fb      	strh	r3, [r7, #14]
				break;
 80027b8:	e013      	b.n	80027e2 <LCD_Scan_Dir+0x156>
			case U2D_L2R://从上到下,从左到右
				regval|=(0<<7)|(0<<6)|(1<<5);
 80027ba:	89fb      	ldrh	r3, [r7, #14]
 80027bc:	f043 0320 	orr.w	r3, r3, #32
 80027c0:	81fb      	strh	r3, [r7, #14]
				break;
 80027c2:	e00e      	b.n	80027e2 <LCD_Scan_Dir+0x156>
			case U2D_R2L://从上到下,从右到左
				regval|=(0<<7)|(1<<6)|(1<<5);
 80027c4:	89fb      	ldrh	r3, [r7, #14]
 80027c6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80027ca:	81fb      	strh	r3, [r7, #14]
				break;
 80027cc:	e009      	b.n	80027e2 <LCD_Scan_Dir+0x156>
			case D2U_L2R://从下到上,从左到右
				regval|=(1<<7)|(0<<6)|(1<<5);
 80027ce:	89fb      	ldrh	r3, [r7, #14]
 80027d0:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80027d4:	81fb      	strh	r3, [r7, #14]
				break;
 80027d6:	e004      	b.n	80027e2 <LCD_Scan_Dir+0x156>
			case D2U_R2L://从下到上,从右到左
				regval|=(1<<7)|(1<<6)|(1<<5);
 80027d8:	89fb      	ldrh	r3, [r7, #14]
 80027da:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80027de:	81fb      	strh	r3, [r7, #14]
				break;
 80027e0:	bf00      	nop
		}
		if(lcddev.id==0X5510)dirreg=0X3600;
 80027e2:	4b27      	ldr	r3, [pc, #156]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 80027e4:	889b      	ldrh	r3, [r3, #4]
 80027e6:	f245 5210 	movw	r2, #21776	; 0x5510
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d103      	bne.n	80027f6 <LCD_Scan_Dir+0x16a>
 80027ee:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80027f2:	81bb      	strh	r3, [r7, #12]
 80027f4:	e001      	b.n	80027fa <LCD_Scan_Dir+0x16e>
		else dirreg=0X36;
 80027f6:	2336      	movs	r3, #54	; 0x36
 80027f8:	81bb      	strh	r3, [r7, #12]
 		if((lcddev.id!=0X5310)&&(lcddev.id!=0X5510)&&(lcddev.id!=0X1963))regval|=0X08;//5310/5510/1963不需要BGR
 80027fa:	4b21      	ldr	r3, [pc, #132]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 80027fc:	889b      	ldrh	r3, [r3, #4]
 80027fe:	f245 3210 	movw	r2, #21264	; 0x5310
 8002802:	4293      	cmp	r3, r2
 8002804:	d00f      	beq.n	8002826 <LCD_Scan_Dir+0x19a>
 8002806:	4b1e      	ldr	r3, [pc, #120]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002808:	889b      	ldrh	r3, [r3, #4]
 800280a:	f245 5210 	movw	r2, #21776	; 0x5510
 800280e:	4293      	cmp	r3, r2
 8002810:	d009      	beq.n	8002826 <LCD_Scan_Dir+0x19a>
 8002812:	4b1b      	ldr	r3, [pc, #108]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002814:	889b      	ldrh	r3, [r3, #4]
 8002816:	f641 1263 	movw	r2, #6499	; 0x1963
 800281a:	4293      	cmp	r3, r2
 800281c:	d003      	beq.n	8002826 <LCD_Scan_Dir+0x19a>
 800281e:	89fb      	ldrh	r3, [r7, #14]
 8002820:	f043 0308 	orr.w	r3, r3, #8
 8002824:	81fb      	strh	r3, [r7, #14]
		if(lcddev.id==0X6804)regval|=0x02;//6804的BIT6和9341的反了
 8002826:	4b16      	ldr	r3, [pc, #88]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002828:	889b      	ldrh	r3, [r3, #4]
 800282a:	f646 0204 	movw	r2, #26628	; 0x6804
 800282e:	4293      	cmp	r3, r2
 8002830:	d103      	bne.n	800283a <LCD_Scan_Dir+0x1ae>
 8002832:	89fb      	ldrh	r3, [r7, #14]
 8002834:	f043 0302 	orr.w	r3, r3, #2
 8002838:	81fb      	strh	r3, [r7, #14]
		LCD_WriteReg(dirreg,regval);
 800283a:	89fa      	ldrh	r2, [r7, #14]
 800283c:	89bb      	ldrh	r3, [r7, #12]
 800283e:	4611      	mov	r1, r2
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff fdb9 	bl	80023b8 <LCD_WriteReg>
		if(lcddev.id!=0X1963)//1963不做坐标处理
 8002846:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002848:	889b      	ldrh	r3, [r3, #4]
 800284a:	f641 1263 	movw	r2, #6499	; 0x1963
 800284e:	4293      	cmp	r3, r2
 8002850:	d028      	beq.n	80028a4 <LCD_Scan_Dir+0x218>
		{
			if(regval&0X20)
 8002852:	89fb      	ldrh	r3, [r7, #14]
 8002854:	f003 0320 	and.w	r3, r3, #32
 8002858:	2b00      	cmp	r3, #0
 800285a:	d013      	beq.n	8002884 <LCD_Scan_Dir+0x1f8>
			{
				if(lcddev.width<lcddev.height)//交换X,Y
 800285c:	4b08      	ldr	r3, [pc, #32]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 800285e:	881a      	ldrh	r2, [r3, #0]
 8002860:	4b07      	ldr	r3, [pc, #28]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002862:	885b      	ldrh	r3, [r3, #2]
 8002864:	429a      	cmp	r2, r3
 8002866:	d21d      	bcs.n	80028a4 <LCD_Scan_Dir+0x218>
				{
					temp=lcddev.width;
 8002868:	4b05      	ldr	r3, [pc, #20]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 800286a:	881b      	ldrh	r3, [r3, #0]
 800286c:	817b      	strh	r3, [r7, #10]
					lcddev.width=lcddev.height;
 800286e:	4b04      	ldr	r3, [pc, #16]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002870:	885a      	ldrh	r2, [r3, #2]
 8002872:	4b03      	ldr	r3, [pc, #12]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002874:	801a      	strh	r2, [r3, #0]
					lcddev.height=temp;
 8002876:	4a02      	ldr	r2, [pc, #8]	; (8002880 <LCD_Scan_Dir+0x1f4>)
 8002878:	897b      	ldrh	r3, [r7, #10]
 800287a:	8053      	strh	r3, [r2, #2]
 800287c:	e012      	b.n	80028a4 <LCD_Scan_Dir+0x218>
 800287e:	bf00      	nop
 8002880:	200000d0 	.word	0x200000d0
				}
			}else
			{
				if(lcddev.width>lcddev.height)//交换X,Y
 8002884:	4b7d      	ldr	r3, [pc, #500]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002886:	881a      	ldrh	r2, [r3, #0]
 8002888:	4b7c      	ldr	r3, [pc, #496]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 800288a:	885b      	ldrh	r3, [r3, #2]
 800288c:	429a      	cmp	r2, r3
 800288e:	d909      	bls.n	80028a4 <LCD_Scan_Dir+0x218>
				{
					temp=lcddev.width;
 8002890:	4b7a      	ldr	r3, [pc, #488]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	817b      	strh	r3, [r7, #10]
					lcddev.width=lcddev.height;
 8002896:	4b79      	ldr	r3, [pc, #484]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002898:	885a      	ldrh	r2, [r3, #2]
 800289a:	4b78      	ldr	r3, [pc, #480]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 800289c:	801a      	strh	r2, [r3, #0]
					lcddev.height=temp;
 800289e:	4a77      	ldr	r2, [pc, #476]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 80028a0:	897b      	ldrh	r3, [r7, #10]
 80028a2:	8053      	strh	r3, [r2, #2]
				}
			}
		}
		if(lcddev.id==0X5510)
 80028a4:	4b75      	ldr	r3, [pc, #468]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 80028a6:	889b      	ldrh	r3, [r3, #4]
 80028a8:	f245 5210 	movw	r2, #21776	; 0x5510
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d162      	bne.n	8002976 <LCD_Scan_Dir+0x2ea>
		{
			LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(0);
 80028b0:	4b72      	ldr	r3, [pc, #456]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 80028b2:	895b      	ldrh	r3, [r3, #10]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fd45 	bl	8002344 <LCD_WR_REG>
 80028ba:	2000      	movs	r0, #0
 80028bc:	f7ff fd56 	bl	800236c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(0);
 80028c0:	4b6e      	ldr	r3, [pc, #440]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 80028c2:	895b      	ldrh	r3, [r3, #10]
 80028c4:	3301      	adds	r3, #1
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff fd3b 	bl	8002344 <LCD_WR_REG>
 80028ce:	2000      	movs	r0, #0
 80028d0:	f7ff fd4c 	bl	800236c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+2);LCD_WR_DATA((lcddev.width-1)>>8);
 80028d4:	4b69      	ldr	r3, [pc, #420]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 80028d6:	895b      	ldrh	r3, [r3, #10]
 80028d8:	3302      	adds	r3, #2
 80028da:	b29b      	uxth	r3, r3
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff fd31 	bl	8002344 <LCD_WR_REG>
 80028e2:	4b66      	ldr	r3, [pc, #408]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	3b01      	subs	r3, #1
 80028e8:	121b      	asrs	r3, r3, #8
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff fd3d 	bl	800236c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+3);LCD_WR_DATA((lcddev.width-1)&0XFF);
 80028f2:	4b62      	ldr	r3, [pc, #392]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 80028f4:	895b      	ldrh	r3, [r3, #10]
 80028f6:	3303      	adds	r3, #3
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff fd22 	bl	8002344 <LCD_WR_REG>
 8002900:	4b5e      	ldr	r3, [pc, #376]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002902:	881b      	ldrh	r3, [r3, #0]
 8002904:	3b01      	subs	r3, #1
 8002906:	b29b      	uxth	r3, r3
 8002908:	b2db      	uxtb	r3, r3
 800290a:	b29b      	uxth	r3, r3
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff fd2d 	bl	800236c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(0);
 8002912:	4b5a      	ldr	r3, [pc, #360]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002914:	899b      	ldrh	r3, [r3, #12]
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff fd14 	bl	8002344 <LCD_WR_REG>
 800291c:	2000      	movs	r0, #0
 800291e:	f7ff fd25 	bl	800236c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(0);
 8002922:	4b56      	ldr	r3, [pc, #344]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002924:	899b      	ldrh	r3, [r3, #12]
 8002926:	3301      	adds	r3, #1
 8002928:	b29b      	uxth	r3, r3
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff fd0a 	bl	8002344 <LCD_WR_REG>
 8002930:	2000      	movs	r0, #0
 8002932:	f7ff fd1b 	bl	800236c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+2);LCD_WR_DATA((lcddev.height-1)>>8);
 8002936:	4b51      	ldr	r3, [pc, #324]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002938:	899b      	ldrh	r3, [r3, #12]
 800293a:	3302      	adds	r3, #2
 800293c:	b29b      	uxth	r3, r3
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff fd00 	bl	8002344 <LCD_WR_REG>
 8002944:	4b4d      	ldr	r3, [pc, #308]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002946:	885b      	ldrh	r3, [r3, #2]
 8002948:	3b01      	subs	r3, #1
 800294a:	121b      	asrs	r3, r3, #8
 800294c:	b29b      	uxth	r3, r3
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff fd0c 	bl	800236c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+3);LCD_WR_DATA((lcddev.height-1)&0XFF);
 8002954:	4b49      	ldr	r3, [pc, #292]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002956:	899b      	ldrh	r3, [r3, #12]
 8002958:	3303      	adds	r3, #3
 800295a:	b29b      	uxth	r3, r3
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff fcf1 	bl	8002344 <LCD_WR_REG>
 8002962:	4b46      	ldr	r3, [pc, #280]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002964:	885b      	ldrh	r3, [r3, #2]
 8002966:	3b01      	subs	r3, #1
 8002968:	b29b      	uxth	r3, r3
 800296a:	b2db      	uxtb	r3, r3
 800296c:	b29b      	uxth	r3, r3
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff fcfc 	bl	800236c <LCD_WR_DATA>
		if(lcddev.id==0X5510)
 8002974:	e07e      	b.n	8002a74 <LCD_Scan_Dir+0x3e8>
		}else
		{
			LCD_WR_REG(lcddev.setxcmd);
 8002976:	4b41      	ldr	r3, [pc, #260]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 8002978:	895b      	ldrh	r3, [r3, #10]
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff fce2 	bl	8002344 <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 8002980:	2000      	movs	r0, #0
 8002982:	f7ff fcf3 	bl	800236c <LCD_WR_DATA>
 8002986:	2000      	movs	r0, #0
 8002988:	f7ff fcf0 	bl	800236c <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.width-1)>>8);LCD_WR_DATA((lcddev.width-1)&0XFF);
 800298c:	4b3b      	ldr	r3, [pc, #236]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 800298e:	881b      	ldrh	r3, [r3, #0]
 8002990:	3b01      	subs	r3, #1
 8002992:	121b      	asrs	r3, r3, #8
 8002994:	b29b      	uxth	r3, r3
 8002996:	4618      	mov	r0, r3
 8002998:	f7ff fce8 	bl	800236c <LCD_WR_DATA>
 800299c:	4b37      	ldr	r3, [pc, #220]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 800299e:	881b      	ldrh	r3, [r3, #0]
 80029a0:	3b01      	subs	r3, #1
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff fcdf 	bl	800236c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd);
 80029ae:	4b33      	ldr	r3, [pc, #204]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 80029b0:	899b      	ldrh	r3, [r3, #12]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff fcc6 	bl	8002344 <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 80029b8:	2000      	movs	r0, #0
 80029ba:	f7ff fcd7 	bl	800236c <LCD_WR_DATA>
 80029be:	2000      	movs	r0, #0
 80029c0:	f7ff fcd4 	bl	800236c <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.height-1)>>8);LCD_WR_DATA((lcddev.height-1)&0XFF);
 80029c4:	4b2d      	ldr	r3, [pc, #180]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 80029c6:	885b      	ldrh	r3, [r3, #2]
 80029c8:	3b01      	subs	r3, #1
 80029ca:	121b      	asrs	r3, r3, #8
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7ff fccc 	bl	800236c <LCD_WR_DATA>
 80029d4:	4b29      	ldr	r3, [pc, #164]	; (8002a7c <LCD_Scan_Dir+0x3f0>)
 80029d6:	885b      	ldrh	r3, [r3, #2]
 80029d8:	3b01      	subs	r3, #1
 80029da:	b29b      	uxth	r3, r3
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	b29b      	uxth	r3, r3
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff fcc3 	bl	800236c <LCD_WR_DATA>
		if(lcddev.id==0X5510)
 80029e6:	e045      	b.n	8002a74 <LCD_Scan_Dir+0x3e8>
		}
  	}else
	{
		switch(dir)
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	2b07      	cmp	r3, #7
 80029ec:	d835      	bhi.n	8002a5a <LCD_Scan_Dir+0x3ce>
 80029ee:	a201      	add	r2, pc, #4	; (adr r2, 80029f4 <LCD_Scan_Dir+0x368>)
 80029f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f4:	08002a15 	.word	0x08002a15
 80029f8:	08002a1f 	.word	0x08002a1f
 80029fc:	08002a29 	.word	0x08002a29
 8002a00:	08002a5b 	.word	0x08002a5b
 8002a04:	08002a33 	.word	0x08002a33
 8002a08:	08002a3d 	.word	0x08002a3d
 8002a0c:	08002a47 	.word	0x08002a47
 8002a10:	08002a51 	.word	0x08002a51
		{
			case L2R_U2D://从左到右,从上到下
				regval|=(1<<5)|(1<<4)|(0<<3);
 8002a14:	89fb      	ldrh	r3, [r7, #14]
 8002a16:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002a1a:	81fb      	strh	r3, [r7, #14]
				break;
 8002a1c:	e01d      	b.n	8002a5a <LCD_Scan_Dir+0x3ce>
			case L2R_D2U://从左到右,从下到上
				regval|=(0<<5)|(1<<4)|(0<<3);
 8002a1e:	89fb      	ldrh	r3, [r7, #14]
 8002a20:	f043 0310 	orr.w	r3, r3, #16
 8002a24:	81fb      	strh	r3, [r7, #14]
				break;
 8002a26:	e018      	b.n	8002a5a <LCD_Scan_Dir+0x3ce>
			case R2L_U2D://从右到左,从上到下
				regval|=(1<<5)|(0<<4)|(0<<3);
 8002a28:	89fb      	ldrh	r3, [r7, #14]
 8002a2a:	f043 0320 	orr.w	r3, r3, #32
 8002a2e:	81fb      	strh	r3, [r7, #14]
				break;
 8002a30:	e013      	b.n	8002a5a <LCD_Scan_Dir+0x3ce>
			case R2L_D2U://从右到左,从下到上
				regval|=(0<<5)|(0<<4)|(0<<3);
				break;
			case U2D_L2R://从上到下,从左到右
				regval|=(1<<5)|(1<<4)|(1<<3);
 8002a32:	89fb      	ldrh	r3, [r7, #14]
 8002a34:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8002a38:	81fb      	strh	r3, [r7, #14]
				break;
 8002a3a:	e00e      	b.n	8002a5a <LCD_Scan_Dir+0x3ce>
			case U2D_R2L://从上到下,从右到左
				regval|=(1<<5)|(0<<4)|(1<<3);
 8002a3c:	89fb      	ldrh	r3, [r7, #14]
 8002a3e:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8002a42:	81fb      	strh	r3, [r7, #14]
				break;
 8002a44:	e009      	b.n	8002a5a <LCD_Scan_Dir+0x3ce>
			case D2U_L2R://从下到上,从左到右
				regval|=(0<<5)|(1<<4)|(1<<3);
 8002a46:	89fb      	ldrh	r3, [r7, #14]
 8002a48:	f043 0318 	orr.w	r3, r3, #24
 8002a4c:	81fb      	strh	r3, [r7, #14]
				break;
 8002a4e:	e004      	b.n	8002a5a <LCD_Scan_Dir+0x3ce>
			case D2U_R2L://从下到上,从右到左
				regval|=(0<<5)|(0<<4)|(1<<3);
 8002a50:	89fb      	ldrh	r3, [r7, #14]
 8002a52:	f043 0308 	orr.w	r3, r3, #8
 8002a56:	81fb      	strh	r3, [r7, #14]
				break;
 8002a58:	bf00      	nop
		}
		dirreg=0X03;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	81bb      	strh	r3, [r7, #12]
		regval|=1<<12;
 8002a5e:	89fb      	ldrh	r3, [r7, #14]
 8002a60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a64:	81fb      	strh	r3, [r7, #14]
		LCD_WriteReg(dirreg,regval);
 8002a66:	89fa      	ldrh	r2, [r7, #14]
 8002a68:	89bb      	ldrh	r3, [r7, #12]
 8002a6a:	4611      	mov	r1, r2
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff fca3 	bl	80023b8 <LCD_WriteReg>
	}
}
 8002a72:	bf00      	nop
 8002a74:	bf00      	nop
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	200000d0 	.word	0x200000d0

08002a80 <LCD_DrawPoint>:
//画点
//x,y:坐标
//POINT_COLOR:此点的颜色
void LCD_DrawPoint(uint16_t x,uint16_t y)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	460a      	mov	r2, r1
 8002a8a:	80fb      	strh	r3, [r7, #6]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	80bb      	strh	r3, [r7, #4]
	LCD_SetCursor(x,y);		//设置光标位置
 8002a90:	88ba      	ldrh	r2, [r7, #4]
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	4611      	mov	r1, r2
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff fcc8 	bl	800242c <LCD_SetCursor>
	LCD_WriteRAM_Prepare();	//开始写入GRAM
 8002a9c:	f7ff fcb6 	bl	800240c <LCD_WriteRAM_Prepare>
	LCD->LCD_RAM=POINT_COLOR;
 8002aa0:	4b03      	ldr	r3, [pc, #12]	; (8002ab0 <LCD_DrawPoint+0x30>)
 8002aa2:	4a04      	ldr	r2, [pc, #16]	; (8002ab4 <LCD_DrawPoint+0x34>)
 8002aa4:	8812      	ldrh	r2, [r2, #0]
 8002aa6:	805a      	strh	r2, [r3, #2]
}
 8002aa8:	bf00      	nop
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	6c00007e 	.word	0x6c00007e
 8002ab4:	200000ca 	.word	0x200000ca

08002ab8 <LCD_Fast_DrawPoint>:
//快速画点
//x,y:坐标
//color:颜色
void LCD_Fast_DrawPoint(uint16_t x,uint16_t y,uint16_t color)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	80fb      	strh	r3, [r7, #6]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	80bb      	strh	r3, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	807b      	strh	r3, [r7, #2]
	if(lcddev.id==0X9341||lcddev.id==0X5310)
 8002aca:	4b85      	ldr	r3, [pc, #532]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002acc:	889b      	ldrh	r3, [r3, #4]
 8002ace:	f249 3241 	movw	r2, #37697	; 0x9341
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d005      	beq.n	8002ae2 <LCD_Fast_DrawPoint+0x2a>
 8002ad6:	4b82      	ldr	r3, [pc, #520]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002ad8:	889b      	ldrh	r3, [r3, #4]
 8002ada:	f245 3210 	movw	r2, #21264	; 0x5310
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d122      	bne.n	8002b28 <LCD_Fast_DrawPoint+0x70>
	{
		LCD_WR_REG(lcddev.setxcmd);
 8002ae2:	4b7f      	ldr	r3, [pc, #508]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002ae4:	895b      	ldrh	r3, [r3, #10]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff fc2c 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 8002aec:	88fb      	ldrh	r3, [r7, #6]
 8002aee:	0a1b      	lsrs	r3, r3, #8
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff fc3a 	bl	800236c <LCD_WR_DATA>
 8002af8:	88fb      	ldrh	r3, [r7, #6]
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff fc34 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8002b04:	4b76      	ldr	r3, [pc, #472]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002b06:	899b      	ldrh	r3, [r3, #12]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff fc1b 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 8002b0e:	88bb      	ldrh	r3, [r7, #4]
 8002b10:	0a1b      	lsrs	r3, r3, #8
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff fc29 	bl	800236c <LCD_WR_DATA>
 8002b1a:	88bb      	ldrh	r3, [r7, #4]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff fc23 	bl	800236c <LCD_WR_DATA>
 8002b26:	e0cf      	b.n	8002cc8 <LCD_Fast_DrawPoint+0x210>
	}else if(lcddev.id==0X5510)
 8002b28:	4b6d      	ldr	r3, [pc, #436]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002b2a:	889b      	ldrh	r3, [r3, #4]
 8002b2c:	f245 5210 	movw	r2, #21776	; 0x5510
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d130      	bne.n	8002b96 <LCD_Fast_DrawPoint+0xde>
	{
		LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(x>>8);
 8002b34:	4b6a      	ldr	r3, [pc, #424]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002b36:	895b      	ldrh	r3, [r3, #10]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7ff fc03 	bl	8002344 <LCD_WR_REG>
 8002b3e:	88fb      	ldrh	r3, [r7, #6]
 8002b40:	0a1b      	lsrs	r3, r3, #8
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff fc11 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(x&0XFF);
 8002b4a:	4b65      	ldr	r3, [pc, #404]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002b4c:	895b      	ldrh	r3, [r3, #10]
 8002b4e:	3301      	adds	r3, #1
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7ff fbf6 	bl	8002344 <LCD_WR_REG>
 8002b58:	88fb      	ldrh	r3, [r7, #6]
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff fc04 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(y>>8);
 8002b64:	4b5e      	ldr	r3, [pc, #376]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002b66:	899b      	ldrh	r3, [r3, #12]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff fbeb 	bl	8002344 <LCD_WR_REG>
 8002b6e:	88bb      	ldrh	r3, [r7, #4]
 8002b70:	0a1b      	lsrs	r3, r3, #8
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff fbf9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(y&0XFF);
 8002b7a:	4b59      	ldr	r3, [pc, #356]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002b7c:	899b      	ldrh	r3, [r3, #12]
 8002b7e:	3301      	adds	r3, #1
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fbde 	bl	8002344 <LCD_WR_REG>
 8002b88:	88bb      	ldrh	r3, [r7, #4]
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff fbec 	bl	800236c <LCD_WR_DATA>
 8002b94:	e098      	b.n	8002cc8 <LCD_Fast_DrawPoint+0x210>
	}else if(lcddev.id==0X1963)
 8002b96:	4b52      	ldr	r3, [pc, #328]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002b98:	889b      	ldrh	r3, [r3, #4]
 8002b9a:	f641 1263 	movw	r2, #6499	; 0x1963
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d145      	bne.n	8002c2e <LCD_Fast_DrawPoint+0x176>
	{
		if(lcddev.dir==0)x=lcddev.width-1-x;
 8002ba2:	4b4f      	ldr	r3, [pc, #316]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002ba4:	799b      	ldrb	r3, [r3, #6]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d106      	bne.n	8002bb8 <LCD_Fast_DrawPoint+0x100>
 8002baa:	4b4d      	ldr	r3, [pc, #308]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002bac:	881a      	ldrh	r2, [r3, #0]
 8002bae:	88fb      	ldrh	r3, [r7, #6]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	80fb      	strh	r3, [r7, #6]
		LCD_WR_REG(lcddev.setxcmd);
 8002bb8:	4b49      	ldr	r3, [pc, #292]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002bba:	895b      	ldrh	r3, [r3, #10]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fbc1 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 8002bc2:	88fb      	ldrh	r3, [r7, #6]
 8002bc4:	0a1b      	lsrs	r3, r3, #8
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff fbcf 	bl	800236c <LCD_WR_DATA>
 8002bce:	88fb      	ldrh	r3, [r7, #6]
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff fbc9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 8002bda:	88fb      	ldrh	r3, [r7, #6]
 8002bdc:	0a1b      	lsrs	r3, r3, #8
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fbc3 	bl	800236c <LCD_WR_DATA>
 8002be6:	88fb      	ldrh	r3, [r7, #6]
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff fbbd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8002bf2:	4b3b      	ldr	r3, [pc, #236]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002bf4:	899b      	ldrh	r3, [r3, #12]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff fba4 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 8002bfc:	88bb      	ldrh	r3, [r7, #4]
 8002bfe:	0a1b      	lsrs	r3, r3, #8
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff fbb2 	bl	800236c <LCD_WR_DATA>
 8002c08:	88bb      	ldrh	r3, [r7, #4]
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff fbac 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 8002c14:	88bb      	ldrh	r3, [r7, #4]
 8002c16:	0a1b      	lsrs	r3, r3, #8
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7ff fba6 	bl	800236c <LCD_WR_DATA>
 8002c20:	88bb      	ldrh	r3, [r7, #4]
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff fba0 	bl	800236c <LCD_WR_DATA>
 8002c2c:	e04c      	b.n	8002cc8 <LCD_Fast_DrawPoint+0x210>
	}else if(lcddev.id==0X6804)
 8002c2e:	4b2c      	ldr	r3, [pc, #176]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002c30:	889b      	ldrh	r3, [r3, #4]
 8002c32:	f646 0204 	movw	r2, #26628	; 0x6804
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d12d      	bne.n	8002c96 <LCD_Fast_DrawPoint+0x1de>
	{
		if(lcddev.dir==1)x=lcddev.width-1-x;//横屏时处理
 8002c3a:	4b29      	ldr	r3, [pc, #164]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002c3c:	799b      	ldrb	r3, [r3, #6]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d106      	bne.n	8002c50 <LCD_Fast_DrawPoint+0x198>
 8002c42:	4b27      	ldr	r3, [pc, #156]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002c44:	881a      	ldrh	r2, [r3, #0]
 8002c46:	88fb      	ldrh	r3, [r7, #6]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	80fb      	strh	r3, [r7, #6]
		LCD_WR_REG(lcddev.setxcmd);
 8002c50:	4b23      	ldr	r3, [pc, #140]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002c52:	895b      	ldrh	r3, [r3, #10]
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff fb75 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 8002c5a:	88fb      	ldrh	r3, [r7, #6]
 8002c5c:	0a1b      	lsrs	r3, r3, #8
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff fb83 	bl	800236c <LCD_WR_DATA>
 8002c66:	88fb      	ldrh	r3, [r7, #6]
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff fb7d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8002c72:	4b1b      	ldr	r3, [pc, #108]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002c74:	899b      	ldrh	r3, [r3, #12]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff fb64 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 8002c7c:	88bb      	ldrh	r3, [r7, #4]
 8002c7e:	0a1b      	lsrs	r3, r3, #8
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7ff fb72 	bl	800236c <LCD_WR_DATA>
 8002c88:	88bb      	ldrh	r3, [r7, #4]
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff fb6c 	bl	800236c <LCD_WR_DATA>
 8002c94:	e018      	b.n	8002cc8 <LCD_Fast_DrawPoint+0x210>
	}else
	{
 		if(lcddev.dir==1)x=lcddev.width-1-x;//横屏其实就是调转x,y坐标
 8002c96:	4b12      	ldr	r3, [pc, #72]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002c98:	799b      	ldrb	r3, [r3, #6]
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d106      	bne.n	8002cac <LCD_Fast_DrawPoint+0x1f4>
 8002c9e:	4b10      	ldr	r3, [pc, #64]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002ca0:	881a      	ldrh	r2, [r3, #0]
 8002ca2:	88fb      	ldrh	r3, [r7, #6]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	80fb      	strh	r3, [r7, #6]
		LCD_WriteReg(lcddev.setxcmd,x);
 8002cac:	4b0c      	ldr	r3, [pc, #48]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002cae:	895b      	ldrh	r3, [r3, #10]
 8002cb0:	88fa      	ldrh	r2, [r7, #6]
 8002cb2:	4611      	mov	r1, r2
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7ff fb7f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(lcddev.setycmd,y);
 8002cba:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002cbc:	899b      	ldrh	r3, [r3, #12]
 8002cbe:	88ba      	ldrh	r2, [r7, #4]
 8002cc0:	4611      	mov	r1, r2
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7ff fb78 	bl	80023b8 <LCD_WriteReg>
	}
	LCD->LCD_REG=lcddev.wramcmd;
 8002cc8:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <LCD_Fast_DrawPoint+0x22c>)
 8002cca:	4a05      	ldr	r2, [pc, #20]	; (8002ce0 <LCD_Fast_DrawPoint+0x228>)
 8002ccc:	8912      	ldrh	r2, [r2, #8]
 8002cce:	801a      	strh	r2, [r3, #0]
	LCD->LCD_RAM=color;
 8002cd0:	4a04      	ldr	r2, [pc, #16]	; (8002ce4 <LCD_Fast_DrawPoint+0x22c>)
 8002cd2:	887b      	ldrh	r3, [r7, #2]
 8002cd4:	8053      	strh	r3, [r2, #2]
}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200000d0 	.word	0x200000d0
 8002ce4:	6c00007e 	.word	0x6c00007e

08002ce8 <LCD_SSD_BackLightSet>:
//SSD1963 背光设置
//pwm:背光等级,0~100.越大越亮.
void LCD_SSD_BackLightSet(uint8_t pwm)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	71fb      	strb	r3, [r7, #7]
	LCD_WR_REG(0xBE);	//配置PWM输出
 8002cf2:	20be      	movs	r0, #190	; 0xbe
 8002cf4:	f7ff fb26 	bl	8002344 <LCD_WR_REG>
	LCD_WR_DATA(0x05);	//1设置PWM频率
 8002cf8:	2005      	movs	r0, #5
 8002cfa:	f7ff fb37 	bl	800236c <LCD_WR_DATA>
	LCD_WR_DATA(pwm*2.55);//2设置PWM占空比
 8002cfe:	79fb      	ldrb	r3, [r7, #7]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7fd fbb3 	bl	800046c <__aeabi_i2d>
 8002d06:	a310      	add	r3, pc, #64	; (adr r3, 8002d48 <LCD_SSD_BackLightSet+0x60>)
 8002d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0c:	f7fd fc18 	bl	8000540 <__aeabi_dmul>
 8002d10:	4602      	mov	r2, r0
 8002d12:	460b      	mov	r3, r1
 8002d14:	4610      	mov	r0, r2
 8002d16:	4619      	mov	r1, r3
 8002d18:	f7fd fec2 	bl	8000aa0 <__aeabi_d2uiz>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff fb23 	bl	800236c <LCD_WR_DATA>
	LCD_WR_DATA(0x01);	//3设置C
 8002d26:	2001      	movs	r0, #1
 8002d28:	f7ff fb20 	bl	800236c <LCD_WR_DATA>
	LCD_WR_DATA(0xFF);	//4设置D
 8002d2c:	20ff      	movs	r0, #255	; 0xff
 8002d2e:	f7ff fb1d 	bl	800236c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);	//5设置E
 8002d32:	2000      	movs	r0, #0
 8002d34:	f7ff fb1a 	bl	800236c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);	//6设置F
 8002d38:	2000      	movs	r0, #0
 8002d3a:	f7ff fb17 	bl	800236c <LCD_WR_DATA>
}
 8002d3e:	bf00      	nop
 8002d40:	3708      	adds	r7, #8
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	66666666 	.word	0x66666666
 8002d4c:	40046666 	.word	0x40046666

08002d50 <LCD_Display_Dir>:

//设置LCD显示方向
//dir:0,竖屏；1,横屏
void LCD_Display_Dir(uint8_t dir)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	71fb      	strb	r3, [r7, #7]
	if(dir==0)			//竖屏
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d177      	bne.n	8002e50 <LCD_Display_Dir+0x100>
	{
		lcddev.dir=0;	//竖屏
 8002d60:	4b80      	ldr	r3, [pc, #512]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	719a      	strb	r2, [r3, #6]
		lcddev.width=240;
 8002d66:	4b7f      	ldr	r3, [pc, #508]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002d68:	22f0      	movs	r2, #240	; 0xf0
 8002d6a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8002d6c:	4b7d      	ldr	r3, [pc, #500]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002d6e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002d72:	805a      	strh	r2, [r3, #2]
		if(lcddev.id==0X9341||lcddev.id==0X6804||lcddev.id==0X5310)
 8002d74:	4b7b      	ldr	r3, [pc, #492]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002d76:	889b      	ldrh	r3, [r3, #4]
 8002d78:	f249 3241 	movw	r2, #37697	; 0x9341
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d00b      	beq.n	8002d98 <LCD_Display_Dir+0x48>
 8002d80:	4b78      	ldr	r3, [pc, #480]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002d82:	889b      	ldrh	r3, [r3, #4]
 8002d84:	f646 0204 	movw	r2, #26628	; 0x6804
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d005      	beq.n	8002d98 <LCD_Display_Dir+0x48>
 8002d8c:	4b75      	ldr	r3, [pc, #468]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002d8e:	889b      	ldrh	r3, [r3, #4]
 8002d90:	f245 3210 	movw	r2, #21264	; 0x5310
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d11e      	bne.n	8002dd6 <LCD_Display_Dir+0x86>
		{
			lcddev.wramcmd=0X2C;
 8002d98:	4b72      	ldr	r3, [pc, #456]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002d9a:	222c      	movs	r2, #44	; 0x2c
 8002d9c:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A;
 8002d9e:	4b71      	ldr	r3, [pc, #452]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002da0:	222a      	movs	r2, #42	; 0x2a
 8002da2:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;
 8002da4:	4b6f      	ldr	r3, [pc, #444]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002da6:	222b      	movs	r2, #43	; 0x2b
 8002da8:	819a      	strh	r2, [r3, #12]
			if(lcddev.id==0X6804||lcddev.id==0X5310)
 8002daa:	4b6e      	ldr	r3, [pc, #440]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002dac:	889b      	ldrh	r3, [r3, #4]
 8002dae:	f646 0204 	movw	r2, #26628	; 0x6804
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d006      	beq.n	8002dc4 <LCD_Display_Dir+0x74>
 8002db6:	4b6b      	ldr	r3, [pc, #428]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002db8:	889b      	ldrh	r3, [r3, #4]
 8002dba:	f245 3210 	movw	r2, #21264	; 0x5310
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	f040 80c7 	bne.w	8002f52 <LCD_Display_Dir+0x202>
			{
				lcddev.width=320;
 8002dc4:	4b67      	ldr	r3, [pc, #412]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002dc6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002dca:	801a      	strh	r2, [r3, #0]
				lcddev.height=480;
 8002dcc:	4b65      	ldr	r3, [pc, #404]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002dce:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002dd2:	805a      	strh	r2, [r3, #2]
			if(lcddev.id==0X6804||lcddev.id==0X5310)
 8002dd4:	e0bd      	b.n	8002f52 <LCD_Display_Dir+0x202>
			}
		}else if(lcddev.id==0x5510)
 8002dd6:	4b63      	ldr	r3, [pc, #396]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002dd8:	889b      	ldrh	r3, [r3, #4]
 8002dda:	f245 5210 	movw	r2, #21776	; 0x5510
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d114      	bne.n	8002e0c <LCD_Display_Dir+0xbc>
		{
			lcddev.wramcmd=0X2C00;
 8002de2:	4b60      	ldr	r3, [pc, #384]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002de4:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8002de8:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A00;
 8002dea:	4b5e      	ldr	r3, [pc, #376]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002dec:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8002df0:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B00;
 8002df2:	4b5c      	ldr	r3, [pc, #368]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002df4:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8002df8:	819a      	strh	r2, [r3, #12]
			lcddev.width=480;
 8002dfa:	4b5a      	ldr	r3, [pc, #360]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002dfc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002e00:	801a      	strh	r2, [r3, #0]
			lcddev.height=800;
 8002e02:	4b58      	ldr	r3, [pc, #352]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e04:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002e08:	805a      	strh	r2, [r3, #2]
 8002e0a:	e0a3      	b.n	8002f54 <LCD_Display_Dir+0x204>
		}else if(lcddev.id==0X1963)
 8002e0c:	4b55      	ldr	r3, [pc, #340]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e0e:	889b      	ldrh	r3, [r3, #4]
 8002e10:	f641 1263 	movw	r2, #6499	; 0x1963
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d111      	bne.n	8002e3c <LCD_Display_Dir+0xec>
		{
			lcddev.wramcmd=0X2C;	//设置写入GRAM的指令
 8002e18:	4b52      	ldr	r3, [pc, #328]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e1a:	222c      	movs	r2, #44	; 0x2c
 8002e1c:	811a      	strh	r2, [r3, #8]
			lcddev.setxcmd=0X2B;	//设置写X坐标指令
 8002e1e:	4b51      	ldr	r3, [pc, #324]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e20:	222b      	movs	r2, #43	; 0x2b
 8002e22:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2A;	//设置写Y坐标指令
 8002e24:	4b4f      	ldr	r3, [pc, #316]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e26:	222a      	movs	r2, #42	; 0x2a
 8002e28:	819a      	strh	r2, [r3, #12]
			lcddev.width=480;		//设置宽度480
 8002e2a:	4b4e      	ldr	r3, [pc, #312]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e2c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002e30:	801a      	strh	r2, [r3, #0]
			lcddev.height=800;		//设置高度800
 8002e32:	4b4c      	ldr	r3, [pc, #304]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e34:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002e38:	805a      	strh	r2, [r3, #2]
 8002e3a:	e08b      	b.n	8002f54 <LCD_Display_Dir+0x204>
		}else
		{
			lcddev.wramcmd=0X22;
 8002e3c:	4b49      	ldr	r3, [pc, #292]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e3e:	2222      	movs	r2, #34	; 0x22
 8002e40:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X20;
 8002e42:	4b48      	ldr	r3, [pc, #288]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e44:	2220      	movs	r2, #32
 8002e46:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X21;
 8002e48:	4b46      	ldr	r3, [pc, #280]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e4a:	2221      	movs	r2, #33	; 0x21
 8002e4c:	819a      	strh	r2, [r3, #12]
 8002e4e:	e081      	b.n	8002f54 <LCD_Display_Dir+0x204>
		}
	}else 				//横屏
	{
		lcddev.dir=1;	//横屏
 8002e50:	4b44      	ldr	r3, [pc, #272]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e52:	2201      	movs	r2, #1
 8002e54:	719a      	strb	r2, [r3, #6]
		lcddev.width=320;
 8002e56:	4b43      	ldr	r3, [pc, #268]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e58:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002e5c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8002e5e:	4b41      	ldr	r3, [pc, #260]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e60:	22f0      	movs	r2, #240	; 0xf0
 8002e62:	805a      	strh	r2, [r3, #2]
		if(lcddev.id==0X9341||lcddev.id==0X5310)
 8002e64:	4b3f      	ldr	r3, [pc, #252]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e66:	889b      	ldrh	r3, [r3, #4]
 8002e68:	f249 3241 	movw	r2, #37697	; 0x9341
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d005      	beq.n	8002e7c <LCD_Display_Dir+0x12c>
 8002e70:	4b3c      	ldr	r3, [pc, #240]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e72:	889b      	ldrh	r3, [r3, #4]
 8002e74:	f245 3210 	movw	r2, #21264	; 0x5310
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d109      	bne.n	8002e90 <LCD_Display_Dir+0x140>
		{
			lcddev.wramcmd=0X2C;
 8002e7c:	4b39      	ldr	r3, [pc, #228]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e7e:	222c      	movs	r2, #44	; 0x2c
 8002e80:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A;
 8002e82:	4b38      	ldr	r3, [pc, #224]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e84:	222a      	movs	r2, #42	; 0x2a
 8002e86:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;
 8002e88:	4b36      	ldr	r3, [pc, #216]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e8a:	222b      	movs	r2, #43	; 0x2b
 8002e8c:	819a      	strh	r2, [r3, #12]
 8002e8e:	e04b      	b.n	8002f28 <LCD_Display_Dir+0x1d8>
		}else if(lcddev.id==0X6804)
 8002e90:	4b34      	ldr	r3, [pc, #208]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e92:	889b      	ldrh	r3, [r3, #4]
 8002e94:	f646 0204 	movw	r2, #26628	; 0x6804
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d109      	bne.n	8002eb0 <LCD_Display_Dir+0x160>
		{
 			lcddev.wramcmd=0X2C;
 8002e9c:	4b31      	ldr	r3, [pc, #196]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002e9e:	222c      	movs	r2, #44	; 0x2c
 8002ea0:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2B;
 8002ea2:	4b30      	ldr	r3, [pc, #192]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002ea4:	222b      	movs	r2, #43	; 0x2b
 8002ea6:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2A;
 8002ea8:	4b2e      	ldr	r3, [pc, #184]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002eaa:	222a      	movs	r2, #42	; 0x2a
 8002eac:	819a      	strh	r2, [r3, #12]
 8002eae:	e03b      	b.n	8002f28 <LCD_Display_Dir+0x1d8>
		}else if(lcddev.id==0x5510)
 8002eb0:	4b2c      	ldr	r3, [pc, #176]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002eb2:	889b      	ldrh	r3, [r3, #4]
 8002eb4:	f245 5210 	movw	r2, #21776	; 0x5510
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d114      	bne.n	8002ee6 <LCD_Display_Dir+0x196>
		{
			lcddev.wramcmd=0X2C00;
 8002ebc:	4b29      	ldr	r3, [pc, #164]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002ebe:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8002ec2:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A00;
 8002ec4:	4b27      	ldr	r3, [pc, #156]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002ec6:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8002eca:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B00;
 8002ecc:	4b25      	ldr	r3, [pc, #148]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002ece:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8002ed2:	819a      	strh	r2, [r3, #12]
			lcddev.width=800;
 8002ed4:	4b23      	ldr	r3, [pc, #140]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002ed6:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002eda:	801a      	strh	r2, [r3, #0]
			lcddev.height=480;
 8002edc:	4b21      	ldr	r3, [pc, #132]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002ede:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002ee2:	805a      	strh	r2, [r3, #2]
 8002ee4:	e020      	b.n	8002f28 <LCD_Display_Dir+0x1d8>
		}else if(lcddev.id==0X1963)
 8002ee6:	4b1f      	ldr	r3, [pc, #124]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002ee8:	889b      	ldrh	r3, [r3, #4]
 8002eea:	f641 1263 	movw	r2, #6499	; 0x1963
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d111      	bne.n	8002f16 <LCD_Display_Dir+0x1c6>
		{
			lcddev.wramcmd=0X2C;	//设置写入GRAM的指令
 8002ef2:	4b1c      	ldr	r3, [pc, #112]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002ef4:	222c      	movs	r2, #44	; 0x2c
 8002ef6:	811a      	strh	r2, [r3, #8]
			lcddev.setxcmd=0X2A;	//设置写X坐标指令
 8002ef8:	4b1a      	ldr	r3, [pc, #104]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002efa:	222a      	movs	r2, #42	; 0x2a
 8002efc:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;	//设置写Y坐标指令
 8002efe:	4b19      	ldr	r3, [pc, #100]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002f00:	222b      	movs	r2, #43	; 0x2b
 8002f02:	819a      	strh	r2, [r3, #12]
			lcddev.width=800;		//设置宽度800
 8002f04:	4b17      	ldr	r3, [pc, #92]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002f06:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002f0a:	801a      	strh	r2, [r3, #0]
			lcddev.height=480;		//设置高度480
 8002f0c:	4b15      	ldr	r3, [pc, #84]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002f0e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002f12:	805a      	strh	r2, [r3, #2]
 8002f14:	e008      	b.n	8002f28 <LCD_Display_Dir+0x1d8>
		}else
		{
			lcddev.wramcmd=0X22;
 8002f16:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002f18:	2222      	movs	r2, #34	; 0x22
 8002f1a:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X21;
 8002f1c:	4b11      	ldr	r3, [pc, #68]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002f1e:	2221      	movs	r2, #33	; 0x21
 8002f20:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X20;
 8002f22:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002f24:	2220      	movs	r2, #32
 8002f26:	819a      	strh	r2, [r3, #12]
		}
		if(lcddev.id==0X6804||lcddev.id==0X5310)
 8002f28:	4b0e      	ldr	r3, [pc, #56]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002f2a:	889b      	ldrh	r3, [r3, #4]
 8002f2c:	f646 0204 	movw	r2, #26628	; 0x6804
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d005      	beq.n	8002f40 <LCD_Display_Dir+0x1f0>
 8002f34:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002f36:	889b      	ldrh	r3, [r3, #4]
 8002f38:	f245 3210 	movw	r2, #21264	; 0x5310
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d109      	bne.n	8002f54 <LCD_Display_Dir+0x204>
		{
			lcddev.width=480;
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002f42:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002f46:	801a      	strh	r2, [r3, #0]
			lcddev.height=320;
 8002f48:	4b06      	ldr	r3, [pc, #24]	; (8002f64 <LCD_Display_Dir+0x214>)
 8002f4a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002f4e:	805a      	strh	r2, [r3, #2]
 8002f50:	e000      	b.n	8002f54 <LCD_Display_Dir+0x204>
			if(lcddev.id==0X6804||lcddev.id==0X5310)
 8002f52:	bf00      	nop
		}
	}
	LCD_Scan_Dir(DFT_SCAN_DIR);	//默认扫描方向
 8002f54:	2000      	movs	r0, #0
 8002f56:	f7ff fb99 	bl	800268c <LCD_Scan_Dir>
}
 8002f5a:	bf00      	nop
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	200000d0 	.word	0x200000d0

08002f68 <LCD_Init>:
}
//初始化lcd
//该初始化函数可以初始化各种ILI93XX液晶,但是其他函数是基于ILI9320的!!!
//在其他型号的驱动芯片上没有测试!
void LCD_Init(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0

//  FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure);  //初始化FSMC配置

//  FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM4, ENABLE);  // 使能BANK1

 	HAL_Delay(50); // delay 50 ms
 8002f6c:	2032      	movs	r0, #50	; 0x32
 8002f6e:	f004 fdd5 	bl	8007b1c <HAL_Delay>
 	LCD_WriteReg(0x0000,0x0001);
 8002f72:	2101      	movs	r1, #1
 8002f74:	2000      	movs	r0, #0
 8002f76:	f7ff fa1f 	bl	80023b8 <LCD_WriteReg>
	HAL_Delay(50); // delay 50 ms
 8002f7a:	2032      	movs	r0, #50	; 0x32
 8002f7c:	f004 fdce 	bl	8007b1c <HAL_Delay>
  	lcddev.id = LCD_ReadReg(0x0000);
 8002f80:	2000      	movs	r0, #0
 8002f82:	f7ff fa2f 	bl	80023e4 <LCD_ReadReg>
 8002f86:	4603      	mov	r3, r0
 8002f88:	461a      	mov	r2, r3
 8002f8a:	4b96      	ldr	r3, [pc, #600]	; (80031e4 <LCD_Init+0x27c>)
 8002f8c:	809a      	strh	r2, [r3, #4]
   	if(lcddev.id<0XFF||lcddev.id==0XFFFF||lcddev.id==0X9300)//读到ID不正确,新增lcddev.id==0X9300判断，因为9341在未被复位的情况下会被读成9300
 8002f8e:	4b95      	ldr	r3, [pc, #596]	; (80031e4 <LCD_Init+0x27c>)
 8002f90:	889b      	ldrh	r3, [r3, #4]
 8002f92:	2bfe      	cmp	r3, #254	; 0xfe
 8002f94:	d90b      	bls.n	8002fae <LCD_Init+0x46>
 8002f96:	4b93      	ldr	r3, [pc, #588]	; (80031e4 <LCD_Init+0x27c>)
 8002f98:	889b      	ldrh	r3, [r3, #4]
 8002f9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d005      	beq.n	8002fae <LCD_Init+0x46>
 8002fa2:	4b90      	ldr	r3, [pc, #576]	; (80031e4 <LCD_Init+0x27c>)
 8002fa4:	889b      	ldrh	r3, [r3, #4]
 8002fa6:	f5b3 4f13 	cmp.w	r3, #37632	; 0x9300
 8002faa:	f040 80e9 	bne.w	8003180 <LCD_Init+0x218>
	{
 		//尝试9341 ID的读取
		LCD_WR_REG(0XD3);
 8002fae:	20d3      	movs	r0, #211	; 0xd3
 8002fb0:	f7ff f9c8 	bl	8002344 <LCD_WR_REG>
		lcddev.id=LCD_RD_DATA();	//dummy read
 8002fb4:	f7ff f9ee 	bl	8002394 <LCD_RD_DATA>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	461a      	mov	r2, r3
 8002fbc:	4b89      	ldr	r3, [pc, #548]	; (80031e4 <LCD_Init+0x27c>)
 8002fbe:	809a      	strh	r2, [r3, #4]
 		lcddev.id=LCD_RD_DATA();	//读到0X00
 8002fc0:	f7ff f9e8 	bl	8002394 <LCD_RD_DATA>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	4b86      	ldr	r3, [pc, #536]	; (80031e4 <LCD_Init+0x27c>)
 8002fca:	809a      	strh	r2, [r3, #4]
  		lcddev.id=LCD_RD_DATA();   	//读取93
 8002fcc:	f7ff f9e2 	bl	8002394 <LCD_RD_DATA>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	4b83      	ldr	r3, [pc, #524]	; (80031e4 <LCD_Init+0x27c>)
 8002fd6:	809a      	strh	r2, [r3, #4]
 		lcddev.id<<=8;
 8002fd8:	4b82      	ldr	r3, [pc, #520]	; (80031e4 <LCD_Init+0x27c>)
 8002fda:	889b      	ldrh	r3, [r3, #4]
 8002fdc:	021b      	lsls	r3, r3, #8
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	4b80      	ldr	r3, [pc, #512]	; (80031e4 <LCD_Init+0x27c>)
 8002fe2:	809a      	strh	r2, [r3, #4]
		lcddev.id|=LCD_RD_DATA();  	//读取41
 8002fe4:	f7ff f9d6 	bl	8002394 <LCD_RD_DATA>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	461a      	mov	r2, r3
 8002fec:	4b7d      	ldr	r3, [pc, #500]	; (80031e4 <LCD_Init+0x27c>)
 8002fee:	889b      	ldrh	r3, [r3, #4]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	4b7b      	ldr	r3, [pc, #492]	; (80031e4 <LCD_Init+0x27c>)
 8002ff6:	809a      	strh	r2, [r3, #4]
 		if(lcddev.id!=0X9341)		//非9341,尝试是不是6804
 8002ff8:	4b7a      	ldr	r3, [pc, #488]	; (80031e4 <LCD_Init+0x27c>)
 8002ffa:	889b      	ldrh	r3, [r3, #4]
 8002ffc:	f249 3241 	movw	r2, #37697	; 0x9341
 8003000:	4293      	cmp	r3, r2
 8003002:	f000 80bd 	beq.w	8003180 <LCD_Init+0x218>
		{
 			LCD_WR_REG(0XBF);
 8003006:	20bf      	movs	r0, #191	; 0xbf
 8003008:	f7ff f99c 	bl	8002344 <LCD_WR_REG>
			lcddev.id=LCD_RD_DATA(); 	//dummy read
 800300c:	f7ff f9c2 	bl	8002394 <LCD_RD_DATA>
 8003010:	4603      	mov	r3, r0
 8003012:	461a      	mov	r2, r3
 8003014:	4b73      	ldr	r3, [pc, #460]	; (80031e4 <LCD_Init+0x27c>)
 8003016:	809a      	strh	r2, [r3, #4]
	 		lcddev.id=LCD_RD_DATA();   	//读回0X01
 8003018:	f7ff f9bc 	bl	8002394 <LCD_RD_DATA>
 800301c:	4603      	mov	r3, r0
 800301e:	461a      	mov	r2, r3
 8003020:	4b70      	ldr	r3, [pc, #448]	; (80031e4 <LCD_Init+0x27c>)
 8003022:	809a      	strh	r2, [r3, #4]
	 		lcddev.id=LCD_RD_DATA(); 	//读回0XD0
 8003024:	f7ff f9b6 	bl	8002394 <LCD_RD_DATA>
 8003028:	4603      	mov	r3, r0
 800302a:	461a      	mov	r2, r3
 800302c:	4b6d      	ldr	r3, [pc, #436]	; (80031e4 <LCD_Init+0x27c>)
 800302e:	809a      	strh	r2, [r3, #4]
	  		lcddev.id=LCD_RD_DATA();	//这里读回0X68
 8003030:	f7ff f9b0 	bl	8002394 <LCD_RD_DATA>
 8003034:	4603      	mov	r3, r0
 8003036:	461a      	mov	r2, r3
 8003038:	4b6a      	ldr	r3, [pc, #424]	; (80031e4 <LCD_Init+0x27c>)
 800303a:	809a      	strh	r2, [r3, #4]
			lcddev.id<<=8;
 800303c:	4b69      	ldr	r3, [pc, #420]	; (80031e4 <LCD_Init+0x27c>)
 800303e:	889b      	ldrh	r3, [r3, #4]
 8003040:	021b      	lsls	r3, r3, #8
 8003042:	b29a      	uxth	r2, r3
 8003044:	4b67      	ldr	r3, [pc, #412]	; (80031e4 <LCD_Init+0x27c>)
 8003046:	809a      	strh	r2, [r3, #4]
	  		lcddev.id|=LCD_RD_DATA();	//这里读回0X04
 8003048:	f7ff f9a4 	bl	8002394 <LCD_RD_DATA>
 800304c:	4603      	mov	r3, r0
 800304e:	461a      	mov	r2, r3
 8003050:	4b64      	ldr	r3, [pc, #400]	; (80031e4 <LCD_Init+0x27c>)
 8003052:	889b      	ldrh	r3, [r3, #4]
 8003054:	4313      	orrs	r3, r2
 8003056:	b29a      	uxth	r2, r3
 8003058:	4b62      	ldr	r3, [pc, #392]	; (80031e4 <LCD_Init+0x27c>)
 800305a:	809a      	strh	r2, [r3, #4]
			if(lcddev.id!=0X6804)		//也不是6804,尝试看看是不是NT35310
 800305c:	4b61      	ldr	r3, [pc, #388]	; (80031e4 <LCD_Init+0x27c>)
 800305e:	889b      	ldrh	r3, [r3, #4]
 8003060:	f646 0204 	movw	r2, #26628	; 0x6804
 8003064:	4293      	cmp	r3, r2
 8003066:	f000 808b 	beq.w	8003180 <LCD_Init+0x218>
			{
				LCD_WR_REG(0XD4);
 800306a:	20d4      	movs	r0, #212	; 0xd4
 800306c:	f7ff f96a 	bl	8002344 <LCD_WR_REG>
				lcddev.id=LCD_RD_DATA();//dummy read
 8003070:	f7ff f990 	bl	8002394 <LCD_RD_DATA>
 8003074:	4603      	mov	r3, r0
 8003076:	461a      	mov	r2, r3
 8003078:	4b5a      	ldr	r3, [pc, #360]	; (80031e4 <LCD_Init+0x27c>)
 800307a:	809a      	strh	r2, [r3, #4]
				lcddev.id=LCD_RD_DATA();//读回0X01
 800307c:	f7ff f98a 	bl	8002394 <LCD_RD_DATA>
 8003080:	4603      	mov	r3, r0
 8003082:	461a      	mov	r2, r3
 8003084:	4b57      	ldr	r3, [pc, #348]	; (80031e4 <LCD_Init+0x27c>)
 8003086:	809a      	strh	r2, [r3, #4]
				lcddev.id=LCD_RD_DATA();//读回0X53
 8003088:	f7ff f984 	bl	8002394 <LCD_RD_DATA>
 800308c:	4603      	mov	r3, r0
 800308e:	461a      	mov	r2, r3
 8003090:	4b54      	ldr	r3, [pc, #336]	; (80031e4 <LCD_Init+0x27c>)
 8003092:	809a      	strh	r2, [r3, #4]
				lcddev.id<<=8;
 8003094:	4b53      	ldr	r3, [pc, #332]	; (80031e4 <LCD_Init+0x27c>)
 8003096:	889b      	ldrh	r3, [r3, #4]
 8003098:	021b      	lsls	r3, r3, #8
 800309a:	b29a      	uxth	r2, r3
 800309c:	4b51      	ldr	r3, [pc, #324]	; (80031e4 <LCD_Init+0x27c>)
 800309e:	809a      	strh	r2, [r3, #4]
				lcddev.id|=LCD_RD_DATA();	//这里读回0X10
 80030a0:	f7ff f978 	bl	8002394 <LCD_RD_DATA>
 80030a4:	4603      	mov	r3, r0
 80030a6:	461a      	mov	r2, r3
 80030a8:	4b4e      	ldr	r3, [pc, #312]	; (80031e4 <LCD_Init+0x27c>)
 80030aa:	889b      	ldrh	r3, [r3, #4]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	b29a      	uxth	r2, r3
 80030b0:	4b4c      	ldr	r3, [pc, #304]	; (80031e4 <LCD_Init+0x27c>)
 80030b2:	809a      	strh	r2, [r3, #4]
				if(lcddev.id!=0X5310)		//也不是NT35310,尝试看看是不是NT35510
 80030b4:	4b4b      	ldr	r3, [pc, #300]	; (80031e4 <LCD_Init+0x27c>)
 80030b6:	889b      	ldrh	r3, [r3, #4]
 80030b8:	f245 3210 	movw	r2, #21264	; 0x5310
 80030bc:	4293      	cmp	r3, r2
 80030be:	d05f      	beq.n	8003180 <LCD_Init+0x218>
				{
					LCD_WR_REG(0XDA00);
 80030c0:	f44f 405a 	mov.w	r0, #55808	; 0xda00
 80030c4:	f7ff f93e 	bl	8002344 <LCD_WR_REG>
					lcddev.id=LCD_RD_DATA();		//读回0X00
 80030c8:	f7ff f964 	bl	8002394 <LCD_RD_DATA>
 80030cc:	4603      	mov	r3, r0
 80030ce:	461a      	mov	r2, r3
 80030d0:	4b44      	ldr	r3, [pc, #272]	; (80031e4 <LCD_Init+0x27c>)
 80030d2:	809a      	strh	r2, [r3, #4]
					LCD_WR_REG(0XDB00);
 80030d4:	f44f 405b 	mov.w	r0, #56064	; 0xdb00
 80030d8:	f7ff f934 	bl	8002344 <LCD_WR_REG>
					lcddev.id=LCD_RD_DATA();		//读回0X80
 80030dc:	f7ff f95a 	bl	8002394 <LCD_RD_DATA>
 80030e0:	4603      	mov	r3, r0
 80030e2:	461a      	mov	r2, r3
 80030e4:	4b3f      	ldr	r3, [pc, #252]	; (80031e4 <LCD_Init+0x27c>)
 80030e6:	809a      	strh	r2, [r3, #4]
					lcddev.id<<=8;
 80030e8:	4b3e      	ldr	r3, [pc, #248]	; (80031e4 <LCD_Init+0x27c>)
 80030ea:	889b      	ldrh	r3, [r3, #4]
 80030ec:	021b      	lsls	r3, r3, #8
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	4b3c      	ldr	r3, [pc, #240]	; (80031e4 <LCD_Init+0x27c>)
 80030f2:	809a      	strh	r2, [r3, #4]
					LCD_WR_REG(0XDC00);
 80030f4:	f44f 405c 	mov.w	r0, #56320	; 0xdc00
 80030f8:	f7ff f924 	bl	8002344 <LCD_WR_REG>
					lcddev.id|=LCD_RD_DATA();		//读回0X00
 80030fc:	f7ff f94a 	bl	8002394 <LCD_RD_DATA>
 8003100:	4603      	mov	r3, r0
 8003102:	461a      	mov	r2, r3
 8003104:	4b37      	ldr	r3, [pc, #220]	; (80031e4 <LCD_Init+0x27c>)
 8003106:	889b      	ldrh	r3, [r3, #4]
 8003108:	4313      	orrs	r3, r2
 800310a:	b29a      	uxth	r2, r3
 800310c:	4b35      	ldr	r3, [pc, #212]	; (80031e4 <LCD_Init+0x27c>)
 800310e:	809a      	strh	r2, [r3, #4]
					if(lcddev.id==0x8000)lcddev.id=0x5510;//NT35510读回的ID是8000H,为方便区分,我们强制设置为5510
 8003110:	4b34      	ldr	r3, [pc, #208]	; (80031e4 <LCD_Init+0x27c>)
 8003112:	889b      	ldrh	r3, [r3, #4]
 8003114:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003118:	d103      	bne.n	8003122 <LCD_Init+0x1ba>
 800311a:	4b32      	ldr	r3, [pc, #200]	; (80031e4 <LCD_Init+0x27c>)
 800311c:	f245 5210 	movw	r2, #21776	; 0x5510
 8003120:	809a      	strh	r2, [r3, #4]
					if(lcddev.id!=0X5510)			//也不是NT5510,尝试看看是不是SSD1963
 8003122:	4b30      	ldr	r3, [pc, #192]	; (80031e4 <LCD_Init+0x27c>)
 8003124:	889b      	ldrh	r3, [r3, #4]
 8003126:	f245 5210 	movw	r2, #21776	; 0x5510
 800312a:	4293      	cmp	r3, r2
 800312c:	d028      	beq.n	8003180 <LCD_Init+0x218>
					{
						LCD_WR_REG(0XA1);
 800312e:	20a1      	movs	r0, #161	; 0xa1
 8003130:	f7ff f908 	bl	8002344 <LCD_WR_REG>
						lcddev.id=LCD_RD_DATA();
 8003134:	f7ff f92e 	bl	8002394 <LCD_RD_DATA>
 8003138:	4603      	mov	r3, r0
 800313a:	461a      	mov	r2, r3
 800313c:	4b29      	ldr	r3, [pc, #164]	; (80031e4 <LCD_Init+0x27c>)
 800313e:	809a      	strh	r2, [r3, #4]
						lcddev.id=LCD_RD_DATA();	//读回0X57
 8003140:	f7ff f928 	bl	8002394 <LCD_RD_DATA>
 8003144:	4603      	mov	r3, r0
 8003146:	461a      	mov	r2, r3
 8003148:	4b26      	ldr	r3, [pc, #152]	; (80031e4 <LCD_Init+0x27c>)
 800314a:	809a      	strh	r2, [r3, #4]
						lcddev.id<<=8;
 800314c:	4b25      	ldr	r3, [pc, #148]	; (80031e4 <LCD_Init+0x27c>)
 800314e:	889b      	ldrh	r3, [r3, #4]
 8003150:	021b      	lsls	r3, r3, #8
 8003152:	b29a      	uxth	r2, r3
 8003154:	4b23      	ldr	r3, [pc, #140]	; (80031e4 <LCD_Init+0x27c>)
 8003156:	809a      	strh	r2, [r3, #4]
						lcddev.id|=LCD_RD_DATA();	//读回0X61
 8003158:	f7ff f91c 	bl	8002394 <LCD_RD_DATA>
 800315c:	4603      	mov	r3, r0
 800315e:	461a      	mov	r2, r3
 8003160:	4b20      	ldr	r3, [pc, #128]	; (80031e4 <LCD_Init+0x27c>)
 8003162:	889b      	ldrh	r3, [r3, #4]
 8003164:	4313      	orrs	r3, r2
 8003166:	b29a      	uxth	r2, r3
 8003168:	4b1e      	ldr	r3, [pc, #120]	; (80031e4 <LCD_Init+0x27c>)
 800316a:	809a      	strh	r2, [r3, #4]
						if(lcddev.id==0X5761)lcddev.id=0X1963;//SSD1963读回的ID是5761H,为方便区分,我们强制设置为1963
 800316c:	4b1d      	ldr	r3, [pc, #116]	; (80031e4 <LCD_Init+0x27c>)
 800316e:	889b      	ldrh	r3, [r3, #4]
 8003170:	f245 7261 	movw	r2, #22369	; 0x5761
 8003174:	4293      	cmp	r3, r2
 8003176:	d103      	bne.n	8003180 <LCD_Init+0x218>
 8003178:	4b1a      	ldr	r3, [pc, #104]	; (80031e4 <LCD_Init+0x27c>)
 800317a:	f641 1263 	movw	r2, #6499	; 0x1963
 800317e:	809a      	strh	r2, [r3, #4]
					}
				}
			}
 		}
	}
	if(lcddev.id==0X9341||lcddev.id==0X5310||lcddev.id==0X5510||lcddev.id==0X1963)//如果是这几个IC,则设置WR时序为最快
 8003180:	4b18      	ldr	r3, [pc, #96]	; (80031e4 <LCD_Init+0x27c>)
 8003182:	889b      	ldrh	r3, [r3, #4]
 8003184:	f249 3241 	movw	r2, #37697	; 0x9341
 8003188:	4293      	cmp	r3, r2
 800318a:	d011      	beq.n	80031b0 <LCD_Init+0x248>
 800318c:	4b15      	ldr	r3, [pc, #84]	; (80031e4 <LCD_Init+0x27c>)
 800318e:	889b      	ldrh	r3, [r3, #4]
 8003190:	f245 3210 	movw	r2, #21264	; 0x5310
 8003194:	4293      	cmp	r3, r2
 8003196:	d00b      	beq.n	80031b0 <LCD_Init+0x248>
 8003198:	4b12      	ldr	r3, [pc, #72]	; (80031e4 <LCD_Init+0x27c>)
 800319a:	889b      	ldrh	r3, [r3, #4]
 800319c:	f245 5210 	movw	r2, #21776	; 0x5510
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d005      	beq.n	80031b0 <LCD_Init+0x248>
 80031a4:	4b0f      	ldr	r3, [pc, #60]	; (80031e4 <LCD_Init+0x27c>)
 80031a6:	889b      	ldrh	r3, [r3, #4]
 80031a8:	f641 1263 	movw	r2, #6499	; 0x1963
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d11d      	bne.n	80031ec <LCD_Init+0x284>
	{
		//重新配置写时序控制寄存器的时序
		FSMC_Bank1E->BWTR[6]&=~(0XF<<0);//地址建立时间(ADDSET)清零
 80031b0:	4b0d      	ldr	r3, [pc, #52]	; (80031e8 <LCD_Init+0x280>)
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	4a0c      	ldr	r2, [pc, #48]	; (80031e8 <LCD_Init+0x280>)
 80031b6:	f023 030f 	bic.w	r3, r3, #15
 80031ba:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]&=~(0XF<<8);//数据保存时间清零
 80031bc:	4b0a      	ldr	r3, [pc, #40]	; (80031e8 <LCD_Init+0x280>)
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	4a09      	ldr	r2, [pc, #36]	; (80031e8 <LCD_Init+0x280>)
 80031c2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80031c6:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]|=3<<0;		//地址建立时间(ADDSET)为3个HCLK =18ns
 80031c8:	4b07      	ldr	r3, [pc, #28]	; (80031e8 <LCD_Init+0x280>)
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	4a06      	ldr	r2, [pc, #24]	; (80031e8 <LCD_Init+0x280>)
 80031ce:	f043 0303 	orr.w	r3, r3, #3
 80031d2:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]|=2<<8; 	//数据保存时间(DATAST)为6ns*3个HCLK=18ns
 80031d4:	4b04      	ldr	r3, [pc, #16]	; (80031e8 <LCD_Init+0x280>)
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	4a03      	ldr	r2, [pc, #12]	; (80031e8 <LCD_Init+0x280>)
 80031da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031de:	6193      	str	r3, [r2, #24]
 80031e0:	e028      	b.n	8003234 <LCD_Init+0x2cc>
 80031e2:	bf00      	nop
 80031e4:	200000d0 	.word	0x200000d0
 80031e8:	a0000104 	.word	0xa0000104
	}else if(lcddev.id==0X6804||lcddev.id==0XC505)	//6804/C505速度上不去,得降低
 80031ec:	4ba0      	ldr	r3, [pc, #640]	; (8003470 <LCD_Init+0x508>)
 80031ee:	889b      	ldrh	r3, [r3, #4]
 80031f0:	f646 0204 	movw	r2, #26628	; 0x6804
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d005      	beq.n	8003204 <LCD_Init+0x29c>
 80031f8:	4b9d      	ldr	r3, [pc, #628]	; (8003470 <LCD_Init+0x508>)
 80031fa:	889b      	ldrh	r3, [r3, #4]
 80031fc:	f24c 5205 	movw	r2, #50437	; 0xc505
 8003200:	4293      	cmp	r3, r2
 8003202:	d117      	bne.n	8003234 <LCD_Init+0x2cc>
	{
		//重新配置写时序控制寄存器的时序
		FSMC_Bank1E->BWTR[6]&=~(0XF<<0);//地址建立时间(ADDSET)清零
 8003204:	4b9b      	ldr	r3, [pc, #620]	; (8003474 <LCD_Init+0x50c>)
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	4a9a      	ldr	r2, [pc, #616]	; (8003474 <LCD_Init+0x50c>)
 800320a:	f023 030f 	bic.w	r3, r3, #15
 800320e:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]&=~(0XF<<8);//数据保存时间清零
 8003210:	4b98      	ldr	r3, [pc, #608]	; (8003474 <LCD_Init+0x50c>)
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	4a97      	ldr	r2, [pc, #604]	; (8003474 <LCD_Init+0x50c>)
 8003216:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800321a:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]|=10<<0;	//地址建立时间(ADDSET)为10个HCLK =60ns
 800321c:	4b95      	ldr	r3, [pc, #596]	; (8003474 <LCD_Init+0x50c>)
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	4a94      	ldr	r2, [pc, #592]	; (8003474 <LCD_Init+0x50c>)
 8003222:	f043 030a 	orr.w	r3, r3, #10
 8003226:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]|=12<<8; 	//数据保存时间(DATAST)为6ns*13个HCLK=78ns
 8003228:	4b92      	ldr	r3, [pc, #584]	; (8003474 <LCD_Init+0x50c>)
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	4a91      	ldr	r2, [pc, #580]	; (8003474 <LCD_Init+0x50c>)
 800322e:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8003232:	6193      	str	r3, [r2, #24]
	}
// 	printf(" LCD ID:%x\r\n",lcddev.id); //打印LCD ID
	if(lcddev.id==0X9341)	//9341初始化
 8003234:	4b8e      	ldr	r3, [pc, #568]	; (8003470 <LCD_Init+0x508>)
 8003236:	889b      	ldrh	r3, [r3, #4]
 8003238:	f249 3241 	movw	r2, #37697	; 0x9341
 800323c:	4293      	cmp	r3, r2
 800323e:	f040 811b 	bne.w	8003478 <LCD_Init+0x510>
	{
		LCD_WR_REG(0xCF);
 8003242:	20cf      	movs	r0, #207	; 0xcf
 8003244:	f7ff f87e 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003248:	2000      	movs	r0, #0
 800324a:	f7ff f88f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xC1);
 800324e:	20c1      	movs	r0, #193	; 0xc1
 8003250:	f7ff f88c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X30);
 8003254:	2030      	movs	r0, #48	; 0x30
 8003256:	f7ff f889 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xED);
 800325a:	20ed      	movs	r0, #237	; 0xed
 800325c:	f7ff f872 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x64);
 8003260:	2064      	movs	r0, #100	; 0x64
 8003262:	f7ff f883 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x03);
 8003266:	2003      	movs	r0, #3
 8003268:	f7ff f880 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X12);
 800326c:	2012      	movs	r0, #18
 800326e:	f7ff f87d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X81);
 8003272:	2081      	movs	r0, #129	; 0x81
 8003274:	f7ff f87a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xE8);
 8003278:	20e8      	movs	r0, #232	; 0xe8
 800327a:	f7ff f863 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x85);
 800327e:	2085      	movs	r0, #133	; 0x85
 8003280:	f7ff f874 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x10);
 8003284:	2010      	movs	r0, #16
 8003286:	f7ff f871 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x7A);
 800328a:	207a      	movs	r0, #122	; 0x7a
 800328c:	f7ff f86e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xCB);
 8003290:	20cb      	movs	r0, #203	; 0xcb
 8003292:	f7ff f857 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x39);
 8003296:	2039      	movs	r0, #57	; 0x39
 8003298:	f7ff f868 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x2C);
 800329c:	202c      	movs	r0, #44	; 0x2c
 800329e:	f7ff f865 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032a2:	2000      	movs	r0, #0
 80032a4:	f7ff f862 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x34);
 80032a8:	2034      	movs	r0, #52	; 0x34
 80032aa:	f7ff f85f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 80032ae:	2002      	movs	r0, #2
 80032b0:	f7ff f85c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xF7);
 80032b4:	20f7      	movs	r0, #247	; 0xf7
 80032b6:	f7ff f845 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x20);
 80032ba:	2020      	movs	r0, #32
 80032bc:	f7ff f856 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xEA);
 80032c0:	20ea      	movs	r0, #234	; 0xea
 80032c2:	f7ff f83f 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80032c6:	2000      	movs	r0, #0
 80032c8:	f7ff f850 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032cc:	2000      	movs	r0, #0
 80032ce:	f7ff f84d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xC0);    //Power control
 80032d2:	20c0      	movs	r0, #192	; 0xc0
 80032d4:	f7ff f836 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x1B);   //VRH[5:0]
 80032d8:	201b      	movs	r0, #27
 80032da:	f7ff f847 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xC1);    //Power control
 80032de:	20c1      	movs	r0, #193	; 0xc1
 80032e0:	f7ff f830 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 80032e4:	2001      	movs	r0, #1
 80032e6:	f7ff f841 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xC5);    //VCM control
 80032ea:	20c5      	movs	r0, #197	; 0xc5
 80032ec:	f7ff f82a 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x30); 	 //3F
 80032f0:	2030      	movs	r0, #48	; 0x30
 80032f2:	f7ff f83b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x30); 	 //3C
 80032f6:	2030      	movs	r0, #48	; 0x30
 80032f8:	f7ff f838 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xC7);    //VCM control2
 80032fc:	20c7      	movs	r0, #199	; 0xc7
 80032fe:	f7ff f821 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0XB7);
 8003302:	20b7      	movs	r0, #183	; 0xb7
 8003304:	f7ff f832 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0x36);    // Memory Access Control
 8003308:	2036      	movs	r0, #54	; 0x36
 800330a:	f7ff f81b 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x48);
 800330e:	2048      	movs	r0, #72	; 0x48
 8003310:	f7ff f82c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0x3A);
 8003314:	203a      	movs	r0, #58	; 0x3a
 8003316:	f7ff f815 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x55);
 800331a:	2055      	movs	r0, #85	; 0x55
 800331c:	f7ff f826 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xB1);
 8003320:	20b1      	movs	r0, #177	; 0xb1
 8003322:	f7ff f80f 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003326:	2000      	movs	r0, #0
 8003328:	f7ff f820 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x1A);
 800332c:	201a      	movs	r0, #26
 800332e:	f7ff f81d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xB6);    // Display Function Control
 8003332:	20b6      	movs	r0, #182	; 0xb6
 8003334:	f7ff f806 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x0A);
 8003338:	200a      	movs	r0, #10
 800333a:	f7ff f817 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xA2);
 800333e:	20a2      	movs	r0, #162	; 0xa2
 8003340:	f7ff f814 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8003344:	20f2      	movs	r0, #242	; 0xf2
 8003346:	f7fe fffd 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 800334a:	2000      	movs	r0, #0
 800334c:	f7ff f80e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0x26);    //Gamma curve selected
 8003350:	2026      	movs	r0, #38	; 0x26
 8003352:	f7fe fff7 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 8003356:	2001      	movs	r0, #1
 8003358:	f7ff f808 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xE0);    //Set Gamma
 800335c:	20e0      	movs	r0, #224	; 0xe0
 800335e:	f7fe fff1 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x0F);
 8003362:	200f      	movs	r0, #15
 8003364:	f7ff f802 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x2A);
 8003368:	202a      	movs	r0, #42	; 0x2a
 800336a:	f7fe ffff 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x28);
 800336e:	2028      	movs	r0, #40	; 0x28
 8003370:	f7fe fffc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x08);
 8003374:	2008      	movs	r0, #8
 8003376:	f7fe fff9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x0E);
 800337a:	200e      	movs	r0, #14
 800337c:	f7fe fff6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x08);
 8003380:	2008      	movs	r0, #8
 8003382:	f7fe fff3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x54);
 8003386:	2054      	movs	r0, #84	; 0x54
 8003388:	f7fe fff0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0XA9);
 800338c:	20a9      	movs	r0, #169	; 0xa9
 800338e:	f7fe ffed 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x43);
 8003392:	2043      	movs	r0, #67	; 0x43
 8003394:	f7fe ffea 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x0A);
 8003398:	200a      	movs	r0, #10
 800339a:	f7fe ffe7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x0F);
 800339e:	200f      	movs	r0, #15
 80033a0:	f7fe ffe4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033a4:	2000      	movs	r0, #0
 80033a6:	f7fe ffe1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033aa:	2000      	movs	r0, #0
 80033ac:	f7fe ffde 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033b0:	2000      	movs	r0, #0
 80033b2:	f7fe ffdb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033b6:	2000      	movs	r0, #0
 80033b8:	f7fe ffd8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0XE1);    //Set Gamma
 80033bc:	20e1      	movs	r0, #225	; 0xe1
 80033be:	f7fe ffc1 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80033c2:	2000      	movs	r0, #0
 80033c4:	f7fe ffd2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x15);
 80033c8:	2015      	movs	r0, #21
 80033ca:	f7fe ffcf 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x17);
 80033ce:	2017      	movs	r0, #23
 80033d0:	f7fe ffcc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x07);
 80033d4:	2007      	movs	r0, #7
 80033d6:	f7fe ffc9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x11);
 80033da:	2011      	movs	r0, #17
 80033dc:	f7fe ffc6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x06);
 80033e0:	2006      	movs	r0, #6
 80033e2:	f7fe ffc3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x2B);
 80033e6:	202b      	movs	r0, #43	; 0x2b
 80033e8:	f7fe ffc0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x56);
 80033ec:	2056      	movs	r0, #86	; 0x56
 80033ee:	f7fe ffbd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 80033f2:	203c      	movs	r0, #60	; 0x3c
 80033f4:	f7fe ffba 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x05);
 80033f8:	2005      	movs	r0, #5
 80033fa:	f7fe ffb7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x10);
 80033fe:	2010      	movs	r0, #16
 8003400:	f7fe ffb4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x0F);
 8003404:	200f      	movs	r0, #15
 8003406:	f7fe ffb1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3F);
 800340a:	203f      	movs	r0, #63	; 0x3f
 800340c:	f7fe ffae 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3F);
 8003410:	203f      	movs	r0, #63	; 0x3f
 8003412:	f7fe ffab 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x0F);
 8003416:	200f      	movs	r0, #15
 8003418:	f7fe ffa8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0x2B);
 800341c:	202b      	movs	r0, #43	; 0x2b
 800341e:	f7fe ff91 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003422:	2000      	movs	r0, #0
 8003424:	f7fe ffa2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003428:	2000      	movs	r0, #0
 800342a:	f7fe ff9f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x01);
 800342e:	2001      	movs	r0, #1
 8003430:	f7fe ff9c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3f);
 8003434:	203f      	movs	r0, #63	; 0x3f
 8003436:	f7fe ff99 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0x2A);
 800343a:	202a      	movs	r0, #42	; 0x2a
 800343c:	f7fe ff82 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003440:	2000      	movs	r0, #0
 8003442:	f7fe ff93 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003446:	2000      	movs	r0, #0
 8003448:	f7fe ff90 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800344c:	2000      	movs	r0, #0
 800344e:	f7fe ff8d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xef);
 8003452:	20ef      	movs	r0, #239	; 0xef
 8003454:	f7fe ff8a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0x11); //Exit Sleep
 8003458:	2011      	movs	r0, #17
 800345a:	f7fe ff73 	bl	8002344 <LCD_WR_REG>
		HAL_Delay(120);
 800345e:	2078      	movs	r0, #120	; 0x78
 8003460:	f004 fb5c 	bl	8007b1c <HAL_Delay>
		LCD_WR_REG(0x29); //display on
 8003464:	2029      	movs	r0, #41	; 0x29
 8003466:	f7fe ff6d 	bl	8002344 <LCD_WR_REG>
 800346a:	f003 b924 	b.w	80066b6 <LCD_Init+0x374e>
 800346e:	bf00      	nop
 8003470:	200000d0 	.word	0x200000d0
 8003474:	a0000104 	.word	0xa0000104
	}else if(lcddev.id==0x6804) //6804初始化
 8003478:	4b58      	ldr	r3, [pc, #352]	; (80035dc <LCD_Init+0x674>)
 800347a:	889b      	ldrh	r3, [r3, #4]
 800347c:	f646 0204 	movw	r2, #26628	; 0x6804
 8003480:	4293      	cmp	r3, r2
 8003482:	f040 80ad 	bne.w	80035e0 <LCD_Init+0x678>
	{
		LCD_WR_REG(0X11);
 8003486:	2011      	movs	r0, #17
 8003488:	f7fe ff5c 	bl	8002344 <LCD_WR_REG>
		HAL_Delay(20);
 800348c:	2014      	movs	r0, #20
 800348e:	f004 fb45 	bl	8007b1c <HAL_Delay>
		LCD_WR_REG(0XD0);//VCI1  VCL  VGH  VGL DDVDH VREG1OUT power amplitude setting
 8003492:	20d0      	movs	r0, #208	; 0xd0
 8003494:	f7fe ff56 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X07);
 8003498:	2007      	movs	r0, #7
 800349a:	f7fe ff67 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X42);
 800349e:	2042      	movs	r0, #66	; 0x42
 80034a0:	f7fe ff64 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X1D);
 80034a4:	201d      	movs	r0, #29
 80034a6:	f7fe ff61 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0XD1);//VCOMH VCOM_AC amplitude setting
 80034aa:	20d1      	movs	r0, #209	; 0xd1
 80034ac:	f7fe ff4a 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 80034b0:	2000      	movs	r0, #0
 80034b2:	f7fe ff5b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X1a);
 80034b6:	201a      	movs	r0, #26
 80034b8:	f7fe ff58 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X09);
 80034bc:	2009      	movs	r0, #9
 80034be:	f7fe ff55 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0XD2);//Operational Amplifier Circuit Constant Current Adjust , charge pump frequency setting
 80034c2:	20d2      	movs	r0, #210	; 0xd2
 80034c4:	f7fe ff3e 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X01);
 80034c8:	2001      	movs	r0, #1
 80034ca:	f7fe ff4f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X22);
 80034ce:	2022      	movs	r0, #34	; 0x22
 80034d0:	f7fe ff4c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0XC0);//REV SM GS
 80034d4:	20c0      	movs	r0, #192	; 0xc0
 80034d6:	f7fe ff35 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X10);
 80034da:	2010      	movs	r0, #16
 80034dc:	f7fe ff46 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X3B);
 80034e0:	203b      	movs	r0, #59	; 0x3b
 80034e2:	f7fe ff43 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 80034e6:	2000      	movs	r0, #0
 80034e8:	f7fe ff40 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X02);
 80034ec:	2002      	movs	r0, #2
 80034ee:	f7fe ff3d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X11);
 80034f2:	2011      	movs	r0, #17
 80034f4:	f7fe ff3a 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0XC5);// Frame rate setting = 72HZ  when setting 0x03
 80034f8:	20c5      	movs	r0, #197	; 0xc5
 80034fa:	f7fe ff23 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X03);
 80034fe:	2003      	movs	r0, #3
 8003500:	f7fe ff34 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0XC8);//Gamma setting
 8003504:	20c8      	movs	r0, #200	; 0xc8
 8003506:	f7fe ff1d 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 800350a:	2000      	movs	r0, #0
 800350c:	f7fe ff2e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X25);
 8003510:	2025      	movs	r0, #37	; 0x25
 8003512:	f7fe ff2b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X21);
 8003516:	2021      	movs	r0, #33	; 0x21
 8003518:	f7fe ff28 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X05);
 800351c:	2005      	movs	r0, #5
 800351e:	f7fe ff25 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 8003522:	2000      	movs	r0, #0
 8003524:	f7fe ff22 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X0a);
 8003528:	200a      	movs	r0, #10
 800352a:	f7fe ff1f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X65);
 800352e:	2065      	movs	r0, #101	; 0x65
 8003530:	f7fe ff1c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X25);
 8003534:	2025      	movs	r0, #37	; 0x25
 8003536:	f7fe ff19 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X77);
 800353a:	2077      	movs	r0, #119	; 0x77
 800353c:	f7fe ff16 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X50);
 8003540:	2050      	movs	r0, #80	; 0x50
 8003542:	f7fe ff13 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X0f);
 8003546:	200f      	movs	r0, #15
 8003548:	f7fe ff10 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 800354c:	2000      	movs	r0, #0
 800354e:	f7fe ff0d 	bl	800236c <LCD_WR_DATA>

   		LCD_WR_REG(0XF8);
 8003552:	20f8      	movs	r0, #248	; 0xf8
 8003554:	f7fe fef6 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X01);
 8003558:	2001      	movs	r0, #1
 800355a:	f7fe ff07 	bl	800236c <LCD_WR_DATA>

 		LCD_WR_REG(0XFE);
 800355e:	20fe      	movs	r0, #254	; 0xfe
 8003560:	f7fe fef0 	bl	8002344 <LCD_WR_REG>
 		LCD_WR_DATA(0X00);
 8003564:	2000      	movs	r0, #0
 8003566:	f7fe ff01 	bl	800236c <LCD_WR_DATA>
 		LCD_WR_DATA(0X02);
 800356a:	2002      	movs	r0, #2
 800356c:	f7fe fefe 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0X20);//Exit invert mode
 8003570:	2020      	movs	r0, #32
 8003572:	f7fe fee7 	bl	8002344 <LCD_WR_REG>

		LCD_WR_REG(0X36);
 8003576:	2036      	movs	r0, #54	; 0x36
 8003578:	f7fe fee4 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X08);//原来是a
 800357c:	2008      	movs	r0, #8
 800357e:	f7fe fef5 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0X3A);
 8003582:	203a      	movs	r0, #58	; 0x3a
 8003584:	f7fe fede 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X55);//16位模式
 8003588:	2055      	movs	r0, #85	; 0x55
 800358a:	f7fe feef 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0X2B);
 800358e:	202b      	movs	r0, #43	; 0x2b
 8003590:	f7fe fed8 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 8003594:	2000      	movs	r0, #0
 8003596:	f7fe fee9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 800359a:	2000      	movs	r0, #0
 800359c:	f7fe fee6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X01);
 80035a0:	2001      	movs	r0, #1
 80035a2:	f7fe fee3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X3F);
 80035a6:	203f      	movs	r0, #63	; 0x3f
 80035a8:	f7fe fee0 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0X2A);
 80035ac:	202a      	movs	r0, #42	; 0x2a
 80035ae:	f7fe fec9 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 80035b2:	2000      	movs	r0, #0
 80035b4:	f7fe feda 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 80035b8:	2000      	movs	r0, #0
 80035ba:	f7fe fed7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0X01);
 80035be:	2001      	movs	r0, #1
 80035c0:	f7fe fed4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0XDF);
 80035c4:	20df      	movs	r0, #223	; 0xdf
 80035c6:	f7fe fed1 	bl	800236c <LCD_WR_DATA>
		HAL_Delay(120);
 80035ca:	2078      	movs	r0, #120	; 0x78
 80035cc:	f004 faa6 	bl	8007b1c <HAL_Delay>
		LCD_WR_REG(0X29);
 80035d0:	2029      	movs	r0, #41	; 0x29
 80035d2:	f7fe feb7 	bl	8002344 <LCD_WR_REG>
 80035d6:	f003 b86e 	b.w	80066b6 <LCD_Init+0x374e>
 80035da:	bf00      	nop
 80035dc:	200000d0 	.word	0x200000d0
 	}else if(lcddev.id==0x5310)
 80035e0:	4b03      	ldr	r3, [pc, #12]	; (80035f0 <LCD_Init+0x688>)
 80035e2:	889b      	ldrh	r3, [r3, #4]
 80035e4:	f245 3210 	movw	r2, #21264	; 0x5310
 80035e8:	4293      	cmp	r3, r2
 80035ea:	f040 877c 	bne.w	80044e6 <LCD_Init+0x157e>
 80035ee:	e001      	b.n	80035f4 <LCD_Init+0x68c>
 80035f0:	200000d0 	.word	0x200000d0
	{
		LCD_WR_REG(0xED);
 80035f4:	20ed      	movs	r0, #237	; 0xed
 80035f6:	f7fe fea5 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 80035fa:	2001      	movs	r0, #1
 80035fc:	f7fe feb6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xFE);
 8003600:	20fe      	movs	r0, #254	; 0xfe
 8003602:	f7fe feb3 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xEE);
 8003606:	20ee      	movs	r0, #238	; 0xee
 8003608:	f7fe fe9c 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0xDE);
 800360c:	20de      	movs	r0, #222	; 0xde
 800360e:	f7fe fead 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x21);
 8003612:	2021      	movs	r0, #33	; 0x21
 8003614:	f7fe feaa 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xF1);
 8003618:	20f1      	movs	r0, #241	; 0xf1
 800361a:	f7fe fe93 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 800361e:	2001      	movs	r0, #1
 8003620:	f7fe fea4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xDF);
 8003624:	20df      	movs	r0, #223	; 0xdf
 8003626:	f7fe fe8d 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x10);
 800362a:	2010      	movs	r0, #16
 800362c:	f7fe fe9e 	bl	800236c <LCD_WR_DATA>

		//VCOMvoltage//
		LCD_WR_REG(0xC4);
 8003630:	20c4      	movs	r0, #196	; 0xc4
 8003632:	f7fe fe87 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x8F);	  //5f
 8003636:	208f      	movs	r0, #143	; 0x8f
 8003638:	f7fe fe98 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xC6);
 800363c:	20c6      	movs	r0, #198	; 0xc6
 800363e:	f7fe fe81 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003642:	2000      	movs	r0, #0
 8003644:	f7fe fe92 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xE2);
 8003648:	20e2      	movs	r0, #226	; 0xe2
 800364a:	f7fe fe8f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xE2);
 800364e:	20e2      	movs	r0, #226	; 0xe2
 8003650:	f7fe fe8c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xE2);
 8003654:	20e2      	movs	r0, #226	; 0xe2
 8003656:	f7fe fe89 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xBF);
 800365a:	20bf      	movs	r0, #191	; 0xbf
 800365c:	f7fe fe72 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0xAA);
 8003660:	20aa      	movs	r0, #170	; 0xaa
 8003662:	f7fe fe83 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB0);
 8003666:	20b0      	movs	r0, #176	; 0xb0
 8003668:	f7fe fe6c 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x0D);
 800366c:	200d      	movs	r0, #13
 800366e:	f7fe fe7d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003672:	2000      	movs	r0, #0
 8003674:	f7fe fe7a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x0D);
 8003678:	200d      	movs	r0, #13
 800367a:	f7fe fe77 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800367e:	2000      	movs	r0, #0
 8003680:	f7fe fe74 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x11);
 8003684:	2011      	movs	r0, #17
 8003686:	f7fe fe71 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800368a:	2000      	movs	r0, #0
 800368c:	f7fe fe6e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x19);
 8003690:	2019      	movs	r0, #25
 8003692:	f7fe fe6b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003696:	2000      	movs	r0, #0
 8003698:	f7fe fe68 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x21);
 800369c:	2021      	movs	r0, #33	; 0x21
 800369e:	f7fe fe65 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036a2:	2000      	movs	r0, #0
 80036a4:	f7fe fe62 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x2D);
 80036a8:	202d      	movs	r0, #45	; 0x2d
 80036aa:	f7fe fe5f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036ae:	2000      	movs	r0, #0
 80036b0:	f7fe fe5c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3D);
 80036b4:	203d      	movs	r0, #61	; 0x3d
 80036b6:	f7fe fe59 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036ba:	2000      	movs	r0, #0
 80036bc:	f7fe fe56 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 80036c0:	205d      	movs	r0, #93	; 0x5d
 80036c2:	f7fe fe53 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036c6:	2000      	movs	r0, #0
 80036c8:	f7fe fe50 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 80036cc:	205d      	movs	r0, #93	; 0x5d
 80036ce:	f7fe fe4d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036d2:	2000      	movs	r0, #0
 80036d4:	f7fe fe4a 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB1);
 80036d8:	20b1      	movs	r0, #177	; 0xb1
 80036da:	f7fe fe33 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x80);
 80036de:	2080      	movs	r0, #128	; 0x80
 80036e0:	f7fe fe44 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036e4:	2000      	movs	r0, #0
 80036e6:	f7fe fe41 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x8B);
 80036ea:	208b      	movs	r0, #139	; 0x8b
 80036ec:	f7fe fe3e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036f0:	2000      	movs	r0, #0
 80036f2:	f7fe fe3b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x96);
 80036f6:	2096      	movs	r0, #150	; 0x96
 80036f8:	f7fe fe38 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036fc:	2000      	movs	r0, #0
 80036fe:	f7fe fe35 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB2);
 8003702:	20b2      	movs	r0, #178	; 0xb2
 8003704:	f7fe fe1e 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003708:	2000      	movs	r0, #0
 800370a:	f7fe fe2f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800370e:	2000      	movs	r0, #0
 8003710:	f7fe fe2c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 8003714:	2002      	movs	r0, #2
 8003716:	f7fe fe29 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800371a:	2000      	movs	r0, #0
 800371c:	f7fe fe26 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x03);
 8003720:	2003      	movs	r0, #3
 8003722:	f7fe fe23 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003726:	2000      	movs	r0, #0
 8003728:	f7fe fe20 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB3);
 800372c:	20b3      	movs	r0, #179	; 0xb3
 800372e:	f7fe fe09 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003732:	2000      	movs	r0, #0
 8003734:	f7fe fe1a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003738:	2000      	movs	r0, #0
 800373a:	f7fe fe17 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800373e:	2000      	movs	r0, #0
 8003740:	f7fe fe14 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003744:	2000      	movs	r0, #0
 8003746:	f7fe fe11 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800374a:	2000      	movs	r0, #0
 800374c:	f7fe fe0e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003750:	2000      	movs	r0, #0
 8003752:	f7fe fe0b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003756:	2000      	movs	r0, #0
 8003758:	f7fe fe08 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800375c:	2000      	movs	r0, #0
 800375e:	f7fe fe05 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003762:	2000      	movs	r0, #0
 8003764:	f7fe fe02 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003768:	2000      	movs	r0, #0
 800376a:	f7fe fdff 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800376e:	2000      	movs	r0, #0
 8003770:	f7fe fdfc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003774:	2000      	movs	r0, #0
 8003776:	f7fe fdf9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800377a:	2000      	movs	r0, #0
 800377c:	f7fe fdf6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003780:	2000      	movs	r0, #0
 8003782:	f7fe fdf3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003786:	2000      	movs	r0, #0
 8003788:	f7fe fdf0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800378c:	2000      	movs	r0, #0
 800378e:	f7fe fded 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003792:	2000      	movs	r0, #0
 8003794:	f7fe fdea 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003798:	2000      	movs	r0, #0
 800379a:	f7fe fde7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800379e:	2000      	movs	r0, #0
 80037a0:	f7fe fde4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037a4:	2000      	movs	r0, #0
 80037a6:	f7fe fde1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037aa:	2000      	movs	r0, #0
 80037ac:	f7fe fdde 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037b0:	2000      	movs	r0, #0
 80037b2:	f7fe fddb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037b6:	2000      	movs	r0, #0
 80037b8:	f7fe fdd8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037bc:	2000      	movs	r0, #0
 80037be:	f7fe fdd5 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB4);
 80037c2:	20b4      	movs	r0, #180	; 0xb4
 80037c4:	f7fe fdbe 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x8B);
 80037c8:	208b      	movs	r0, #139	; 0x8b
 80037ca:	f7fe fdcf 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037ce:	2000      	movs	r0, #0
 80037d0:	f7fe fdcc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x96);
 80037d4:	2096      	movs	r0, #150	; 0x96
 80037d6:	f7fe fdc9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037da:	2000      	movs	r0, #0
 80037dc:	f7fe fdc6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xA1);
 80037e0:	20a1      	movs	r0, #161	; 0xa1
 80037e2:	f7fe fdc3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037e6:	2000      	movs	r0, #0
 80037e8:	f7fe fdc0 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB5);
 80037ec:	20b5      	movs	r0, #181	; 0xb5
 80037ee:	f7fe fda9 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x02);
 80037f2:	2002      	movs	r0, #2
 80037f4:	f7fe fdba 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037f8:	2000      	movs	r0, #0
 80037fa:	f7fe fdb7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x03);
 80037fe:	2003      	movs	r0, #3
 8003800:	f7fe fdb4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003804:	2000      	movs	r0, #0
 8003806:	f7fe fdb1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x04);
 800380a:	2004      	movs	r0, #4
 800380c:	f7fe fdae 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003810:	2000      	movs	r0, #0
 8003812:	f7fe fdab 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB6);
 8003816:	20b6      	movs	r0, #182	; 0xb6
 8003818:	f7fe fd94 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 800381c:	2000      	movs	r0, #0
 800381e:	f7fe fda5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003822:	2000      	movs	r0, #0
 8003824:	f7fe fda2 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB7);
 8003828:	20b7      	movs	r0, #183	; 0xb7
 800382a:	f7fe fd8b 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 800382e:	2000      	movs	r0, #0
 8003830:	f7fe fd9c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003834:	2000      	movs	r0, #0
 8003836:	f7fe fd99 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3F);
 800383a:	203f      	movs	r0, #63	; 0x3f
 800383c:	f7fe fd96 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003840:	2000      	movs	r0, #0
 8003842:	f7fe fd93 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x5E);
 8003846:	205e      	movs	r0, #94	; 0x5e
 8003848:	f7fe fd90 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800384c:	2000      	movs	r0, #0
 800384e:	f7fe fd8d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x64);
 8003852:	2064      	movs	r0, #100	; 0x64
 8003854:	f7fe fd8a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003858:	2000      	movs	r0, #0
 800385a:	f7fe fd87 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x8C);
 800385e:	208c      	movs	r0, #140	; 0x8c
 8003860:	f7fe fd84 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003864:	2000      	movs	r0, #0
 8003866:	f7fe fd81 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xAC);
 800386a:	20ac      	movs	r0, #172	; 0xac
 800386c:	f7fe fd7e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003870:	2000      	movs	r0, #0
 8003872:	f7fe fd7b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xDC);
 8003876:	20dc      	movs	r0, #220	; 0xdc
 8003878:	f7fe fd78 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800387c:	2000      	movs	r0, #0
 800387e:	f7fe fd75 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x70);
 8003882:	2070      	movs	r0, #112	; 0x70
 8003884:	f7fe fd72 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003888:	2000      	movs	r0, #0
 800388a:	f7fe fd6f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x90);
 800388e:	2090      	movs	r0, #144	; 0x90
 8003890:	f7fe fd6c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003894:	2000      	movs	r0, #0
 8003896:	f7fe fd69 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xEB);
 800389a:	20eb      	movs	r0, #235	; 0xeb
 800389c:	f7fe fd66 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038a0:	2000      	movs	r0, #0
 80038a2:	f7fe fd63 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xDC);
 80038a6:	20dc      	movs	r0, #220	; 0xdc
 80038a8:	f7fe fd60 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038ac:	2000      	movs	r0, #0
 80038ae:	f7fe fd5d 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB8);
 80038b2:	20b8      	movs	r0, #184	; 0xb8
 80038b4:	f7fe fd46 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80038b8:	2000      	movs	r0, #0
 80038ba:	f7fe fd57 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038be:	2000      	movs	r0, #0
 80038c0:	f7fe fd54 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038c4:	2000      	movs	r0, #0
 80038c6:	f7fe fd51 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038ca:	2000      	movs	r0, #0
 80038cc:	f7fe fd4e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038d0:	2000      	movs	r0, #0
 80038d2:	f7fe fd4b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038d6:	2000      	movs	r0, #0
 80038d8:	f7fe fd48 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038dc:	2000      	movs	r0, #0
 80038de:	f7fe fd45 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038e2:	2000      	movs	r0, #0
 80038e4:	f7fe fd42 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xBA);
 80038e8:	20ba      	movs	r0, #186	; 0xba
 80038ea:	f7fe fd2b 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x24);
 80038ee:	2024      	movs	r0, #36	; 0x24
 80038f0:	f7fe fd3c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038f4:	2000      	movs	r0, #0
 80038f6:	f7fe fd39 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038fa:	2000      	movs	r0, #0
 80038fc:	f7fe fd36 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003900:	2000      	movs	r0, #0
 8003902:	f7fe fd33 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xC1);
 8003906:	20c1      	movs	r0, #193	; 0xc1
 8003908:	f7fe fd1c 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x20);
 800390c:	2020      	movs	r0, #32
 800390e:	f7fe fd2d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003912:	2000      	movs	r0, #0
 8003914:	f7fe fd2a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x54);
 8003918:	2054      	movs	r0, #84	; 0x54
 800391a:	f7fe fd27 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800391e:	2000      	movs	r0, #0
 8003920:	f7fe fd24 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xFF);
 8003924:	20ff      	movs	r0, #255	; 0xff
 8003926:	f7fe fd21 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800392a:	2000      	movs	r0, #0
 800392c:	f7fe fd1e 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xC2);
 8003930:	20c2      	movs	r0, #194	; 0xc2
 8003932:	f7fe fd07 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x0A);
 8003936:	200a      	movs	r0, #10
 8003938:	f7fe fd18 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800393c:	2000      	movs	r0, #0
 800393e:	f7fe fd15 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x04);
 8003942:	2004      	movs	r0, #4
 8003944:	f7fe fd12 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003948:	2000      	movs	r0, #0
 800394a:	f7fe fd0f 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xC3);
 800394e:	20c3      	movs	r0, #195	; 0xc3
 8003950:	f7fe fcf8 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x3C);
 8003954:	203c      	movs	r0, #60	; 0x3c
 8003956:	f7fe fd09 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800395a:	2000      	movs	r0, #0
 800395c:	f7fe fd06 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3A);
 8003960:	203a      	movs	r0, #58	; 0x3a
 8003962:	f7fe fd03 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003966:	2000      	movs	r0, #0
 8003968:	f7fe fd00 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x39);
 800396c:	2039      	movs	r0, #57	; 0x39
 800396e:	f7fe fcfd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003972:	2000      	movs	r0, #0
 8003974:	f7fe fcfa 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x37);
 8003978:	2037      	movs	r0, #55	; 0x37
 800397a:	f7fe fcf7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800397e:	2000      	movs	r0, #0
 8003980:	f7fe fcf4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 8003984:	203c      	movs	r0, #60	; 0x3c
 8003986:	f7fe fcf1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800398a:	2000      	movs	r0, #0
 800398c:	f7fe fcee 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 8003990:	2036      	movs	r0, #54	; 0x36
 8003992:	f7fe fceb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003996:	2000      	movs	r0, #0
 8003998:	f7fe fce8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x32);
 800399c:	2032      	movs	r0, #50	; 0x32
 800399e:	f7fe fce5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039a2:	2000      	movs	r0, #0
 80039a4:	f7fe fce2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x2F);
 80039a8:	202f      	movs	r0, #47	; 0x2f
 80039aa:	f7fe fcdf 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039ae:	2000      	movs	r0, #0
 80039b0:	f7fe fcdc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x2C);
 80039b4:	202c      	movs	r0, #44	; 0x2c
 80039b6:	f7fe fcd9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039ba:	2000      	movs	r0, #0
 80039bc:	f7fe fcd6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 80039c0:	2029      	movs	r0, #41	; 0x29
 80039c2:	f7fe fcd3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039c6:	2000      	movs	r0, #0
 80039c8:	f7fe fcd0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x26);
 80039cc:	2026      	movs	r0, #38	; 0x26
 80039ce:	f7fe fccd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039d2:	2000      	movs	r0, #0
 80039d4:	f7fe fcca 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 80039d8:	2024      	movs	r0, #36	; 0x24
 80039da:	f7fe fcc7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039de:	2000      	movs	r0, #0
 80039e0:	f7fe fcc4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 80039e4:	2024      	movs	r0, #36	; 0x24
 80039e6:	f7fe fcc1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039ea:	2000      	movs	r0, #0
 80039ec:	f7fe fcbe 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x23);
 80039f0:	2023      	movs	r0, #35	; 0x23
 80039f2:	f7fe fcbb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039f6:	2000      	movs	r0, #0
 80039f8:	f7fe fcb8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 80039fc:	203c      	movs	r0, #60	; 0x3c
 80039fe:	f7fe fcb5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a02:	2000      	movs	r0, #0
 8003a04:	f7fe fcb2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 8003a08:	2036      	movs	r0, #54	; 0x36
 8003a0a:	f7fe fcaf 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a0e:	2000      	movs	r0, #0
 8003a10:	f7fe fcac 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x32);
 8003a14:	2032      	movs	r0, #50	; 0x32
 8003a16:	f7fe fca9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	f7fe fca6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x2F);
 8003a20:	202f      	movs	r0, #47	; 0x2f
 8003a22:	f7fe fca3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a26:	2000      	movs	r0, #0
 8003a28:	f7fe fca0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x2C);
 8003a2c:	202c      	movs	r0, #44	; 0x2c
 8003a2e:	f7fe fc9d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a32:	2000      	movs	r0, #0
 8003a34:	f7fe fc9a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 8003a38:	2029      	movs	r0, #41	; 0x29
 8003a3a:	f7fe fc97 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a3e:	2000      	movs	r0, #0
 8003a40:	f7fe fc94 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x26);
 8003a44:	2026      	movs	r0, #38	; 0x26
 8003a46:	f7fe fc91 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a4a:	2000      	movs	r0, #0
 8003a4c:	f7fe fc8e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 8003a50:	2024      	movs	r0, #36	; 0x24
 8003a52:	f7fe fc8b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a56:	2000      	movs	r0, #0
 8003a58:	f7fe fc88 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 8003a5c:	2024      	movs	r0, #36	; 0x24
 8003a5e:	f7fe fc85 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a62:	2000      	movs	r0, #0
 8003a64:	f7fe fc82 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x23);
 8003a68:	2023      	movs	r0, #35	; 0x23
 8003a6a:	f7fe fc7f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a6e:	2000      	movs	r0, #0
 8003a70:	f7fe fc7c 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xC4);
 8003a74:	20c4      	movs	r0, #196	; 0xc4
 8003a76:	f7fe fc65 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x62);
 8003a7a:	2062      	movs	r0, #98	; 0x62
 8003a7c:	f7fe fc76 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a80:	2000      	movs	r0, #0
 8003a82:	f7fe fc73 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x05);
 8003a86:	2005      	movs	r0, #5
 8003a88:	f7fe fc70 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	f7fe fc6d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x84);
 8003a92:	2084      	movs	r0, #132	; 0x84
 8003a94:	f7fe fc6a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a98:	2000      	movs	r0, #0
 8003a9a:	f7fe fc67 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xF0);
 8003a9e:	20f0      	movs	r0, #240	; 0xf0
 8003aa0:	f7fe fc64 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	f7fe fc61 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x18);
 8003aaa:	2018      	movs	r0, #24
 8003aac:	f7fe fc5e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ab0:	2000      	movs	r0, #0
 8003ab2:	f7fe fc5b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xA4);
 8003ab6:	20a4      	movs	r0, #164	; 0xa4
 8003ab8:	f7fe fc58 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003abc:	2000      	movs	r0, #0
 8003abe:	f7fe fc55 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x18);
 8003ac2:	2018      	movs	r0, #24
 8003ac4:	f7fe fc52 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ac8:	2000      	movs	r0, #0
 8003aca:	f7fe fc4f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x50);
 8003ace:	2050      	movs	r0, #80	; 0x50
 8003ad0:	f7fe fc4c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	f7fe fc49 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x0C);
 8003ada:	200c      	movs	r0, #12
 8003adc:	f7fe fc46 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	f7fe fc43 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x17);
 8003ae6:	2017      	movs	r0, #23
 8003ae8:	f7fe fc40 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003aec:	2000      	movs	r0, #0
 8003aee:	f7fe fc3d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x95);
 8003af2:	2095      	movs	r0, #149	; 0x95
 8003af4:	f7fe fc3a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003af8:	2000      	movs	r0, #0
 8003afa:	f7fe fc37 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8003afe:	20f3      	movs	r0, #243	; 0xf3
 8003b00:	f7fe fc34 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b04:	2000      	movs	r0, #0
 8003b06:	f7fe fc31 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xE6);
 8003b0a:	20e6      	movs	r0, #230	; 0xe6
 8003b0c:	f7fe fc2e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b10:	2000      	movs	r0, #0
 8003b12:	f7fe fc2b 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xC5);
 8003b16:	20c5      	movs	r0, #197	; 0xc5
 8003b18:	f7fe fc14 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x32);
 8003b1c:	2032      	movs	r0, #50	; 0x32
 8003b1e:	f7fe fc25 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b22:	2000      	movs	r0, #0
 8003b24:	f7fe fc22 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8003b28:	2044      	movs	r0, #68	; 0x44
 8003b2a:	f7fe fc1f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b2e:	2000      	movs	r0, #0
 8003b30:	f7fe fc1c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x65);
 8003b34:	2065      	movs	r0, #101	; 0x65
 8003b36:	f7fe fc19 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b3a:	2000      	movs	r0, #0
 8003b3c:	f7fe fc16 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x76);
 8003b40:	2076      	movs	r0, #118	; 0x76
 8003b42:	f7fe fc13 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b46:	2000      	movs	r0, #0
 8003b48:	f7fe fc10 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8003b4c:	2088      	movs	r0, #136	; 0x88
 8003b4e:	f7fe fc0d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b52:	2000      	movs	r0, #0
 8003b54:	f7fe fc0a 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xC6);
 8003b58:	20c6      	movs	r0, #198	; 0xc6
 8003b5a:	f7fe fbf3 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x20);
 8003b5e:	2020      	movs	r0, #32
 8003b60:	f7fe fc04 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b64:	2000      	movs	r0, #0
 8003b66:	f7fe fc01 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x17);
 8003b6a:	2017      	movs	r0, #23
 8003b6c:	f7fe fbfe 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b70:	2000      	movs	r0, #0
 8003b72:	f7fe fbfb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x01);
 8003b76:	2001      	movs	r0, #1
 8003b78:	f7fe fbf8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b7c:	2000      	movs	r0, #0
 8003b7e:	f7fe fbf5 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xC7);
 8003b82:	20c7      	movs	r0, #199	; 0xc7
 8003b84:	f7fe fbde 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003b88:	2000      	movs	r0, #0
 8003b8a:	f7fe fbef 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b8e:	2000      	movs	r0, #0
 8003b90:	f7fe fbec 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b94:	2000      	movs	r0, #0
 8003b96:	f7fe fbe9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	f7fe fbe6 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xC8);
 8003ba0:	20c8      	movs	r0, #200	; 0xc8
 8003ba2:	f7fe fbcf 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003ba6:	2000      	movs	r0, #0
 8003ba8:	f7fe fbe0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bac:	2000      	movs	r0, #0
 8003bae:	f7fe fbdd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	f7fe fbda 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bb8:	2000      	movs	r0, #0
 8003bba:	f7fe fbd7 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xC9);
 8003bbe:	20c9      	movs	r0, #201	; 0xc9
 8003bc0:	f7fe fbc0 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003bc4:	2000      	movs	r0, #0
 8003bc6:	f7fe fbd1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bca:	2000      	movs	r0, #0
 8003bcc:	f7fe fbce 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bd0:	2000      	movs	r0, #0
 8003bd2:	f7fe fbcb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bd6:	2000      	movs	r0, #0
 8003bd8:	f7fe fbc8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bdc:	2000      	movs	r0, #0
 8003bde:	f7fe fbc5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003be2:	2000      	movs	r0, #0
 8003be4:	f7fe fbc2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003be8:	2000      	movs	r0, #0
 8003bea:	f7fe fbbf 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bee:	2000      	movs	r0, #0
 8003bf0:	f7fe fbbc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	f7fe fbb9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bfa:	2000      	movs	r0, #0
 8003bfc:	f7fe fbb6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c00:	2000      	movs	r0, #0
 8003c02:	f7fe fbb3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c06:	2000      	movs	r0, #0
 8003c08:	f7fe fbb0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c0c:	2000      	movs	r0, #0
 8003c0e:	f7fe fbad 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c12:	2000      	movs	r0, #0
 8003c14:	f7fe fbaa 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c18:	2000      	movs	r0, #0
 8003c1a:	f7fe fba7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c1e:	2000      	movs	r0, #0
 8003c20:	f7fe fba4 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xE0);
 8003c24:	20e0      	movs	r0, #224	; 0xe0
 8003c26:	f7fe fb8d 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x16);
 8003c2a:	2016      	movs	r0, #22
 8003c2c:	f7fe fb9e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c30:	2000      	movs	r0, #0
 8003c32:	f7fe fb9b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x1C);
 8003c36:	201c      	movs	r0, #28
 8003c38:	f7fe fb98 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c3c:	2000      	movs	r0, #0
 8003c3e:	f7fe fb95 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x21);
 8003c42:	2021      	movs	r0, #33	; 0x21
 8003c44:	f7fe fb92 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c48:	2000      	movs	r0, #0
 8003c4a:	f7fe fb8f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 8003c4e:	2036      	movs	r0, #54	; 0x36
 8003c50:	f7fe fb8c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c54:	2000      	movs	r0, #0
 8003c56:	f7fe fb89 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x46);
 8003c5a:	2046      	movs	r0, #70	; 0x46
 8003c5c:	f7fe fb86 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c60:	2000      	movs	r0, #0
 8003c62:	f7fe fb83 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x52);
 8003c66:	2052      	movs	r0, #82	; 0x52
 8003c68:	f7fe fb80 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	f7fe fb7d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x64);
 8003c72:	2064      	movs	r0, #100	; 0x64
 8003c74:	f7fe fb7a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c78:	2000      	movs	r0, #0
 8003c7a:	f7fe fb77 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x7A);
 8003c7e:	207a      	movs	r0, #122	; 0x7a
 8003c80:	f7fe fb74 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c84:	2000      	movs	r0, #0
 8003c86:	f7fe fb71 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x8B);
 8003c8a:	208b      	movs	r0, #139	; 0x8b
 8003c8c:	f7fe fb6e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c90:	2000      	movs	r0, #0
 8003c92:	f7fe fb6b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8003c96:	2099      	movs	r0, #153	; 0x99
 8003c98:	f7fe fb68 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	f7fe fb65 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xA8);
 8003ca2:	20a8      	movs	r0, #168	; 0xa8
 8003ca4:	f7fe fb62 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ca8:	2000      	movs	r0, #0
 8003caa:	f7fe fb5f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xB9);
 8003cae:	20b9      	movs	r0, #185	; 0xb9
 8003cb0:	f7fe fb5c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003cb4:	2000      	movs	r0, #0
 8003cb6:	f7fe fb59 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 8003cba:	20c4      	movs	r0, #196	; 0xc4
 8003cbc:	f7fe fb56 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	f7fe fb53 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xCA);
 8003cc6:	20ca      	movs	r0, #202	; 0xca
 8003cc8:	f7fe fb50 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ccc:	2000      	movs	r0, #0
 8003cce:	f7fe fb4d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xD2);
 8003cd2:	20d2      	movs	r0, #210	; 0xd2
 8003cd4:	f7fe fb4a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003cd8:	2000      	movs	r0, #0
 8003cda:	f7fe fb47 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xD9);
 8003cde:	20d9      	movs	r0, #217	; 0xd9
 8003ce0:	f7fe fb44 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ce4:	2000      	movs	r0, #0
 8003ce6:	f7fe fb41 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xE0);
 8003cea:	20e0      	movs	r0, #224	; 0xe0
 8003cec:	f7fe fb3e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003cf0:	2000      	movs	r0, #0
 8003cf2:	f7fe fb3b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8003cf6:	20f3      	movs	r0, #243	; 0xf3
 8003cf8:	f7fe fb38 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	f7fe fb35 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xE1);
 8003d02:	20e1      	movs	r0, #225	; 0xe1
 8003d04:	f7fe fb1e 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x16);
 8003d08:	2016      	movs	r0, #22
 8003d0a:	f7fe fb2f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d0e:	2000      	movs	r0, #0
 8003d10:	f7fe fb2c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x1C);
 8003d14:	201c      	movs	r0, #28
 8003d16:	f7fe fb29 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d1a:	2000      	movs	r0, #0
 8003d1c:	f7fe fb26 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x22);
 8003d20:	2022      	movs	r0, #34	; 0x22
 8003d22:	f7fe fb23 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d26:	2000      	movs	r0, #0
 8003d28:	f7fe fb20 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 8003d2c:	2036      	movs	r0, #54	; 0x36
 8003d2e:	f7fe fb1d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d32:	2000      	movs	r0, #0
 8003d34:	f7fe fb1a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x45);
 8003d38:	2045      	movs	r0, #69	; 0x45
 8003d3a:	f7fe fb17 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d3e:	2000      	movs	r0, #0
 8003d40:	f7fe fb14 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x52);
 8003d44:	2052      	movs	r0, #82	; 0x52
 8003d46:	f7fe fb11 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	f7fe fb0e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x64);
 8003d50:	2064      	movs	r0, #100	; 0x64
 8003d52:	f7fe fb0b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d56:	2000      	movs	r0, #0
 8003d58:	f7fe fb08 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x7A);
 8003d5c:	207a      	movs	r0, #122	; 0x7a
 8003d5e:	f7fe fb05 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d62:	2000      	movs	r0, #0
 8003d64:	f7fe fb02 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x8B);
 8003d68:	208b      	movs	r0, #139	; 0x8b
 8003d6a:	f7fe faff 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d6e:	2000      	movs	r0, #0
 8003d70:	f7fe fafc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8003d74:	2099      	movs	r0, #153	; 0x99
 8003d76:	f7fe faf9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d7a:	2000      	movs	r0, #0
 8003d7c:	f7fe faf6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xA8);
 8003d80:	20a8      	movs	r0, #168	; 0xa8
 8003d82:	f7fe faf3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d86:	2000      	movs	r0, #0
 8003d88:	f7fe faf0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xB9);
 8003d8c:	20b9      	movs	r0, #185	; 0xb9
 8003d8e:	f7fe faed 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d92:	2000      	movs	r0, #0
 8003d94:	f7fe faea 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 8003d98:	20c4      	movs	r0, #196	; 0xc4
 8003d9a:	f7fe fae7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d9e:	2000      	movs	r0, #0
 8003da0:	f7fe fae4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xCA);
 8003da4:	20ca      	movs	r0, #202	; 0xca
 8003da6:	f7fe fae1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003daa:	2000      	movs	r0, #0
 8003dac:	f7fe fade 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xD2);
 8003db0:	20d2      	movs	r0, #210	; 0xd2
 8003db2:	f7fe fadb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003db6:	2000      	movs	r0, #0
 8003db8:	f7fe fad8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xD8);
 8003dbc:	20d8      	movs	r0, #216	; 0xd8
 8003dbe:	f7fe fad5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	f7fe fad2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xE0);
 8003dc8:	20e0      	movs	r0, #224	; 0xe0
 8003dca:	f7fe facf 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003dce:	2000      	movs	r0, #0
 8003dd0:	f7fe facc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8003dd4:	20f3      	movs	r0, #243	; 0xf3
 8003dd6:	f7fe fac9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003dda:	2000      	movs	r0, #0
 8003ddc:	f7fe fac6 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xE2);
 8003de0:	20e2      	movs	r0, #226	; 0xe2
 8003de2:	f7fe faaf 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x05);
 8003de6:	2005      	movs	r0, #5
 8003de8:	f7fe fac0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003dec:	2000      	movs	r0, #0
 8003dee:	f7fe fabd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x0B);
 8003df2:	200b      	movs	r0, #11
 8003df4:	f7fe faba 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003df8:	2000      	movs	r0, #0
 8003dfa:	f7fe fab7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x1B);
 8003dfe:	201b      	movs	r0, #27
 8003e00:	f7fe fab4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e04:	2000      	movs	r0, #0
 8003e06:	f7fe fab1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x34);
 8003e0a:	2034      	movs	r0, #52	; 0x34
 8003e0c:	f7fe faae 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e10:	2000      	movs	r0, #0
 8003e12:	f7fe faab 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8003e16:	2044      	movs	r0, #68	; 0x44
 8003e18:	f7fe faa8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e1c:	2000      	movs	r0, #0
 8003e1e:	f7fe faa5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x4F);
 8003e22:	204f      	movs	r0, #79	; 0x4f
 8003e24:	f7fe faa2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e28:	2000      	movs	r0, #0
 8003e2a:	f7fe fa9f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x61);
 8003e2e:	2061      	movs	r0, #97	; 0x61
 8003e30:	f7fe fa9c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e34:	2000      	movs	r0, #0
 8003e36:	f7fe fa99 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x79);
 8003e3a:	2079      	movs	r0, #121	; 0x79
 8003e3c:	f7fe fa96 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e40:	2000      	movs	r0, #0
 8003e42:	f7fe fa93 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8003e46:	2088      	movs	r0, #136	; 0x88
 8003e48:	f7fe fa90 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e4c:	2000      	movs	r0, #0
 8003e4e:	f7fe fa8d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x97);
 8003e52:	2097      	movs	r0, #151	; 0x97
 8003e54:	f7fe fa8a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e58:	2000      	movs	r0, #0
 8003e5a:	f7fe fa87 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xA6);
 8003e5e:	20a6      	movs	r0, #166	; 0xa6
 8003e60:	f7fe fa84 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e64:	2000      	movs	r0, #0
 8003e66:	f7fe fa81 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xB7);
 8003e6a:	20b7      	movs	r0, #183	; 0xb7
 8003e6c:	f7fe fa7e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e70:	2000      	movs	r0, #0
 8003e72:	f7fe fa7b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xC2);
 8003e76:	20c2      	movs	r0, #194	; 0xc2
 8003e78:	f7fe fa78 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	f7fe fa75 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xC7);
 8003e82:	20c7      	movs	r0, #199	; 0xc7
 8003e84:	f7fe fa72 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e88:	2000      	movs	r0, #0
 8003e8a:	f7fe fa6f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xD1);
 8003e8e:	20d1      	movs	r0, #209	; 0xd1
 8003e90:	f7fe fa6c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e94:	2000      	movs	r0, #0
 8003e96:	f7fe fa69 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xD6);
 8003e9a:	20d6      	movs	r0, #214	; 0xd6
 8003e9c:	f7fe fa66 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ea0:	2000      	movs	r0, #0
 8003ea2:	f7fe fa63 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xDD);
 8003ea6:	20dd      	movs	r0, #221	; 0xdd
 8003ea8:	f7fe fa60 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003eac:	2000      	movs	r0, #0
 8003eae:	f7fe fa5d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8003eb2:	20f3      	movs	r0, #243	; 0xf3
 8003eb4:	f7fe fa5a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003eb8:	2000      	movs	r0, #0
 8003eba:	f7fe fa57 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xE3);
 8003ebe:	20e3      	movs	r0, #227	; 0xe3
 8003ec0:	f7fe fa40 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x05);
 8003ec4:	2005      	movs	r0, #5
 8003ec6:	f7fe fa51 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003eca:	2000      	movs	r0, #0
 8003ecc:	f7fe fa4e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xA);
 8003ed0:	200a      	movs	r0, #10
 8003ed2:	f7fe fa4b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	f7fe fa48 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x1C);
 8003edc:	201c      	movs	r0, #28
 8003ede:	f7fe fa45 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ee2:	2000      	movs	r0, #0
 8003ee4:	f7fe fa42 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x33);
 8003ee8:	2033      	movs	r0, #51	; 0x33
 8003eea:	f7fe fa3f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003eee:	2000      	movs	r0, #0
 8003ef0:	f7fe fa3c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8003ef4:	2044      	movs	r0, #68	; 0x44
 8003ef6:	f7fe fa39 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003efa:	2000      	movs	r0, #0
 8003efc:	f7fe fa36 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x50);
 8003f00:	2050      	movs	r0, #80	; 0x50
 8003f02:	f7fe fa33 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f06:	2000      	movs	r0, #0
 8003f08:	f7fe fa30 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x62);
 8003f0c:	2062      	movs	r0, #98	; 0x62
 8003f0e:	f7fe fa2d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f12:	2000      	movs	r0, #0
 8003f14:	f7fe fa2a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x78);
 8003f18:	2078      	movs	r0, #120	; 0x78
 8003f1a:	f7fe fa27 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f1e:	2000      	movs	r0, #0
 8003f20:	f7fe fa24 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8003f24:	2088      	movs	r0, #136	; 0x88
 8003f26:	f7fe fa21 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f2a:	2000      	movs	r0, #0
 8003f2c:	f7fe fa1e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x97);
 8003f30:	2097      	movs	r0, #151	; 0x97
 8003f32:	f7fe fa1b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f36:	2000      	movs	r0, #0
 8003f38:	f7fe fa18 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xA6);
 8003f3c:	20a6      	movs	r0, #166	; 0xa6
 8003f3e:	f7fe fa15 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f42:	2000      	movs	r0, #0
 8003f44:	f7fe fa12 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xB7);
 8003f48:	20b7      	movs	r0, #183	; 0xb7
 8003f4a:	f7fe fa0f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f4e:	2000      	movs	r0, #0
 8003f50:	f7fe fa0c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xC2);
 8003f54:	20c2      	movs	r0, #194	; 0xc2
 8003f56:	f7fe fa09 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f5a:	2000      	movs	r0, #0
 8003f5c:	f7fe fa06 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xC7);
 8003f60:	20c7      	movs	r0, #199	; 0xc7
 8003f62:	f7fe fa03 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f66:	2000      	movs	r0, #0
 8003f68:	f7fe fa00 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xD1);
 8003f6c:	20d1      	movs	r0, #209	; 0xd1
 8003f6e:	f7fe f9fd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f72:	2000      	movs	r0, #0
 8003f74:	f7fe f9fa 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xD5);
 8003f78:	20d5      	movs	r0, #213	; 0xd5
 8003f7a:	f7fe f9f7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f7e:	2000      	movs	r0, #0
 8003f80:	f7fe f9f4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xDD);
 8003f84:	20dd      	movs	r0, #221	; 0xdd
 8003f86:	f7fe f9f1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f8a:	2000      	movs	r0, #0
 8003f8c:	f7fe f9ee 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8003f90:	20f3      	movs	r0, #243	; 0xf3
 8003f92:	f7fe f9eb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003f96:	2000      	movs	r0, #0
 8003f98:	f7fe f9e8 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xE4);
 8003f9c:	20e4      	movs	r0, #228	; 0xe4
 8003f9e:	f7fe f9d1 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 8003fa2:	2001      	movs	r0, #1
 8003fa4:	f7fe f9e2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003fa8:	2000      	movs	r0, #0
 8003faa:	f7fe f9df 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x01);
 8003fae:	2001      	movs	r0, #1
 8003fb0:	f7fe f9dc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	f7fe f9d9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 8003fba:	2002      	movs	r0, #2
 8003fbc:	f7fe f9d6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003fc0:	2000      	movs	r0, #0
 8003fc2:	f7fe f9d3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x2A);
 8003fc6:	202a      	movs	r0, #42	; 0x2a
 8003fc8:	f7fe f9d0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003fcc:	2000      	movs	r0, #0
 8003fce:	f7fe f9cd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 8003fd2:	203c      	movs	r0, #60	; 0x3c
 8003fd4:	f7fe f9ca 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003fd8:	2000      	movs	r0, #0
 8003fda:	f7fe f9c7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x4B);
 8003fde:	204b      	movs	r0, #75	; 0x4b
 8003fe0:	f7fe f9c4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003fe4:	2000      	movs	r0, #0
 8003fe6:	f7fe f9c1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 8003fea:	205d      	movs	r0, #93	; 0x5d
 8003fec:	f7fe f9be 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	f7fe f9bb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x74);
 8003ff6:	2074      	movs	r0, #116	; 0x74
 8003ff8:	f7fe f9b8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	f7fe f9b5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x84);
 8004002:	2084      	movs	r0, #132	; 0x84
 8004004:	f7fe f9b2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004008:	2000      	movs	r0, #0
 800400a:	f7fe f9af 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x93);
 800400e:	2093      	movs	r0, #147	; 0x93
 8004010:	f7fe f9ac 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004014:	2000      	movs	r0, #0
 8004016:	f7fe f9a9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xA2);
 800401a:	20a2      	movs	r0, #162	; 0xa2
 800401c:	f7fe f9a6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004020:	2000      	movs	r0, #0
 8004022:	f7fe f9a3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xB3);
 8004026:	20b3      	movs	r0, #179	; 0xb3
 8004028:	f7fe f9a0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800402c:	2000      	movs	r0, #0
 800402e:	f7fe f99d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xBE);
 8004032:	20be      	movs	r0, #190	; 0xbe
 8004034:	f7fe f99a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004038:	2000      	movs	r0, #0
 800403a:	f7fe f997 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 800403e:	20c4      	movs	r0, #196	; 0xc4
 8004040:	f7fe f994 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004044:	2000      	movs	r0, #0
 8004046:	f7fe f991 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xCD);
 800404a:	20cd      	movs	r0, #205	; 0xcd
 800404c:	f7fe f98e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004050:	2000      	movs	r0, #0
 8004052:	f7fe f98b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xD3);
 8004056:	20d3      	movs	r0, #211	; 0xd3
 8004058:	f7fe f988 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800405c:	2000      	movs	r0, #0
 800405e:	f7fe f985 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xDD);
 8004062:	20dd      	movs	r0, #221	; 0xdd
 8004064:	f7fe f982 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004068:	2000      	movs	r0, #0
 800406a:	f7fe f97f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 800406e:	20f3      	movs	r0, #243	; 0xf3
 8004070:	f7fe f97c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004074:	2000      	movs	r0, #0
 8004076:	f7fe f979 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xE5);
 800407a:	20e5      	movs	r0, #229	; 0xe5
 800407c:	f7fe f962 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8004080:	2000      	movs	r0, #0
 8004082:	f7fe f973 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004086:	2000      	movs	r0, #0
 8004088:	f7fe f970 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800408c:	2000      	movs	r0, #0
 800408e:	f7fe f96d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004092:	2000      	movs	r0, #0
 8004094:	f7fe f96a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 8004098:	2002      	movs	r0, #2
 800409a:	f7fe f967 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800409e:	2000      	movs	r0, #0
 80040a0:	f7fe f964 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 80040a4:	2029      	movs	r0, #41	; 0x29
 80040a6:	f7fe f961 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80040aa:	2000      	movs	r0, #0
 80040ac:	f7fe f95e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 80040b0:	203c      	movs	r0, #60	; 0x3c
 80040b2:	f7fe f95b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80040b6:	2000      	movs	r0, #0
 80040b8:	f7fe f958 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x4B);
 80040bc:	204b      	movs	r0, #75	; 0x4b
 80040be:	f7fe f955 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80040c2:	2000      	movs	r0, #0
 80040c4:	f7fe f952 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 80040c8:	205d      	movs	r0, #93	; 0x5d
 80040ca:	f7fe f94f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80040ce:	2000      	movs	r0, #0
 80040d0:	f7fe f94c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x74);
 80040d4:	2074      	movs	r0, #116	; 0x74
 80040d6:	f7fe f949 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80040da:	2000      	movs	r0, #0
 80040dc:	f7fe f946 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x84);
 80040e0:	2084      	movs	r0, #132	; 0x84
 80040e2:	f7fe f943 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80040e6:	2000      	movs	r0, #0
 80040e8:	f7fe f940 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x93);
 80040ec:	2093      	movs	r0, #147	; 0x93
 80040ee:	f7fe f93d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80040f2:	2000      	movs	r0, #0
 80040f4:	f7fe f93a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xA2);
 80040f8:	20a2      	movs	r0, #162	; 0xa2
 80040fa:	f7fe f937 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80040fe:	2000      	movs	r0, #0
 8004100:	f7fe f934 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xB3);
 8004104:	20b3      	movs	r0, #179	; 0xb3
 8004106:	f7fe f931 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800410a:	2000      	movs	r0, #0
 800410c:	f7fe f92e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xBE);
 8004110:	20be      	movs	r0, #190	; 0xbe
 8004112:	f7fe f92b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004116:	2000      	movs	r0, #0
 8004118:	f7fe f928 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 800411c:	20c4      	movs	r0, #196	; 0xc4
 800411e:	f7fe f925 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004122:	2000      	movs	r0, #0
 8004124:	f7fe f922 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xCD);
 8004128:	20cd      	movs	r0, #205	; 0xcd
 800412a:	f7fe f91f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800412e:	2000      	movs	r0, #0
 8004130:	f7fe f91c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xD3);
 8004134:	20d3      	movs	r0, #211	; 0xd3
 8004136:	f7fe f919 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800413a:	2000      	movs	r0, #0
 800413c:	f7fe f916 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xDC);
 8004140:	20dc      	movs	r0, #220	; 0xdc
 8004142:	f7fe f913 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004146:	2000      	movs	r0, #0
 8004148:	f7fe f910 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 800414c:	20f3      	movs	r0, #243	; 0xf3
 800414e:	f7fe f90d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004152:	2000      	movs	r0, #0
 8004154:	f7fe f90a 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xE6);
 8004158:	20e6      	movs	r0, #230	; 0xe6
 800415a:	f7fe f8f3 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x11);
 800415e:	2011      	movs	r0, #17
 8004160:	f7fe f904 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004164:	2000      	movs	r0, #0
 8004166:	f7fe f901 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x34);
 800416a:	2034      	movs	r0, #52	; 0x34
 800416c:	f7fe f8fe 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004170:	2000      	movs	r0, #0
 8004172:	f7fe f8fb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x56);
 8004176:	2056      	movs	r0, #86	; 0x56
 8004178:	f7fe f8f8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800417c:	2000      	movs	r0, #0
 800417e:	f7fe f8f5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x76);
 8004182:	2076      	movs	r0, #118	; 0x76
 8004184:	f7fe f8f2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004188:	2000      	movs	r0, #0
 800418a:	f7fe f8ef 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x77);
 800418e:	2077      	movs	r0, #119	; 0x77
 8004190:	f7fe f8ec 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004194:	2000      	movs	r0, #0
 8004196:	f7fe f8e9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 800419a:	2066      	movs	r0, #102	; 0x66
 800419c:	f7fe f8e6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80041a0:	2000      	movs	r0, #0
 80041a2:	f7fe f8e3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 80041a6:	2088      	movs	r0, #136	; 0x88
 80041a8:	f7fe f8e0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80041ac:	2000      	movs	r0, #0
 80041ae:	f7fe f8dd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 80041b2:	2099      	movs	r0, #153	; 0x99
 80041b4:	f7fe f8da 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80041b8:	2000      	movs	r0, #0
 80041ba:	f7fe f8d7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xBB);
 80041be:	20bb      	movs	r0, #187	; 0xbb
 80041c0:	f7fe f8d4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80041c4:	2000      	movs	r0, #0
 80041c6:	f7fe f8d1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 80041ca:	2099      	movs	r0, #153	; 0x99
 80041cc:	f7fe f8ce 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80041d0:	2000      	movs	r0, #0
 80041d2:	f7fe f8cb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 80041d6:	2066      	movs	r0, #102	; 0x66
 80041d8:	f7fe f8c8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80041dc:	2000      	movs	r0, #0
 80041de:	f7fe f8c5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 80041e2:	2055      	movs	r0, #85	; 0x55
 80041e4:	f7fe f8c2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80041e8:	2000      	movs	r0, #0
 80041ea:	f7fe f8bf 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 80041ee:	2055      	movs	r0, #85	; 0x55
 80041f0:	f7fe f8bc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80041f4:	2000      	movs	r0, #0
 80041f6:	f7fe f8b9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x45);
 80041fa:	2045      	movs	r0, #69	; 0x45
 80041fc:	f7fe f8b6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004200:	2000      	movs	r0, #0
 8004202:	f7fe f8b3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x43);
 8004206:	2043      	movs	r0, #67	; 0x43
 8004208:	f7fe f8b0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800420c:	2000      	movs	r0, #0
 800420e:	f7fe f8ad 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8004212:	2044      	movs	r0, #68	; 0x44
 8004214:	f7fe f8aa 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004218:	2000      	movs	r0, #0
 800421a:	f7fe f8a7 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xE7);
 800421e:	20e7      	movs	r0, #231	; 0xe7
 8004220:	f7fe f890 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x32);
 8004224:	2032      	movs	r0, #50	; 0x32
 8004226:	f7fe f8a1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800422a:	2000      	movs	r0, #0
 800422c:	f7fe f89e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 8004230:	2055      	movs	r0, #85	; 0x55
 8004232:	f7fe f89b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004236:	2000      	movs	r0, #0
 8004238:	f7fe f898 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x76);
 800423c:	2076      	movs	r0, #118	; 0x76
 800423e:	f7fe f895 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004242:	2000      	movs	r0, #0
 8004244:	f7fe f892 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8004248:	2066      	movs	r0, #102	; 0x66
 800424a:	f7fe f88f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800424e:	2000      	movs	r0, #0
 8004250:	f7fe f88c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x67);
 8004254:	2067      	movs	r0, #103	; 0x67
 8004256:	f7fe f889 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800425a:	2000      	movs	r0, #0
 800425c:	f7fe f886 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x67);
 8004260:	2067      	movs	r0, #103	; 0x67
 8004262:	f7fe f883 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004266:	2000      	movs	r0, #0
 8004268:	f7fe f880 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x87);
 800426c:	2087      	movs	r0, #135	; 0x87
 800426e:	f7fe f87d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004272:	2000      	movs	r0, #0
 8004274:	f7fe f87a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8004278:	2099      	movs	r0, #153	; 0x99
 800427a:	f7fe f877 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800427e:	2000      	movs	r0, #0
 8004280:	f7fe f874 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xBB);
 8004284:	20bb      	movs	r0, #187	; 0xbb
 8004286:	f7fe f871 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800428a:	2000      	movs	r0, #0
 800428c:	f7fe f86e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8004290:	2099      	movs	r0, #153	; 0x99
 8004292:	f7fe f86b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004296:	2000      	movs	r0, #0
 8004298:	f7fe f868 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x77);
 800429c:	2077      	movs	r0, #119	; 0x77
 800429e:	f7fe f865 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80042a2:	2000      	movs	r0, #0
 80042a4:	f7fe f862 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 80042a8:	2044      	movs	r0, #68	; 0x44
 80042aa:	f7fe f85f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80042ae:	2000      	movs	r0, #0
 80042b0:	f7fe f85c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x56);
 80042b4:	2056      	movs	r0, #86	; 0x56
 80042b6:	f7fe f859 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80042ba:	2000      	movs	r0, #0
 80042bc:	f7fe f856 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x23);
 80042c0:	2023      	movs	r0, #35	; 0x23
 80042c2:	f7fe f853 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80042c6:	2000      	movs	r0, #0
 80042c8:	f7fe f850 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x33);
 80042cc:	2033      	movs	r0, #51	; 0x33
 80042ce:	f7fe f84d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80042d2:	2000      	movs	r0, #0
 80042d4:	f7fe f84a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x45);
 80042d8:	2045      	movs	r0, #69	; 0x45
 80042da:	f7fe f847 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80042de:	2000      	movs	r0, #0
 80042e0:	f7fe f844 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xE8);
 80042e4:	20e8      	movs	r0, #232	; 0xe8
 80042e6:	f7fe f82d 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80042ea:	2000      	movs	r0, #0
 80042ec:	f7fe f83e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80042f0:	2000      	movs	r0, #0
 80042f2:	f7fe f83b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 80042f6:	2099      	movs	r0, #153	; 0x99
 80042f8:	f7fe f838 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80042fc:	2000      	movs	r0, #0
 80042fe:	f7fe f835 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x87);
 8004302:	2087      	movs	r0, #135	; 0x87
 8004304:	f7fe f832 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004308:	2000      	movs	r0, #0
 800430a:	f7fe f82f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 800430e:	2088      	movs	r0, #136	; 0x88
 8004310:	f7fe f82c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004314:	2000      	movs	r0, #0
 8004316:	f7fe f829 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x77);
 800431a:	2077      	movs	r0, #119	; 0x77
 800431c:	f7fe f826 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004320:	2000      	movs	r0, #0
 8004322:	f7fe f823 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8004326:	2066      	movs	r0, #102	; 0x66
 8004328:	f7fe f820 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800432c:	2000      	movs	r0, #0
 800432e:	f7fe f81d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8004332:	2088      	movs	r0, #136	; 0x88
 8004334:	f7fe f81a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004338:	2000      	movs	r0, #0
 800433a:	f7fe f817 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xAA);
 800433e:	20aa      	movs	r0, #170	; 0xaa
 8004340:	f7fe f814 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004344:	2000      	movs	r0, #0
 8004346:	f7fe f811 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xBB);
 800434a:	20bb      	movs	r0, #187	; 0xbb
 800434c:	f7fe f80e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004350:	2000      	movs	r0, #0
 8004352:	f7fe f80b 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8004356:	2099      	movs	r0, #153	; 0x99
 8004358:	f7fe f808 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800435c:	2000      	movs	r0, #0
 800435e:	f7fe f805 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8004362:	2066      	movs	r0, #102	; 0x66
 8004364:	f7fe f802 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004368:	2000      	movs	r0, #0
 800436a:	f7fd ffff 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 800436e:	2055      	movs	r0, #85	; 0x55
 8004370:	f7fd fffc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004374:	2000      	movs	r0, #0
 8004376:	f7fd fff9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 800437a:	2055      	movs	r0, #85	; 0x55
 800437c:	f7fd fff6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004380:	2000      	movs	r0, #0
 8004382:	f7fd fff3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8004386:	2044      	movs	r0, #68	; 0x44
 8004388:	f7fd fff0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800438c:	2000      	movs	r0, #0
 800438e:	f7fd ffed 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8004392:	2044      	movs	r0, #68	; 0x44
 8004394:	f7fd ffea 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004398:	2000      	movs	r0, #0
 800439a:	f7fd ffe7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 800439e:	2055      	movs	r0, #85	; 0x55
 80043a0:	f7fd ffe4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80043a4:	2000      	movs	r0, #0
 80043a6:	f7fd ffe1 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xE9);
 80043aa:	20e9      	movs	r0, #233	; 0xe9
 80043ac:	f7fd ffca 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0xAA);
 80043b0:	20aa      	movs	r0, #170	; 0xaa
 80043b2:	f7fd ffdb 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80043b6:	2000      	movs	r0, #0
 80043b8:	f7fd ffd8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80043bc:	2000      	movs	r0, #0
 80043be:	f7fd ffd5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80043c2:	2000      	movs	r0, #0
 80043c4:	f7fd ffd2 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0x00);
 80043c8:	2000      	movs	r0, #0
 80043ca:	f7fd ffbb 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0xAA);
 80043ce:	20aa      	movs	r0, #170	; 0xaa
 80043d0:	f7fd ffcc 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xCF);
 80043d4:	20cf      	movs	r0, #207	; 0xcf
 80043d6:	f7fd ffb5 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80043da:	2000      	movs	r0, #0
 80043dc:	f7fd ffc6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80043e0:	2000      	movs	r0, #0
 80043e2:	f7fd ffc3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80043e6:	2000      	movs	r0, #0
 80043e8:	f7fd ffc0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80043ec:	2000      	movs	r0, #0
 80043ee:	f7fd ffbd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80043f2:	2000      	movs	r0, #0
 80043f4:	f7fd ffba 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80043f8:	2000      	movs	r0, #0
 80043fa:	f7fd ffb7 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80043fe:	2000      	movs	r0, #0
 8004400:	f7fd ffb4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004404:	2000      	movs	r0, #0
 8004406:	f7fd ffb1 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800440a:	2000      	movs	r0, #0
 800440c:	f7fd ffae 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004410:	2000      	movs	r0, #0
 8004412:	f7fd ffab 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004416:	2000      	movs	r0, #0
 8004418:	f7fd ffa8 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800441c:	2000      	movs	r0, #0
 800441e:	f7fd ffa5 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004422:	2000      	movs	r0, #0
 8004424:	f7fd ffa2 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004428:	2000      	movs	r0, #0
 800442a:	f7fd ff9f 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800442e:	2000      	movs	r0, #0
 8004430:	f7fd ff9c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004434:	2000      	movs	r0, #0
 8004436:	f7fd ff99 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800443a:	2000      	movs	r0, #0
 800443c:	f7fd ff96 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xF0);
 8004440:	20f0      	movs	r0, #240	; 0xf0
 8004442:	f7fd ff7f 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8004446:	2000      	movs	r0, #0
 8004448:	f7fd ff90 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x50);
 800444c:	2050      	movs	r0, #80	; 0x50
 800444e:	f7fd ff8d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004452:	2000      	movs	r0, #0
 8004454:	f7fd ff8a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004458:	2000      	movs	r0, #0
 800445a:	f7fd ff87 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800445e:	2000      	movs	r0, #0
 8004460:	f7fd ff84 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xF3);
 8004464:	20f3      	movs	r0, #243	; 0xf3
 8004466:	f7fd ff6d 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 800446a:	2000      	movs	r0, #0
 800446c:	f7fd ff7e 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xF9);
 8004470:	20f9      	movs	r0, #249	; 0xf9
 8004472:	f7fd ff67 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x06);
 8004476:	2006      	movs	r0, #6
 8004478:	f7fd ff78 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x10);
 800447c:	2010      	movs	r0, #16
 800447e:	f7fd ff75 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 8004482:	2029      	movs	r0, #41	; 0x29
 8004484:	f7fd ff72 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8004488:	2000      	movs	r0, #0
 800448a:	f7fd ff6f 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0x3A);
 800448e:	203a      	movs	r0, #58	; 0x3a
 8004490:	f7fd ff58 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x55);	//66
 8004494:	2055      	movs	r0, #85	; 0x55
 8004496:	f7fd ff69 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0x11);
 800449a:	2011      	movs	r0, #17
 800449c:	f7fd ff52 	bl	8002344 <LCD_WR_REG>
		HAL_Delay(100);
 80044a0:	2064      	movs	r0, #100	; 0x64
 80044a2:	f003 fb3b 	bl	8007b1c <HAL_Delay>
		LCD_WR_REG(0x29);
 80044a6:	2029      	movs	r0, #41	; 0x29
 80044a8:	f7fd ff4c 	bl	8002344 <LCD_WR_REG>
		LCD_WR_REG(0x35);
 80044ac:	2035      	movs	r0, #53	; 0x35
 80044ae:	f7fd ff49 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80044b2:	2000      	movs	r0, #0
 80044b4:	f7fd ff5a 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0x51);
 80044b8:	2051      	movs	r0, #81	; 0x51
 80044ba:	f7fd ff43 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0xFF);
 80044be:	20ff      	movs	r0, #255	; 0xff
 80044c0:	f7fd ff54 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0x53);
 80044c4:	2053      	movs	r0, #83	; 0x53
 80044c6:	f7fd ff3d 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x2C);
 80044ca:	202c      	movs	r0, #44	; 0x2c
 80044cc:	f7fd ff4e 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0x55);
 80044d0:	2055      	movs	r0, #85	; 0x55
 80044d2:	f7fd ff37 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x82);
 80044d6:	2082      	movs	r0, #130	; 0x82
 80044d8:	f7fd ff48 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 80044dc:	202c      	movs	r0, #44	; 0x2c
 80044de:	f7fd ff31 	bl	8002344 <LCD_WR_REG>
 80044e2:	f002 b8e8 	b.w	80066b6 <LCD_Init+0x374e>
	}else if(lcddev.id==0x5510)
 80044e6:	4b04      	ldr	r3, [pc, #16]	; (80044f8 <LCD_Init+0x1590>)
 80044e8:	889b      	ldrh	r3, [r3, #4]
 80044ea:	f245 5210 	movw	r2, #21776	; 0x5510
 80044ee:	4293      	cmp	r3, r2
 80044f0:	f040 8782 	bne.w	80053f8 <LCD_Init+0x2490>
 80044f4:	e002      	b.n	80044fc <LCD_Init+0x1594>
 80044f6:	bf00      	nop
 80044f8:	200000d0 	.word	0x200000d0
	{
		LCD_WriteReg(0xF000,0x55);
 80044fc:	2155      	movs	r1, #85	; 0x55
 80044fe:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8004502:	f7fd ff59 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xF001,0xAA);
 8004506:	21aa      	movs	r1, #170	; 0xaa
 8004508:	f24f 0001 	movw	r0, #61441	; 0xf001
 800450c:	f7fd ff54 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xF002,0x52);
 8004510:	2152      	movs	r1, #82	; 0x52
 8004512:	f24f 0002 	movw	r0, #61442	; 0xf002
 8004516:	f7fd ff4f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xF003,0x08);
 800451a:	2108      	movs	r1, #8
 800451c:	f24f 0003 	movw	r0, #61443	; 0xf003
 8004520:	f7fd ff4a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xF004,0x01);
 8004524:	2101      	movs	r1, #1
 8004526:	f24f 0004 	movw	r0, #61444	; 0xf004
 800452a:	f7fd ff45 	bl	80023b8 <LCD_WriteReg>
		//AVDD Set AVDD 5.2V
		LCD_WriteReg(0xB000,0x0D);
 800452e:	210d      	movs	r1, #13
 8004530:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8004534:	f7fd ff40 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB001,0x0D);
 8004538:	210d      	movs	r1, #13
 800453a:	f24b 0001 	movw	r0, #45057	; 0xb001
 800453e:	f7fd ff3b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB002,0x0D);
 8004542:	210d      	movs	r1, #13
 8004544:	f24b 0002 	movw	r0, #45058	; 0xb002
 8004548:	f7fd ff36 	bl	80023b8 <LCD_WriteReg>
		//AVDD ratio
		LCD_WriteReg(0xB600,0x34);
 800454c:	2134      	movs	r1, #52	; 0x34
 800454e:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8004552:	f7fd ff31 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB601,0x34);
 8004556:	2134      	movs	r1, #52	; 0x34
 8004558:	f24b 6001 	movw	r0, #46593	; 0xb601
 800455c:	f7fd ff2c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB602,0x34);
 8004560:	2134      	movs	r1, #52	; 0x34
 8004562:	f24b 6002 	movw	r0, #46594	; 0xb602
 8004566:	f7fd ff27 	bl	80023b8 <LCD_WriteReg>
		//AVEE -5.2V
		LCD_WriteReg(0xB100,0x0D);
 800456a:	210d      	movs	r1, #13
 800456c:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8004570:	f7fd ff22 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB101,0x0D);
 8004574:	210d      	movs	r1, #13
 8004576:	f24b 1001 	movw	r0, #45313	; 0xb101
 800457a:	f7fd ff1d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB102,0x0D);
 800457e:	210d      	movs	r1, #13
 8004580:	f24b 1002 	movw	r0, #45314	; 0xb102
 8004584:	f7fd ff18 	bl	80023b8 <LCD_WriteReg>
		//AVEE ratio
		LCD_WriteReg(0xB700,0x34);
 8004588:	2134      	movs	r1, #52	; 0x34
 800458a:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 800458e:	f7fd ff13 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB701,0x34);
 8004592:	2134      	movs	r1, #52	; 0x34
 8004594:	f24b 7001 	movw	r0, #46849	; 0xb701
 8004598:	f7fd ff0e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB702,0x34);
 800459c:	2134      	movs	r1, #52	; 0x34
 800459e:	f24b 7002 	movw	r0, #46850	; 0xb702
 80045a2:	f7fd ff09 	bl	80023b8 <LCD_WriteReg>
		//VCL -2.5V
		LCD_WriteReg(0xB200,0x00);
 80045a6:	2100      	movs	r1, #0
 80045a8:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 80045ac:	f7fd ff04 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB201,0x00);
 80045b0:	2100      	movs	r1, #0
 80045b2:	f24b 2001 	movw	r0, #45569	; 0xb201
 80045b6:	f7fd feff 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB202,0x00);
 80045ba:	2100      	movs	r1, #0
 80045bc:	f24b 2002 	movw	r0, #45570	; 0xb202
 80045c0:	f7fd fefa 	bl	80023b8 <LCD_WriteReg>
		//VCL ratio
		LCD_WriteReg(0xB800,0x24);
 80045c4:	2124      	movs	r1, #36	; 0x24
 80045c6:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 80045ca:	f7fd fef5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB801,0x24);
 80045ce:	2124      	movs	r1, #36	; 0x24
 80045d0:	f64b 0001 	movw	r0, #47105	; 0xb801
 80045d4:	f7fd fef0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB802,0x24);
 80045d8:	2124      	movs	r1, #36	; 0x24
 80045da:	f64b 0002 	movw	r0, #47106	; 0xb802
 80045de:	f7fd feeb 	bl	80023b8 <LCD_WriteReg>
		//VGH 15V (Free pump)
		LCD_WriteReg(0xBF00,0x01);
 80045e2:	2101      	movs	r1, #1
 80045e4:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 80045e8:	f7fd fee6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB300,0x0F);
 80045ec:	210f      	movs	r1, #15
 80045ee:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 80045f2:	f7fd fee1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB301,0x0F);
 80045f6:	210f      	movs	r1, #15
 80045f8:	f24b 3001 	movw	r0, #45825	; 0xb301
 80045fc:	f7fd fedc 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB302,0x0F);
 8004600:	210f      	movs	r1, #15
 8004602:	f24b 3002 	movw	r0, #45826	; 0xb302
 8004606:	f7fd fed7 	bl	80023b8 <LCD_WriteReg>
		//VGH ratio
		LCD_WriteReg(0xB900,0x34);
 800460a:	2134      	movs	r1, #52	; 0x34
 800460c:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8004610:	f7fd fed2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB901,0x34);
 8004614:	2134      	movs	r1, #52	; 0x34
 8004616:	f64b 1001 	movw	r0, #47361	; 0xb901
 800461a:	f7fd fecd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB902,0x34);
 800461e:	2134      	movs	r1, #52	; 0x34
 8004620:	f64b 1002 	movw	r0, #47362	; 0xb902
 8004624:	f7fd fec8 	bl	80023b8 <LCD_WriteReg>
		//VGL_REG -10V
		LCD_WriteReg(0xB500,0x08);
 8004628:	2108      	movs	r1, #8
 800462a:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 800462e:	f7fd fec3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB501,0x08);
 8004632:	2108      	movs	r1, #8
 8004634:	f24b 5001 	movw	r0, #46337	; 0xb501
 8004638:	f7fd febe 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB502,0x08);
 800463c:	2108      	movs	r1, #8
 800463e:	f24b 5002 	movw	r0, #46338	; 0xb502
 8004642:	f7fd feb9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xC200,0x03);
 8004646:	2103      	movs	r1, #3
 8004648:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 800464c:	f7fd feb4 	bl	80023b8 <LCD_WriteReg>
		//VGLX ratio
		LCD_WriteReg(0xBA00,0x24);
 8004650:	2124      	movs	r1, #36	; 0x24
 8004652:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 8004656:	f7fd feaf 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xBA01,0x24);
 800465a:	2124      	movs	r1, #36	; 0x24
 800465c:	f64b 2001 	movw	r0, #47617	; 0xba01
 8004660:	f7fd feaa 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xBA02,0x24);
 8004664:	2124      	movs	r1, #36	; 0x24
 8004666:	f64b 2002 	movw	r0, #47618	; 0xba02
 800466a:	f7fd fea5 	bl	80023b8 <LCD_WriteReg>
		//VGMP/VGSP 4.5V/0V
		LCD_WriteReg(0xBC00,0x00);
 800466e:	2100      	movs	r1, #0
 8004670:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8004674:	f7fd fea0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xBC01,0x78);
 8004678:	2178      	movs	r1, #120	; 0x78
 800467a:	f64b 4001 	movw	r0, #48129	; 0xbc01
 800467e:	f7fd fe9b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xBC02,0x00);
 8004682:	2100      	movs	r1, #0
 8004684:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8004688:	f7fd fe96 	bl	80023b8 <LCD_WriteReg>
		//VGMN/VGSN -4.5V/0V
		LCD_WriteReg(0xBD00,0x00);
 800468c:	2100      	movs	r1, #0
 800468e:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 8004692:	f7fd fe91 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xBD01,0x78);
 8004696:	2178      	movs	r1, #120	; 0x78
 8004698:	f64b 5001 	movw	r0, #48385	; 0xbd01
 800469c:	f7fd fe8c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xBD02,0x00);
 80046a0:	2100      	movs	r1, #0
 80046a2:	f64b 5002 	movw	r0, #48386	; 0xbd02
 80046a6:	f7fd fe87 	bl	80023b8 <LCD_WriteReg>
		//VCOM
		LCD_WriteReg(0xBE00,0x00);
 80046aa:	2100      	movs	r1, #0
 80046ac:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 80046b0:	f7fd fe82 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xBE01,0x64);
 80046b4:	2164      	movs	r1, #100	; 0x64
 80046b6:	f64b 6001 	movw	r0, #48641	; 0xbe01
 80046ba:	f7fd fe7d 	bl	80023b8 <LCD_WriteReg>
		//Gamma Setting
		LCD_WriteReg(0xD100,0x00);
 80046be:	2100      	movs	r1, #0
 80046c0:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 80046c4:	f7fd fe78 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD101,0x33);
 80046c8:	2133      	movs	r1, #51	; 0x33
 80046ca:	f24d 1001 	movw	r0, #53505	; 0xd101
 80046ce:	f7fd fe73 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD102,0x00);
 80046d2:	2100      	movs	r1, #0
 80046d4:	f24d 1002 	movw	r0, #53506	; 0xd102
 80046d8:	f7fd fe6e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD103,0x34);
 80046dc:	2134      	movs	r1, #52	; 0x34
 80046de:	f24d 1003 	movw	r0, #53507	; 0xd103
 80046e2:	f7fd fe69 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD104,0x00);
 80046e6:	2100      	movs	r1, #0
 80046e8:	f24d 1004 	movw	r0, #53508	; 0xd104
 80046ec:	f7fd fe64 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD105,0x3A);
 80046f0:	213a      	movs	r1, #58	; 0x3a
 80046f2:	f24d 1005 	movw	r0, #53509	; 0xd105
 80046f6:	f7fd fe5f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD106,0x00);
 80046fa:	2100      	movs	r1, #0
 80046fc:	f24d 1006 	movw	r0, #53510	; 0xd106
 8004700:	f7fd fe5a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD107,0x4A);
 8004704:	214a      	movs	r1, #74	; 0x4a
 8004706:	f24d 1007 	movw	r0, #53511	; 0xd107
 800470a:	f7fd fe55 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD108,0x00);
 800470e:	2100      	movs	r1, #0
 8004710:	f24d 1008 	movw	r0, #53512	; 0xd108
 8004714:	f7fd fe50 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD109,0x5C);
 8004718:	215c      	movs	r1, #92	; 0x5c
 800471a:	f24d 1009 	movw	r0, #53513	; 0xd109
 800471e:	f7fd fe4b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD10A,0x00);
 8004722:	2100      	movs	r1, #0
 8004724:	f24d 100a 	movw	r0, #53514	; 0xd10a
 8004728:	f7fd fe46 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD10B,0x81);
 800472c:	2181      	movs	r1, #129	; 0x81
 800472e:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8004732:	f7fd fe41 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD10C,0x00);
 8004736:	2100      	movs	r1, #0
 8004738:	f24d 100c 	movw	r0, #53516	; 0xd10c
 800473c:	f7fd fe3c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD10D,0xA6);
 8004740:	21a6      	movs	r1, #166	; 0xa6
 8004742:	f24d 100d 	movw	r0, #53517	; 0xd10d
 8004746:	f7fd fe37 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD10E,0x00);
 800474a:	2100      	movs	r1, #0
 800474c:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8004750:	f7fd fe32 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD10F,0xE5);
 8004754:	21e5      	movs	r1, #229	; 0xe5
 8004756:	f24d 100f 	movw	r0, #53519	; 0xd10f
 800475a:	f7fd fe2d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD110,0x01);
 800475e:	2101      	movs	r1, #1
 8004760:	f24d 1010 	movw	r0, #53520	; 0xd110
 8004764:	f7fd fe28 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD111,0x13);
 8004768:	2113      	movs	r1, #19
 800476a:	f24d 1011 	movw	r0, #53521	; 0xd111
 800476e:	f7fd fe23 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD112,0x01);
 8004772:	2101      	movs	r1, #1
 8004774:	f24d 1012 	movw	r0, #53522	; 0xd112
 8004778:	f7fd fe1e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD113,0x54);
 800477c:	2154      	movs	r1, #84	; 0x54
 800477e:	f24d 1013 	movw	r0, #53523	; 0xd113
 8004782:	f7fd fe19 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD114,0x01);
 8004786:	2101      	movs	r1, #1
 8004788:	f24d 1014 	movw	r0, #53524	; 0xd114
 800478c:	f7fd fe14 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD115,0x82);
 8004790:	2182      	movs	r1, #130	; 0x82
 8004792:	f24d 1015 	movw	r0, #53525	; 0xd115
 8004796:	f7fd fe0f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD116,0x01);
 800479a:	2101      	movs	r1, #1
 800479c:	f24d 1016 	movw	r0, #53526	; 0xd116
 80047a0:	f7fd fe0a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD117,0xCA);
 80047a4:	21ca      	movs	r1, #202	; 0xca
 80047a6:	f24d 1017 	movw	r0, #53527	; 0xd117
 80047aa:	f7fd fe05 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD118,0x02);
 80047ae:	2102      	movs	r1, #2
 80047b0:	f24d 1018 	movw	r0, #53528	; 0xd118
 80047b4:	f7fd fe00 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD119,0x00);
 80047b8:	2100      	movs	r1, #0
 80047ba:	f24d 1019 	movw	r0, #53529	; 0xd119
 80047be:	f7fd fdfb 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD11A,0x02);
 80047c2:	2102      	movs	r1, #2
 80047c4:	f24d 101a 	movw	r0, #53530	; 0xd11a
 80047c8:	f7fd fdf6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD11B,0x01);
 80047cc:	2101      	movs	r1, #1
 80047ce:	f24d 101b 	movw	r0, #53531	; 0xd11b
 80047d2:	f7fd fdf1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD11C,0x02);
 80047d6:	2102      	movs	r1, #2
 80047d8:	f24d 101c 	movw	r0, #53532	; 0xd11c
 80047dc:	f7fd fdec 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD11D,0x34);
 80047e0:	2134      	movs	r1, #52	; 0x34
 80047e2:	f24d 101d 	movw	r0, #53533	; 0xd11d
 80047e6:	f7fd fde7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD11E,0x02);
 80047ea:	2102      	movs	r1, #2
 80047ec:	f24d 101e 	movw	r0, #53534	; 0xd11e
 80047f0:	f7fd fde2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD11F,0x67);
 80047f4:	2167      	movs	r1, #103	; 0x67
 80047f6:	f24d 101f 	movw	r0, #53535	; 0xd11f
 80047fa:	f7fd fddd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD120,0x02);
 80047fe:	2102      	movs	r1, #2
 8004800:	f24d 1020 	movw	r0, #53536	; 0xd120
 8004804:	f7fd fdd8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD121,0x84);
 8004808:	2184      	movs	r1, #132	; 0x84
 800480a:	f24d 1021 	movw	r0, #53537	; 0xd121
 800480e:	f7fd fdd3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD122,0x02);
 8004812:	2102      	movs	r1, #2
 8004814:	f24d 1022 	movw	r0, #53538	; 0xd122
 8004818:	f7fd fdce 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD123,0xA4);
 800481c:	21a4      	movs	r1, #164	; 0xa4
 800481e:	f24d 1023 	movw	r0, #53539	; 0xd123
 8004822:	f7fd fdc9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD124,0x02);
 8004826:	2102      	movs	r1, #2
 8004828:	f24d 1024 	movw	r0, #53540	; 0xd124
 800482c:	f7fd fdc4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD125,0xB7);
 8004830:	21b7      	movs	r1, #183	; 0xb7
 8004832:	f24d 1025 	movw	r0, #53541	; 0xd125
 8004836:	f7fd fdbf 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD126,0x02);
 800483a:	2102      	movs	r1, #2
 800483c:	f24d 1026 	movw	r0, #53542	; 0xd126
 8004840:	f7fd fdba 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD127,0xCF);
 8004844:	21cf      	movs	r1, #207	; 0xcf
 8004846:	f24d 1027 	movw	r0, #53543	; 0xd127
 800484a:	f7fd fdb5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD128,0x02);
 800484e:	2102      	movs	r1, #2
 8004850:	f24d 1028 	movw	r0, #53544	; 0xd128
 8004854:	f7fd fdb0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD129,0xDE);
 8004858:	21de      	movs	r1, #222	; 0xde
 800485a:	f24d 1029 	movw	r0, #53545	; 0xd129
 800485e:	f7fd fdab 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD12A,0x02);
 8004862:	2102      	movs	r1, #2
 8004864:	f24d 102a 	movw	r0, #53546	; 0xd12a
 8004868:	f7fd fda6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD12B,0xF2);
 800486c:	21f2      	movs	r1, #242	; 0xf2
 800486e:	f24d 102b 	movw	r0, #53547	; 0xd12b
 8004872:	f7fd fda1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD12C,0x02);
 8004876:	2102      	movs	r1, #2
 8004878:	f24d 102c 	movw	r0, #53548	; 0xd12c
 800487c:	f7fd fd9c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD12D,0xFE);
 8004880:	21fe      	movs	r1, #254	; 0xfe
 8004882:	f24d 102d 	movw	r0, #53549	; 0xd12d
 8004886:	f7fd fd97 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD12E,0x03);
 800488a:	2103      	movs	r1, #3
 800488c:	f24d 102e 	movw	r0, #53550	; 0xd12e
 8004890:	f7fd fd92 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD12F,0x10);
 8004894:	2110      	movs	r1, #16
 8004896:	f24d 102f 	movw	r0, #53551	; 0xd12f
 800489a:	f7fd fd8d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD130,0x03);
 800489e:	2103      	movs	r1, #3
 80048a0:	f24d 1030 	movw	r0, #53552	; 0xd130
 80048a4:	f7fd fd88 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD131,0x33);
 80048a8:	2133      	movs	r1, #51	; 0x33
 80048aa:	f24d 1031 	movw	r0, #53553	; 0xd131
 80048ae:	f7fd fd83 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD132,0x03);
 80048b2:	2103      	movs	r1, #3
 80048b4:	f24d 1032 	movw	r0, #53554	; 0xd132
 80048b8:	f7fd fd7e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD133,0x6D);
 80048bc:	216d      	movs	r1, #109	; 0x6d
 80048be:	f24d 1033 	movw	r0, #53555	; 0xd133
 80048c2:	f7fd fd79 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD200,0x00);
 80048c6:	2100      	movs	r1, #0
 80048c8:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 80048cc:	f7fd fd74 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD201,0x33);
 80048d0:	2133      	movs	r1, #51	; 0x33
 80048d2:	f24d 2001 	movw	r0, #53761	; 0xd201
 80048d6:	f7fd fd6f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD202,0x00);
 80048da:	2100      	movs	r1, #0
 80048dc:	f24d 2002 	movw	r0, #53762	; 0xd202
 80048e0:	f7fd fd6a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD203,0x34);
 80048e4:	2134      	movs	r1, #52	; 0x34
 80048e6:	f24d 2003 	movw	r0, #53763	; 0xd203
 80048ea:	f7fd fd65 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD204,0x00);
 80048ee:	2100      	movs	r1, #0
 80048f0:	f24d 2004 	movw	r0, #53764	; 0xd204
 80048f4:	f7fd fd60 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD205,0x3A);
 80048f8:	213a      	movs	r1, #58	; 0x3a
 80048fa:	f24d 2005 	movw	r0, #53765	; 0xd205
 80048fe:	f7fd fd5b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD206,0x00);
 8004902:	2100      	movs	r1, #0
 8004904:	f24d 2006 	movw	r0, #53766	; 0xd206
 8004908:	f7fd fd56 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD207,0x4A);
 800490c:	214a      	movs	r1, #74	; 0x4a
 800490e:	f24d 2007 	movw	r0, #53767	; 0xd207
 8004912:	f7fd fd51 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD208,0x00);
 8004916:	2100      	movs	r1, #0
 8004918:	f24d 2008 	movw	r0, #53768	; 0xd208
 800491c:	f7fd fd4c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD209,0x5C);
 8004920:	215c      	movs	r1, #92	; 0x5c
 8004922:	f24d 2009 	movw	r0, #53769	; 0xd209
 8004926:	f7fd fd47 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD20A,0x00);
 800492a:	2100      	movs	r1, #0
 800492c:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8004930:	f7fd fd42 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0xD20B,0x81);
 8004934:	2181      	movs	r1, #129	; 0x81
 8004936:	f24d 200b 	movw	r0, #53771	; 0xd20b
 800493a:	f7fd fd3d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD20C,0x00);
 800493e:	2100      	movs	r1, #0
 8004940:	f24d 200c 	movw	r0, #53772	; 0xd20c
 8004944:	f7fd fd38 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD20D,0xA6);
 8004948:	21a6      	movs	r1, #166	; 0xa6
 800494a:	f24d 200d 	movw	r0, #53773	; 0xd20d
 800494e:	f7fd fd33 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD20E,0x00);
 8004952:	2100      	movs	r1, #0
 8004954:	f24d 200e 	movw	r0, #53774	; 0xd20e
 8004958:	f7fd fd2e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD20F,0xE5);
 800495c:	21e5      	movs	r1, #229	; 0xe5
 800495e:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8004962:	f7fd fd29 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD210,0x01);
 8004966:	2101      	movs	r1, #1
 8004968:	f24d 2010 	movw	r0, #53776	; 0xd210
 800496c:	f7fd fd24 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD211,0x13);
 8004970:	2113      	movs	r1, #19
 8004972:	f24d 2011 	movw	r0, #53777	; 0xd211
 8004976:	f7fd fd1f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD212,0x01);
 800497a:	2101      	movs	r1, #1
 800497c:	f24d 2012 	movw	r0, #53778	; 0xd212
 8004980:	f7fd fd1a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD213,0x54);
 8004984:	2154      	movs	r1, #84	; 0x54
 8004986:	f24d 2013 	movw	r0, #53779	; 0xd213
 800498a:	f7fd fd15 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD214,0x01);
 800498e:	2101      	movs	r1, #1
 8004990:	f24d 2014 	movw	r0, #53780	; 0xd214
 8004994:	f7fd fd10 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD215,0x82);
 8004998:	2182      	movs	r1, #130	; 0x82
 800499a:	f24d 2015 	movw	r0, #53781	; 0xd215
 800499e:	f7fd fd0b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD216,0x01);
 80049a2:	2101      	movs	r1, #1
 80049a4:	f24d 2016 	movw	r0, #53782	; 0xd216
 80049a8:	f7fd fd06 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD217,0xCA);
 80049ac:	21ca      	movs	r1, #202	; 0xca
 80049ae:	f24d 2017 	movw	r0, #53783	; 0xd217
 80049b2:	f7fd fd01 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD218,0x02);
 80049b6:	2102      	movs	r1, #2
 80049b8:	f24d 2018 	movw	r0, #53784	; 0xd218
 80049bc:	f7fd fcfc 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD219,0x00);
 80049c0:	2100      	movs	r1, #0
 80049c2:	f24d 2019 	movw	r0, #53785	; 0xd219
 80049c6:	f7fd fcf7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD21A,0x02);
 80049ca:	2102      	movs	r1, #2
 80049cc:	f24d 201a 	movw	r0, #53786	; 0xd21a
 80049d0:	f7fd fcf2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD21B,0x01);
 80049d4:	2101      	movs	r1, #1
 80049d6:	f24d 201b 	movw	r0, #53787	; 0xd21b
 80049da:	f7fd fced 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD21C,0x02);
 80049de:	2102      	movs	r1, #2
 80049e0:	f24d 201c 	movw	r0, #53788	; 0xd21c
 80049e4:	f7fd fce8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD21D,0x34);
 80049e8:	2134      	movs	r1, #52	; 0x34
 80049ea:	f24d 201d 	movw	r0, #53789	; 0xd21d
 80049ee:	f7fd fce3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD21E,0x02);
 80049f2:	2102      	movs	r1, #2
 80049f4:	f24d 201e 	movw	r0, #53790	; 0xd21e
 80049f8:	f7fd fcde 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD21F,0x67);
 80049fc:	2167      	movs	r1, #103	; 0x67
 80049fe:	f24d 201f 	movw	r0, #53791	; 0xd21f
 8004a02:	f7fd fcd9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD220,0x02);
 8004a06:	2102      	movs	r1, #2
 8004a08:	f24d 2020 	movw	r0, #53792	; 0xd220
 8004a0c:	f7fd fcd4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD221,0x84);
 8004a10:	2184      	movs	r1, #132	; 0x84
 8004a12:	f24d 2021 	movw	r0, #53793	; 0xd221
 8004a16:	f7fd fccf 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD222,0x02);
 8004a1a:	2102      	movs	r1, #2
 8004a1c:	f24d 2022 	movw	r0, #53794	; 0xd222
 8004a20:	f7fd fcca 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD223,0xA4);
 8004a24:	21a4      	movs	r1, #164	; 0xa4
 8004a26:	f24d 2023 	movw	r0, #53795	; 0xd223
 8004a2a:	f7fd fcc5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD224,0x02);
 8004a2e:	2102      	movs	r1, #2
 8004a30:	f24d 2024 	movw	r0, #53796	; 0xd224
 8004a34:	f7fd fcc0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD225,0xB7);
 8004a38:	21b7      	movs	r1, #183	; 0xb7
 8004a3a:	f24d 2025 	movw	r0, #53797	; 0xd225
 8004a3e:	f7fd fcbb 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD226,0x02);
 8004a42:	2102      	movs	r1, #2
 8004a44:	f24d 2026 	movw	r0, #53798	; 0xd226
 8004a48:	f7fd fcb6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD227,0xCF);
 8004a4c:	21cf      	movs	r1, #207	; 0xcf
 8004a4e:	f24d 2027 	movw	r0, #53799	; 0xd227
 8004a52:	f7fd fcb1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD228,0x02);
 8004a56:	2102      	movs	r1, #2
 8004a58:	f24d 2028 	movw	r0, #53800	; 0xd228
 8004a5c:	f7fd fcac 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD229,0xDE);
 8004a60:	21de      	movs	r1, #222	; 0xde
 8004a62:	f24d 2029 	movw	r0, #53801	; 0xd229
 8004a66:	f7fd fca7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD22A,0x02);
 8004a6a:	2102      	movs	r1, #2
 8004a6c:	f24d 202a 	movw	r0, #53802	; 0xd22a
 8004a70:	f7fd fca2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD22B,0xF2);
 8004a74:	21f2      	movs	r1, #242	; 0xf2
 8004a76:	f24d 202b 	movw	r0, #53803	; 0xd22b
 8004a7a:	f7fd fc9d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD22C,0x02);
 8004a7e:	2102      	movs	r1, #2
 8004a80:	f24d 202c 	movw	r0, #53804	; 0xd22c
 8004a84:	f7fd fc98 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD22D,0xFE);
 8004a88:	21fe      	movs	r1, #254	; 0xfe
 8004a8a:	f24d 202d 	movw	r0, #53805	; 0xd22d
 8004a8e:	f7fd fc93 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD22E,0x03);
 8004a92:	2103      	movs	r1, #3
 8004a94:	f24d 202e 	movw	r0, #53806	; 0xd22e
 8004a98:	f7fd fc8e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD22F,0x10);
 8004a9c:	2110      	movs	r1, #16
 8004a9e:	f24d 202f 	movw	r0, #53807	; 0xd22f
 8004aa2:	f7fd fc89 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD230,0x03);
 8004aa6:	2103      	movs	r1, #3
 8004aa8:	f24d 2030 	movw	r0, #53808	; 0xd230
 8004aac:	f7fd fc84 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD231,0x33);
 8004ab0:	2133      	movs	r1, #51	; 0x33
 8004ab2:	f24d 2031 	movw	r0, #53809	; 0xd231
 8004ab6:	f7fd fc7f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD232,0x03);
 8004aba:	2103      	movs	r1, #3
 8004abc:	f24d 2032 	movw	r0, #53810	; 0xd232
 8004ac0:	f7fd fc7a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD233,0x6D);
 8004ac4:	216d      	movs	r1, #109	; 0x6d
 8004ac6:	f24d 2033 	movw	r0, #53811	; 0xd233
 8004aca:	f7fd fc75 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD300,0x00);
 8004ace:	2100      	movs	r1, #0
 8004ad0:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 8004ad4:	f7fd fc70 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD301,0x33);
 8004ad8:	2133      	movs	r1, #51	; 0x33
 8004ada:	f24d 3001 	movw	r0, #54017	; 0xd301
 8004ade:	f7fd fc6b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD302,0x00);
 8004ae2:	2100      	movs	r1, #0
 8004ae4:	f24d 3002 	movw	r0, #54018	; 0xd302
 8004ae8:	f7fd fc66 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD303,0x34);
 8004aec:	2134      	movs	r1, #52	; 0x34
 8004aee:	f24d 3003 	movw	r0, #54019	; 0xd303
 8004af2:	f7fd fc61 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD304,0x00);
 8004af6:	2100      	movs	r1, #0
 8004af8:	f24d 3004 	movw	r0, #54020	; 0xd304
 8004afc:	f7fd fc5c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD305,0x3A);
 8004b00:	213a      	movs	r1, #58	; 0x3a
 8004b02:	f24d 3005 	movw	r0, #54021	; 0xd305
 8004b06:	f7fd fc57 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD306,0x00);
 8004b0a:	2100      	movs	r1, #0
 8004b0c:	f24d 3006 	movw	r0, #54022	; 0xd306
 8004b10:	f7fd fc52 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD307,0x4A);
 8004b14:	214a      	movs	r1, #74	; 0x4a
 8004b16:	f24d 3007 	movw	r0, #54023	; 0xd307
 8004b1a:	f7fd fc4d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD308,0x00);
 8004b1e:	2100      	movs	r1, #0
 8004b20:	f24d 3008 	movw	r0, #54024	; 0xd308
 8004b24:	f7fd fc48 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD309,0x5C);
 8004b28:	215c      	movs	r1, #92	; 0x5c
 8004b2a:	f24d 3009 	movw	r0, #54025	; 0xd309
 8004b2e:	f7fd fc43 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD30A,0x00);
 8004b32:	2100      	movs	r1, #0
 8004b34:	f24d 300a 	movw	r0, #54026	; 0xd30a
 8004b38:	f7fd fc3e 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0xD30B,0x81);
 8004b3c:	2181      	movs	r1, #129	; 0x81
 8004b3e:	f24d 300b 	movw	r0, #54027	; 0xd30b
 8004b42:	f7fd fc39 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD30C,0x00);
 8004b46:	2100      	movs	r1, #0
 8004b48:	f24d 300c 	movw	r0, #54028	; 0xd30c
 8004b4c:	f7fd fc34 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD30D,0xA6);
 8004b50:	21a6      	movs	r1, #166	; 0xa6
 8004b52:	f24d 300d 	movw	r0, #54029	; 0xd30d
 8004b56:	f7fd fc2f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD30E,0x00);
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	f24d 300e 	movw	r0, #54030	; 0xd30e
 8004b60:	f7fd fc2a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD30F,0xE5);
 8004b64:	21e5      	movs	r1, #229	; 0xe5
 8004b66:	f24d 300f 	movw	r0, #54031	; 0xd30f
 8004b6a:	f7fd fc25 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD310,0x01);
 8004b6e:	2101      	movs	r1, #1
 8004b70:	f24d 3010 	movw	r0, #54032	; 0xd310
 8004b74:	f7fd fc20 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD311,0x13);
 8004b78:	2113      	movs	r1, #19
 8004b7a:	f24d 3011 	movw	r0, #54033	; 0xd311
 8004b7e:	f7fd fc1b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD312,0x01);
 8004b82:	2101      	movs	r1, #1
 8004b84:	f24d 3012 	movw	r0, #54034	; 0xd312
 8004b88:	f7fd fc16 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD313,0x54);
 8004b8c:	2154      	movs	r1, #84	; 0x54
 8004b8e:	f24d 3013 	movw	r0, #54035	; 0xd313
 8004b92:	f7fd fc11 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD314,0x01);
 8004b96:	2101      	movs	r1, #1
 8004b98:	f24d 3014 	movw	r0, #54036	; 0xd314
 8004b9c:	f7fd fc0c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD315,0x82);
 8004ba0:	2182      	movs	r1, #130	; 0x82
 8004ba2:	f24d 3015 	movw	r0, #54037	; 0xd315
 8004ba6:	f7fd fc07 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD316,0x01);
 8004baa:	2101      	movs	r1, #1
 8004bac:	f24d 3016 	movw	r0, #54038	; 0xd316
 8004bb0:	f7fd fc02 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD317,0xCA);
 8004bb4:	21ca      	movs	r1, #202	; 0xca
 8004bb6:	f24d 3017 	movw	r0, #54039	; 0xd317
 8004bba:	f7fd fbfd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD318,0x02);
 8004bbe:	2102      	movs	r1, #2
 8004bc0:	f24d 3018 	movw	r0, #54040	; 0xd318
 8004bc4:	f7fd fbf8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD319,0x00);
 8004bc8:	2100      	movs	r1, #0
 8004bca:	f24d 3019 	movw	r0, #54041	; 0xd319
 8004bce:	f7fd fbf3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD31A,0x02);
 8004bd2:	2102      	movs	r1, #2
 8004bd4:	f24d 301a 	movw	r0, #54042	; 0xd31a
 8004bd8:	f7fd fbee 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD31B,0x01);
 8004bdc:	2101      	movs	r1, #1
 8004bde:	f24d 301b 	movw	r0, #54043	; 0xd31b
 8004be2:	f7fd fbe9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD31C,0x02);
 8004be6:	2102      	movs	r1, #2
 8004be8:	f24d 301c 	movw	r0, #54044	; 0xd31c
 8004bec:	f7fd fbe4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD31D,0x34);
 8004bf0:	2134      	movs	r1, #52	; 0x34
 8004bf2:	f24d 301d 	movw	r0, #54045	; 0xd31d
 8004bf6:	f7fd fbdf 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD31E,0x02);
 8004bfa:	2102      	movs	r1, #2
 8004bfc:	f24d 301e 	movw	r0, #54046	; 0xd31e
 8004c00:	f7fd fbda 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD31F,0x67);
 8004c04:	2167      	movs	r1, #103	; 0x67
 8004c06:	f24d 301f 	movw	r0, #54047	; 0xd31f
 8004c0a:	f7fd fbd5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD320,0x02);
 8004c0e:	2102      	movs	r1, #2
 8004c10:	f24d 3020 	movw	r0, #54048	; 0xd320
 8004c14:	f7fd fbd0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD321,0x84);
 8004c18:	2184      	movs	r1, #132	; 0x84
 8004c1a:	f24d 3021 	movw	r0, #54049	; 0xd321
 8004c1e:	f7fd fbcb 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD322,0x02);
 8004c22:	2102      	movs	r1, #2
 8004c24:	f24d 3022 	movw	r0, #54050	; 0xd322
 8004c28:	f7fd fbc6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD323,0xA4);
 8004c2c:	21a4      	movs	r1, #164	; 0xa4
 8004c2e:	f24d 3023 	movw	r0, #54051	; 0xd323
 8004c32:	f7fd fbc1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD324,0x02);
 8004c36:	2102      	movs	r1, #2
 8004c38:	f24d 3024 	movw	r0, #54052	; 0xd324
 8004c3c:	f7fd fbbc 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD325,0xB7);
 8004c40:	21b7      	movs	r1, #183	; 0xb7
 8004c42:	f24d 3025 	movw	r0, #54053	; 0xd325
 8004c46:	f7fd fbb7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD326,0x02);
 8004c4a:	2102      	movs	r1, #2
 8004c4c:	f24d 3026 	movw	r0, #54054	; 0xd326
 8004c50:	f7fd fbb2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD327,0xCF);
 8004c54:	21cf      	movs	r1, #207	; 0xcf
 8004c56:	f24d 3027 	movw	r0, #54055	; 0xd327
 8004c5a:	f7fd fbad 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD328,0x02);
 8004c5e:	2102      	movs	r1, #2
 8004c60:	f24d 3028 	movw	r0, #54056	; 0xd328
 8004c64:	f7fd fba8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD329,0xDE);
 8004c68:	21de      	movs	r1, #222	; 0xde
 8004c6a:	f24d 3029 	movw	r0, #54057	; 0xd329
 8004c6e:	f7fd fba3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD32A,0x02);
 8004c72:	2102      	movs	r1, #2
 8004c74:	f24d 302a 	movw	r0, #54058	; 0xd32a
 8004c78:	f7fd fb9e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD32B,0xF2);
 8004c7c:	21f2      	movs	r1, #242	; 0xf2
 8004c7e:	f24d 302b 	movw	r0, #54059	; 0xd32b
 8004c82:	f7fd fb99 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD32C,0x02);
 8004c86:	2102      	movs	r1, #2
 8004c88:	f24d 302c 	movw	r0, #54060	; 0xd32c
 8004c8c:	f7fd fb94 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD32D,0xFE);
 8004c90:	21fe      	movs	r1, #254	; 0xfe
 8004c92:	f24d 302d 	movw	r0, #54061	; 0xd32d
 8004c96:	f7fd fb8f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD32E,0x03);
 8004c9a:	2103      	movs	r1, #3
 8004c9c:	f24d 302e 	movw	r0, #54062	; 0xd32e
 8004ca0:	f7fd fb8a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD32F,0x10);
 8004ca4:	2110      	movs	r1, #16
 8004ca6:	f24d 302f 	movw	r0, #54063	; 0xd32f
 8004caa:	f7fd fb85 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD330,0x03);
 8004cae:	2103      	movs	r1, #3
 8004cb0:	f24d 3030 	movw	r0, #54064	; 0xd330
 8004cb4:	f7fd fb80 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD331,0x33);
 8004cb8:	2133      	movs	r1, #51	; 0x33
 8004cba:	f24d 3031 	movw	r0, #54065	; 0xd331
 8004cbe:	f7fd fb7b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD332,0x03);
 8004cc2:	2103      	movs	r1, #3
 8004cc4:	f24d 3032 	movw	r0, #54066	; 0xd332
 8004cc8:	f7fd fb76 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD333,0x6D);
 8004ccc:	216d      	movs	r1, #109	; 0x6d
 8004cce:	f24d 3033 	movw	r0, #54067	; 0xd333
 8004cd2:	f7fd fb71 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD400,0x00);
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 8004cdc:	f7fd fb6c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD401,0x33);
 8004ce0:	2133      	movs	r1, #51	; 0x33
 8004ce2:	f24d 4001 	movw	r0, #54273	; 0xd401
 8004ce6:	f7fd fb67 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD402,0x00);
 8004cea:	2100      	movs	r1, #0
 8004cec:	f24d 4002 	movw	r0, #54274	; 0xd402
 8004cf0:	f7fd fb62 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD403,0x34);
 8004cf4:	2134      	movs	r1, #52	; 0x34
 8004cf6:	f24d 4003 	movw	r0, #54275	; 0xd403
 8004cfa:	f7fd fb5d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD404,0x00);
 8004cfe:	2100      	movs	r1, #0
 8004d00:	f24d 4004 	movw	r0, #54276	; 0xd404
 8004d04:	f7fd fb58 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD405,0x3A);
 8004d08:	213a      	movs	r1, #58	; 0x3a
 8004d0a:	f24d 4005 	movw	r0, #54277	; 0xd405
 8004d0e:	f7fd fb53 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD406,0x00);
 8004d12:	2100      	movs	r1, #0
 8004d14:	f24d 4006 	movw	r0, #54278	; 0xd406
 8004d18:	f7fd fb4e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD407,0x4A);
 8004d1c:	214a      	movs	r1, #74	; 0x4a
 8004d1e:	f24d 4007 	movw	r0, #54279	; 0xd407
 8004d22:	f7fd fb49 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD408,0x00);
 8004d26:	2100      	movs	r1, #0
 8004d28:	f24d 4008 	movw	r0, #54280	; 0xd408
 8004d2c:	f7fd fb44 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD409,0x5C);
 8004d30:	215c      	movs	r1, #92	; 0x5c
 8004d32:	f24d 4009 	movw	r0, #54281	; 0xd409
 8004d36:	f7fd fb3f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD40A,0x00);
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	f24d 400a 	movw	r0, #54282	; 0xd40a
 8004d40:	f7fd fb3a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD40B,0x81);
 8004d44:	2181      	movs	r1, #129	; 0x81
 8004d46:	f24d 400b 	movw	r0, #54283	; 0xd40b
 8004d4a:	f7fd fb35 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0xD40C,0x00);
 8004d4e:	2100      	movs	r1, #0
 8004d50:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004d54:	f7fd fb30 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD40D,0xA6);
 8004d58:	21a6      	movs	r1, #166	; 0xa6
 8004d5a:	f24d 400d 	movw	r0, #54285	; 0xd40d
 8004d5e:	f7fd fb2b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD40E,0x00);
 8004d62:	2100      	movs	r1, #0
 8004d64:	f24d 400e 	movw	r0, #54286	; 0xd40e
 8004d68:	f7fd fb26 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD40F,0xE5);
 8004d6c:	21e5      	movs	r1, #229	; 0xe5
 8004d6e:	f24d 400f 	movw	r0, #54287	; 0xd40f
 8004d72:	f7fd fb21 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD410,0x01);
 8004d76:	2101      	movs	r1, #1
 8004d78:	f24d 4010 	movw	r0, #54288	; 0xd410
 8004d7c:	f7fd fb1c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD411,0x13);
 8004d80:	2113      	movs	r1, #19
 8004d82:	f24d 4011 	movw	r0, #54289	; 0xd411
 8004d86:	f7fd fb17 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD412,0x01);
 8004d8a:	2101      	movs	r1, #1
 8004d8c:	f24d 4012 	movw	r0, #54290	; 0xd412
 8004d90:	f7fd fb12 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD413,0x54);
 8004d94:	2154      	movs	r1, #84	; 0x54
 8004d96:	f24d 4013 	movw	r0, #54291	; 0xd413
 8004d9a:	f7fd fb0d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD414,0x01);
 8004d9e:	2101      	movs	r1, #1
 8004da0:	f24d 4014 	movw	r0, #54292	; 0xd414
 8004da4:	f7fd fb08 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD415,0x82);
 8004da8:	2182      	movs	r1, #130	; 0x82
 8004daa:	f24d 4015 	movw	r0, #54293	; 0xd415
 8004dae:	f7fd fb03 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD416,0x01);
 8004db2:	2101      	movs	r1, #1
 8004db4:	f24d 4016 	movw	r0, #54294	; 0xd416
 8004db8:	f7fd fafe 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD417,0xCA);
 8004dbc:	21ca      	movs	r1, #202	; 0xca
 8004dbe:	f24d 4017 	movw	r0, #54295	; 0xd417
 8004dc2:	f7fd faf9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD418,0x02);
 8004dc6:	2102      	movs	r1, #2
 8004dc8:	f24d 4018 	movw	r0, #54296	; 0xd418
 8004dcc:	f7fd faf4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD419,0x00);
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	f24d 4019 	movw	r0, #54297	; 0xd419
 8004dd6:	f7fd faef 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD41A,0x02);
 8004dda:	2102      	movs	r1, #2
 8004ddc:	f24d 401a 	movw	r0, #54298	; 0xd41a
 8004de0:	f7fd faea 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD41B,0x01);
 8004de4:	2101      	movs	r1, #1
 8004de6:	f24d 401b 	movw	r0, #54299	; 0xd41b
 8004dea:	f7fd fae5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD41C,0x02);
 8004dee:	2102      	movs	r1, #2
 8004df0:	f24d 401c 	movw	r0, #54300	; 0xd41c
 8004df4:	f7fd fae0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD41D,0x34);
 8004df8:	2134      	movs	r1, #52	; 0x34
 8004dfa:	f24d 401d 	movw	r0, #54301	; 0xd41d
 8004dfe:	f7fd fadb 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD41E,0x02);
 8004e02:	2102      	movs	r1, #2
 8004e04:	f24d 401e 	movw	r0, #54302	; 0xd41e
 8004e08:	f7fd fad6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD41F,0x67);
 8004e0c:	2167      	movs	r1, #103	; 0x67
 8004e0e:	f24d 401f 	movw	r0, #54303	; 0xd41f
 8004e12:	f7fd fad1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD420,0x02);
 8004e16:	2102      	movs	r1, #2
 8004e18:	f24d 4020 	movw	r0, #54304	; 0xd420
 8004e1c:	f7fd facc 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD421,0x84);
 8004e20:	2184      	movs	r1, #132	; 0x84
 8004e22:	f24d 4021 	movw	r0, #54305	; 0xd421
 8004e26:	f7fd fac7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD422,0x02);
 8004e2a:	2102      	movs	r1, #2
 8004e2c:	f24d 4022 	movw	r0, #54306	; 0xd422
 8004e30:	f7fd fac2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD423,0xA4);
 8004e34:	21a4      	movs	r1, #164	; 0xa4
 8004e36:	f24d 4023 	movw	r0, #54307	; 0xd423
 8004e3a:	f7fd fabd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD424,0x02);
 8004e3e:	2102      	movs	r1, #2
 8004e40:	f24d 4024 	movw	r0, #54308	; 0xd424
 8004e44:	f7fd fab8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD425,0xB7);
 8004e48:	21b7      	movs	r1, #183	; 0xb7
 8004e4a:	f24d 4025 	movw	r0, #54309	; 0xd425
 8004e4e:	f7fd fab3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD426,0x02);
 8004e52:	2102      	movs	r1, #2
 8004e54:	f24d 4026 	movw	r0, #54310	; 0xd426
 8004e58:	f7fd faae 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD427,0xCF);
 8004e5c:	21cf      	movs	r1, #207	; 0xcf
 8004e5e:	f24d 4027 	movw	r0, #54311	; 0xd427
 8004e62:	f7fd faa9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD428,0x02);
 8004e66:	2102      	movs	r1, #2
 8004e68:	f24d 4028 	movw	r0, #54312	; 0xd428
 8004e6c:	f7fd faa4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD429,0xDE);
 8004e70:	21de      	movs	r1, #222	; 0xde
 8004e72:	f24d 4029 	movw	r0, #54313	; 0xd429
 8004e76:	f7fd fa9f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD42A,0x02);
 8004e7a:	2102      	movs	r1, #2
 8004e7c:	f24d 402a 	movw	r0, #54314	; 0xd42a
 8004e80:	f7fd fa9a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD42B,0xF2);
 8004e84:	21f2      	movs	r1, #242	; 0xf2
 8004e86:	f24d 402b 	movw	r0, #54315	; 0xd42b
 8004e8a:	f7fd fa95 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD42C,0x02);
 8004e8e:	2102      	movs	r1, #2
 8004e90:	f24d 402c 	movw	r0, #54316	; 0xd42c
 8004e94:	f7fd fa90 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD42D,0xFE);
 8004e98:	21fe      	movs	r1, #254	; 0xfe
 8004e9a:	f24d 402d 	movw	r0, #54317	; 0xd42d
 8004e9e:	f7fd fa8b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD42E,0x03);
 8004ea2:	2103      	movs	r1, #3
 8004ea4:	f24d 402e 	movw	r0, #54318	; 0xd42e
 8004ea8:	f7fd fa86 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD42F,0x10);
 8004eac:	2110      	movs	r1, #16
 8004eae:	f24d 402f 	movw	r0, #54319	; 0xd42f
 8004eb2:	f7fd fa81 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD430,0x03);
 8004eb6:	2103      	movs	r1, #3
 8004eb8:	f24d 4030 	movw	r0, #54320	; 0xd430
 8004ebc:	f7fd fa7c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD431,0x33);
 8004ec0:	2133      	movs	r1, #51	; 0x33
 8004ec2:	f24d 4031 	movw	r0, #54321	; 0xd431
 8004ec6:	f7fd fa77 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD432,0x03);
 8004eca:	2103      	movs	r1, #3
 8004ecc:	f24d 4032 	movw	r0, #54322	; 0xd432
 8004ed0:	f7fd fa72 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD433,0x6D);
 8004ed4:	216d      	movs	r1, #109	; 0x6d
 8004ed6:	f24d 4033 	movw	r0, #54323	; 0xd433
 8004eda:	f7fd fa6d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD500,0x00);
 8004ede:	2100      	movs	r1, #0
 8004ee0:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 8004ee4:	f7fd fa68 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD501,0x33);
 8004ee8:	2133      	movs	r1, #51	; 0x33
 8004eea:	f24d 5001 	movw	r0, #54529	; 0xd501
 8004eee:	f7fd fa63 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD502,0x00);
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	f24d 5002 	movw	r0, #54530	; 0xd502
 8004ef8:	f7fd fa5e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD503,0x34);
 8004efc:	2134      	movs	r1, #52	; 0x34
 8004efe:	f24d 5003 	movw	r0, #54531	; 0xd503
 8004f02:	f7fd fa59 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD504,0x00);
 8004f06:	2100      	movs	r1, #0
 8004f08:	f24d 5004 	movw	r0, #54532	; 0xd504
 8004f0c:	f7fd fa54 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD505,0x3A);
 8004f10:	213a      	movs	r1, #58	; 0x3a
 8004f12:	f24d 5005 	movw	r0, #54533	; 0xd505
 8004f16:	f7fd fa4f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD506,0x00);
 8004f1a:	2100      	movs	r1, #0
 8004f1c:	f24d 5006 	movw	r0, #54534	; 0xd506
 8004f20:	f7fd fa4a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD507,0x4A);
 8004f24:	214a      	movs	r1, #74	; 0x4a
 8004f26:	f24d 5007 	movw	r0, #54535	; 0xd507
 8004f2a:	f7fd fa45 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD508,0x00);
 8004f2e:	2100      	movs	r1, #0
 8004f30:	f24d 5008 	movw	r0, #54536	; 0xd508
 8004f34:	f7fd fa40 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD509,0x5C);
 8004f38:	215c      	movs	r1, #92	; 0x5c
 8004f3a:	f24d 5009 	movw	r0, #54537	; 0xd509
 8004f3e:	f7fd fa3b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD50A,0x00);
 8004f42:	2100      	movs	r1, #0
 8004f44:	f24d 500a 	movw	r0, #54538	; 0xd50a
 8004f48:	f7fd fa36 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD50B,0x81);
 8004f4c:	2181      	movs	r1, #129	; 0x81
 8004f4e:	f24d 500b 	movw	r0, #54539	; 0xd50b
 8004f52:	f7fd fa31 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0xD50C,0x00);
 8004f56:	2100      	movs	r1, #0
 8004f58:	f24d 500c 	movw	r0, #54540	; 0xd50c
 8004f5c:	f7fd fa2c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD50D,0xA6);
 8004f60:	21a6      	movs	r1, #166	; 0xa6
 8004f62:	f24d 500d 	movw	r0, #54541	; 0xd50d
 8004f66:	f7fd fa27 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD50E,0x00);
 8004f6a:	2100      	movs	r1, #0
 8004f6c:	f24d 500e 	movw	r0, #54542	; 0xd50e
 8004f70:	f7fd fa22 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD50F,0xE5);
 8004f74:	21e5      	movs	r1, #229	; 0xe5
 8004f76:	f24d 500f 	movw	r0, #54543	; 0xd50f
 8004f7a:	f7fd fa1d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD510,0x01);
 8004f7e:	2101      	movs	r1, #1
 8004f80:	f24d 5010 	movw	r0, #54544	; 0xd510
 8004f84:	f7fd fa18 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD511,0x13);
 8004f88:	2113      	movs	r1, #19
 8004f8a:	f24d 5011 	movw	r0, #54545	; 0xd511
 8004f8e:	f7fd fa13 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD512,0x01);
 8004f92:	2101      	movs	r1, #1
 8004f94:	f24d 5012 	movw	r0, #54546	; 0xd512
 8004f98:	f7fd fa0e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD513,0x54);
 8004f9c:	2154      	movs	r1, #84	; 0x54
 8004f9e:	f24d 5013 	movw	r0, #54547	; 0xd513
 8004fa2:	f7fd fa09 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD514,0x01);
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	f24d 5014 	movw	r0, #54548	; 0xd514
 8004fac:	f7fd fa04 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD515,0x82);
 8004fb0:	2182      	movs	r1, #130	; 0x82
 8004fb2:	f24d 5015 	movw	r0, #54549	; 0xd515
 8004fb6:	f7fd f9ff 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD516,0x01);
 8004fba:	2101      	movs	r1, #1
 8004fbc:	f24d 5016 	movw	r0, #54550	; 0xd516
 8004fc0:	f7fd f9fa 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD517,0xCA);
 8004fc4:	21ca      	movs	r1, #202	; 0xca
 8004fc6:	f24d 5017 	movw	r0, #54551	; 0xd517
 8004fca:	f7fd f9f5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD518,0x02);
 8004fce:	2102      	movs	r1, #2
 8004fd0:	f24d 5018 	movw	r0, #54552	; 0xd518
 8004fd4:	f7fd f9f0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD519,0x00);
 8004fd8:	2100      	movs	r1, #0
 8004fda:	f24d 5019 	movw	r0, #54553	; 0xd519
 8004fde:	f7fd f9eb 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD51A,0x02);
 8004fe2:	2102      	movs	r1, #2
 8004fe4:	f24d 501a 	movw	r0, #54554	; 0xd51a
 8004fe8:	f7fd f9e6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD51B,0x01);
 8004fec:	2101      	movs	r1, #1
 8004fee:	f24d 501b 	movw	r0, #54555	; 0xd51b
 8004ff2:	f7fd f9e1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD51C,0x02);
 8004ff6:	2102      	movs	r1, #2
 8004ff8:	f24d 501c 	movw	r0, #54556	; 0xd51c
 8004ffc:	f7fd f9dc 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD51D,0x34);
 8005000:	2134      	movs	r1, #52	; 0x34
 8005002:	f24d 501d 	movw	r0, #54557	; 0xd51d
 8005006:	f7fd f9d7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD51E,0x02);
 800500a:	2102      	movs	r1, #2
 800500c:	f24d 501e 	movw	r0, #54558	; 0xd51e
 8005010:	f7fd f9d2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD51F,0x67);
 8005014:	2167      	movs	r1, #103	; 0x67
 8005016:	f24d 501f 	movw	r0, #54559	; 0xd51f
 800501a:	f7fd f9cd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD520,0x02);
 800501e:	2102      	movs	r1, #2
 8005020:	f24d 5020 	movw	r0, #54560	; 0xd520
 8005024:	f7fd f9c8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD521,0x84);
 8005028:	2184      	movs	r1, #132	; 0x84
 800502a:	f24d 5021 	movw	r0, #54561	; 0xd521
 800502e:	f7fd f9c3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD522,0x02);
 8005032:	2102      	movs	r1, #2
 8005034:	f24d 5022 	movw	r0, #54562	; 0xd522
 8005038:	f7fd f9be 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD523,0xA4);
 800503c:	21a4      	movs	r1, #164	; 0xa4
 800503e:	f24d 5023 	movw	r0, #54563	; 0xd523
 8005042:	f7fd f9b9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD524,0x02);
 8005046:	2102      	movs	r1, #2
 8005048:	f24d 5024 	movw	r0, #54564	; 0xd524
 800504c:	f7fd f9b4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD525,0xB7);
 8005050:	21b7      	movs	r1, #183	; 0xb7
 8005052:	f24d 5025 	movw	r0, #54565	; 0xd525
 8005056:	f7fd f9af 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD526,0x02);
 800505a:	2102      	movs	r1, #2
 800505c:	f24d 5026 	movw	r0, #54566	; 0xd526
 8005060:	f7fd f9aa 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD527,0xCF);
 8005064:	21cf      	movs	r1, #207	; 0xcf
 8005066:	f24d 5027 	movw	r0, #54567	; 0xd527
 800506a:	f7fd f9a5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD528,0x02);
 800506e:	2102      	movs	r1, #2
 8005070:	f24d 5028 	movw	r0, #54568	; 0xd528
 8005074:	f7fd f9a0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD529,0xDE);
 8005078:	21de      	movs	r1, #222	; 0xde
 800507a:	f24d 5029 	movw	r0, #54569	; 0xd529
 800507e:	f7fd f99b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD52A,0x02);
 8005082:	2102      	movs	r1, #2
 8005084:	f24d 502a 	movw	r0, #54570	; 0xd52a
 8005088:	f7fd f996 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD52B,0xF2);
 800508c:	21f2      	movs	r1, #242	; 0xf2
 800508e:	f24d 502b 	movw	r0, #54571	; 0xd52b
 8005092:	f7fd f991 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD52C,0x02);
 8005096:	2102      	movs	r1, #2
 8005098:	f24d 502c 	movw	r0, #54572	; 0xd52c
 800509c:	f7fd f98c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD52D,0xFE);
 80050a0:	21fe      	movs	r1, #254	; 0xfe
 80050a2:	f24d 502d 	movw	r0, #54573	; 0xd52d
 80050a6:	f7fd f987 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD52E,0x03);
 80050aa:	2103      	movs	r1, #3
 80050ac:	f24d 502e 	movw	r0, #54574	; 0xd52e
 80050b0:	f7fd f982 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD52F,0x10);
 80050b4:	2110      	movs	r1, #16
 80050b6:	f24d 502f 	movw	r0, #54575	; 0xd52f
 80050ba:	f7fd f97d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD530,0x03);
 80050be:	2103      	movs	r1, #3
 80050c0:	f24d 5030 	movw	r0, #54576	; 0xd530
 80050c4:	f7fd f978 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD531,0x33);
 80050c8:	2133      	movs	r1, #51	; 0x33
 80050ca:	f24d 5031 	movw	r0, #54577	; 0xd531
 80050ce:	f7fd f973 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD532,0x03);
 80050d2:	2103      	movs	r1, #3
 80050d4:	f24d 5032 	movw	r0, #54578	; 0xd532
 80050d8:	f7fd f96e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD533,0x6D);
 80050dc:	216d      	movs	r1, #109	; 0x6d
 80050de:	f24d 5033 	movw	r0, #54579	; 0xd533
 80050e2:	f7fd f969 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD600,0x00);
 80050e6:	2100      	movs	r1, #0
 80050e8:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 80050ec:	f7fd f964 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD601,0x33);
 80050f0:	2133      	movs	r1, #51	; 0x33
 80050f2:	f24d 6001 	movw	r0, #54785	; 0xd601
 80050f6:	f7fd f95f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD602,0x00);
 80050fa:	2100      	movs	r1, #0
 80050fc:	f24d 6002 	movw	r0, #54786	; 0xd602
 8005100:	f7fd f95a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD603,0x34);
 8005104:	2134      	movs	r1, #52	; 0x34
 8005106:	f24d 6003 	movw	r0, #54787	; 0xd603
 800510a:	f7fd f955 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD604,0x00);
 800510e:	2100      	movs	r1, #0
 8005110:	f24d 6004 	movw	r0, #54788	; 0xd604
 8005114:	f7fd f950 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD605,0x3A);
 8005118:	213a      	movs	r1, #58	; 0x3a
 800511a:	f24d 6005 	movw	r0, #54789	; 0xd605
 800511e:	f7fd f94b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD606,0x00);
 8005122:	2100      	movs	r1, #0
 8005124:	f24d 6006 	movw	r0, #54790	; 0xd606
 8005128:	f7fd f946 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD607,0x4A);
 800512c:	214a      	movs	r1, #74	; 0x4a
 800512e:	f24d 6007 	movw	r0, #54791	; 0xd607
 8005132:	f7fd f941 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD608,0x00);
 8005136:	2100      	movs	r1, #0
 8005138:	f24d 6008 	movw	r0, #54792	; 0xd608
 800513c:	f7fd f93c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD609,0x5C);
 8005140:	215c      	movs	r1, #92	; 0x5c
 8005142:	f24d 6009 	movw	r0, #54793	; 0xd609
 8005146:	f7fd f937 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD60A,0x00);
 800514a:	2100      	movs	r1, #0
 800514c:	f24d 600a 	movw	r0, #54794	; 0xd60a
 8005150:	f7fd f932 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD60B,0x81);
 8005154:	2181      	movs	r1, #129	; 0x81
 8005156:	f24d 600b 	movw	r0, #54795	; 0xd60b
 800515a:	f7fd f92d 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0xD60C,0x00);
 800515e:	2100      	movs	r1, #0
 8005160:	f24d 600c 	movw	r0, #54796	; 0xd60c
 8005164:	f7fd f928 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD60D,0xA6);
 8005168:	21a6      	movs	r1, #166	; 0xa6
 800516a:	f24d 600d 	movw	r0, #54797	; 0xd60d
 800516e:	f7fd f923 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD60E,0x00);
 8005172:	2100      	movs	r1, #0
 8005174:	f24d 600e 	movw	r0, #54798	; 0xd60e
 8005178:	f7fd f91e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD60F,0xE5);
 800517c:	21e5      	movs	r1, #229	; 0xe5
 800517e:	f24d 600f 	movw	r0, #54799	; 0xd60f
 8005182:	f7fd f919 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD610,0x01);
 8005186:	2101      	movs	r1, #1
 8005188:	f24d 6010 	movw	r0, #54800	; 0xd610
 800518c:	f7fd f914 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD611,0x13);
 8005190:	2113      	movs	r1, #19
 8005192:	f24d 6011 	movw	r0, #54801	; 0xd611
 8005196:	f7fd f90f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD612,0x01);
 800519a:	2101      	movs	r1, #1
 800519c:	f24d 6012 	movw	r0, #54802	; 0xd612
 80051a0:	f7fd f90a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD613,0x54);
 80051a4:	2154      	movs	r1, #84	; 0x54
 80051a6:	f24d 6013 	movw	r0, #54803	; 0xd613
 80051aa:	f7fd f905 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD614,0x01);
 80051ae:	2101      	movs	r1, #1
 80051b0:	f24d 6014 	movw	r0, #54804	; 0xd614
 80051b4:	f7fd f900 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD615,0x82);
 80051b8:	2182      	movs	r1, #130	; 0x82
 80051ba:	f24d 6015 	movw	r0, #54805	; 0xd615
 80051be:	f7fd f8fb 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD616,0x01);
 80051c2:	2101      	movs	r1, #1
 80051c4:	f24d 6016 	movw	r0, #54806	; 0xd616
 80051c8:	f7fd f8f6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD617,0xCA);
 80051cc:	21ca      	movs	r1, #202	; 0xca
 80051ce:	f24d 6017 	movw	r0, #54807	; 0xd617
 80051d2:	f7fd f8f1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD618,0x02);
 80051d6:	2102      	movs	r1, #2
 80051d8:	f24d 6018 	movw	r0, #54808	; 0xd618
 80051dc:	f7fd f8ec 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD619,0x00);
 80051e0:	2100      	movs	r1, #0
 80051e2:	f24d 6019 	movw	r0, #54809	; 0xd619
 80051e6:	f7fd f8e7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD61A,0x02);
 80051ea:	2102      	movs	r1, #2
 80051ec:	f24d 601a 	movw	r0, #54810	; 0xd61a
 80051f0:	f7fd f8e2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD61B,0x01);
 80051f4:	2101      	movs	r1, #1
 80051f6:	f24d 601b 	movw	r0, #54811	; 0xd61b
 80051fa:	f7fd f8dd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD61C,0x02);
 80051fe:	2102      	movs	r1, #2
 8005200:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8005204:	f7fd f8d8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD61D,0x34);
 8005208:	2134      	movs	r1, #52	; 0x34
 800520a:	f24d 601d 	movw	r0, #54813	; 0xd61d
 800520e:	f7fd f8d3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD61E,0x02);
 8005212:	2102      	movs	r1, #2
 8005214:	f24d 601e 	movw	r0, #54814	; 0xd61e
 8005218:	f7fd f8ce 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD61F,0x67);
 800521c:	2167      	movs	r1, #103	; 0x67
 800521e:	f24d 601f 	movw	r0, #54815	; 0xd61f
 8005222:	f7fd f8c9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD620,0x02);
 8005226:	2102      	movs	r1, #2
 8005228:	f24d 6020 	movw	r0, #54816	; 0xd620
 800522c:	f7fd f8c4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD621,0x84);
 8005230:	2184      	movs	r1, #132	; 0x84
 8005232:	f24d 6021 	movw	r0, #54817	; 0xd621
 8005236:	f7fd f8bf 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD622,0x02);
 800523a:	2102      	movs	r1, #2
 800523c:	f24d 6022 	movw	r0, #54818	; 0xd622
 8005240:	f7fd f8ba 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD623,0xA4);
 8005244:	21a4      	movs	r1, #164	; 0xa4
 8005246:	f24d 6023 	movw	r0, #54819	; 0xd623
 800524a:	f7fd f8b5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD624,0x02);
 800524e:	2102      	movs	r1, #2
 8005250:	f24d 6024 	movw	r0, #54820	; 0xd624
 8005254:	f7fd f8b0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD625,0xB7);
 8005258:	21b7      	movs	r1, #183	; 0xb7
 800525a:	f24d 6025 	movw	r0, #54821	; 0xd625
 800525e:	f7fd f8ab 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD626,0x02);
 8005262:	2102      	movs	r1, #2
 8005264:	f24d 6026 	movw	r0, #54822	; 0xd626
 8005268:	f7fd f8a6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD627,0xCF);
 800526c:	21cf      	movs	r1, #207	; 0xcf
 800526e:	f24d 6027 	movw	r0, #54823	; 0xd627
 8005272:	f7fd f8a1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD628,0x02);
 8005276:	2102      	movs	r1, #2
 8005278:	f24d 6028 	movw	r0, #54824	; 0xd628
 800527c:	f7fd f89c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD629,0xDE);
 8005280:	21de      	movs	r1, #222	; 0xde
 8005282:	f24d 6029 	movw	r0, #54825	; 0xd629
 8005286:	f7fd f897 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD62A,0x02);
 800528a:	2102      	movs	r1, #2
 800528c:	f24d 602a 	movw	r0, #54826	; 0xd62a
 8005290:	f7fd f892 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD62B,0xF2);
 8005294:	21f2      	movs	r1, #242	; 0xf2
 8005296:	f24d 602b 	movw	r0, #54827	; 0xd62b
 800529a:	f7fd f88d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD62C,0x02);
 800529e:	2102      	movs	r1, #2
 80052a0:	f24d 602c 	movw	r0, #54828	; 0xd62c
 80052a4:	f7fd f888 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD62D,0xFE);
 80052a8:	21fe      	movs	r1, #254	; 0xfe
 80052aa:	f24d 602d 	movw	r0, #54829	; 0xd62d
 80052ae:	f7fd f883 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD62E,0x03);
 80052b2:	2103      	movs	r1, #3
 80052b4:	f24d 602e 	movw	r0, #54830	; 0xd62e
 80052b8:	f7fd f87e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD62F,0x10);
 80052bc:	2110      	movs	r1, #16
 80052be:	f24d 602f 	movw	r0, #54831	; 0xd62f
 80052c2:	f7fd f879 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD630,0x03);
 80052c6:	2103      	movs	r1, #3
 80052c8:	f24d 6030 	movw	r0, #54832	; 0xd630
 80052cc:	f7fd f874 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD631,0x33);
 80052d0:	2133      	movs	r1, #51	; 0x33
 80052d2:	f24d 6031 	movw	r0, #54833	; 0xd631
 80052d6:	f7fd f86f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD632,0x03);
 80052da:	2103      	movs	r1, #3
 80052dc:	f24d 6032 	movw	r0, #54834	; 0xd632
 80052e0:	f7fd f86a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xD633,0x6D);
 80052e4:	216d      	movs	r1, #109	; 0x6d
 80052e6:	f24d 6033 	movw	r0, #54835	; 0xd633
 80052ea:	f7fd f865 	bl	80023b8 <LCD_WriteReg>
		//LV2 Page 0 enable
		LCD_WriteReg(0xF000,0x55);
 80052ee:	2155      	movs	r1, #85	; 0x55
 80052f0:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 80052f4:	f7fd f860 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xF001,0xAA);
 80052f8:	21aa      	movs	r1, #170	; 0xaa
 80052fa:	f24f 0001 	movw	r0, #61441	; 0xf001
 80052fe:	f7fd f85b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xF002,0x52);
 8005302:	2152      	movs	r1, #82	; 0x52
 8005304:	f24f 0002 	movw	r0, #61442	; 0xf002
 8005308:	f7fd f856 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xF003,0x08);
 800530c:	2108      	movs	r1, #8
 800530e:	f24f 0003 	movw	r0, #61443	; 0xf003
 8005312:	f7fd f851 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xF004,0x00);
 8005316:	2100      	movs	r1, #0
 8005318:	f24f 0004 	movw	r0, #61444	; 0xf004
 800531c:	f7fd f84c 	bl	80023b8 <LCD_WriteReg>
		//Display control
		LCD_WriteReg(0xB100, 0xCC);
 8005320:	21cc      	movs	r1, #204	; 0xcc
 8005322:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8005326:	f7fd f847 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB101, 0x00);
 800532a:	2100      	movs	r1, #0
 800532c:	f24b 1001 	movw	r0, #45313	; 0xb101
 8005330:	f7fd f842 	bl	80023b8 <LCD_WriteReg>
		//Source hold time
		LCD_WriteReg(0xB600,0x05);
 8005334:	2105      	movs	r1, #5
 8005336:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 800533a:	f7fd f83d 	bl	80023b8 <LCD_WriteReg>
		//Gate EQ control
		LCD_WriteReg(0xB700,0x70);
 800533e:	2170      	movs	r1, #112	; 0x70
 8005340:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8005344:	f7fd f838 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB701,0x70);
 8005348:	2170      	movs	r1, #112	; 0x70
 800534a:	f24b 7001 	movw	r0, #46849	; 0xb701
 800534e:	f7fd f833 	bl	80023b8 <LCD_WriteReg>
		//Source EQ control (Mode 2)
		LCD_WriteReg(0xB800,0x01);
 8005352:	2101      	movs	r1, #1
 8005354:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8005358:	f7fd f82e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB801,0x03);
 800535c:	2103      	movs	r1, #3
 800535e:	f64b 0001 	movw	r0, #47105	; 0xb801
 8005362:	f7fd f829 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB802,0x03);
 8005366:	2103      	movs	r1, #3
 8005368:	f64b 0002 	movw	r0, #47106	; 0xb802
 800536c:	f7fd f824 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xB803,0x03);
 8005370:	2103      	movs	r1, #3
 8005372:	f64b 0003 	movw	r0, #47107	; 0xb803
 8005376:	f7fd f81f 	bl	80023b8 <LCD_WriteReg>
		//Inversion mode (2-dot)
		LCD_WriteReg(0xBC00,0x02);
 800537a:	2102      	movs	r1, #2
 800537c:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8005380:	f7fd f81a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xBC01,0x00);
 8005384:	2100      	movs	r1, #0
 8005386:	f64b 4001 	movw	r0, #48129	; 0xbc01
 800538a:	f7fd f815 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xBC02,0x00);
 800538e:	2100      	movs	r1, #0
 8005390:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8005394:	f7fd f810 	bl	80023b8 <LCD_WriteReg>
		//Timing control 4H w/ 4-delay
		LCD_WriteReg(0xC900,0xD0);
 8005398:	21d0      	movs	r1, #208	; 0xd0
 800539a:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 800539e:	f7fd f80b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xC901,0x02);
 80053a2:	2102      	movs	r1, #2
 80053a4:	f64c 1001 	movw	r0, #51457	; 0xc901
 80053a8:	f7fd f806 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xC902,0x50);
 80053ac:	2150      	movs	r1, #80	; 0x50
 80053ae:	f64c 1002 	movw	r0, #51458	; 0xc902
 80053b2:	f7fd f801 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xC903,0x50);
 80053b6:	2150      	movs	r1, #80	; 0x50
 80053b8:	f64c 1003 	movw	r0, #51459	; 0xc903
 80053bc:	f7fc fffc 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xC904,0x50);
 80053c0:	2150      	movs	r1, #80	; 0x50
 80053c2:	f64c 1004 	movw	r0, #51460	; 0xc904
 80053c6:	f7fc fff7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x3500,0x00);
 80053ca:	2100      	movs	r1, #0
 80053cc:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 80053d0:	f7fc fff2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x3A00,0x55);  //16-bit/pixel
 80053d4:	2155      	movs	r1, #85	; 0x55
 80053d6:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 80053da:	f7fc ffed 	bl	80023b8 <LCD_WriteReg>
		LCD_WR_REG(0x1100);
 80053de:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 80053e2:	f7fc ffaf 	bl	8002344 <LCD_WR_REG>
		delay_us(120);
 80053e6:	2078      	movs	r0, #120	; 0x78
 80053e8:	f7fb fcf6 	bl	8000dd8 <delay_us>
		LCD_WR_REG(0x2900);
 80053ec:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 80053f0:	f7fc ffa8 	bl	8002344 <LCD_WR_REG>
 80053f4:	f001 b95f 	b.w	80066b6 <LCD_Init+0x374e>
	}else if(lcddev.id==0x9325)//9325
 80053f8:	4bec      	ldr	r3, [pc, #944]	; (80057ac <LCD_Init+0x2844>)
 80053fa:	889b      	ldrh	r3, [r3, #4]
 80053fc:	f249 3225 	movw	r2, #37669	; 0x9325
 8005400:	4293      	cmp	r3, r2
 8005402:	f040 80d7 	bne.w	80055b4 <LCD_Init+0x264c>
	{
		LCD_WriteReg(0x00E5,0x78F0);
 8005406:	f647 01f0 	movw	r1, #30960	; 0x78f0
 800540a:	20e5      	movs	r0, #229	; 0xe5
 800540c:	f7fc ffd4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0001,0x0100);
 8005410:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005414:	2001      	movs	r0, #1
 8005416:	f7fc ffcf 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0002,0x0700);
 800541a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800541e:	2002      	movs	r0, #2
 8005420:	f7fc ffca 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0003,0x1030);
 8005424:	f241 0130 	movw	r1, #4144	; 0x1030
 8005428:	2003      	movs	r0, #3
 800542a:	f7fc ffc5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0004,0x0000);
 800542e:	2100      	movs	r1, #0
 8005430:	2004      	movs	r0, #4
 8005432:	f7fc ffc1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0202);
 8005436:	f240 2102 	movw	r1, #514	; 0x202
 800543a:	2008      	movs	r0, #8
 800543c:	f7fc ffbc 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0009,0x0000);
 8005440:	2100      	movs	r1, #0
 8005442:	2009      	movs	r0, #9
 8005444:	f7fc ffb8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000A,0x0000);
 8005448:	2100      	movs	r1, #0
 800544a:	200a      	movs	r0, #10
 800544c:	f7fc ffb4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000C,0x0000);
 8005450:	2100      	movs	r1, #0
 8005452:	200c      	movs	r0, #12
 8005454:	f7fc ffb0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000D,0x0000);
 8005458:	2100      	movs	r1, #0
 800545a:	200d      	movs	r0, #13
 800545c:	f7fc ffac 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000F,0x0000);
 8005460:	2100      	movs	r1, #0
 8005462:	200f      	movs	r0, #15
 8005464:	f7fc ffa8 	bl	80023b8 <LCD_WriteReg>
		//power on sequence VGHVGL
		LCD_WriteReg(0x0010,0x0000);
 8005468:	2100      	movs	r1, #0
 800546a:	2010      	movs	r0, #16
 800546c:	f7fc ffa4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0007);
 8005470:	2107      	movs	r1, #7
 8005472:	2011      	movs	r0, #17
 8005474:	f7fc ffa0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0012,0x0000);
 8005478:	2100      	movs	r1, #0
 800547a:	2012      	movs	r0, #18
 800547c:	f7fc ff9c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0013,0x0000);
 8005480:	2100      	movs	r1, #0
 8005482:	2013      	movs	r0, #19
 8005484:	f7fc ff98 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0007,0x0000);
 8005488:	2100      	movs	r1, #0
 800548a:	2007      	movs	r0, #7
 800548c:	f7fc ff94 	bl	80023b8 <LCD_WriteReg>
		//vgh
		LCD_WriteReg(0x0010,0x1690);
 8005490:	f241 6190 	movw	r1, #5776	; 0x1690
 8005494:	2010      	movs	r0, #16
 8005496:	f7fc ff8f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0227);
 800549a:	f240 2127 	movw	r1, #551	; 0x227
 800549e:	2011      	movs	r0, #17
 80054a0:	f7fc ff8a 	bl	80023b8 <LCD_WriteReg>
		//delayms(100);
		//vregiout
		LCD_WriteReg(0x0012,0x009D); //0x001b
 80054a4:	219d      	movs	r1, #157	; 0x9d
 80054a6:	2012      	movs	r0, #18
 80054a8:	f7fc ff86 	bl	80023b8 <LCD_WriteReg>
		//delayms(100);
		//vom amplitude
		LCD_WriteReg(0x0013,0x1900);
 80054ac:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 80054b0:	2013      	movs	r0, #19
 80054b2:	f7fc ff81 	bl	80023b8 <LCD_WriteReg>
		//delayms(100);
		//vom H
		LCD_WriteReg(0x0029,0x0025);
 80054b6:	2125      	movs	r1, #37	; 0x25
 80054b8:	2029      	movs	r0, #41	; 0x29
 80054ba:	f7fc ff7d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x002B,0x000D);
 80054be:	210d      	movs	r1, #13
 80054c0:	202b      	movs	r0, #43	; 0x2b
 80054c2:	f7fc ff79 	bl	80023b8 <LCD_WriteReg>
		//gamma
		LCD_WriteReg(0x0030,0x0007);
 80054c6:	2107      	movs	r1, #7
 80054c8:	2030      	movs	r0, #48	; 0x30
 80054ca:	f7fc ff75 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x0303);
 80054ce:	f240 3103 	movw	r1, #771	; 0x303
 80054d2:	2031      	movs	r0, #49	; 0x31
 80054d4:	f7fc ff70 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0003);// 0006
 80054d8:	2103      	movs	r1, #3
 80054da:	2032      	movs	r0, #50	; 0x32
 80054dc:	f7fc ff6c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x0206);
 80054e0:	f240 2106 	movw	r1, #518	; 0x206
 80054e4:	2035      	movs	r0, #53	; 0x35
 80054e6:	f7fc ff67 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x0008);
 80054ea:	2108      	movs	r1, #8
 80054ec:	2036      	movs	r0, #54	; 0x36
 80054ee:	f7fc ff63 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x0406);
 80054f2:	f240 4106 	movw	r1, #1030	; 0x406
 80054f6:	2037      	movs	r0, #55	; 0x37
 80054f8:	f7fc ff5e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x0304);//0200
 80054fc:	f44f 7141 	mov.w	r1, #772	; 0x304
 8005500:	2038      	movs	r0, #56	; 0x38
 8005502:	f7fc ff59 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0007);
 8005506:	2107      	movs	r1, #7
 8005508:	2039      	movs	r0, #57	; 0x39
 800550a:	f7fc ff55 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x003C,0x0602);// 0504
 800550e:	f240 6102 	movw	r1, #1538	; 0x602
 8005512:	203c      	movs	r0, #60	; 0x3c
 8005514:	f7fc ff50 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x003D,0x0008);
 8005518:	2108      	movs	r1, #8
 800551a:	203d      	movs	r0, #61	; 0x3d
 800551c:	f7fc ff4c 	bl	80023b8 <LCD_WriteReg>
		//ram
		LCD_WriteReg(0x0050,0x0000);
 8005520:	2100      	movs	r1, #0
 8005522:	2050      	movs	r0, #80	; 0x50
 8005524:	f7fc ff48 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0051,0x00EF);
 8005528:	21ef      	movs	r1, #239	; 0xef
 800552a:	2051      	movs	r0, #81	; 0x51
 800552c:	f7fc ff44 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0052,0x0000);
 8005530:	2100      	movs	r1, #0
 8005532:	2052      	movs	r0, #82	; 0x52
 8005534:	f7fc ff40 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0053,0x013F);
 8005538:	f240 113f 	movw	r1, #319	; 0x13f
 800553c:	2053      	movs	r0, #83	; 0x53
 800553e:	f7fc ff3b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0060,0xA700);
 8005542:	f44f 4127 	mov.w	r1, #42752	; 0xa700
 8005546:	2060      	movs	r0, #96	; 0x60
 8005548:	f7fc ff36 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0061,0x0001);
 800554c:	2101      	movs	r1, #1
 800554e:	2061      	movs	r0, #97	; 0x61
 8005550:	f7fc ff32 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x006A,0x0000);
 8005554:	2100      	movs	r1, #0
 8005556:	206a      	movs	r0, #106	; 0x6a
 8005558:	f7fc ff2e 	bl	80023b8 <LCD_WriteReg>
		//
		LCD_WriteReg(0x0080,0x0000);
 800555c:	2100      	movs	r1, #0
 800555e:	2080      	movs	r0, #128	; 0x80
 8005560:	f7fc ff2a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0081,0x0000);
 8005564:	2100      	movs	r1, #0
 8005566:	2081      	movs	r0, #129	; 0x81
 8005568:	f7fc ff26 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0082,0x0000);
 800556c:	2100      	movs	r1, #0
 800556e:	2082      	movs	r0, #130	; 0x82
 8005570:	f7fc ff22 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0083,0x0000);
 8005574:	2100      	movs	r1, #0
 8005576:	2083      	movs	r0, #131	; 0x83
 8005578:	f7fc ff1e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0084,0x0000);
 800557c:	2100      	movs	r1, #0
 800557e:	2084      	movs	r0, #132	; 0x84
 8005580:	f7fc ff1a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0085,0x0000);
 8005584:	2100      	movs	r1, #0
 8005586:	2085      	movs	r0, #133	; 0x85
 8005588:	f7fc ff16 	bl	80023b8 <LCD_WriteReg>
		//
		LCD_WriteReg(0x0090,0x0010);
 800558c:	2110      	movs	r1, #16
 800558e:	2090      	movs	r0, #144	; 0x90
 8005590:	f7fc ff12 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0600);
 8005594:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005598:	2092      	movs	r0, #146	; 0x92
 800559a:	f7fc ff0d 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x0007,0x0133);
 800559e:	f240 1133 	movw	r1, #307	; 0x133
 80055a2:	2007      	movs	r0, #7
 80055a4:	f7fc ff08 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x00,0x0022);//
 80055a8:	2122      	movs	r1, #34	; 0x22
 80055aa:	2000      	movs	r0, #0
 80055ac:	f7fc ff04 	bl	80023b8 <LCD_WriteReg>
 80055b0:	f001 b881 	b.w	80066b6 <LCD_Init+0x374e>
	}else if(lcddev.id==0x9328)//ILI9328   OK
 80055b4:	4b7d      	ldr	r3, [pc, #500]	; (80057ac <LCD_Init+0x2844>)
 80055b6:	889b      	ldrh	r3, [r3, #4]
 80055b8:	f249 3228 	movw	r2, #37672	; 0x9328
 80055bc:	4293      	cmp	r3, r2
 80055be:	f040 80f7 	bne.w	80057b0 <LCD_Init+0x2848>
	{
  		LCD_WriteReg(0x00EC,0x108F);// internal timeing
 80055c2:	f241 018f 	movw	r1, #4239	; 0x108f
 80055c6:	20ec      	movs	r0, #236	; 0xec
 80055c8:	f7fc fef6 	bl	80023b8 <LCD_WriteReg>
 		LCD_WriteReg(0x00EF,0x1234);// ADD
 80055cc:	f241 2134 	movw	r1, #4660	; 0x1234
 80055d0:	20ef      	movs	r0, #239	; 0xef
 80055d2:	f7fc fef1 	bl	80023b8 <LCD_WriteReg>
		//LCD_WriteReg(0x00e7,0x0010);
        //LCD_WriteReg(0x0000,0x0001);//开启内部时钟
        LCD_WriteReg(0x0001,0x0100);
 80055d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80055da:	2001      	movs	r0, #1
 80055dc:	f7fc feec 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0002,0x0700);//电源开启
 80055e0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80055e4:	2002      	movs	r0, #2
 80055e6:	f7fc fee7 	bl	80023b8 <LCD_WriteReg>
		// 1  1   0    D->U	L->R
		// 0  0   1	   R->L U->D
		// 1  0   1    U->D	R->L
		// 0  1   1    L->R U->D 正常就用这个.
		// 1  1   1	   U->D	L->R
        LCD_WriteReg(0x0003,(1<<12)|(3<<4)|(0<<3) );//65K
 80055ea:	f241 0130 	movw	r1, #4144	; 0x1030
 80055ee:	2003      	movs	r0, #3
 80055f0:	f7fc fee2 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0004,0x0000);
 80055f4:	2100      	movs	r1, #0
 80055f6:	2004      	movs	r0, #4
 80055f8:	f7fc fede 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0008,0x0202);
 80055fc:	f240 2102 	movw	r1, #514	; 0x202
 8005600:	2008      	movs	r0, #8
 8005602:	f7fc fed9 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0009,0x0000);
 8005606:	2100      	movs	r1, #0
 8005608:	2009      	movs	r0, #9
 800560a:	f7fc fed5 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x000a,0x0000);//display setting
 800560e:	2100      	movs	r1, #0
 8005610:	200a      	movs	r0, #10
 8005612:	f7fc fed1 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x000c,0x0001);//display setting
 8005616:	2101      	movs	r1, #1
 8005618:	200c      	movs	r0, #12
 800561a:	f7fc fecd 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x000d,0x0000);//0f3c
 800561e:	2100      	movs	r1, #0
 8005620:	200d      	movs	r0, #13
 8005622:	f7fc fec9 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x000f,0x0000);
 8005626:	2100      	movs	r1, #0
 8005628:	200f      	movs	r0, #15
 800562a:	f7fc fec5 	bl	80023b8 <LCD_WriteReg>
		//电源配置
        LCD_WriteReg(0x0010,0x0000);
 800562e:	2100      	movs	r1, #0
 8005630:	2010      	movs	r0, #16
 8005632:	f7fc fec1 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0011,0x0007);
 8005636:	2107      	movs	r1, #7
 8005638:	2011      	movs	r0, #17
 800563a:	f7fc febd 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0012,0x0000);
 800563e:	2100      	movs	r1, #0
 8005640:	2012      	movs	r0, #18
 8005642:	f7fc feb9 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0013,0x0000);
 8005646:	2100      	movs	r1, #0
 8005648:	2013      	movs	r0, #19
 800564a:	f7fc feb5 	bl	80023b8 <LCD_WriteReg>
     	LCD_WriteReg(0x0007,0x0001);
 800564e:	2101      	movs	r1, #1
 8005650:	2007      	movs	r0, #7
 8005652:	f7fc feb1 	bl	80023b8 <LCD_WriteReg>
       	HAL_Delay(50);
 8005656:	2032      	movs	r0, #50	; 0x32
 8005658:	f002 fa60 	bl	8007b1c <HAL_Delay>
        LCD_WriteReg(0x0010,0x1490);
 800565c:	f241 4190 	movw	r1, #5264	; 0x1490
 8005660:	2010      	movs	r0, #16
 8005662:	f7fc fea9 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0011,0x0227);
 8005666:	f240 2127 	movw	r1, #551	; 0x227
 800566a:	2011      	movs	r0, #17
 800566c:	f7fc fea4 	bl	80023b8 <LCD_WriteReg>
        HAL_Delay(50);
 8005670:	2032      	movs	r0, #50	; 0x32
 8005672:	f002 fa53 	bl	8007b1c <HAL_Delay>
        LCD_WriteReg(0x0012,0x008A);
 8005676:	218a      	movs	r1, #138	; 0x8a
 8005678:	2012      	movs	r0, #18
 800567a:	f7fc fe9d 	bl	80023b8 <LCD_WriteReg>
        HAL_Delay(50);
 800567e:	2032      	movs	r0, #50	; 0x32
 8005680:	f002 fa4c 	bl	8007b1c <HAL_Delay>
        LCD_WriteReg(0x0013,0x1a00);
 8005684:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8005688:	2013      	movs	r0, #19
 800568a:	f7fc fe95 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0029,0x0006);
 800568e:	2106      	movs	r1, #6
 8005690:	2029      	movs	r0, #41	; 0x29
 8005692:	f7fc fe91 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x002b,0x000d);
 8005696:	210d      	movs	r1, #13
 8005698:	202b      	movs	r0, #43	; 0x2b
 800569a:	f7fc fe8d 	bl	80023b8 <LCD_WriteReg>
        HAL_Delay(50);
 800569e:	2032      	movs	r0, #50	; 0x32
 80056a0:	f002 fa3c 	bl	8007b1c <HAL_Delay>
        LCD_WriteReg(0x0020,0x0000);
 80056a4:	2100      	movs	r1, #0
 80056a6:	2020      	movs	r0, #32
 80056a8:	f7fc fe86 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0021,0x0000);
 80056ac:	2100      	movs	r1, #0
 80056ae:	2021      	movs	r0, #33	; 0x21
 80056b0:	f7fc fe82 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(50);
 80056b4:	2032      	movs	r0, #50	; 0x32
 80056b6:	f002 fa31 	bl	8007b1c <HAL_Delay>
		//伽马校正
        LCD_WriteReg(0x0030,0x0000);
 80056ba:	2100      	movs	r1, #0
 80056bc:	2030      	movs	r0, #48	; 0x30
 80056be:	f7fc fe7b 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0031,0x0604);
 80056c2:	f240 6104 	movw	r1, #1540	; 0x604
 80056c6:	2031      	movs	r0, #49	; 0x31
 80056c8:	f7fc fe76 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0032,0x0305);
 80056cc:	f240 3105 	movw	r1, #773	; 0x305
 80056d0:	2032      	movs	r0, #50	; 0x32
 80056d2:	f7fc fe71 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0035,0x0000);
 80056d6:	2100      	movs	r1, #0
 80056d8:	2035      	movs	r0, #53	; 0x35
 80056da:	f7fc fe6d 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0036,0x0C09);
 80056de:	f640 4109 	movw	r1, #3081	; 0xc09
 80056e2:	2036      	movs	r0, #54	; 0x36
 80056e4:	f7fc fe68 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0037,0x0204);
 80056e8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80056ec:	2037      	movs	r0, #55	; 0x37
 80056ee:	f7fc fe63 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0038,0x0301);
 80056f2:	f240 3101 	movw	r1, #769	; 0x301
 80056f6:	2038      	movs	r0, #56	; 0x38
 80056f8:	f7fc fe5e 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0039,0x0707);
 80056fc:	f240 7107 	movw	r1, #1799	; 0x707
 8005700:	2039      	movs	r0, #57	; 0x39
 8005702:	f7fc fe59 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x003c,0x0000);
 8005706:	2100      	movs	r1, #0
 8005708:	203c      	movs	r0, #60	; 0x3c
 800570a:	f7fc fe55 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x003d,0x0a0a);
 800570e:	f640 210a 	movw	r1, #2570	; 0xa0a
 8005712:	203d      	movs	r0, #61	; 0x3d
 8005714:	f7fc fe50 	bl	80023b8 <LCD_WriteReg>
        HAL_Delay(50);
 8005718:	2032      	movs	r0, #50	; 0x32
 800571a:	f002 f9ff 	bl	8007b1c <HAL_Delay>
        LCD_WriteReg(0x0050,0x0000); //水平GRAM起始位置
 800571e:	2100      	movs	r1, #0
 8005720:	2050      	movs	r0, #80	; 0x50
 8005722:	f7fc fe49 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0051,0x00ef); //水平GRAM终止位置
 8005726:	21ef      	movs	r1, #239	; 0xef
 8005728:	2051      	movs	r0, #81	; 0x51
 800572a:	f7fc fe45 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0052,0x0000); //垂直GRAM起始位置
 800572e:	2100      	movs	r1, #0
 8005730:	2052      	movs	r0, #82	; 0x52
 8005732:	f7fc fe41 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0053,0x013f); //垂直GRAM终止位置
 8005736:	f240 113f 	movw	r1, #319	; 0x13f
 800573a:	2053      	movs	r0, #83	; 0x53
 800573c:	f7fc fe3c 	bl	80023b8 <LCD_WriteReg>

         LCD_WriteReg(0x0060,0xa700);
 8005740:	f44f 4127 	mov.w	r1, #42752	; 0xa700
 8005744:	2060      	movs	r0, #96	; 0x60
 8005746:	f7fc fe37 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0061,0x0001);
 800574a:	2101      	movs	r1, #1
 800574c:	2061      	movs	r0, #97	; 0x61
 800574e:	f7fc fe33 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x006a,0x0000);
 8005752:	2100      	movs	r1, #0
 8005754:	206a      	movs	r0, #106	; 0x6a
 8005756:	f7fc fe2f 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0080,0x0000);
 800575a:	2100      	movs	r1, #0
 800575c:	2080      	movs	r0, #128	; 0x80
 800575e:	f7fc fe2b 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0081,0x0000);
 8005762:	2100      	movs	r1, #0
 8005764:	2081      	movs	r0, #129	; 0x81
 8005766:	f7fc fe27 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0082,0x0000);
 800576a:	2100      	movs	r1, #0
 800576c:	2082      	movs	r0, #130	; 0x82
 800576e:	f7fc fe23 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0083,0x0000);
 8005772:	2100      	movs	r1, #0
 8005774:	2083      	movs	r0, #131	; 0x83
 8005776:	f7fc fe1f 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0084,0x0000);
 800577a:	2100      	movs	r1, #0
 800577c:	2084      	movs	r0, #132	; 0x84
 800577e:	f7fc fe1b 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0085,0x0000);
 8005782:	2100      	movs	r1, #0
 8005784:	2085      	movs	r0, #133	; 0x85
 8005786:	f7fc fe17 	bl	80023b8 <LCD_WriteReg>

        LCD_WriteReg(0x0090,0x0010);
 800578a:	2110      	movs	r1, #16
 800578c:	2090      	movs	r0, #144	; 0x90
 800578e:	f7fc fe13 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0092,0x0600);
 8005792:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005796:	2092      	movs	r0, #146	; 0x92
 8005798:	f7fc fe0e 	bl	80023b8 <LCD_WriteReg>
        //开启显示设置
        LCD_WriteReg(0x0007,0x0133);
 800579c:	f240 1133 	movw	r1, #307	; 0x133
 80057a0:	2007      	movs	r0, #7
 80057a2:	f7fc fe09 	bl	80023b8 <LCD_WriteReg>
 80057a6:	f000 bf86 	b.w	80066b6 <LCD_Init+0x374e>
 80057aa:	bf00      	nop
 80057ac:	200000d0 	.word	0x200000d0
	}else if(lcddev.id==0x9320)//测试OK.
 80057b0:	4bce      	ldr	r3, [pc, #824]	; (8005aec <LCD_Init+0x2b84>)
 80057b2:	889b      	ldrh	r3, [r3, #4]
 80057b4:	f249 3220 	movw	r2, #37664	; 0x9320
 80057b8:	4293      	cmp	r3, r2
 80057ba:	f040 80ad 	bne.w	8005918 <LCD_Init+0x29b0>
	{
		LCD_WriteReg(0x00,0x0000);
 80057be:	2100      	movs	r1, #0
 80057c0:	2000      	movs	r0, #0
 80057c2:	f7fc fdf9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x01,0x0100);	//Driver Output Contral.
 80057c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80057ca:	2001      	movs	r0, #1
 80057cc:	f7fc fdf4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x02,0x0700);	//LCD Driver Waveform Contral.
 80057d0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80057d4:	2002      	movs	r0, #2
 80057d6:	f7fc fdef 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x03,0x1030);//Entry Mode Set.
 80057da:	f241 0130 	movw	r1, #4144	; 0x1030
 80057de:	2003      	movs	r0, #3
 80057e0:	f7fc fdea 	bl	80023b8 <LCD_WriteReg>
		//LCD_WriteReg(0x03,0x1018);	//Entry Mode Set.

		LCD_WriteReg(0x04,0x0000);	//Scalling Contral.
 80057e4:	2100      	movs	r1, #0
 80057e6:	2004      	movs	r0, #4
 80057e8:	f7fc fde6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x08,0x0202);	//Display Contral 2.(0x0207)
 80057ec:	f240 2102 	movw	r1, #514	; 0x202
 80057f0:	2008      	movs	r0, #8
 80057f2:	f7fc fde1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x09,0x0000);	//Display Contral 3.(0x0000)
 80057f6:	2100      	movs	r1, #0
 80057f8:	2009      	movs	r0, #9
 80057fa:	f7fc fddd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0a,0x0000);	//Frame Cycle Contal.(0x0000)
 80057fe:	2100      	movs	r1, #0
 8005800:	200a      	movs	r0, #10
 8005802:	f7fc fdd9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0c,(1<<0));	//Extern Display Interface Contral 1.(0x0000)
 8005806:	2101      	movs	r1, #1
 8005808:	200c      	movs	r0, #12
 800580a:	f7fc fdd5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0d,0x0000);	//Frame Maker Position.
 800580e:	2100      	movs	r1, #0
 8005810:	200d      	movs	r0, #13
 8005812:	f7fc fdd1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0f,0x0000);	//Extern Display Interface Contral 2.
 8005816:	2100      	movs	r1, #0
 8005818:	200f      	movs	r0, #15
 800581a:	f7fc fdcd 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(50);
 800581e:	2032      	movs	r0, #50	; 0x32
 8005820:	f002 f97c 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x07,0x0101);	//Display Contral.
 8005824:	f240 1101 	movw	r1, #257	; 0x101
 8005828:	2007      	movs	r0, #7
 800582a:	f7fc fdc5 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(50);
 800582e:	2032      	movs	r0, #50	; 0x32
 8005830:	f002 f974 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x10,(1<<12)|(0<<8)|(1<<7)|(1<<6)|(0<<4));	//Power Control 1.(0x16b0)
 8005834:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
 8005838:	2010      	movs	r0, #16
 800583a:	f7fc fdbd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x11,0x0007);								//Power Control 2.(0x0001)
 800583e:	2107      	movs	r1, #7
 8005840:	2011      	movs	r0, #17
 8005842:	f7fc fdb9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x12,(1<<8)|(1<<4)|(0<<0));				//Power Control 3.(0x0138)
 8005846:	f44f 7188 	mov.w	r1, #272	; 0x110
 800584a:	2012      	movs	r0, #18
 800584c:	f7fc fdb4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x13,0x0b00);								//Power Control 4.
 8005850:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 8005854:	2013      	movs	r0, #19
 8005856:	f7fc fdaf 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x29,0x0000);								//Power Control 7.
 800585a:	2100      	movs	r1, #0
 800585c:	2029      	movs	r0, #41	; 0x29
 800585e:	f7fc fdab 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x2b,(1<<14)|(1<<4));
 8005862:	f244 0110 	movw	r1, #16400	; 0x4010
 8005866:	202b      	movs	r0, #43	; 0x2b
 8005868:	f7fc fda6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x50,0);	//Set X Star
 800586c:	2100      	movs	r1, #0
 800586e:	2050      	movs	r0, #80	; 0x50
 8005870:	f7fc fda2 	bl	80023b8 <LCD_WriteReg>
		//水平GRAM终止位置Set X End.
		LCD_WriteReg(0x51,239);	//Set Y Star
 8005874:	21ef      	movs	r1, #239	; 0xef
 8005876:	2051      	movs	r0, #81	; 0x51
 8005878:	f7fc fd9e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x52,0);	//Set Y End.t.
 800587c:	2100      	movs	r1, #0
 800587e:	2052      	movs	r0, #82	; 0x52
 8005880:	f7fc fd9a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x53,319);	//
 8005884:	f240 113f 	movw	r1, #319	; 0x13f
 8005888:	2053      	movs	r0, #83	; 0x53
 800588a:	f7fc fd95 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x60,0x2700);	//Driver Output Control.
 800588e:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8005892:	2060      	movs	r0, #96	; 0x60
 8005894:	f7fc fd90 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x61,0x0001);	//Driver Output Control.
 8005898:	2101      	movs	r1, #1
 800589a:	2061      	movs	r0, #97	; 0x61
 800589c:	f7fc fd8c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x6a,0x0000);	//Vertical Srcoll Control.
 80058a0:	2100      	movs	r1, #0
 80058a2:	206a      	movs	r0, #106	; 0x6a
 80058a4:	f7fc fd88 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x80,0x0000);	//Display Position? Partial Display 1.
 80058a8:	2100      	movs	r1, #0
 80058aa:	2080      	movs	r0, #128	; 0x80
 80058ac:	f7fc fd84 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x81,0x0000);	//RAM Address Start? Partial Display 1.
 80058b0:	2100      	movs	r1, #0
 80058b2:	2081      	movs	r0, #129	; 0x81
 80058b4:	f7fc fd80 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x82,0x0000);	//RAM Address End-Partial Display 1.
 80058b8:	2100      	movs	r1, #0
 80058ba:	2082      	movs	r0, #130	; 0x82
 80058bc:	f7fc fd7c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x83,0x0000);	//Displsy Position? Partial Display 2.
 80058c0:	2100      	movs	r1, #0
 80058c2:	2083      	movs	r0, #131	; 0x83
 80058c4:	f7fc fd78 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x84,0x0000);	//RAM Address Start? Partial Display 2.
 80058c8:	2100      	movs	r1, #0
 80058ca:	2084      	movs	r0, #132	; 0x84
 80058cc:	f7fc fd74 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x85,0x0000);	//RAM Address End? Partial Display 2.
 80058d0:	2100      	movs	r1, #0
 80058d2:	2085      	movs	r0, #133	; 0x85
 80058d4:	f7fc fd70 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x90,(0<<7)|(16<<0));	//Frame Cycle Contral.(0x0013)
 80058d8:	2110      	movs	r1, #16
 80058da:	2090      	movs	r0, #144	; 0x90
 80058dc:	f7fc fd6c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x92,0x0000);	//Panel Interface Contral 2.(0x0000)
 80058e0:	2100      	movs	r1, #0
 80058e2:	2092      	movs	r0, #146	; 0x92
 80058e4:	f7fc fd68 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x93,0x0001);	//Panel Interface Contral 3.
 80058e8:	2101      	movs	r1, #1
 80058ea:	2093      	movs	r0, #147	; 0x93
 80058ec:	f7fc fd64 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x95,0x0110);	//Frame Cycle Contral.(0x0110)
 80058f0:	f44f 7188 	mov.w	r1, #272	; 0x110
 80058f4:	2095      	movs	r0, #149	; 0x95
 80058f6:	f7fc fd5f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x97,(0<<8));	//
 80058fa:	2100      	movs	r1, #0
 80058fc:	2097      	movs	r0, #151	; 0x97
 80058fe:	f7fc fd5b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x98,0x0000);	//Frame Cycle Contral.
 8005902:	2100      	movs	r1, #0
 8005904:	2098      	movs	r0, #152	; 0x98
 8005906:	f7fc fd57 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x07,0x0173);	//(0x0173)
 800590a:	f240 1173 	movw	r1, #371	; 0x173
 800590e:	2007      	movs	r0, #7
 8005910:	f7fc fd52 	bl	80023b8 <LCD_WriteReg>
 8005914:	f000 becf 	b.w	80066b6 <LCD_Init+0x374e>
	}else if(lcddev.id==0X9331)//OK |/|/|
 8005918:	4b74      	ldr	r3, [pc, #464]	; (8005aec <LCD_Init+0x2b84>)
 800591a:	889b      	ldrh	r3, [r3, #4]
 800591c:	f249 3231 	movw	r2, #37681	; 0x9331
 8005920:	4293      	cmp	r3, r2
 8005922:	f040 80e5 	bne.w	8005af0 <LCD_Init+0x2b88>
	{
		LCD_WriteReg(0x00E7, 0x1014);
 8005926:	f241 0114 	movw	r1, #4116	; 0x1014
 800592a:	20e7      	movs	r0, #231	; 0xe7
 800592c:	f7fc fd44 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0001, 0x0100); // set SS and SM bit
 8005930:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005934:	2001      	movs	r0, #1
 8005936:	f7fc fd3f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0002, 0x0200); // set 1 line inversion
 800593a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800593e:	2002      	movs	r0, #2
 8005940:	f7fc fd3a 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0003,(1<<12)|(3<<4)|(1<<3));//65K
 8005944:	f241 0138 	movw	r1, #4152	; 0x1038
 8005948:	2003      	movs	r0, #3
 800594a:	f7fc fd35 	bl	80023b8 <LCD_WriteReg>
		//LCD_WriteReg(0x0003, 0x1030); // set GRAM write direction and BGR=1.
		LCD_WriteReg(0x0008, 0x0202); // set the back porch and front porch
 800594e:	f240 2102 	movw	r1, #514	; 0x202
 8005952:	2008      	movs	r0, #8
 8005954:	f7fc fd30 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0009, 0x0000); // set non-display area refresh cycle ISC[3:0]
 8005958:	2100      	movs	r1, #0
 800595a:	2009      	movs	r0, #9
 800595c:	f7fc fd2c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000A, 0x0000); // FMARK function
 8005960:	2100      	movs	r1, #0
 8005962:	200a      	movs	r0, #10
 8005964:	f7fc fd28 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000C, 0x0000); // RGB interface setting
 8005968:	2100      	movs	r1, #0
 800596a:	200c      	movs	r0, #12
 800596c:	f7fc fd24 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000D, 0x0000); // Frame marker Position
 8005970:	2100      	movs	r1, #0
 8005972:	200d      	movs	r0, #13
 8005974:	f7fc fd20 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000F, 0x0000); // RGB interface polarity
 8005978:	2100      	movs	r1, #0
 800597a:	200f      	movs	r0, #15
 800597c:	f7fc fd1c 	bl	80023b8 <LCD_WriteReg>
		//*************Power On sequence ****************//
		LCD_WriteReg(0x0010, 0x0000); // SAP, BT[3:0], AP, DSTB, SLP, STB
 8005980:	2100      	movs	r1, #0
 8005982:	2010      	movs	r0, #16
 8005984:	f7fc fd18 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0011, 0x0007); // DC1[2:0], DC0[2:0], VC[2:0]
 8005988:	2107      	movs	r1, #7
 800598a:	2011      	movs	r0, #17
 800598c:	f7fc fd14 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0012, 0x0000); // VREG1OUT voltage
 8005990:	2100      	movs	r1, #0
 8005992:	2012      	movs	r0, #18
 8005994:	f7fc fd10 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0013, 0x0000); // VDV[4:0] for VCOM amplitude
 8005998:	2100      	movs	r1, #0
 800599a:	2013      	movs	r0, #19
 800599c:	f7fc fd0c 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(200); // Dis-charge capacitor power voltage
 80059a0:	20c8      	movs	r0, #200	; 0xc8
 80059a2:	f002 f8bb 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x0010, 0x1690); // SAP, BT[3:0], AP, DSTB, SLP, STB
 80059a6:	f241 6190 	movw	r1, #5776	; 0x1690
 80059aa:	2010      	movs	r0, #16
 80059ac:	f7fc fd04 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0011, 0x0227); // DC1[2:0], DC0[2:0], VC[2:0]
 80059b0:	f240 2127 	movw	r1, #551	; 0x227
 80059b4:	2011      	movs	r0, #17
 80059b6:	f7fc fcff 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(50); // Delay 50ms
 80059ba:	2032      	movs	r0, #50	; 0x32
 80059bc:	f002 f8ae 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x0012, 0x000C); // Internal reference voltage= Vci;
 80059c0:	210c      	movs	r1, #12
 80059c2:	2012      	movs	r0, #18
 80059c4:	f7fc fcf8 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(50); // Delay 50ms
 80059c8:	2032      	movs	r0, #50	; 0x32
 80059ca:	f002 f8a7 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x0013, 0x0800); // Set VDV[4:0] for VCOM amplitude
 80059ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80059d2:	2013      	movs	r0, #19
 80059d4:	f7fc fcf0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0029, 0x0011); // Set VCM[5:0] for VCOMH
 80059d8:	2111      	movs	r1, #17
 80059da:	2029      	movs	r0, #41	; 0x29
 80059dc:	f7fc fcec 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x002B, 0x000B); // Set Frame Rate
 80059e0:	210b      	movs	r1, #11
 80059e2:	202b      	movs	r0, #43	; 0x2b
 80059e4:	f7fc fce8 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(50); // Delay 50ms
 80059e8:	2032      	movs	r0, #50	; 0x32
 80059ea:	f002 f897 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x0020, 0x0000); // GRAM horizontal Address
 80059ee:	2100      	movs	r1, #0
 80059f0:	2020      	movs	r0, #32
 80059f2:	f7fc fce1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0021, 0x013f); // GRAM Vertical Address
 80059f6:	f240 113f 	movw	r1, #319	; 0x13f
 80059fa:	2021      	movs	r0, #33	; 0x21
 80059fc:	f7fc fcdc 	bl	80023b8 <LCD_WriteReg>
		// ----------- Adjust the Gamma Curve ----------//
		LCD_WriteReg(0x0030, 0x0000);
 8005a00:	2100      	movs	r1, #0
 8005a02:	2030      	movs	r0, #48	; 0x30
 8005a04:	f7fc fcd8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0031, 0x0106);
 8005a08:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005a0c:	2031      	movs	r0, #49	; 0x31
 8005a0e:	f7fc fcd3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0032, 0x0000);
 8005a12:	2100      	movs	r1, #0
 8005a14:	2032      	movs	r0, #50	; 0x32
 8005a16:	f7fc fccf 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0035, 0x0204);
 8005a1a:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005a1e:	2035      	movs	r0, #53	; 0x35
 8005a20:	f7fc fcca 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0036, 0x160A);
 8005a24:	f241 610a 	movw	r1, #5642	; 0x160a
 8005a28:	2036      	movs	r0, #54	; 0x36
 8005a2a:	f7fc fcc5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0037, 0x0707);
 8005a2e:	f240 7107 	movw	r1, #1799	; 0x707
 8005a32:	2037      	movs	r0, #55	; 0x37
 8005a34:	f7fc fcc0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0038, 0x0106);
 8005a38:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005a3c:	2038      	movs	r0, #56	; 0x38
 8005a3e:	f7fc fcbb 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0039, 0x0707);
 8005a42:	f240 7107 	movw	r1, #1799	; 0x707
 8005a46:	2039      	movs	r0, #57	; 0x39
 8005a48:	f7fc fcb6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x003C, 0x0402);
 8005a4c:	f240 4102 	movw	r1, #1026	; 0x402
 8005a50:	203c      	movs	r0, #60	; 0x3c
 8005a52:	f7fc fcb1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x003D, 0x0C0F);
 8005a56:	f640 410f 	movw	r1, #3087	; 0xc0f
 8005a5a:	203d      	movs	r0, #61	; 0x3d
 8005a5c:	f7fc fcac 	bl	80023b8 <LCD_WriteReg>
		//------------------ Set GRAM area ---------------//
		LCD_WriteReg(0x0050, 0x0000); // Horizontal GRAM Start Address
 8005a60:	2100      	movs	r1, #0
 8005a62:	2050      	movs	r0, #80	; 0x50
 8005a64:	f7fc fca8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0051, 0x00EF); // Horizontal GRAM End Address
 8005a68:	21ef      	movs	r1, #239	; 0xef
 8005a6a:	2051      	movs	r0, #81	; 0x51
 8005a6c:	f7fc fca4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0052, 0x0000); // Vertical GRAM Start Address
 8005a70:	2100      	movs	r1, #0
 8005a72:	2052      	movs	r0, #82	; 0x52
 8005a74:	f7fc fca0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0053, 0x013F); // Vertical GRAM Start Address
 8005a78:	f240 113f 	movw	r1, #319	; 0x13f
 8005a7c:	2053      	movs	r0, #83	; 0x53
 8005a7e:	f7fc fc9b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0060, 0x2700); // Gate Scan Line
 8005a82:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8005a86:	2060      	movs	r0, #96	; 0x60
 8005a88:	f7fc fc96 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0061, 0x0001); // NDL,VLE, REV
 8005a8c:	2101      	movs	r1, #1
 8005a8e:	2061      	movs	r0, #97	; 0x61
 8005a90:	f7fc fc92 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x006A, 0x0000); // set scrolling line
 8005a94:	2100      	movs	r1, #0
 8005a96:	206a      	movs	r0, #106	; 0x6a
 8005a98:	f7fc fc8e 	bl	80023b8 <LCD_WriteReg>
		//-------------- Partial Display Control ---------//
		LCD_WriteReg(0x0080, 0x0000);
 8005a9c:	2100      	movs	r1, #0
 8005a9e:	2080      	movs	r0, #128	; 0x80
 8005aa0:	f7fc fc8a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0081, 0x0000);
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	2081      	movs	r0, #129	; 0x81
 8005aa8:	f7fc fc86 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0082, 0x0000);
 8005aac:	2100      	movs	r1, #0
 8005aae:	2082      	movs	r0, #130	; 0x82
 8005ab0:	f7fc fc82 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0083, 0x0000);
 8005ab4:	2100      	movs	r1, #0
 8005ab6:	2083      	movs	r0, #131	; 0x83
 8005ab8:	f7fc fc7e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0084, 0x0000);
 8005abc:	2100      	movs	r1, #0
 8005abe:	2084      	movs	r0, #132	; 0x84
 8005ac0:	f7fc fc7a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0085, 0x0000);
 8005ac4:	2100      	movs	r1, #0
 8005ac6:	2085      	movs	r0, #133	; 0x85
 8005ac8:	f7fc fc76 	bl	80023b8 <LCD_WriteReg>
		//-------------- Panel Control -------------------//
		LCD_WriteReg(0x0090, 0x0010);
 8005acc:	2110      	movs	r1, #16
 8005ace:	2090      	movs	r0, #144	; 0x90
 8005ad0:	f7fc fc72 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0092, 0x0600);
 8005ad4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005ad8:	2092      	movs	r0, #146	; 0x92
 8005ada:	f7fc fc6d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0007, 0x0133); // 262K color and display ON
 8005ade:	f240 1133 	movw	r1, #307	; 0x133
 8005ae2:	2007      	movs	r0, #7
 8005ae4:	f7fc fc68 	bl	80023b8 <LCD_WriteReg>
 8005ae8:	f000 bde5 	b.w	80066b6 <LCD_Init+0x374e>
 8005aec:	200000d0 	.word	0x200000d0
	}else if(lcddev.id==0x5408)
 8005af0:	4be2      	ldr	r3, [pc, #904]	; (8005e7c <LCD_Init+0x2f14>)
 8005af2:	889b      	ldrh	r3, [r3, #4]
 8005af4:	f245 4208 	movw	r2, #21512	; 0x5408
 8005af8:	4293      	cmp	r3, r2
 8005afa:	f040 80a3 	bne.w	8005c44 <LCD_Init+0x2cdc>
	{
		LCD_WriteReg(0x01,0x0100);
 8005afe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005b02:	2001      	movs	r0, #1
 8005b04:	f7fc fc58 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x02,0x0700);//LCD Driving Waveform Contral
 8005b08:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8005b0c:	2002      	movs	r0, #2
 8005b0e:	f7fc fc53 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x03,0x1030);//Entry Mode设置
 8005b12:	f241 0130 	movw	r1, #4144	; 0x1030
 8005b16:	2003      	movs	r0, #3
 8005b18:	f7fc fc4e 	bl	80023b8 <LCD_WriteReg>
		//指针从左至右自上而下的自动增模式
		//Normal Mode(Window Mode disable)
		//RGB格式
		//16位数据2次传输的8总线设置
		LCD_WriteReg(0x04,0x0000); //Scalling Control register
 8005b1c:	2100      	movs	r1, #0
 8005b1e:	2004      	movs	r0, #4
 8005b20:	f7fc fc4a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x08,0x0207); //Display Control 2
 8005b24:	f240 2107 	movw	r1, #519	; 0x207
 8005b28:	2008      	movs	r0, #8
 8005b2a:	f7fc fc45 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x09,0x0000); //Display Control 3
 8005b2e:	2100      	movs	r1, #0
 8005b30:	2009      	movs	r0, #9
 8005b32:	f7fc fc41 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0A,0x0000); //Frame Cycle Control
 8005b36:	2100      	movs	r1, #0
 8005b38:	200a      	movs	r0, #10
 8005b3a:	f7fc fc3d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0C,0x0000); //External Display Interface Control 1
 8005b3e:	2100      	movs	r1, #0
 8005b40:	200c      	movs	r0, #12
 8005b42:	f7fc fc39 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0D,0x0000); //Frame Maker Position
 8005b46:	2100      	movs	r1, #0
 8005b48:	200d      	movs	r0, #13
 8005b4a:	f7fc fc35 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0F,0x0000); //External Display Interface Control 2
 8005b4e:	2100      	movs	r1, #0
 8005b50:	200f      	movs	r0, #15
 8005b52:	f7fc fc31 	bl	80023b8 <LCD_WriteReg>
 		HAL_Delay(20);
 8005b56:	2014      	movs	r0, #20
 8005b58:	f001 ffe0 	bl	8007b1c <HAL_Delay>
		//TFT 液晶彩色图像显示方法14
		LCD_WriteReg(0x10,0x16B0); //0x14B0 //Power Control 1
 8005b5c:	f241 61b0 	movw	r1, #5808	; 0x16b0
 8005b60:	2010      	movs	r0, #16
 8005b62:	f7fc fc29 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x11,0x0001); //0x0007 //Power Control 2
 8005b66:	2101      	movs	r1, #1
 8005b68:	2011      	movs	r0, #17
 8005b6a:	f7fc fc25 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x17,0x0001); //0x0000 //Power Control 3
 8005b6e:	2101      	movs	r1, #1
 8005b70:	2017      	movs	r0, #23
 8005b72:	f7fc fc21 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x12,0x0138); //0x013B //Power Control 4
 8005b76:	f44f 719c 	mov.w	r1, #312	; 0x138
 8005b7a:	2012      	movs	r0, #18
 8005b7c:	f7fc fc1c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x13,0x0800); //0x0800 //Power Control 5
 8005b80:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005b84:	2013      	movs	r0, #19
 8005b86:	f7fc fc17 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x29,0x0009); //NVM read data 2
 8005b8a:	2109      	movs	r1, #9
 8005b8c:	2029      	movs	r0, #41	; 0x29
 8005b8e:	f7fc fc13 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x2a,0x0009); //NVM read data 3
 8005b92:	2109      	movs	r1, #9
 8005b94:	202a      	movs	r0, #42	; 0x2a
 8005b96:	f7fc fc0f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0xa4,0x0000);
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	20a4      	movs	r0, #164	; 0xa4
 8005b9e:	f7fc fc0b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x50,0x0000); //设置操作窗口的X轴开始列
 8005ba2:	2100      	movs	r1, #0
 8005ba4:	2050      	movs	r0, #80	; 0x50
 8005ba6:	f7fc fc07 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x51,0x00EF); //设置操作窗口的X轴结束列
 8005baa:	21ef      	movs	r1, #239	; 0xef
 8005bac:	2051      	movs	r0, #81	; 0x51
 8005bae:	f7fc fc03 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x52,0x0000); //设置操作窗口的Y轴开始行
 8005bb2:	2100      	movs	r1, #0
 8005bb4:	2052      	movs	r0, #82	; 0x52
 8005bb6:	f7fc fbff 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x53,0x013F); //设置操作窗口的Y轴结束行
 8005bba:	f240 113f 	movw	r1, #319	; 0x13f
 8005bbe:	2053      	movs	r0, #83	; 0x53
 8005bc0:	f7fc fbfa 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x60,0x2700); //Driver Output Control
 8005bc4:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8005bc8:	2060      	movs	r0, #96	; 0x60
 8005bca:	f7fc fbf5 	bl	80023b8 <LCD_WriteReg>
		//设置屏幕的点数以及扫描的起始行
		LCD_WriteReg(0x61,0x0001); //Driver Output Control
 8005bce:	2101      	movs	r1, #1
 8005bd0:	2061      	movs	r0, #97	; 0x61
 8005bd2:	f7fc fbf1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x6A,0x0000); //Vertical Scroll Control
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	206a      	movs	r0, #106	; 0x6a
 8005bda:	f7fc fbed 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x80,0x0000); //Display Position – Partial Display 1
 8005bde:	2100      	movs	r1, #0
 8005be0:	2080      	movs	r0, #128	; 0x80
 8005be2:	f7fc fbe9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x81,0x0000); //RAM Address Start – Partial Display 1
 8005be6:	2100      	movs	r1, #0
 8005be8:	2081      	movs	r0, #129	; 0x81
 8005bea:	f7fc fbe5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x82,0x0000); //RAM address End - Partial Display 1
 8005bee:	2100      	movs	r1, #0
 8005bf0:	2082      	movs	r0, #130	; 0x82
 8005bf2:	f7fc fbe1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x83,0x0000); //Display Position – Partial Display 2
 8005bf6:	2100      	movs	r1, #0
 8005bf8:	2083      	movs	r0, #131	; 0x83
 8005bfa:	f7fc fbdd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x84,0x0000); //RAM Address Start – Partial Display 2
 8005bfe:	2100      	movs	r1, #0
 8005c00:	2084      	movs	r0, #132	; 0x84
 8005c02:	f7fc fbd9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x85,0x0000); //RAM address End – Partail Display2
 8005c06:	2100      	movs	r1, #0
 8005c08:	2085      	movs	r0, #133	; 0x85
 8005c0a:	f7fc fbd5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x90,0x0013); //Frame Cycle Control
 8005c0e:	2113      	movs	r1, #19
 8005c10:	2090      	movs	r0, #144	; 0x90
 8005c12:	f7fc fbd1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x92,0x0000);  //Panel Interface Control 2
 8005c16:	2100      	movs	r1, #0
 8005c18:	2092      	movs	r0, #146	; 0x92
 8005c1a:	f7fc fbcd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x93,0x0003); //Panel Interface control 3
 8005c1e:	2103      	movs	r1, #3
 8005c20:	2093      	movs	r0, #147	; 0x93
 8005c22:	f7fc fbc9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x95,0x0110);  //Frame Cycle Control
 8005c26:	f44f 7188 	mov.w	r1, #272	; 0x110
 8005c2a:	2095      	movs	r0, #149	; 0x95
 8005c2c:	f7fc fbc4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x07,0x0173);
 8005c30:	f240 1173 	movw	r1, #371	; 0x173
 8005c34:	2007      	movs	r0, #7
 8005c36:	f7fc fbbf 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(50);
 8005c3a:	2032      	movs	r0, #50	; 0x32
 8005c3c:	f001 ff6e 	bl	8007b1c <HAL_Delay>
 8005c40:	f000 bd39 	b.w	80066b6 <LCD_Init+0x374e>
	}
	else if(lcddev.id==0x1505)//OK
 8005c44:	4b8d      	ldr	r3, [pc, #564]	; (8005e7c <LCD_Init+0x2f14>)
 8005c46:	889b      	ldrh	r3, [r3, #4]
 8005c48:	f241 5205 	movw	r2, #5381	; 0x1505
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	f040 8117 	bne.w	8005e80 <LCD_Init+0x2f18>
	{
		// second release on 3/5  ,luminance is acceptable,water wave appear during camera preview
        LCD_WriteReg(0x0007,0x0000);
 8005c52:	2100      	movs	r1, #0
 8005c54:	2007      	movs	r0, #7
 8005c56:	f7fc fbaf 	bl	80023b8 <LCD_WriteReg>
        HAL_Delay(50);
 8005c5a:	2032      	movs	r0, #50	; 0x32
 8005c5c:	f001 ff5e 	bl	8007b1c <HAL_Delay>
        LCD_WriteReg(0x0012,0x011C);//0x011A   why need to set several times?
 8005c60:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8005c64:	2012      	movs	r0, #18
 8005c66:	f7fc fba7 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x00A4,0x0001);//NVM
 8005c6a:	2101      	movs	r1, #1
 8005c6c:	20a4      	movs	r0, #164	; 0xa4
 8005c6e:	f7fc fba3 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0008,0x000F);
 8005c72:	210f      	movs	r1, #15
 8005c74:	2008      	movs	r0, #8
 8005c76:	f7fc fb9f 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x000A,0x0008);
 8005c7a:	2108      	movs	r1, #8
 8005c7c:	200a      	movs	r0, #10
 8005c7e:	f7fc fb9b 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x000D,0x0008);
 8005c82:	2108      	movs	r1, #8
 8005c84:	200d      	movs	r0, #13
 8005c86:	f7fc fb97 	bl	80023b8 <LCD_WriteReg>
  		//伽马校正
        LCD_WriteReg(0x0030,0x0707);
 8005c8a:	f240 7107 	movw	r1, #1799	; 0x707
 8005c8e:	2030      	movs	r0, #48	; 0x30
 8005c90:	f7fc fb92 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0031,0x0007); //0x0707
 8005c94:	2107      	movs	r1, #7
 8005c96:	2031      	movs	r0, #49	; 0x31
 8005c98:	f7fc fb8e 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0032,0x0603);
 8005c9c:	f240 6103 	movw	r1, #1539	; 0x603
 8005ca0:	2032      	movs	r0, #50	; 0x32
 8005ca2:	f7fc fb89 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0033,0x0700);
 8005ca6:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8005caa:	2033      	movs	r0, #51	; 0x33
 8005cac:	f7fc fb84 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0034,0x0202);
 8005cb0:	f240 2102 	movw	r1, #514	; 0x202
 8005cb4:	2034      	movs	r0, #52	; 0x34
 8005cb6:	f7fc fb7f 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0035,0x0002); //?0x0606
 8005cba:	2102      	movs	r1, #2
 8005cbc:	2035      	movs	r0, #53	; 0x35
 8005cbe:	f7fc fb7b 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0036,0x1F0F);
 8005cc2:	f641 710f 	movw	r1, #7951	; 0x1f0f
 8005cc6:	2036      	movs	r0, #54	; 0x36
 8005cc8:	f7fc fb76 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0037,0x0707); //0x0f0f  0x0105
 8005ccc:	f240 7107 	movw	r1, #1799	; 0x707
 8005cd0:	2037      	movs	r0, #55	; 0x37
 8005cd2:	f7fc fb71 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0038,0x0000);
 8005cd6:	2100      	movs	r1, #0
 8005cd8:	2038      	movs	r0, #56	; 0x38
 8005cda:	f7fc fb6d 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0039,0x0000);
 8005cde:	2100      	movs	r1, #0
 8005ce0:	2039      	movs	r0, #57	; 0x39
 8005ce2:	f7fc fb69 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x003A,0x0707);
 8005ce6:	f240 7107 	movw	r1, #1799	; 0x707
 8005cea:	203a      	movs	r0, #58	; 0x3a
 8005cec:	f7fc fb64 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x003B,0x0000); //0x0303
 8005cf0:	2100      	movs	r1, #0
 8005cf2:	203b      	movs	r0, #59	; 0x3b
 8005cf4:	f7fc fb60 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x003C,0x0007); //?0x0707
 8005cf8:	2107      	movs	r1, #7
 8005cfa:	203c      	movs	r0, #60	; 0x3c
 8005cfc:	f7fc fb5c 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x003D,0x0000); //0x1313//0x1f08
 8005d00:	2100      	movs	r1, #0
 8005d02:	203d      	movs	r0, #61	; 0x3d
 8005d04:	f7fc fb58 	bl	80023b8 <LCD_WriteReg>
        HAL_Delay(50);
 8005d08:	2032      	movs	r0, #50	; 0x32
 8005d0a:	f001 ff07 	bl	8007b1c <HAL_Delay>
        LCD_WriteReg(0x0007,0x0001);
 8005d0e:	2101      	movs	r1, #1
 8005d10:	2007      	movs	r0, #7
 8005d12:	f7fc fb51 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0017,0x0001);//开启电源
 8005d16:	2101      	movs	r1, #1
 8005d18:	2017      	movs	r0, #23
 8005d1a:	f7fc fb4d 	bl	80023b8 <LCD_WriteReg>
        HAL_Delay(50);
 8005d1e:	2032      	movs	r0, #50	; 0x32
 8005d20:	f001 fefc 	bl	8007b1c <HAL_Delay>
  		//电源配置
        LCD_WriteReg(0x0010,0x17A0);
 8005d24:	f44f 51bd 	mov.w	r1, #6048	; 0x17a0
 8005d28:	2010      	movs	r0, #16
 8005d2a:	f7fc fb45 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0011,0x0217);//reference voltage VC[2:0]   Vciout = 1.00*Vcivl
 8005d2e:	f240 2117 	movw	r1, #535	; 0x217
 8005d32:	2011      	movs	r0, #17
 8005d34:	f7fc fb40 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0012,0x011E);//0x011c  //Vreg1out = Vcilvl*1.80   is it the same as Vgama1out ?
 8005d38:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8005d3c:	2012      	movs	r0, #18
 8005d3e:	f7fc fb3b 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0013,0x0F00);//VDV[4:0]-->VCOM Amplitude VcomL = VcomH - Vcom Ampl
 8005d42:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8005d46:	2013      	movs	r0, #19
 8005d48:	f7fc fb36 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x002A,0x0000);
 8005d4c:	2100      	movs	r1, #0
 8005d4e:	202a      	movs	r0, #42	; 0x2a
 8005d50:	f7fc fb32 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0029,0x000A);//0x0001F  Vcomh = VCM1[4:0]*Vreg1out    gate source voltage??
 8005d54:	210a      	movs	r1, #10
 8005d56:	2029      	movs	r0, #41	; 0x29
 8005d58:	f7fc fb2e 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0012,0x013E);// 0x013C  power supply on
 8005d5c:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8005d60:	2012      	movs	r0, #18
 8005d62:	f7fc fb29 	bl	80023b8 <LCD_WriteReg>
        //Coordinates Control//
        LCD_WriteReg(0x0050,0x0000);//0x0e00
 8005d66:	2100      	movs	r1, #0
 8005d68:	2050      	movs	r0, #80	; 0x50
 8005d6a:	f7fc fb25 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0051,0x00EF);
 8005d6e:	21ef      	movs	r1, #239	; 0xef
 8005d70:	2051      	movs	r0, #81	; 0x51
 8005d72:	f7fc fb21 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0052,0x0000);
 8005d76:	2100      	movs	r1, #0
 8005d78:	2052      	movs	r0, #82	; 0x52
 8005d7a:	f7fc fb1d 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0053,0x013F);
 8005d7e:	f240 113f 	movw	r1, #319	; 0x13f
 8005d82:	2053      	movs	r0, #83	; 0x53
 8005d84:	f7fc fb18 	bl	80023b8 <LCD_WriteReg>
    	//Pannel Image Control//
        LCD_WriteReg(0x0060,0x2700);
 8005d88:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8005d8c:	2060      	movs	r0, #96	; 0x60
 8005d8e:	f7fc fb13 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0061,0x0001);
 8005d92:	2101      	movs	r1, #1
 8005d94:	2061      	movs	r0, #97	; 0x61
 8005d96:	f7fc fb0f 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x006A,0x0000);
 8005d9a:	2100      	movs	r1, #0
 8005d9c:	206a      	movs	r0, #106	; 0x6a
 8005d9e:	f7fc fb0b 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0080,0x0000);
 8005da2:	2100      	movs	r1, #0
 8005da4:	2080      	movs	r0, #128	; 0x80
 8005da6:	f7fc fb07 	bl	80023b8 <LCD_WriteReg>
    	//Partial Image Control//
        LCD_WriteReg(0x0081,0x0000);
 8005daa:	2100      	movs	r1, #0
 8005dac:	2081      	movs	r0, #129	; 0x81
 8005dae:	f7fc fb03 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0082,0x0000);
 8005db2:	2100      	movs	r1, #0
 8005db4:	2082      	movs	r0, #130	; 0x82
 8005db6:	f7fc faff 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0083,0x0000);
 8005dba:	2100      	movs	r1, #0
 8005dbc:	2083      	movs	r0, #131	; 0x83
 8005dbe:	f7fc fafb 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0084,0x0000);
 8005dc2:	2100      	movs	r1, #0
 8005dc4:	2084      	movs	r0, #132	; 0x84
 8005dc6:	f7fc faf7 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0085,0x0000);
 8005dca:	2100      	movs	r1, #0
 8005dcc:	2085      	movs	r0, #133	; 0x85
 8005dce:	f7fc faf3 	bl	80023b8 <LCD_WriteReg>
  		//Panel Interface Control//
        LCD_WriteReg(0x0090,0x0013);//0x0010 frenqucy
 8005dd2:	2113      	movs	r1, #19
 8005dd4:	2090      	movs	r0, #144	; 0x90
 8005dd6:	f7fc faef 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0092,0x0300);
 8005dda:	f44f 7140 	mov.w	r1, #768	; 0x300
 8005dde:	2092      	movs	r0, #146	; 0x92
 8005de0:	f7fc faea 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0093,0x0005);
 8005de4:	2105      	movs	r1, #5
 8005de6:	2093      	movs	r0, #147	; 0x93
 8005de8:	f7fc fae6 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0095,0x0000);
 8005dec:	2100      	movs	r1, #0
 8005dee:	2095      	movs	r0, #149	; 0x95
 8005df0:	f7fc fae2 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0097,0x0000);
 8005df4:	2100      	movs	r1, #0
 8005df6:	2097      	movs	r0, #151	; 0x97
 8005df8:	f7fc fade 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0098,0x0000);
 8005dfc:	2100      	movs	r1, #0
 8005dfe:	2098      	movs	r0, #152	; 0x98
 8005e00:	f7fc fada 	bl	80023b8 <LCD_WriteReg>

        LCD_WriteReg(0x0001,0x0100);
 8005e04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005e08:	2001      	movs	r0, #1
 8005e0a:	f7fc fad5 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0002,0x0700);
 8005e0e:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8005e12:	2002      	movs	r0, #2
 8005e14:	f7fc fad0 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0003,0x1038);//扫描方向 上->下  左->右
 8005e18:	f241 0138 	movw	r1, #4152	; 0x1038
 8005e1c:	2003      	movs	r0, #3
 8005e1e:	f7fc facb 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0004,0x0000);
 8005e22:	2100      	movs	r1, #0
 8005e24:	2004      	movs	r0, #4
 8005e26:	f7fc fac7 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x000C,0x0000);
 8005e2a:	2100      	movs	r1, #0
 8005e2c:	200c      	movs	r0, #12
 8005e2e:	f7fc fac3 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x000F,0x0000);
 8005e32:	2100      	movs	r1, #0
 8005e34:	200f      	movs	r0, #15
 8005e36:	f7fc fabf 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0020,0x0000);
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	2020      	movs	r0, #32
 8005e3e:	f7fc fabb 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0021,0x0000);
 8005e42:	2100      	movs	r1, #0
 8005e44:	2021      	movs	r0, #33	; 0x21
 8005e46:	f7fc fab7 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0007,0x0021);
 8005e4a:	2121      	movs	r1, #33	; 0x21
 8005e4c:	2007      	movs	r0, #7
 8005e4e:	f7fc fab3 	bl	80023b8 <LCD_WriteReg>
        HAL_Delay(20);
 8005e52:	2014      	movs	r0, #20
 8005e54:	f001 fe62 	bl	8007b1c <HAL_Delay>
        LCD_WriteReg(0x0007,0x0061);
 8005e58:	2161      	movs	r1, #97	; 0x61
 8005e5a:	2007      	movs	r0, #7
 8005e5c:	f7fc faac 	bl	80023b8 <LCD_WriteReg>
        HAL_Delay(20);
 8005e60:	2014      	movs	r0, #20
 8005e62:	f001 fe5b 	bl	8007b1c <HAL_Delay>
        LCD_WriteReg(0x0007,0x0173);
 8005e66:	f240 1173 	movw	r1, #371	; 0x173
 8005e6a:	2007      	movs	r0, #7
 8005e6c:	f7fc faa4 	bl	80023b8 <LCD_WriteReg>
        HAL_Delay(20);
 8005e70:	2014      	movs	r0, #20
 8005e72:	f001 fe53 	bl	8007b1c <HAL_Delay>
 8005e76:	f000 bc1e 	b.w	80066b6 <LCD_Init+0x374e>
 8005e7a:	bf00      	nop
 8005e7c:	200000d0 	.word	0x200000d0
	}else if(lcddev.id==0xB505)
 8005e80:	4bef      	ldr	r3, [pc, #956]	; (8006240 <LCD_Init+0x32d8>)
 8005e82:	889b      	ldrh	r3, [r3, #4]
 8005e84:	f24b 5205 	movw	r2, #46341	; 0xb505
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	f040 8102 	bne.w	8006092 <LCD_Init+0x312a>
	{
		LCD_WriteReg(0x0000,0x0000);
 8005e8e:	2100      	movs	r1, #0
 8005e90:	2000      	movs	r0, #0
 8005e92:	f7fc fa91 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8005e96:	2100      	movs	r1, #0
 8005e98:	2000      	movs	r0, #0
 8005e9a:	f7fc fa8d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	2000      	movs	r0, #0
 8005ea2:	f7fc fa89 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8005ea6:	2100      	movs	r1, #0
 8005ea8:	2000      	movs	r0, #0
 8005eaa:	f7fc fa85 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x00a4,0x0001);
 8005eae:	2101      	movs	r1, #1
 8005eb0:	20a4      	movs	r0, #164	; 0xa4
 8005eb2:	f7fc fa81 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(20);
 8005eb6:	2014      	movs	r0, #20
 8005eb8:	f001 fe30 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x0060,0x2700);
 8005ebc:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8005ec0:	2060      	movs	r0, #96	; 0x60
 8005ec2:	f7fc fa79 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0202);
 8005ec6:	f240 2102 	movw	r1, #514	; 0x202
 8005eca:	2008      	movs	r0, #8
 8005ecc:	f7fc fa74 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x0030,0x0214);
 8005ed0:	f44f 7105 	mov.w	r1, #532	; 0x214
 8005ed4:	2030      	movs	r0, #48	; 0x30
 8005ed6:	f7fc fa6f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x3715);
 8005eda:	f243 7115 	movw	r1, #14101	; 0x3715
 8005ede:	2031      	movs	r0, #49	; 0x31
 8005ee0:	f7fc fa6a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0604);
 8005ee4:	f240 6104 	movw	r1, #1540	; 0x604
 8005ee8:	2032      	movs	r0, #50	; 0x32
 8005eea:	f7fc fa65 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0033,0x0e16);
 8005eee:	f640 6116 	movw	r1, #3606	; 0xe16
 8005ef2:	2033      	movs	r0, #51	; 0x33
 8005ef4:	f7fc fa60 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0034,0x2211);
 8005ef8:	f242 2111 	movw	r1, #8721	; 0x2211
 8005efc:	2034      	movs	r0, #52	; 0x34
 8005efe:	f7fc fa5b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x1500);
 8005f02:	f44f 51a8 	mov.w	r1, #5376	; 0x1500
 8005f06:	2035      	movs	r0, #53	; 0x35
 8005f08:	f7fc fa56 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x8507);
 8005f0c:	f248 5107 	movw	r1, #34055	; 0x8507
 8005f10:	2036      	movs	r0, #54	; 0x36
 8005f12:	f7fc fa51 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x1407);
 8005f16:	f241 4107 	movw	r1, #5127	; 0x1407
 8005f1a:	2037      	movs	r0, #55	; 0x37
 8005f1c:	f7fc fa4c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x1403);
 8005f20:	f241 4103 	movw	r1, #5123	; 0x1403
 8005f24:	2038      	movs	r0, #56	; 0x38
 8005f26:	f7fc fa47 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0020);
 8005f2a:	2120      	movs	r1, #32
 8005f2c:	2039      	movs	r0, #57	; 0x39
 8005f2e:	f7fc fa43 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x0090,0x001a);
 8005f32:	211a      	movs	r1, #26
 8005f34:	2090      	movs	r0, #144	; 0x90
 8005f36:	f7fc fa3f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0010,0x0000);
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	2010      	movs	r0, #16
 8005f3e:	f7fc fa3b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0007);
 8005f42:	2107      	movs	r1, #7
 8005f44:	2011      	movs	r0, #17
 8005f46:	f7fc fa37 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0012,0x0000);
 8005f4a:	2100      	movs	r1, #0
 8005f4c:	2012      	movs	r0, #18
 8005f4e:	f7fc fa33 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0013,0x0000);
 8005f52:	2100      	movs	r1, #0
 8005f54:	2013      	movs	r0, #19
 8005f56:	f7fc fa2f 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(20);
 8005f5a:	2014      	movs	r0, #20
 8005f5c:	f001 fdde 	bl	8007b1c <HAL_Delay>

		LCD_WriteReg(0x0010,0x0730);
 8005f60:	f44f 61e6 	mov.w	r1, #1840	; 0x730
 8005f64:	2010      	movs	r0, #16
 8005f66:	f7fc fa27 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0137);
 8005f6a:	f240 1137 	movw	r1, #311	; 0x137
 8005f6e:	2011      	movs	r0, #17
 8005f70:	f7fc fa22 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(20);
 8005f74:	2014      	movs	r0, #20
 8005f76:	f001 fdd1 	bl	8007b1c <HAL_Delay>

		LCD_WriteReg(0x0012,0x01b8);
 8005f7a:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8005f7e:	2012      	movs	r0, #18
 8005f80:	f7fc fa1a 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(20);
 8005f84:	2014      	movs	r0, #20
 8005f86:	f001 fdc9 	bl	8007b1c <HAL_Delay>

		LCD_WriteReg(0x0013,0x0f00);
 8005f8a:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8005f8e:	2013      	movs	r0, #19
 8005f90:	f7fc fa12 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x002a,0x0080);
 8005f94:	2180      	movs	r1, #128	; 0x80
 8005f96:	202a      	movs	r0, #42	; 0x2a
 8005f98:	f7fc fa0e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0029,0x0048);
 8005f9c:	2148      	movs	r1, #72	; 0x48
 8005f9e:	2029      	movs	r0, #41	; 0x29
 8005fa0:	f7fc fa0a 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(20);
 8005fa4:	2014      	movs	r0, #20
 8005fa6:	f001 fdb9 	bl	8007b1c <HAL_Delay>

		LCD_WriteReg(0x0001,0x0100);
 8005faa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005fae:	2001      	movs	r0, #1
 8005fb0:	f7fc fa02 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0002,0x0700);
 8005fb4:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8005fb8:	2002      	movs	r0, #2
 8005fba:	f7fc f9fd 	bl	80023b8 <LCD_WriteReg>
        LCD_WriteReg(0x0003,0x1038);//扫描方向 上->下  左->右
 8005fbe:	f241 0138 	movw	r1, #4152	; 0x1038
 8005fc2:	2003      	movs	r0, #3
 8005fc4:	f7fc f9f8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0202);
 8005fc8:	f240 2102 	movw	r1, #514	; 0x202
 8005fcc:	2008      	movs	r0, #8
 8005fce:	f7fc f9f3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000a,0x0000);
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	200a      	movs	r0, #10
 8005fd6:	f7fc f9ef 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000c,0x0000);
 8005fda:	2100      	movs	r1, #0
 8005fdc:	200c      	movs	r0, #12
 8005fde:	f7fc f9eb 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000d,0x0000);
 8005fe2:	2100      	movs	r1, #0
 8005fe4:	200d      	movs	r0, #13
 8005fe6:	f7fc f9e7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000e,0x0030);
 8005fea:	2130      	movs	r1, #48	; 0x30
 8005fec:	200e      	movs	r0, #14
 8005fee:	f7fc f9e3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0050,0x0000);
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	2050      	movs	r0, #80	; 0x50
 8005ff6:	f7fc f9df 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0051,0x00ef);
 8005ffa:	21ef      	movs	r1, #239	; 0xef
 8005ffc:	2051      	movs	r0, #81	; 0x51
 8005ffe:	f7fc f9db 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0052,0x0000);
 8006002:	2100      	movs	r1, #0
 8006004:	2052      	movs	r0, #82	; 0x52
 8006006:	f7fc f9d7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0053,0x013f);
 800600a:	f240 113f 	movw	r1, #319	; 0x13f
 800600e:	2053      	movs	r0, #83	; 0x53
 8006010:	f7fc f9d2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0060,0x2700);
 8006014:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8006018:	2060      	movs	r0, #96	; 0x60
 800601a:	f7fc f9cd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0061,0x0001);
 800601e:	2101      	movs	r1, #1
 8006020:	2061      	movs	r0, #97	; 0x61
 8006022:	f7fc f9c9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x006a,0x0000);
 8006026:	2100      	movs	r1, #0
 8006028:	206a      	movs	r0, #106	; 0x6a
 800602a:	f7fc f9c5 	bl	80023b8 <LCD_WriteReg>
		//LCD_WriteReg(0x0080,0x0000);
		//LCD_WriteReg(0x0081,0x0000);
		LCD_WriteReg(0x0090,0X0011);
 800602e:	2111      	movs	r1, #17
 8006030:	2090      	movs	r0, #144	; 0x90
 8006032:	f7fc f9c1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0600);
 8006036:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800603a:	2092      	movs	r0, #146	; 0x92
 800603c:	f7fc f9bc 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0093,0x0402);
 8006040:	f240 4102 	movw	r1, #1026	; 0x402
 8006044:	2093      	movs	r0, #147	; 0x93
 8006046:	f7fc f9b7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0094,0x0002);
 800604a:	2102      	movs	r1, #2
 800604c:	2094      	movs	r0, #148	; 0x94
 800604e:	f7fc f9b3 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(20);
 8006052:	2014      	movs	r0, #20
 8006054:	f001 fd62 	bl	8007b1c <HAL_Delay>

		LCD_WriteReg(0x0007,0x0001);
 8006058:	2101      	movs	r1, #1
 800605a:	2007      	movs	r0, #7
 800605c:	f7fc f9ac 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(20);
 8006060:	2014      	movs	r0, #20
 8006062:	f001 fd5b 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x0007,0x0061);
 8006066:	2161      	movs	r1, #97	; 0x61
 8006068:	2007      	movs	r0, #7
 800606a:	f7fc f9a5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0007,0x0173);
 800606e:	f240 1173 	movw	r1, #371	; 0x173
 8006072:	2007      	movs	r0, #7
 8006074:	f7fc f9a0 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x0020,0x0000);
 8006078:	2100      	movs	r1, #0
 800607a:	2020      	movs	r0, #32
 800607c:	f7fc f99c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0021,0x0000);
 8006080:	2100      	movs	r1, #0
 8006082:	2021      	movs	r0, #33	; 0x21
 8006084:	f7fc f998 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x00,0x22);
 8006088:	2122      	movs	r1, #34	; 0x22
 800608a:	2000      	movs	r0, #0
 800608c:	f7fc f994 	bl	80023b8 <LCD_WriteReg>
 8006090:	e311      	b.n	80066b6 <LCD_Init+0x374e>
	}else if(lcddev.id==0xC505)
 8006092:	4b6b      	ldr	r3, [pc, #428]	; (8006240 <LCD_Init+0x32d8>)
 8006094:	889b      	ldrh	r3, [r3, #4]
 8006096:	f24c 5205 	movw	r2, #50437	; 0xc505
 800609a:	4293      	cmp	r3, r2
 800609c:	f040 80d2 	bne.w	8006244 <LCD_Init+0x32dc>
	{
		LCD_WriteReg(0x0000,0x0000);
 80060a0:	2100      	movs	r1, #0
 80060a2:	2000      	movs	r0, #0
 80060a4:	f7fc f988 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 80060a8:	2100      	movs	r1, #0
 80060aa:	2000      	movs	r0, #0
 80060ac:	f7fc f984 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(20);
 80060b0:	2014      	movs	r0, #20
 80060b2:	f001 fd33 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x0000,0x0000);
 80060b6:	2100      	movs	r1, #0
 80060b8:	2000      	movs	r0, #0
 80060ba:	f7fc f97d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 80060be:	2100      	movs	r1, #0
 80060c0:	2000      	movs	r0, #0
 80060c2:	f7fc f979 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 80060c6:	2100      	movs	r1, #0
 80060c8:	2000      	movs	r0, #0
 80060ca:	f7fc f975 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 80060ce:	2100      	movs	r1, #0
 80060d0:	2000      	movs	r0, #0
 80060d2:	f7fc f971 	bl	80023b8 <LCD_WriteReg>
 		LCD_WriteReg(0x00a4,0x0001);
 80060d6:	2101      	movs	r1, #1
 80060d8:	20a4      	movs	r0, #164	; 0xa4
 80060da:	f7fc f96d 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(20);
 80060de:	2014      	movs	r0, #20
 80060e0:	f001 fd1c 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x0060,0x2700);
 80060e4:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 80060e8:	2060      	movs	r0, #96	; 0x60
 80060ea:	f7fc f965 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0806);
 80060ee:	f640 0106 	movw	r1, #2054	; 0x806
 80060f2:	2008      	movs	r0, #8
 80060f4:	f7fc f960 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x0030,0x0703);//gamma setting
 80060f8:	f240 7103 	movw	r1, #1795	; 0x703
 80060fc:	2030      	movs	r0, #48	; 0x30
 80060fe:	f7fc f95b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x0001);
 8006102:	2101      	movs	r1, #1
 8006104:	2031      	movs	r0, #49	; 0x31
 8006106:	f7fc f957 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0004);
 800610a:	2104      	movs	r1, #4
 800610c:	2032      	movs	r0, #50	; 0x32
 800610e:	f7fc f953 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0033,0x0102);
 8006112:	f44f 7181 	mov.w	r1, #258	; 0x102
 8006116:	2033      	movs	r0, #51	; 0x33
 8006118:	f7fc f94e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0034,0x0300);
 800611c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8006120:	2034      	movs	r0, #52	; 0x34
 8006122:	f7fc f949 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x0103);
 8006126:	f240 1103 	movw	r1, #259	; 0x103
 800612a:	2035      	movs	r0, #53	; 0x35
 800612c:	f7fc f944 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x001F);
 8006130:	211f      	movs	r1, #31
 8006132:	2036      	movs	r0, #54	; 0x36
 8006134:	f7fc f940 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x0703);
 8006138:	f240 7103 	movw	r1, #1795	; 0x703
 800613c:	2037      	movs	r0, #55	; 0x37
 800613e:	f7fc f93b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x0001);
 8006142:	2101      	movs	r1, #1
 8006144:	2038      	movs	r0, #56	; 0x38
 8006146:	f7fc f937 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0004);
 800614a:	2104      	movs	r1, #4
 800614c:	2039      	movs	r0, #57	; 0x39
 800614e:	f7fc f933 	bl	80023b8 <LCD_WriteReg>



		LCD_WriteReg(0x0090, 0x0015);	//80Hz
 8006152:	2115      	movs	r1, #21
 8006154:	2090      	movs	r0, #144	; 0x90
 8006156:	f7fc f92f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0010, 0X0410);	//BT,AP
 800615a:	f44f 6182 	mov.w	r1, #1040	; 0x410
 800615e:	2010      	movs	r0, #16
 8006160:	f7fc f92a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0247);	//DC1,DC0,VC
 8006164:	f240 2147 	movw	r1, #583	; 0x247
 8006168:	2011      	movs	r0, #17
 800616a:	f7fc f925 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0012, 0x01BC);
 800616e:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 8006172:	2012      	movs	r0, #18
 8006174:	f7fc f920 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0013, 0x0e00);
 8006178:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 800617c:	2013      	movs	r0, #19
 800617e:	f7fc f91b 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(120);
 8006182:	2078      	movs	r0, #120	; 0x78
 8006184:	f001 fcca 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x0001, 0x0100);
 8006188:	f44f 7180 	mov.w	r1, #256	; 0x100
 800618c:	2001      	movs	r0, #1
 800618e:	f7fc f913 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0002, 0x0200);
 8006192:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006196:	2002      	movs	r0, #2
 8006198:	f7fc f90e 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0003, 0x1030);
 800619c:	f241 0130 	movw	r1, #4144	; 0x1030
 80061a0:	2003      	movs	r0, #3
 80061a2:	f7fc f909 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x000A, 0x0008);
 80061a6:	2108      	movs	r1, #8
 80061a8:	200a      	movs	r0, #10
 80061aa:	f7fc f905 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000C, 0x0000);
 80061ae:	2100      	movs	r1, #0
 80061b0:	200c      	movs	r0, #12
 80061b2:	f7fc f901 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0x000E, 0x0020);
 80061b6:	2120      	movs	r1, #32
 80061b8:	200e      	movs	r0, #14
 80061ba:	f7fc f8fd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x000F, 0x0000);
 80061be:	2100      	movs	r1, #0
 80061c0:	200f      	movs	r0, #15
 80061c2:	f7fc f8f9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0020, 0x0000);	//H Start
 80061c6:	2100      	movs	r1, #0
 80061c8:	2020      	movs	r0, #32
 80061ca:	f7fc f8f5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0021, 0x0000);	//V Start
 80061ce:	2100      	movs	r1, #0
 80061d0:	2021      	movs	r0, #33	; 0x21
 80061d2:	f7fc f8f1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x002A,0x003D);	//vcom2
 80061d6:	213d      	movs	r1, #61	; 0x3d
 80061d8:	202a      	movs	r0, #42	; 0x2a
 80061da:	f7fc f8ed 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(20);
 80061de:	2014      	movs	r0, #20
 80061e0:	f001 fc9c 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0x0029, 0x002d);
 80061e4:	212d      	movs	r1, #45	; 0x2d
 80061e6:	2029      	movs	r0, #41	; 0x29
 80061e8:	f7fc f8e6 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0050, 0x0000);
 80061ec:	2100      	movs	r1, #0
 80061ee:	2050      	movs	r0, #80	; 0x50
 80061f0:	f7fc f8e2 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0051, 0xD0EF);
 80061f4:	f24d 01ef 	movw	r1, #53487	; 0xd0ef
 80061f8:	2051      	movs	r0, #81	; 0x51
 80061fa:	f7fc f8dd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0052, 0x0000);
 80061fe:	2100      	movs	r1, #0
 8006200:	2052      	movs	r0, #82	; 0x52
 8006202:	f7fc f8d9 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0053, 0x013F);
 8006206:	f240 113f 	movw	r1, #319	; 0x13f
 800620a:	2053      	movs	r0, #83	; 0x53
 800620c:	f7fc f8d4 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0061, 0x0000);
 8006210:	2100      	movs	r1, #0
 8006212:	2061      	movs	r0, #97	; 0x61
 8006214:	f7fc f8d0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x006A, 0x0000);
 8006218:	2100      	movs	r1, #0
 800621a:	206a      	movs	r0, #106	; 0x6a
 800621c:	f7fc f8cc 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0300);
 8006220:	f44f 7140 	mov.w	r1, #768	; 0x300
 8006224:	2092      	movs	r0, #146	; 0x92
 8006226:	f7fc f8c7 	bl	80023b8 <LCD_WriteReg>

 		LCD_WriteReg(0x0093, 0x0005);
 800622a:	2105      	movs	r1, #5
 800622c:	2093      	movs	r0, #147	; 0x93
 800622e:	f7fc f8c3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0x0007, 0x0100);
 8006232:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006236:	2007      	movs	r0, #7
 8006238:	f7fc f8be 	bl	80023b8 <LCD_WriteReg>
 800623c:	e23b      	b.n	80066b6 <LCD_Init+0x374e>
 800623e:	bf00      	nop
 8006240:	200000d0 	.word	0x200000d0
	}else if(lcddev.id==0x4531)//OK |/|/|
 8006244:	4bbb      	ldr	r3, [pc, #748]	; (8006534 <LCD_Init+0x35cc>)
 8006246:	889b      	ldrh	r3, [r3, #4]
 8006248:	f244 5231 	movw	r2, #17713	; 0x4531
 800624c:	4293      	cmp	r3, r2
 800624e:	f040 80ba 	bne.w	80063c6 <LCD_Init+0x345e>
	{
		LCD_WriteReg(0X00,0X0001);
 8006252:	2101      	movs	r1, #1
 8006254:	2000      	movs	r0, #0
 8006256:	f7fc f8af 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(10);
 800625a:	200a      	movs	r0, #10
 800625c:	f001 fc5e 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0X10,0X1628);
 8006260:	f241 6128 	movw	r1, #5672	; 0x1628
 8006264:	2010      	movs	r0, #16
 8006266:	f7fc f8a7 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X12,0X000e);//0x0006
 800626a:	210e      	movs	r1, #14
 800626c:	2012      	movs	r0, #18
 800626e:	f7fc f8a3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X13,0X0A39);
 8006272:	f640 2139 	movw	r1, #2617	; 0xa39
 8006276:	2013      	movs	r0, #19
 8006278:	f7fc f89e 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(10);
 800627c:	200a      	movs	r0, #10
 800627e:	f001 fc4d 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0X11,0X0040);
 8006282:	2140      	movs	r1, #64	; 0x40
 8006284:	2011      	movs	r0, #17
 8006286:	f7fc f897 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X15,0X0050);
 800628a:	2150      	movs	r1, #80	; 0x50
 800628c:	2015      	movs	r0, #21
 800628e:	f7fc f893 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(10);
 8006292:	200a      	movs	r0, #10
 8006294:	f001 fc42 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0X12,0X001e);//16
 8006298:	211e      	movs	r1, #30
 800629a:	2012      	movs	r0, #18
 800629c:	f7fc f88c 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(10);
 80062a0:	200a      	movs	r0, #10
 80062a2:	f001 fc3b 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0X10,0X1620);
 80062a6:	f44f 51b1 	mov.w	r1, #5664	; 0x1620
 80062aa:	2010      	movs	r0, #16
 80062ac:	f7fc f884 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X13,0X2A39);
 80062b0:	f642 2139 	movw	r1, #10809	; 0x2a39
 80062b4:	2013      	movs	r0, #19
 80062b6:	f7fc f87f 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(10);
 80062ba:	200a      	movs	r0, #10
 80062bc:	f001 fc2e 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0X01,0X0100);
 80062c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80062c4:	2001      	movs	r0, #1
 80062c6:	f7fc f877 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X02,0X0300);
 80062ca:	f44f 7140 	mov.w	r1, #768	; 0x300
 80062ce:	2002      	movs	r0, #2
 80062d0:	f7fc f872 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X03,0X1038);//改变方向的
 80062d4:	f241 0138 	movw	r1, #4152	; 0x1038
 80062d8:	2003      	movs	r0, #3
 80062da:	f7fc f86d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X08,0X0202);
 80062de:	f240 2102 	movw	r1, #514	; 0x202
 80062e2:	2008      	movs	r0, #8
 80062e4:	f7fc f868 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X0A,0X0008);
 80062e8:	2108      	movs	r1, #8
 80062ea:	200a      	movs	r0, #10
 80062ec:	f7fc f864 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X30,0X0000);
 80062f0:	2100      	movs	r1, #0
 80062f2:	2030      	movs	r0, #48	; 0x30
 80062f4:	f7fc f860 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X31,0X0402);
 80062f8:	f240 4102 	movw	r1, #1026	; 0x402
 80062fc:	2031      	movs	r0, #49	; 0x31
 80062fe:	f7fc f85b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X32,0X0106);
 8006302:	f44f 7183 	mov.w	r1, #262	; 0x106
 8006306:	2032      	movs	r0, #50	; 0x32
 8006308:	f7fc f856 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X33,0X0503);
 800630c:	f240 5103 	movw	r1, #1283	; 0x503
 8006310:	2033      	movs	r0, #51	; 0x33
 8006312:	f7fc f851 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X34,0X0104);
 8006316:	f44f 7182 	mov.w	r1, #260	; 0x104
 800631a:	2034      	movs	r0, #52	; 0x34
 800631c:	f7fc f84c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X35,0X0301);
 8006320:	f240 3101 	movw	r1, #769	; 0x301
 8006324:	2035      	movs	r0, #53	; 0x35
 8006326:	f7fc f847 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X36,0X0707);
 800632a:	f240 7107 	movw	r1, #1799	; 0x707
 800632e:	2036      	movs	r0, #54	; 0x36
 8006330:	f7fc f842 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X37,0X0305);
 8006334:	f240 3105 	movw	r1, #773	; 0x305
 8006338:	2037      	movs	r0, #55	; 0x37
 800633a:	f7fc f83d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X38,0X0208);
 800633e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8006342:	2038      	movs	r0, #56	; 0x38
 8006344:	f7fc f838 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X39,0X0F0B);
 8006348:	f640 710b 	movw	r1, #3851	; 0xf0b
 800634c:	2039      	movs	r0, #57	; 0x39
 800634e:	f7fc f833 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X41,0X0002);
 8006352:	2102      	movs	r1, #2
 8006354:	2041      	movs	r0, #65	; 0x41
 8006356:	f7fc f82f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X60,0X2700);
 800635a:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 800635e:	2060      	movs	r0, #96	; 0x60
 8006360:	f7fc f82a 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X61,0X0001);
 8006364:	2101      	movs	r1, #1
 8006366:	2061      	movs	r0, #97	; 0x61
 8006368:	f7fc f826 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X90,0X0210);
 800636c:	f44f 7104 	mov.w	r1, #528	; 0x210
 8006370:	2090      	movs	r0, #144	; 0x90
 8006372:	f7fc f821 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X92,0X010A);
 8006376:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800637a:	2092      	movs	r0, #146	; 0x92
 800637c:	f7fc f81c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X93,0X0004);
 8006380:	2104      	movs	r1, #4
 8006382:	2093      	movs	r0, #147	; 0x93
 8006384:	f7fc f818 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0XA0,0X0100);
 8006388:	f44f 7180 	mov.w	r1, #256	; 0x100
 800638c:	20a0      	movs	r0, #160	; 0xa0
 800638e:	f7fc f813 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0001);
 8006392:	2101      	movs	r1, #1
 8006394:	2007      	movs	r0, #7
 8006396:	f7fc f80f 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0021);
 800639a:	2121      	movs	r1, #33	; 0x21
 800639c:	2007      	movs	r0, #7
 800639e:	f7fc f80b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0023);
 80063a2:	2123      	movs	r1, #35	; 0x23
 80063a4:	2007      	movs	r0, #7
 80063a6:	f7fc f807 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0033);
 80063aa:	2133      	movs	r1, #51	; 0x33
 80063ac:	2007      	movs	r0, #7
 80063ae:	f7fc f803 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0133);
 80063b2:	f240 1133 	movw	r1, #307	; 0x133
 80063b6:	2007      	movs	r0, #7
 80063b8:	f7fb fffe 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0XA0,0X0000);
 80063bc:	2100      	movs	r1, #0
 80063be:	20a0      	movs	r0, #160	; 0xa0
 80063c0:	f7fb fffa 	bl	80023b8 <LCD_WriteReg>
 80063c4:	e177      	b.n	80066b6 <LCD_Init+0x374e>
	}else if(lcddev.id==0x4535)
 80063c6:	4b5b      	ldr	r3, [pc, #364]	; (8006534 <LCD_Init+0x35cc>)
 80063c8:	889b      	ldrh	r3, [r3, #4]
 80063ca:	f244 5235 	movw	r2, #17717	; 0x4535
 80063ce:	4293      	cmp	r3, r2
 80063d0:	f040 80b2 	bne.w	8006538 <LCD_Init+0x35d0>
	{
		LCD_WriteReg(0X15,0X0030);
 80063d4:	2130      	movs	r1, #48	; 0x30
 80063d6:	2015      	movs	r0, #21
 80063d8:	f7fb ffee 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X9A,0X0010);
 80063dc:	2110      	movs	r1, #16
 80063de:	209a      	movs	r0, #154	; 0x9a
 80063e0:	f7fb ffea 	bl	80023b8 <LCD_WriteReg>
 		LCD_WriteReg(0X11,0X0020);
 80063e4:	2120      	movs	r1, #32
 80063e6:	2011      	movs	r0, #17
 80063e8:	f7fb ffe6 	bl	80023b8 <LCD_WriteReg>
 		LCD_WriteReg(0X10,0X3428);
 80063ec:	f243 4128 	movw	r1, #13352	; 0x3428
 80063f0:	2010      	movs	r0, #16
 80063f2:	f7fb ffe1 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X12,0X0002);//16
 80063f6:	2102      	movs	r1, #2
 80063f8:	2012      	movs	r0, #18
 80063fa:	f7fb ffdd 	bl	80023b8 <LCD_WriteReg>
 		LCD_WriteReg(0X13,0X1038);
 80063fe:	f241 0138 	movw	r1, #4152	; 0x1038
 8006402:	2013      	movs	r0, #19
 8006404:	f7fb ffd8 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(40);
 8006408:	2028      	movs	r0, #40	; 0x28
 800640a:	f001 fb87 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0X12,0X0012);//16
 800640e:	2112      	movs	r1, #18
 8006410:	2012      	movs	r0, #18
 8006412:	f7fb ffd1 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(40);
 8006416:	2028      	movs	r0, #40	; 0x28
 8006418:	f001 fb80 	bl	8007b1c <HAL_Delay>
  		LCD_WriteReg(0X10,0X3420);
 800641c:	f243 4120 	movw	r1, #13344	; 0x3420
 8006420:	2010      	movs	r0, #16
 8006422:	f7fb ffc9 	bl	80023b8 <LCD_WriteReg>
 		LCD_WriteReg(0X13,0X3038);
 8006426:	f243 0138 	movw	r1, #12344	; 0x3038
 800642a:	2013      	movs	r0, #19
 800642c:	f7fb ffc4 	bl	80023b8 <LCD_WriteReg>
		HAL_Delay(70);
 8006430:	2046      	movs	r0, #70	; 0x46
 8006432:	f001 fb73 	bl	8007b1c <HAL_Delay>
		LCD_WriteReg(0X30,0X0000);
 8006436:	2100      	movs	r1, #0
 8006438:	2030      	movs	r0, #48	; 0x30
 800643a:	f7fb ffbd 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X31,0X0402);
 800643e:	f240 4102 	movw	r1, #1026	; 0x402
 8006442:	2031      	movs	r0, #49	; 0x31
 8006444:	f7fb ffb8 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X32,0X0307);
 8006448:	f240 3107 	movw	r1, #775	; 0x307
 800644c:	2032      	movs	r0, #50	; 0x32
 800644e:	f7fb ffb3 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X33,0X0304);
 8006452:	f44f 7141 	mov.w	r1, #772	; 0x304
 8006456:	2033      	movs	r0, #51	; 0x33
 8006458:	f7fb ffae 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X34,0X0004);
 800645c:	2104      	movs	r1, #4
 800645e:	2034      	movs	r0, #52	; 0x34
 8006460:	f7fb ffaa 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X35,0X0401);
 8006464:	f240 4101 	movw	r1, #1025	; 0x401
 8006468:	2035      	movs	r0, #53	; 0x35
 800646a:	f7fb ffa5 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X36,0X0707);
 800646e:	f240 7107 	movw	r1, #1799	; 0x707
 8006472:	2036      	movs	r0, #54	; 0x36
 8006474:	f7fb ffa0 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X37,0X0305);
 8006478:	f240 3105 	movw	r1, #773	; 0x305
 800647c:	2037      	movs	r0, #55	; 0x37
 800647e:	f7fb ff9b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X38,0X0610);
 8006482:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8006486:	2038      	movs	r0, #56	; 0x38
 8006488:	f7fb ff96 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X39,0X0610);
 800648c:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8006490:	2039      	movs	r0, #57	; 0x39
 8006492:	f7fb ff91 	bl	80023b8 <LCD_WriteReg>

		LCD_WriteReg(0X01,0X0100);
 8006496:	f44f 7180 	mov.w	r1, #256	; 0x100
 800649a:	2001      	movs	r0, #1
 800649c:	f7fb ff8c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X02,0X0300);
 80064a0:	f44f 7140 	mov.w	r1, #768	; 0x300
 80064a4:	2002      	movs	r0, #2
 80064a6:	f7fb ff87 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X03,0X1030);//改变方向的
 80064aa:	f241 0130 	movw	r1, #4144	; 0x1030
 80064ae:	2003      	movs	r0, #3
 80064b0:	f7fb ff82 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X08,0X0808);
 80064b4:	f640 0108 	movw	r1, #2056	; 0x808
 80064b8:	2008      	movs	r0, #8
 80064ba:	f7fb ff7d 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X0A,0X0008);
 80064be:	2108      	movs	r1, #8
 80064c0:	200a      	movs	r0, #10
 80064c2:	f7fb ff79 	bl	80023b8 <LCD_WriteReg>
 		LCD_WriteReg(0X60,0X2700);
 80064c6:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 80064ca:	2060      	movs	r0, #96	; 0x60
 80064cc:	f7fb ff74 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X61,0X0001);
 80064d0:	2101      	movs	r1, #1
 80064d2:	2061      	movs	r0, #97	; 0x61
 80064d4:	f7fb ff70 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X90,0X013E);
 80064d8:	f44f 719f 	mov.w	r1, #318	; 0x13e
 80064dc:	2090      	movs	r0, #144	; 0x90
 80064de:	f7fb ff6b 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X92,0X0100);
 80064e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80064e6:	2092      	movs	r0, #146	; 0x92
 80064e8:	f7fb ff66 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X93,0X0100);
 80064ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80064f0:	2093      	movs	r0, #147	; 0x93
 80064f2:	f7fb ff61 	bl	80023b8 <LCD_WriteReg>
 		LCD_WriteReg(0XA0,0X3000);
 80064f6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80064fa:	20a0      	movs	r0, #160	; 0xa0
 80064fc:	f7fb ff5c 	bl	80023b8 <LCD_WriteReg>
 		LCD_WriteReg(0XA3,0X0010);
 8006500:	2110      	movs	r1, #16
 8006502:	20a3      	movs	r0, #163	; 0xa3
 8006504:	f7fb ff58 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0001);
 8006508:	2101      	movs	r1, #1
 800650a:	2007      	movs	r0, #7
 800650c:	f7fb ff54 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0021);
 8006510:	2121      	movs	r1, #33	; 0x21
 8006512:	2007      	movs	r0, #7
 8006514:	f7fb ff50 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0023);
 8006518:	2123      	movs	r1, #35	; 0x23
 800651a:	2007      	movs	r0, #7
 800651c:	f7fb ff4c 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0033);
 8006520:	2133      	movs	r1, #51	; 0x33
 8006522:	2007      	movs	r0, #7
 8006524:	f7fb ff48 	bl	80023b8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0133);
 8006528:	f240 1133 	movw	r1, #307	; 0x133
 800652c:	2007      	movs	r0, #7
 800652e:	f7fb ff43 	bl	80023b8 <LCD_WriteReg>
 8006532:	e0c0      	b.n	80066b6 <LCD_Init+0x374e>
 8006534:	200000d0 	.word	0x200000d0
	}else if(lcddev.id==0X1963)
 8006538:	4b66      	ldr	r3, [pc, #408]	; (80066d4 <LCD_Init+0x376c>)
 800653a:	889b      	ldrh	r3, [r3, #4]
 800653c:	f641 1263 	movw	r2, #6499	; 0x1963
 8006540:	4293      	cmp	r3, r2
 8006542:	f040 80b8 	bne.w	80066b6 <LCD_Init+0x374e>
	{
		LCD_WR_REG(0xE2);		//Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz
 8006546:	20e2      	movs	r0, #226	; 0xe2
 8006548:	f7fb fefc 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x1D);		//参数1
 800654c:	201d      	movs	r0, #29
 800654e:	f7fb ff0d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x02);		//参数2 Divider M = 2, PLL = 300/(M+1) = 100MHz
 8006552:	2002      	movs	r0, #2
 8006554:	f7fb ff0a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x04);		//参数3 Validate M and N values
 8006558:	2004      	movs	r0, #4
 800655a:	f7fb ff07 	bl	800236c <LCD_WR_DATA>
		delay_us(100);
 800655e:	2064      	movs	r0, #100	; 0x64
 8006560:	f7fa fc3a 	bl	8000dd8 <delay_us>
		LCD_WR_REG(0xE0);		// Start PLL command
 8006564:	20e0      	movs	r0, #224	; 0xe0
 8006566:	f7fb feed 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x01);		// enable PLL
 800656a:	2001      	movs	r0, #1
 800656c:	f7fb fefe 	bl	800236c <LCD_WR_DATA>
		HAL_Delay(10);
 8006570:	200a      	movs	r0, #10
 8006572:	f001 fad3 	bl	8007b1c <HAL_Delay>
		LCD_WR_REG(0xE0);		// Start PLL command again
 8006576:	20e0      	movs	r0, #224	; 0xe0
 8006578:	f7fb fee4 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x03);		// now, use PLL output as system clock
 800657c:	2003      	movs	r0, #3
 800657e:	f7fb fef5 	bl	800236c <LCD_WR_DATA>
		HAL_Delay(12);
 8006582:	200c      	movs	r0, #12
 8006584:	f001 faca 	bl	8007b1c <HAL_Delay>
		LCD_WR_REG(0x01);		//软复位
 8006588:	2001      	movs	r0, #1
 800658a:	f7fb fedb 	bl	8002344 <LCD_WR_REG>
		HAL_Delay(10);
 800658e:	200a      	movs	r0, #10
 8006590:	f001 fac4 	bl	8007b1c <HAL_Delay>

		LCD_WR_REG(0xE6);		//设置像素频率,33Mhz
 8006594:	20e6      	movs	r0, #230	; 0xe6
 8006596:	f7fb fed5 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x2F);
 800659a:	202f      	movs	r0, #47	; 0x2f
 800659c:	f7fb fee6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xFF);
 80065a0:	20ff      	movs	r0, #255	; 0xff
 80065a2:	f7fb fee3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xFF);
 80065a6:	20ff      	movs	r0, #255	; 0xff
 80065a8:	f7fb fee0 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB0);		//设置LCD模式
 80065ac:	20b0      	movs	r0, #176	; 0xb0
 80065ae:	f7fb fec9 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x20);		//24位模式
 80065b2:	2020      	movs	r0, #32
 80065b4:	f7fb feda 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);		//TFT 模式
 80065b8:	2000      	movs	r0, #0
 80065ba:	f7fb fed7 	bl	800236c <LCD_WR_DATA>

		LCD_WR_DATA((SSD_HOR_RESOLUTION-1)>>8);//设置LCD水平像素
 80065be:	2003      	movs	r0, #3
 80065c0:	f7fb fed4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HOR_RESOLUTION-1);
 80065c4:	f240 301f 	movw	r0, #799	; 0x31f
 80065c8:	f7fb fed0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA((SSD_VER_RESOLUTION-1)>>8);//设置LCD垂直像素
 80065cc:	2001      	movs	r0, #1
 80065ce:	f7fb fecd 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VER_RESOLUTION-1);
 80065d2:	f240 10df 	movw	r0, #479	; 0x1df
 80065d6:	f7fb fec9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);		//RGB序列
 80065da:	2000      	movs	r0, #0
 80065dc:	f7fb fec6 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB4);		//Set horizontal period
 80065e0:	20b4      	movs	r0, #180	; 0xb4
 80065e2:	f7fb feaf 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA((SSD_HT-1)>>8);
 80065e6:	2004      	movs	r0, #4
 80065e8:	f7fb fec0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HT-1);
 80065ec:	f240 401f 	movw	r0, #1055	; 0x41f
 80065f0:	f7fb febc 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HPS>>8);
 80065f4:	2000      	movs	r0, #0
 80065f6:	f7fb feb9 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HPS);
 80065fa:	202e      	movs	r0, #46	; 0x2e
 80065fc:	f7fb feb6 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HOR_PULSE_WIDTH-1);
 8006600:	2000      	movs	r0, #0
 8006602:	f7fb feb3 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006606:	2000      	movs	r0, #0
 8006608:	f7fb feb0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800660c:	2000      	movs	r0, #0
 800660e:	f7fb fead 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006612:	2000      	movs	r0, #0
 8006614:	f7fb feaa 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xB6);		//Set vertical period
 8006618:	20b6      	movs	r0, #182	; 0xb6
 800661a:	f7fb fe93 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA((SSD_VT-1)>>8);
 800661e:	2002      	movs	r0, #2
 8006620:	f7fb fea4 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VT-1);
 8006624:	f44f 7003 	mov.w	r0, #524	; 0x20c
 8006628:	f7fb fea0 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VPS>>8);
 800662c:	2000      	movs	r0, #0
 800662e:	f7fb fe9d 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VPS);
 8006632:	2017      	movs	r0, #23
 8006634:	f7fb fe9a 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VER_FRONT_PORCH-1);
 8006638:	2015      	movs	r0, #21
 800663a:	f7fb fe97 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800663e:	2000      	movs	r0, #0
 8006640:	f7fb fe94 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006644:	2000      	movs	r0, #0
 8006646:	f7fb fe91 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xF0);	//设置SSD1963与CPU接口为16bit
 800664a:	20f0      	movs	r0, #240	; 0xf0
 800664c:	f7fb fe7a 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x03);	//16-bit(565 format) data for 16bpp
 8006650:	2003      	movs	r0, #3
 8006652:	f7fb fe8b 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0x29);	//开启显示
 8006656:	2029      	movs	r0, #41	; 0x29
 8006658:	f7fb fe74 	bl	8002344 <LCD_WR_REG>
		//设置PWM输出  背光通过占空比可调
		LCD_WR_REG(0xD0);	//设置自动白平衡DBC
 800665c:	20d0      	movs	r0, #208	; 0xd0
 800665e:	f7fb fe71 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x00);	//disable
 8006662:	2000      	movs	r0, #0
 8006664:	f7fb fe82 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xBE);	//配置PWM输出
 8006668:	20be      	movs	r0, #190	; 0xbe
 800666a:	f7fb fe6b 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x05);	//1设置PWM频率
 800666e:	2005      	movs	r0, #5
 8006670:	f7fb fe7c 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0xFE);	//2设置PWM占空比
 8006674:	20fe      	movs	r0, #254	; 0xfe
 8006676:	f7fb fe79 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x01);	//3设置C
 800667a:	2001      	movs	r0, #1
 800667c:	f7fb fe76 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);	//4设置D
 8006680:	2000      	movs	r0, #0
 8006682:	f7fb fe73 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);	//5设置E
 8006686:	2000      	movs	r0, #0
 8006688:	f7fb fe70 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);	//6设置F
 800668c:	2000      	movs	r0, #0
 800668e:	f7fb fe6d 	bl	800236c <LCD_WR_DATA>

		LCD_WR_REG(0xB8);	//设置GPIO配置
 8006692:	20b8      	movs	r0, #184	; 0xb8
 8006694:	f7fb fe56 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0x03);	//2个IO口设置成输出
 8006698:	2003      	movs	r0, #3
 800669a:	f7fb fe67 	bl	800236c <LCD_WR_DATA>
		LCD_WR_DATA(0x01);	//GPIO使用正常的IO功能
 800669e:	2001      	movs	r0, #1
 80066a0:	f7fb fe64 	bl	800236c <LCD_WR_DATA>
		LCD_WR_REG(0xBA);
 80066a4:	20ba      	movs	r0, #186	; 0xba
 80066a6:	f7fb fe4d 	bl	8002344 <LCD_WR_REG>
		LCD_WR_DATA(0X01);	//GPIO[1:0]=01,控制LCD方向
 80066aa:	2001      	movs	r0, #1
 80066ac:	f7fb fe5e 	bl	800236c <LCD_WR_DATA>

		LCD_SSD_BackLightSet(100);//背光设置为最亮
 80066b0:	2064      	movs	r0, #100	; 0x64
 80066b2:	f7fc fb19 	bl	8002ce8 <LCD_SSD_BackLightSet>
	}
	LCD_Display_Dir(0);		//默认为竖屏
 80066b6:	2000      	movs	r0, #0
 80066b8:	f7fc fb4a 	bl	8002d50 <LCD_Display_Dir>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);				//点亮背光
 80066bc:	2201      	movs	r2, #1
 80066be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80066c2:	4805      	ldr	r0, [pc, #20]	; (80066d8 <LCD_Init+0x3770>)
 80066c4:	f002 fc7e 	bl	8008fc4 <HAL_GPIO_WritePin>
	LCD_Clear(WHITE);
 80066c8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80066cc:	f000 f806 	bl	80066dc <LCD_Clear>
}
 80066d0:	bf00      	nop
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	200000d0 	.word	0x200000d0
 80066d8:	40020400 	.word	0x40020400

080066dc <LCD_Clear>:
//清屏函数
//color:要清屏的填充色
void LCD_Clear(uint16_t color)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	4603      	mov	r3, r0
 80066e4:	80fb      	strh	r3, [r7, #6]
	uint32_t index=0;
 80066e6:	2300      	movs	r3, #0
 80066e8:	60fb      	str	r3, [r7, #12]
	uint32_t totalpoint=lcddev.width;
 80066ea:	4b21      	ldr	r3, [pc, #132]	; (8006770 <LCD_Clear+0x94>)
 80066ec:	881b      	ldrh	r3, [r3, #0]
 80066ee:	60bb      	str	r3, [r7, #8]
	totalpoint*=lcddev.height; 			//得到总点数
 80066f0:	4b1f      	ldr	r3, [pc, #124]	; (8006770 <LCD_Clear+0x94>)
 80066f2:	885b      	ldrh	r3, [r3, #2]
 80066f4:	461a      	mov	r2, r3
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	fb02 f303 	mul.w	r3, r2, r3
 80066fc:	60bb      	str	r3, [r7, #8]
	if((lcddev.id==0X6804)&&(lcddev.dir==1))//6804横屏的时候特殊处理
 80066fe:	4b1c      	ldr	r3, [pc, #112]	; (8006770 <LCD_Clear+0x94>)
 8006700:	889b      	ldrh	r3, [r3, #4]
 8006702:	f646 0204 	movw	r2, #26628	; 0x6804
 8006706:	4293      	cmp	r3, r2
 8006708:	d11a      	bne.n	8006740 <LCD_Clear+0x64>
 800670a:	4b19      	ldr	r3, [pc, #100]	; (8006770 <LCD_Clear+0x94>)
 800670c:	799b      	ldrb	r3, [r3, #6]
 800670e:	2b01      	cmp	r3, #1
 8006710:	d116      	bne.n	8006740 <LCD_Clear+0x64>
	{
 		lcddev.dir=0;
 8006712:	4b17      	ldr	r3, [pc, #92]	; (8006770 <LCD_Clear+0x94>)
 8006714:	2200      	movs	r2, #0
 8006716:	719a      	strb	r2, [r3, #6]
 		lcddev.setxcmd=0X2A;
 8006718:	4b15      	ldr	r3, [pc, #84]	; (8006770 <LCD_Clear+0x94>)
 800671a:	222a      	movs	r2, #42	; 0x2a
 800671c:	815a      	strh	r2, [r3, #10]
		lcddev.setycmd=0X2B;
 800671e:	4b14      	ldr	r3, [pc, #80]	; (8006770 <LCD_Clear+0x94>)
 8006720:	222b      	movs	r2, #43	; 0x2b
 8006722:	819a      	strh	r2, [r3, #12]
		LCD_SetCursor(0x00,0x0000);		//设置光标位置
 8006724:	2100      	movs	r1, #0
 8006726:	2000      	movs	r0, #0
 8006728:	f7fb fe80 	bl	800242c <LCD_SetCursor>
 		lcddev.dir=1;
 800672c:	4b10      	ldr	r3, [pc, #64]	; (8006770 <LCD_Clear+0x94>)
 800672e:	2201      	movs	r2, #1
 8006730:	719a      	strb	r2, [r3, #6]
  		lcddev.setxcmd=0X2B;
 8006732:	4b0f      	ldr	r3, [pc, #60]	; (8006770 <LCD_Clear+0x94>)
 8006734:	222b      	movs	r2, #43	; 0x2b
 8006736:	815a      	strh	r2, [r3, #10]
		lcddev.setycmd=0X2A;
 8006738:	4b0d      	ldr	r3, [pc, #52]	; (8006770 <LCD_Clear+0x94>)
 800673a:	222a      	movs	r2, #42	; 0x2a
 800673c:	819a      	strh	r2, [r3, #12]
 800673e:	e003      	b.n	8006748 <LCD_Clear+0x6c>
 	}else LCD_SetCursor(0x00,0x0000);	//设置光标位置
 8006740:	2100      	movs	r1, #0
 8006742:	2000      	movs	r0, #0
 8006744:	f7fb fe72 	bl	800242c <LCD_SetCursor>
	LCD_WriteRAM_Prepare();     		//开始写入GRAM
 8006748:	f7fb fe60 	bl	800240c <LCD_WriteRAM_Prepare>
	for(index=0;index<totalpoint;index++)
 800674c:	2300      	movs	r3, #0
 800674e:	60fb      	str	r3, [r7, #12]
 8006750:	e005      	b.n	800675e <LCD_Clear+0x82>
	{
		LCD->LCD_RAM=color;
 8006752:	4a08      	ldr	r2, [pc, #32]	; (8006774 <LCD_Clear+0x98>)
 8006754:	88fb      	ldrh	r3, [r7, #6]
 8006756:	8053      	strh	r3, [r2, #2]
	for(index=0;index<totalpoint;index++)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	3301      	adds	r3, #1
 800675c:	60fb      	str	r3, [r7, #12]
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	429a      	cmp	r2, r3
 8006764:	d3f5      	bcc.n	8006752 <LCD_Clear+0x76>
	}
}
 8006766:	bf00      	nop
 8006768:	bf00      	nop
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}
 8006770:	200000d0 	.word	0x200000d0
 8006774:	6c00007e 	.word	0x6c00007e

08006778 <LCD_DrawLine>:
}
//画线
//x1,y1:起点坐标
//x2,y2:终点坐标
void LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8006778:	b590      	push	{r4, r7, lr}
 800677a:	b08d      	sub	sp, #52	; 0x34
 800677c:	af00      	add	r7, sp, #0
 800677e:	4604      	mov	r4, r0
 8006780:	4608      	mov	r0, r1
 8006782:	4611      	mov	r1, r2
 8006784:	461a      	mov	r2, r3
 8006786:	4623      	mov	r3, r4
 8006788:	80fb      	strh	r3, [r7, #6]
 800678a:	4603      	mov	r3, r0
 800678c:	80bb      	strh	r3, [r7, #4]
 800678e:	460b      	mov	r3, r1
 8006790:	807b      	strh	r3, [r7, #2]
 8006792:	4613      	mov	r3, r2
 8006794:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8006796:	2300      	movs	r3, #0
 8006798:	62bb      	str	r3, [r7, #40]	; 0x28
 800679a:	2300      	movs	r3, #0
 800679c:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1; //计算坐标增量
 800679e:	887a      	ldrh	r2, [r7, #2]
 80067a0:	88fb      	ldrh	r3, [r7, #6]
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 80067a6:	883a      	ldrh	r2, [r7, #0]
 80067a8:	88bb      	ldrh	r3, [r7, #4]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 80067ae:	88fb      	ldrh	r3, [r7, #6]
 80067b0:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 80067b2:	88bb      	ldrh	r3, [r7, #4]
 80067b4:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1; //设置单步方向
 80067b6:	6a3b      	ldr	r3, [r7, #32]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	dd02      	ble.n	80067c2 <LCD_DrawLine+0x4a>
 80067bc:	2301      	movs	r3, #1
 80067be:	617b      	str	r3, [r7, #20]
 80067c0:	e00b      	b.n	80067da <LCD_DrawLine+0x62>
	else if(delta_x==0)incx=0;//垂直线
 80067c2:	6a3b      	ldr	r3, [r7, #32]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d102      	bne.n	80067ce <LCD_DrawLine+0x56>
 80067c8:	2300      	movs	r3, #0
 80067ca:	617b      	str	r3, [r7, #20]
 80067cc:	e005      	b.n	80067da <LCD_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 80067ce:	f04f 33ff 	mov.w	r3, #4294967295
 80067d2:	617b      	str	r3, [r7, #20]
 80067d4:	6a3b      	ldr	r3, [r7, #32]
 80067d6:	425b      	negs	r3, r3
 80067d8:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	dd02      	ble.n	80067e6 <LCD_DrawLine+0x6e>
 80067e0:	2301      	movs	r3, #1
 80067e2:	613b      	str	r3, [r7, #16]
 80067e4:	e00b      	b.n	80067fe <LCD_DrawLine+0x86>
	else if(delta_y==0)incy=0;//水平线
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d102      	bne.n	80067f2 <LCD_DrawLine+0x7a>
 80067ec:	2300      	movs	r3, #0
 80067ee:	613b      	str	r3, [r7, #16]
 80067f0:	e005      	b.n	80067fe <LCD_DrawLine+0x86>
	else{incy=-1;delta_y=-delta_y;}
 80067f2:	f04f 33ff 	mov.w	r3, #4294967295
 80067f6:	613b      	str	r3, [r7, #16]
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	425b      	negs	r3, r3
 80067fc:	61fb      	str	r3, [r7, #28]
	if( delta_x>delta_y)distance=delta_x; //选取基本增量坐标轴
 80067fe:	6a3a      	ldr	r2, [r7, #32]
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	429a      	cmp	r2, r3
 8006804:	dd02      	ble.n	800680c <LCD_DrawLine+0x94>
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	61bb      	str	r3, [r7, #24]
 800680a:	e001      	b.n	8006810 <LCD_DrawLine+0x98>
	else distance=delta_y;
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	61bb      	str	r3, [r7, #24]
	for(t=0;t<=distance+1;t++ )//画线输出
 8006810:	2300      	movs	r3, #0
 8006812:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006814:	e02a      	b.n	800686c <LCD_DrawLine+0xf4>
	{
		LCD_DrawPoint(uRow,uCol);//画点
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	b29b      	uxth	r3, r3
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	b292      	uxth	r2, r2
 800681e:	4611      	mov	r1, r2
 8006820:	4618      	mov	r0, r3
 8006822:	f7fc f92d 	bl	8002a80 <LCD_DrawPoint>
		xerr+=delta_x ;
 8006826:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	4413      	add	r3, r2
 800682c:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y ;
 800682e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	4413      	add	r3, r2
 8006834:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 8006836:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	429a      	cmp	r2, r3
 800683c:	dd07      	ble.n	800684e <LCD_DrawLine+0xd6>
		{
			xerr-=distance;
 800683e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006840:	69bb      	ldr	r3, [r7, #24]
 8006842:	1ad3      	subs	r3, r2, r3
 8006844:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 8006846:	68fa      	ldr	r2, [r7, #12]
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	4413      	add	r3, r2
 800684c:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 800684e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	429a      	cmp	r2, r3
 8006854:	dd07      	ble.n	8006866 <LCD_DrawLine+0xee>
		{
			yerr-=distance;
 8006856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	4413      	add	r3, r2
 8006864:	60bb      	str	r3, [r7, #8]
	for(t=0;t<=distance+1;t++ )//画线输出
 8006866:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006868:	3301      	adds	r3, #1
 800686a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800686c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	3301      	adds	r3, #1
 8006872:	429a      	cmp	r2, r3
 8006874:	ddcf      	ble.n	8006816 <LCD_DrawLine+0x9e>
		}
	}
}
 8006876:	bf00      	nop
 8006878:	bf00      	nop
 800687a:	3734      	adds	r7, #52	; 0x34
 800687c:	46bd      	mov	sp, r7
 800687e:	bd90      	pop	{r4, r7, pc}

08006880 <LCD_Draw_Circle>:
}
//在指定位置画一个指定大小的圆
//(x,y):中心点
//r    :半径
void LCD_Draw_Circle(uint16_t x0,uint16_t y0,uint8_t r)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b086      	sub	sp, #24
 8006884:	af00      	add	r7, sp, #0
 8006886:	4603      	mov	r3, r0
 8006888:	80fb      	strh	r3, [r7, #6]
 800688a:	460b      	mov	r3, r1
 800688c:	80bb      	strh	r3, [r7, #4]
 800688e:	4613      	mov	r3, r2
 8006890:	70fb      	strb	r3, [r7, #3]
	int a,b;
	int di;
	a=0;b=r;
 8006892:	2300      	movs	r3, #0
 8006894:	617b      	str	r3, [r7, #20]
 8006896:	78fb      	ldrb	r3, [r7, #3]
 8006898:	613b      	str	r3, [r7, #16]
	di=3-(r<<1);             //判断下个点位置的标志
 800689a:	78fb      	ldrb	r3, [r7, #3]
 800689c:	005b      	lsls	r3, r3, #1
 800689e:	f1c3 0303 	rsb	r3, r3, #3
 80068a2:	60fb      	str	r3, [r7, #12]
	while(a<=b)
 80068a4:	e07f      	b.n	80069a6 <LCD_Draw_Circle+0x126>
	{
		LCD_DrawPoint(x0+a,y0-b);             //5
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	88fb      	ldrh	r3, [r7, #6]
 80068ac:	4413      	add	r3, r2
 80068ae:	b298      	uxth	r0, r3
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	88ba      	ldrh	r2, [r7, #4]
 80068b6:	1ad3      	subs	r3, r2, r3
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	4619      	mov	r1, r3
 80068bc:	f7fc f8e0 	bl	8002a80 <LCD_DrawPoint>
 		LCD_DrawPoint(x0+b,y0-a);             //0
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	b29a      	uxth	r2, r3
 80068c4:	88fb      	ldrh	r3, [r7, #6]
 80068c6:	4413      	add	r3, r2
 80068c8:	b298      	uxth	r0, r3
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	88ba      	ldrh	r2, [r7, #4]
 80068d0:	1ad3      	subs	r3, r2, r3
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	4619      	mov	r1, r3
 80068d6:	f7fc f8d3 	bl	8002a80 <LCD_DrawPoint>
		LCD_DrawPoint(x0+b,y0+a);             //4
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	b29a      	uxth	r2, r3
 80068de:	88fb      	ldrh	r3, [r7, #6]
 80068e0:	4413      	add	r3, r2
 80068e2:	b298      	uxth	r0, r3
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	88bb      	ldrh	r3, [r7, #4]
 80068ea:	4413      	add	r3, r2
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	4619      	mov	r1, r3
 80068f0:	f7fc f8c6 	bl	8002a80 <LCD_DrawPoint>
		LCD_DrawPoint(x0+a,y0+b);             //6
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	b29a      	uxth	r2, r3
 80068f8:	88fb      	ldrh	r3, [r7, #6]
 80068fa:	4413      	add	r3, r2
 80068fc:	b298      	uxth	r0, r3
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	b29a      	uxth	r2, r3
 8006902:	88bb      	ldrh	r3, [r7, #4]
 8006904:	4413      	add	r3, r2
 8006906:	b29b      	uxth	r3, r3
 8006908:	4619      	mov	r1, r3
 800690a:	f7fc f8b9 	bl	8002a80 <LCD_DrawPoint>
		LCD_DrawPoint(x0-a,y0+b);             //1
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	b29b      	uxth	r3, r3
 8006912:	88fa      	ldrh	r2, [r7, #6]
 8006914:	1ad3      	subs	r3, r2, r3
 8006916:	b298      	uxth	r0, r3
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	b29a      	uxth	r2, r3
 800691c:	88bb      	ldrh	r3, [r7, #4]
 800691e:	4413      	add	r3, r2
 8006920:	b29b      	uxth	r3, r3
 8006922:	4619      	mov	r1, r3
 8006924:	f7fc f8ac 	bl	8002a80 <LCD_DrawPoint>
 		LCD_DrawPoint(x0-b,y0+a);
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	b29b      	uxth	r3, r3
 800692c:	88fa      	ldrh	r2, [r7, #6]
 800692e:	1ad3      	subs	r3, r2, r3
 8006930:	b298      	uxth	r0, r3
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	b29a      	uxth	r2, r3
 8006936:	88bb      	ldrh	r3, [r7, #4]
 8006938:	4413      	add	r3, r2
 800693a:	b29b      	uxth	r3, r3
 800693c:	4619      	mov	r1, r3
 800693e:	f7fc f89f 	bl	8002a80 <LCD_DrawPoint>
		LCD_DrawPoint(x0-a,y0-b);             //2
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	b29b      	uxth	r3, r3
 8006946:	88fa      	ldrh	r2, [r7, #6]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	b298      	uxth	r0, r3
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	b29b      	uxth	r3, r3
 8006950:	88ba      	ldrh	r2, [r7, #4]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	b29b      	uxth	r3, r3
 8006956:	4619      	mov	r1, r3
 8006958:	f7fc f892 	bl	8002a80 <LCD_DrawPoint>
  		LCD_DrawPoint(x0-b,y0-a);             //7
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	b29b      	uxth	r3, r3
 8006960:	88fa      	ldrh	r2, [r7, #6]
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	b298      	uxth	r0, r3
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	b29b      	uxth	r3, r3
 800696a:	88ba      	ldrh	r2, [r7, #4]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	b29b      	uxth	r3, r3
 8006970:	4619      	mov	r1, r3
 8006972:	f7fc f885 	bl	8002a80 <LCD_DrawPoint>
		a++;
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	3301      	adds	r3, #1
 800697a:	617b      	str	r3, [r7, #20]
		//使用Bresenham算法画圆
		if(di<0)di +=4*a+6;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2b00      	cmp	r3, #0
 8006980:	da06      	bge.n	8006990 <LCD_Draw_Circle+0x110>
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	3306      	adds	r3, #6
 8006988:	68fa      	ldr	r2, [r7, #12]
 800698a:	4413      	add	r3, r2
 800698c:	60fb      	str	r3, [r7, #12]
 800698e:	e00a      	b.n	80069a6 <LCD_Draw_Circle+0x126>
		else
		{
			di+=10+4*(a-b);
 8006990:	697a      	ldr	r2, [r7, #20]
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	330a      	adds	r3, #10
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	4413      	add	r3, r2
 800699e:	60fb      	str	r3, [r7, #12]
			b--;
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	3b01      	subs	r3, #1
 80069a4:	613b      	str	r3, [r7, #16]
	while(a<=b)
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	f77f af7b 	ble.w	80068a6 <LCD_Draw_Circle+0x26>
		}
	}
}
 80069b0:	bf00      	nop
 80069b2:	bf00      	nop
 80069b4:	3718      	adds	r7, #24
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
	...

080069bc <LCD_ShowChar>:
//x,y:起始坐标
//num:要显示的字符:" "--->"~"
//size:字体大小 12/16/24
//mode:叠加方式(1)还是非叠加方式(0)
void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{
 80069bc:	b590      	push	{r4, r7, lr}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	4604      	mov	r4, r0
 80069c4:	4608      	mov	r0, r1
 80069c6:	4611      	mov	r1, r2
 80069c8:	461a      	mov	r2, r3
 80069ca:	4623      	mov	r3, r4
 80069cc:	80fb      	strh	r3, [r7, #6]
 80069ce:	4603      	mov	r3, r0
 80069d0:	80bb      	strh	r3, [r7, #4]
 80069d2:	460b      	mov	r3, r1
 80069d4:	70fb      	strb	r3, [r7, #3]
 80069d6:	4613      	mov	r3, r2
 80069d8:	70bb      	strb	r3, [r7, #2]
    uint8_t temp,t1,t;
	uint16_t y0=y;
 80069da:	88bb      	ldrh	r3, [r7, #4]
 80069dc:	817b      	strh	r3, [r7, #10]
	uint8_t csize=(size/8+((size%8)?1:0))*(size/2);		//得到字体一个字符对应点阵集所占的字节数
 80069de:	78bb      	ldrb	r3, [r7, #2]
 80069e0:	08db      	lsrs	r3, r3, #3
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	461a      	mov	r2, r3
 80069e6:	78bb      	ldrb	r3, [r7, #2]
 80069e8:	f003 0307 	and.w	r3, r3, #7
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	bf14      	ite	ne
 80069f2:	2301      	movne	r3, #1
 80069f4:	2300      	moveq	r3, #0
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	4413      	add	r3, r2
 80069fa:	b2da      	uxtb	r2, r3
 80069fc:	78bb      	ldrb	r3, [r7, #2]
 80069fe:	085b      	lsrs	r3, r3, #1
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	fb12 f303 	smulbb	r3, r2, r3
 8006a06:	727b      	strb	r3, [r7, #9]
 	num=num-' ';//得到偏移后的值（ASCII字库是从空格开始取模，所以-' '就是对应字符的字库）
 8006a08:	78fb      	ldrb	r3, [r7, #3]
 8006a0a:	3b20      	subs	r3, #32
 8006a0c:	70fb      	strb	r3, [r7, #3]
	for(t=0;t<csize;t++)
 8006a0e:	2300      	movs	r3, #0
 8006a10:	737b      	strb	r3, [r7, #13]
 8006a12:	e069      	b.n	8006ae8 <LCD_ShowChar+0x12c>
	{
		if(size==12)temp=asc2_1206[num][t]; 	 	//调用1206字体
 8006a14:	78bb      	ldrb	r3, [r7, #2]
 8006a16:	2b0c      	cmp	r3, #12
 8006a18:	d10b      	bne.n	8006a32 <LCD_ShowChar+0x76>
 8006a1a:	78fa      	ldrb	r2, [r7, #3]
 8006a1c:	7b79      	ldrb	r1, [r7, #13]
 8006a1e:	4838      	ldr	r0, [pc, #224]	; (8006b00 <LCD_ShowChar+0x144>)
 8006a20:	4613      	mov	r3, r2
 8006a22:	005b      	lsls	r3, r3, #1
 8006a24:	4413      	add	r3, r2
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	4403      	add	r3, r0
 8006a2a:	440b      	add	r3, r1
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	73fb      	strb	r3, [r7, #15]
 8006a30:	e019      	b.n	8006a66 <LCD_ShowChar+0xaa>
		else if(size==16)temp=asc2_1608[num][t];	//调用1608字体
 8006a32:	78bb      	ldrb	r3, [r7, #2]
 8006a34:	2b10      	cmp	r3, #16
 8006a36:	d108      	bne.n	8006a4a <LCD_ShowChar+0x8e>
 8006a38:	78fa      	ldrb	r2, [r7, #3]
 8006a3a:	7b7b      	ldrb	r3, [r7, #13]
 8006a3c:	4931      	ldr	r1, [pc, #196]	; (8006b04 <LCD_ShowChar+0x148>)
 8006a3e:	0112      	lsls	r2, r2, #4
 8006a40:	440a      	add	r2, r1
 8006a42:	4413      	add	r3, r2
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	73fb      	strb	r3, [r7, #15]
 8006a48:	e00d      	b.n	8006a66 <LCD_ShowChar+0xaa>
		else if(size==24)temp=asc2_2412[num][t];	//调用2412字体
 8006a4a:	78bb      	ldrb	r3, [r7, #2]
 8006a4c:	2b18      	cmp	r3, #24
 8006a4e:	d150      	bne.n	8006af2 <LCD_ShowChar+0x136>
 8006a50:	78fa      	ldrb	r2, [r7, #3]
 8006a52:	7b79      	ldrb	r1, [r7, #13]
 8006a54:	482c      	ldr	r0, [pc, #176]	; (8006b08 <LCD_ShowChar+0x14c>)
 8006a56:	4613      	mov	r3, r2
 8006a58:	00db      	lsls	r3, r3, #3
 8006a5a:	4413      	add	r3, r2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	4403      	add	r3, r0
 8006a60:	440b      	add	r3, r1
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	73fb      	strb	r3, [r7, #15]
		else return;								//没有的字库
		for(t1=0;t1<8;t1++)
 8006a66:	2300      	movs	r3, #0
 8006a68:	73bb      	strb	r3, [r7, #14]
 8006a6a:	e035      	b.n	8006ad8 <LCD_ShowChar+0x11c>
		{
			if(temp&0x80)LCD_Fast_DrawPoint(x,y,POINT_COLOR);
 8006a6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	da07      	bge.n	8006a84 <LCD_ShowChar+0xc8>
 8006a74:	4b25      	ldr	r3, [pc, #148]	; (8006b0c <LCD_ShowChar+0x150>)
 8006a76:	881a      	ldrh	r2, [r3, #0]
 8006a78:	88b9      	ldrh	r1, [r7, #4]
 8006a7a:	88fb      	ldrh	r3, [r7, #6]
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f7fc f81b 	bl	8002ab8 <LCD_Fast_DrawPoint>
 8006a82:	e00a      	b.n	8006a9a <LCD_ShowChar+0xde>
			else if(mode==0)LCD_Fast_DrawPoint(x,y,BACK_COLOR);
 8006a84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d106      	bne.n	8006a9a <LCD_ShowChar+0xde>
 8006a8c:	4b20      	ldr	r3, [pc, #128]	; (8006b10 <LCD_ShowChar+0x154>)
 8006a8e:	881a      	ldrh	r2, [r3, #0]
 8006a90:	88b9      	ldrh	r1, [r7, #4]
 8006a92:	88fb      	ldrh	r3, [r7, #6]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f7fc f80f 	bl	8002ab8 <LCD_Fast_DrawPoint>
			temp<<=1;
 8006a9a:	7bfb      	ldrb	r3, [r7, #15]
 8006a9c:	005b      	lsls	r3, r3, #1
 8006a9e:	73fb      	strb	r3, [r7, #15]
			y++;
 8006aa0:	88bb      	ldrh	r3, [r7, #4]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	80bb      	strh	r3, [r7, #4]
			if(y>=lcddev.height)return;		//超区域了
 8006aa6:	4b1b      	ldr	r3, [pc, #108]	; (8006b14 <LCD_ShowChar+0x158>)
 8006aa8:	885b      	ldrh	r3, [r3, #2]
 8006aaa:	88ba      	ldrh	r2, [r7, #4]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d222      	bcs.n	8006af6 <LCD_ShowChar+0x13a>
			if((y-y0)==size)
 8006ab0:	88ba      	ldrh	r2, [r7, #4]
 8006ab2:	897b      	ldrh	r3, [r7, #10]
 8006ab4:	1ad2      	subs	r2, r2, r3
 8006ab6:	78bb      	ldrb	r3, [r7, #2]
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d10a      	bne.n	8006ad2 <LCD_ShowChar+0x116>
			{
				y=y0;
 8006abc:	897b      	ldrh	r3, [r7, #10]
 8006abe:	80bb      	strh	r3, [r7, #4]
				x++;
 8006ac0:	88fb      	ldrh	r3, [r7, #6]
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	80fb      	strh	r3, [r7, #6]
				if(x>=lcddev.width)return;	//超区域了
 8006ac6:	4b13      	ldr	r3, [pc, #76]	; (8006b14 <LCD_ShowChar+0x158>)
 8006ac8:	881b      	ldrh	r3, [r3, #0]
 8006aca:	88fa      	ldrh	r2, [r7, #6]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d307      	bcc.n	8006ae0 <LCD_ShowChar+0x124>
 8006ad0:	e012      	b.n	8006af8 <LCD_ShowChar+0x13c>
		for(t1=0;t1<8;t1++)
 8006ad2:	7bbb      	ldrb	r3, [r7, #14]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	73bb      	strb	r3, [r7, #14]
 8006ad8:	7bbb      	ldrb	r3, [r7, #14]
 8006ada:	2b07      	cmp	r3, #7
 8006adc:	d9c6      	bls.n	8006a6c <LCD_ShowChar+0xb0>
 8006ade:	e000      	b.n	8006ae2 <LCD_ShowChar+0x126>
				break;
 8006ae0:	bf00      	nop
	for(t=0;t<csize;t++)
 8006ae2:	7b7b      	ldrb	r3, [r7, #13]
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	737b      	strb	r3, [r7, #13]
 8006ae8:	7b7a      	ldrb	r2, [r7, #13]
 8006aea:	7a7b      	ldrb	r3, [r7, #9]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d391      	bcc.n	8006a14 <LCD_ShowChar+0x58>
 8006af0:	e002      	b.n	8006af8 <LCD_ShowChar+0x13c>
		else return;								//没有的字库
 8006af2:	bf00      	nop
 8006af4:	e000      	b.n	8006af8 <LCD_ShowChar+0x13c>
			if(y>=lcddev.height)return;		//超区域了
 8006af6:	bf00      	nop
			}
		}
	}
}
 8006af8:	3714      	adds	r7, #20
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd90      	pop	{r4, r7, pc}
 8006afe:	bf00      	nop
 8006b00:	0800a660 	.word	0x0800a660
 8006b04:	0800aad4 	.word	0x0800aad4
 8006b08:	0800b0c4 	.word	0x0800b0c4
 8006b0c:	200000ca 	.word	0x200000ca
 8006b10:	20000036 	.word	0x20000036
 8006b14:	200000d0 	.word	0x200000d0

08006b18 <LCD_Pow>:
//m^n函数
//返回值:m^n次方.
uint32_t LCD_Pow(uint8_t m,uint8_t n)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	4603      	mov	r3, r0
 8006b20:	460a      	mov	r2, r1
 8006b22:	71fb      	strb	r3, [r7, #7]
 8006b24:	4613      	mov	r3, r2
 8006b26:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8006b2c:	e004      	b.n	8006b38 <LCD_Pow+0x20>
 8006b2e:	79fa      	ldrb	r2, [r7, #7]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	fb02 f303 	mul.w	r3, r2, r3
 8006b36:	60fb      	str	r3, [r7, #12]
 8006b38:	79bb      	ldrb	r3, [r7, #6]
 8006b3a:	1e5a      	subs	r2, r3, #1
 8006b3c:	71ba      	strb	r2, [r7, #6]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1f5      	bne.n	8006b2e <LCD_Pow+0x16>
	return result;
 8006b42:	68fb      	ldr	r3, [r7, #12]
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <LCD_ShowNum>:
//len :数字的位数
//size:字体大小
//color:颜色
//num:数值(0~4294967295);
void LCD_ShowNum(uint16_t x,uint16_t y,uint32_t num,uint8_t len,uint8_t size)
{
 8006b50:	b590      	push	{r4, r7, lr}
 8006b52:	b089      	sub	sp, #36	; 0x24
 8006b54:	af02      	add	r7, sp, #8
 8006b56:	60ba      	str	r2, [r7, #8]
 8006b58:	461a      	mov	r2, r3
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	81fb      	strh	r3, [r7, #14]
 8006b5e:	460b      	mov	r3, r1
 8006b60:	81bb      	strh	r3, [r7, #12]
 8006b62:	4613      	mov	r3, r2
 8006b64:	71fb      	strb	r3, [r7, #7]
	uint8_t t,temp;
	uint8_t enshow=0;
 8006b66:	2300      	movs	r3, #0
 8006b68:	75bb      	strb	r3, [r7, #22]
	for(t=0;t<len;t++)
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	75fb      	strb	r3, [r7, #23]
 8006b6e:	e055      	b.n	8006c1c <LCD_ShowNum+0xcc>
	{
		temp=(num/LCD_Pow(10,len-t-1))%10;
 8006b70:	79fa      	ldrb	r2, [r7, #7]
 8006b72:	7dfb      	ldrb	r3, [r7, #23]
 8006b74:	1ad3      	subs	r3, r2, r3
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	3b01      	subs	r3, #1
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	200a      	movs	r0, #10
 8006b80:	f7ff ffca 	bl	8006b18 <LCD_Pow>
 8006b84:	4602      	mov	r2, r0
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	fbb3 f1f2 	udiv	r1, r3, r2
 8006b8c:	4b28      	ldr	r3, [pc, #160]	; (8006c30 <LCD_ShowNum+0xe0>)
 8006b8e:	fba3 2301 	umull	r2, r3, r3, r1
 8006b92:	08da      	lsrs	r2, r3, #3
 8006b94:	4613      	mov	r3, r2
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	4413      	add	r3, r2
 8006b9a:	005b      	lsls	r3, r3, #1
 8006b9c:	1aca      	subs	r2, r1, r3
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	757b      	strb	r3, [r7, #21]
		if(enshow==0&&t<(len-1))
 8006ba2:	7dbb      	ldrb	r3, [r7, #22]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d11f      	bne.n	8006be8 <LCD_ShowNum+0x98>
 8006ba8:	7dfa      	ldrb	r2, [r7, #23]
 8006baa:	79fb      	ldrb	r3, [r7, #7]
 8006bac:	3b01      	subs	r3, #1
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	da1a      	bge.n	8006be8 <LCD_ShowNum+0x98>
		{
			if(temp==0)
 8006bb2:	7d7b      	ldrb	r3, [r7, #21]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d115      	bne.n	8006be4 <LCD_ShowNum+0x94>
			{
				LCD_ShowChar(x+(size/2)*t,y,' ',size,0);
 8006bb8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006bbc:	085b      	lsrs	r3, r3, #1
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	b29a      	uxth	r2, r3
 8006bc2:	7dfb      	ldrb	r3, [r7, #23]
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	fb12 f303 	smulbb	r3, r2, r3
 8006bca:	b29a      	uxth	r2, r3
 8006bcc:	89fb      	ldrh	r3, [r7, #14]
 8006bce:	4413      	add	r3, r2
 8006bd0:	b298      	uxth	r0, r3
 8006bd2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006bd6:	89b9      	ldrh	r1, [r7, #12]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	9200      	str	r2, [sp, #0]
 8006bdc:	2220      	movs	r2, #32
 8006bde:	f7ff feed 	bl	80069bc <LCD_ShowChar>
				continue;
 8006be2:	e018      	b.n	8006c16 <LCD_ShowNum+0xc6>
			}else enshow=1;
 8006be4:	2301      	movs	r3, #1
 8006be6:	75bb      	strb	r3, [r7, #22]

		}
	 	LCD_ShowChar(x+(size/2)*t,y,temp+'0',size,0);
 8006be8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006bec:	085b      	lsrs	r3, r3, #1
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	b29a      	uxth	r2, r3
 8006bf2:	7dfb      	ldrb	r3, [r7, #23]
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	fb12 f303 	smulbb	r3, r2, r3
 8006bfa:	b29a      	uxth	r2, r3
 8006bfc:	89fb      	ldrh	r3, [r7, #14]
 8006bfe:	4413      	add	r3, r2
 8006c00:	b298      	uxth	r0, r3
 8006c02:	7d7b      	ldrb	r3, [r7, #21]
 8006c04:	3330      	adds	r3, #48	; 0x30
 8006c06:	b2da      	uxtb	r2, r3
 8006c08:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006c0c:	89b9      	ldrh	r1, [r7, #12]
 8006c0e:	2400      	movs	r4, #0
 8006c10:	9400      	str	r4, [sp, #0]
 8006c12:	f7ff fed3 	bl	80069bc <LCD_ShowChar>
	for(t=0;t<len;t++)
 8006c16:	7dfb      	ldrb	r3, [r7, #23]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	75fb      	strb	r3, [r7, #23]
 8006c1c:	7dfa      	ldrb	r2, [r7, #23]
 8006c1e:	79fb      	ldrb	r3, [r7, #7]
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d3a5      	bcc.n	8006b70 <LCD_ShowNum+0x20>
	}
}
 8006c24:	bf00      	nop
 8006c26:	bf00      	nop
 8006c28:	371c      	adds	r7, #28
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd90      	pop	{r4, r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	cccccccd 	.word	0xcccccccd

08006c34 <LCD_ShowString>:
//x,y:起点坐标
//width,height:区域大小
//size:字体大小
//*p:字符串起始地址
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{
 8006c34:	b590      	push	{r4, r7, lr}
 8006c36:	b087      	sub	sp, #28
 8006c38:	af02      	add	r7, sp, #8
 8006c3a:	4604      	mov	r4, r0
 8006c3c:	4608      	mov	r0, r1
 8006c3e:	4611      	mov	r1, r2
 8006c40:	461a      	mov	r2, r3
 8006c42:	4623      	mov	r3, r4
 8006c44:	80fb      	strh	r3, [r7, #6]
 8006c46:	4603      	mov	r3, r0
 8006c48:	80bb      	strh	r3, [r7, #4]
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	807b      	strh	r3, [r7, #2]
 8006c4e:	4613      	mov	r3, r2
 8006c50:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 8006c52:	88fb      	ldrh	r3, [r7, #6]
 8006c54:	73fb      	strb	r3, [r7, #15]
	width+=x;
 8006c56:	887a      	ldrh	r2, [r7, #2]
 8006c58:	88fb      	ldrh	r3, [r7, #6]
 8006c5a:	4413      	add	r3, r2
 8006c5c:	807b      	strh	r3, [r7, #2]
	height+=y;
 8006c5e:	883a      	ldrh	r2, [r7, #0]
 8006c60:	88bb      	ldrh	r3, [r7, #4]
 8006c62:	4413      	add	r3, r2
 8006c64:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//判断是不是非法字符!
 8006c66:	e024      	b.n	8006cb2 <LCD_ShowString+0x7e>
    {
        if(x>=width){x=x0;y+=size;}
 8006c68:	88fa      	ldrh	r2, [r7, #6]
 8006c6a:	887b      	ldrh	r3, [r7, #2]
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d307      	bcc.n	8006c80 <LCD_ShowString+0x4c>
 8006c70:	7bfb      	ldrb	r3, [r7, #15]
 8006c72:	80fb      	strh	r3, [r7, #6]
 8006c74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006c78:	b29a      	uxth	r2, r3
 8006c7a:	88bb      	ldrh	r3, [r7, #4]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//退出
 8006c80:	88ba      	ldrh	r2, [r7, #4]
 8006c82:	883b      	ldrh	r3, [r7, #0]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d21d      	bcs.n	8006cc4 <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 8006c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8a:	781a      	ldrb	r2, [r3, #0]
 8006c8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006c90:	88b9      	ldrh	r1, [r7, #4]
 8006c92:	88f8      	ldrh	r0, [r7, #6]
 8006c94:	2400      	movs	r4, #0
 8006c96:	9400      	str	r4, [sp, #0]
 8006c98:	f7ff fe90 	bl	80069bc <LCD_ShowChar>
        x+=size/2;
 8006c9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006ca0:	085b      	lsrs	r3, r3, #1
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	b29a      	uxth	r2, r3
 8006ca6:	88fb      	ldrh	r3, [r7, #6]
 8006ca8:	4413      	add	r3, r2
 8006caa:	80fb      	strh	r3, [r7, #6]
        p++;
 8006cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cae:	3301      	adds	r3, #1
 8006cb0:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<='~')&&(*p>=' '))//判断是不是非法字符!
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	2b7e      	cmp	r3, #126	; 0x7e
 8006cb8:	d805      	bhi.n	8006cc6 <LCD_ShowString+0x92>
 8006cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	2b1f      	cmp	r3, #31
 8006cc0:	d8d2      	bhi.n	8006c68 <LCD_ShowString+0x34>
    }
}
 8006cc2:	e000      	b.n	8006cc6 <LCD_ShowString+0x92>
        if(y>=height)break;//退出
 8006cc4:	bf00      	nop
}
 8006cc6:	bf00      	nop
 8006cc8:	3714      	adds	r7, #20
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd90      	pop	{r4, r7, pc}
	...

08006cd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006cd4:	f000 feb0 	bl	8007a38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006cd8:	f000 f854 	bl	8006d84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006cdc:	f000 fa66 	bl	80071ac <MX_GPIO_Init>
  MX_DMA_Init();
 8006ce0:	f000 fa34 	bl	800714c <MX_DMA_Init>
  MX_ADC1_Init();
 8006ce4:	f000 f8ba 	bl	8006e5c <MX_ADC1_Init>
  MX_TIM1_Init();
 8006ce8:	f000 f9ae 	bl	8007048 <MX_TIM1_Init>
  MX_ADC2_Init();
 8006cec:	f000 f908 	bl	8006f00 <MX_ADC2_Init>
  MX_ADC3_Init();
 8006cf0:	f000 f958 	bl	8006fa4 <MX_ADC3_Init>
  MX_FSMC_Init();
 8006cf4:	f000 fb58 	bl	80073a8 <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 8006cf8:	f7fc f936 	bl	8002f68 <LCD_Init>
  tp_dev.init();
 8006cfc:	4b1a      	ldr	r3, [pc, #104]	; (8006d68 <main+0x98>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4798      	blx	r3
  POINT_COLOR=RED;
 8006d02:	4b1a      	ldr	r3, [pc, #104]	; (8006d6c <main+0x9c>)
 8006d04:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8006d08:	801a      	strh	r2, [r3, #0]
  HAL_ADC_Start_DMA(&hadc1, &Current, 10);
 8006d0a:	220a      	movs	r2, #10
 8006d0c:	4918      	ldr	r1, [pc, #96]	; (8006d70 <main+0xa0>)
 8006d0e:	4819      	ldr	r0, [pc, #100]	; (8006d74 <main+0xa4>)
 8006d10:	f000 ff6c 	bl	8007bec <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc1, &Voltage_Front, 10);
 8006d14:	220a      	movs	r2, #10
 8006d16:	4918      	ldr	r1, [pc, #96]	; (8006d78 <main+0xa8>)
 8006d18:	4816      	ldr	r0, [pc, #88]	; (8006d74 <main+0xa4>)
 8006d1a:	f000 ff67 	bl	8007bec <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc1, &Voltage_Behind, 10);
 8006d1e:	220a      	movs	r2, #10
 8006d20:	4916      	ldr	r1, [pc, #88]	; (8006d7c <main+0xac>)
 8006d22:	4814      	ldr	r0, [pc, #80]	; (8006d74 <main+0xa4>)
 8006d24:	f000 ff62 	bl	8007bec <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006d2e:	4814      	ldr	r0, [pc, #80]	; (8006d80 <main+0xb0>)
 8006d30:	f002 f948 	bl	8008fc4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8006d34:	2200      	movs	r2, #0
 8006d36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006d3a:	4811      	ldr	r0, [pc, #68]	; (8006d80 <main+0xb0>)
 8006d3c:	f002 f942 	bl	8008fc4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8006d40:	2200      	movs	r2, #0
 8006d42:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006d46:	480e      	ldr	r0, [pc, #56]	; (8006d80 <main+0xb0>)
 8006d48:	f002 f93c 	bl	8008fc4 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  tp_dev.scan(0);
 8006d4c:	4b06      	ldr	r3, [pc, #24]	; (8006d68 <main+0x98>)
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	2000      	movs	r0, #0
 8006d52:	4798      	blx	r3
	  LCD_DrawPoint(tp_dev.x[0],tp_dev.y[0]);
 8006d54:	4b04      	ldr	r3, [pc, #16]	; (8006d68 <main+0x98>)
 8006d56:	899b      	ldrh	r3, [r3, #12]
 8006d58:	4a03      	ldr	r2, [pc, #12]	; (8006d68 <main+0x98>)
 8006d5a:	8ad2      	ldrh	r2, [r2, #22]
 8006d5c:	4611      	mov	r1, r2
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7fb fe8e 	bl	8002a80 <LCD_DrawPoint>
	  tp_dev.scan(0);
 8006d64:	e7f2      	b.n	8006d4c <main+0x7c>
 8006d66:	bf00      	nop
 8006d68:	20000000 	.word	0x20000000
 8006d6c:	200000ca 	.word	0x200000ca
 8006d70:	20000270 	.word	0x20000270
 8006d74:	200001e0 	.word	0x200001e0
 8006d78:	2000012c 	.word	0x2000012c
 8006d7c:	200000e0 	.word	0x200000e0
 8006d80:	40021400 	.word	0x40021400

08006d84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b094      	sub	sp, #80	; 0x50
 8006d88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006d8a:	f107 0320 	add.w	r3, r7, #32
 8006d8e:	2230      	movs	r2, #48	; 0x30
 8006d90:	2100      	movs	r1, #0
 8006d92:	4618      	mov	r0, r3
 8006d94:	f003 fb00 	bl	800a398 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006d98:	f107 030c 	add.w	r3, r7, #12
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	601a      	str	r2, [r3, #0]
 8006da0:	605a      	str	r2, [r3, #4]
 8006da2:	609a      	str	r2, [r3, #8]
 8006da4:	60da      	str	r2, [r3, #12]
 8006da6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006da8:	2300      	movs	r3, #0
 8006daa:	60bb      	str	r3, [r7, #8]
 8006dac:	4b29      	ldr	r3, [pc, #164]	; (8006e54 <SystemClock_Config+0xd0>)
 8006dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db0:	4a28      	ldr	r2, [pc, #160]	; (8006e54 <SystemClock_Config+0xd0>)
 8006db2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006db6:	6413      	str	r3, [r2, #64]	; 0x40
 8006db8:	4b26      	ldr	r3, [pc, #152]	; (8006e54 <SystemClock_Config+0xd0>)
 8006dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dc0:	60bb      	str	r3, [r7, #8]
 8006dc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	607b      	str	r3, [r7, #4]
 8006dc8:	4b23      	ldr	r3, [pc, #140]	; (8006e58 <SystemClock_Config+0xd4>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a22      	ldr	r2, [pc, #136]	; (8006e58 <SystemClock_Config+0xd4>)
 8006dce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006dd2:	6013      	str	r3, [r2, #0]
 8006dd4:	4b20      	ldr	r3, [pc, #128]	; (8006e58 <SystemClock_Config+0xd4>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ddc:	607b      	str	r3, [r7, #4]
 8006dde:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006de0:	2301      	movs	r3, #1
 8006de2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006de4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006de8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006dea:	2302      	movs	r3, #2
 8006dec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006dee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006df2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8006df4:	2304      	movs	r3, #4
 8006df6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8006df8:	23a8      	movs	r3, #168	; 0xa8
 8006dfa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006e00:	2304      	movs	r3, #4
 8006e02:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006e04:	f107 0320 	add.w	r3, r7, #32
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f002 f8f5 	bl	8008ff8 <HAL_RCC_OscConfig>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d001      	beq.n	8006e18 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8006e14:	f000 fb42 	bl	800749c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006e18:	230f      	movs	r3, #15
 8006e1a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006e1c:	2302      	movs	r3, #2
 8006e1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006e20:	2300      	movs	r3, #0
 8006e22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006e24:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8006e28:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006e2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e2e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006e30:	f107 030c 	add.w	r3, r7, #12
 8006e34:	2105      	movs	r1, #5
 8006e36:	4618      	mov	r0, r3
 8006e38:	f002 fb56 	bl	80094e8 <HAL_RCC_ClockConfig>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d001      	beq.n	8006e46 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8006e42:	f000 fb2b 	bl	800749c <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8006e46:	f002 fc35 	bl	80096b4 <HAL_RCC_EnableCSS>
}
 8006e4a:	bf00      	nop
 8006e4c:	3750      	adds	r7, #80	; 0x50
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	40023800 	.word	0x40023800
 8006e58:	40007000 	.word	0x40007000

08006e5c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006e62:	463b      	mov	r3, r7
 8006e64:	2200      	movs	r2, #0
 8006e66:	601a      	str	r2, [r3, #0]
 8006e68:	605a      	str	r2, [r3, #4]
 8006e6a:	609a      	str	r2, [r3, #8]
 8006e6c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8006e6e:	4b21      	ldr	r3, [pc, #132]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006e70:	4a21      	ldr	r2, [pc, #132]	; (8006ef8 <MX_ADC1_Init+0x9c>)
 8006e72:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006e74:	4b1f      	ldr	r3, [pc, #124]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006e76:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006e7a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006e7c:	4b1d      	ldr	r3, [pc, #116]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006e7e:	2200      	movs	r2, #0
 8006e80:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8006e82:	4b1c      	ldr	r3, [pc, #112]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006e84:	2200      	movs	r2, #0
 8006e86:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8006e88:	4b1a      	ldr	r3, [pc, #104]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006e8e:	4b19      	ldr	r3, [pc, #100]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006e90:	2200      	movs	r2, #0
 8006e92:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006e96:	4b17      	ldr	r3, [pc, #92]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006e98:	2200      	movs	r2, #0
 8006e9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006e9c:	4b15      	ldr	r3, [pc, #84]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006e9e:	4a17      	ldr	r2, [pc, #92]	; (8006efc <MX_ADC1_Init+0xa0>)
 8006ea0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006ea2:	4b14      	ldr	r3, [pc, #80]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8006ea8:	4b12      	ldr	r3, [pc, #72]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006eaa:	2201      	movs	r2, #1
 8006eac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8006eae:	4b11      	ldr	r3, [pc, #68]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006eb6:	4b0f      	ldr	r3, [pc, #60]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006eb8:	2201      	movs	r2, #1
 8006eba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006ebc:	480d      	ldr	r0, [pc, #52]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006ebe:	f000 fe51 	bl	8007b64 <HAL_ADC_Init>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d001      	beq.n	8006ecc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8006ec8:	f000 fae8 	bl	800749c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006ed8:	463b      	mov	r3, r7
 8006eda:	4619      	mov	r1, r3
 8006edc:	4805      	ldr	r0, [pc, #20]	; (8006ef4 <MX_ADC1_Init+0x98>)
 8006ede:	f000 ffb3 	bl	8007e48 <HAL_ADC_ConfigChannel>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d001      	beq.n	8006eec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8006ee8:	f000 fad8 	bl	800749c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006eec:	bf00      	nop
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}
 8006ef4:	200001e0 	.word	0x200001e0
 8006ef8:	40012000 	.word	0x40012000
 8006efc:	0f000001 	.word	0x0f000001

08006f00 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006f06:	463b      	mov	r3, r7
 8006f08:	2200      	movs	r2, #0
 8006f0a:	601a      	str	r2, [r3, #0]
 8006f0c:	605a      	str	r2, [r3, #4]
 8006f0e:	609a      	str	r2, [r3, #8]
 8006f10:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8006f12:	4b21      	ldr	r3, [pc, #132]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f14:	4a21      	ldr	r2, [pc, #132]	; (8006f9c <MX_ADC2_Init+0x9c>)
 8006f16:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006f18:	4b1f      	ldr	r3, [pc, #124]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f1a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006f1e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8006f20:	4b1d      	ldr	r3, [pc, #116]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f22:	2200      	movs	r2, #0
 8006f24:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8006f26:	4b1c      	ldr	r3, [pc, #112]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f28:	2200      	movs	r2, #0
 8006f2a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8006f2c:	4b1a      	ldr	r3, [pc, #104]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f2e:	2200      	movs	r2, #0
 8006f30:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8006f32:	4b19      	ldr	r3, [pc, #100]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006f3a:	4b17      	ldr	r3, [pc, #92]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006f40:	4b15      	ldr	r3, [pc, #84]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f42:	4a17      	ldr	r2, [pc, #92]	; (8006fa0 <MX_ADC2_Init+0xa0>)
 8006f44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006f46:	4b14      	ldr	r3, [pc, #80]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f48:	2200      	movs	r2, #0
 8006f4a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8006f4c:	4b12      	ldr	r3, [pc, #72]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f4e:	2201      	movs	r2, #1
 8006f50:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8006f52:	4b11      	ldr	r3, [pc, #68]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006f5a:	4b0f      	ldr	r3, [pc, #60]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8006f60:	480d      	ldr	r0, [pc, #52]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f62:	f000 fdff 	bl	8007b64 <HAL_ADC_Init>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d001      	beq.n	8006f70 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8006f6c:	f000 fa96 	bl	800749c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8006f70:	2301      	movs	r3, #1
 8006f72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006f74:	2301      	movs	r3, #1
 8006f76:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006f7c:	463b      	mov	r3, r7
 8006f7e:	4619      	mov	r1, r3
 8006f80:	4805      	ldr	r0, [pc, #20]	; (8006f98 <MX_ADC2_Init+0x98>)
 8006f82:	f000 ff61 	bl	8007e48 <HAL_ADC_ConfigChannel>
 8006f86:	4603      	mov	r3, r0
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d001      	beq.n	8006f90 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8006f8c:	f000 fa86 	bl	800749c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8006f90:	bf00      	nop
 8006f92:	3710      	adds	r7, #16
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	200000e4 	.word	0x200000e4
 8006f9c:	40012100 	.word	0x40012100
 8006fa0:	0f000001 	.word	0x0f000001

08006fa4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006faa:	463b      	mov	r3, r7
 8006fac:	2200      	movs	r2, #0
 8006fae:	601a      	str	r2, [r3, #0]
 8006fb0:	605a      	str	r2, [r3, #4]
 8006fb2:	609a      	str	r2, [r3, #8]
 8006fb4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8006fb6:	4b21      	ldr	r3, [pc, #132]	; (800703c <MX_ADC3_Init+0x98>)
 8006fb8:	4a21      	ldr	r2, [pc, #132]	; (8007040 <MX_ADC3_Init+0x9c>)
 8006fba:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006fbc:	4b1f      	ldr	r3, [pc, #124]	; (800703c <MX_ADC3_Init+0x98>)
 8006fbe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006fc2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8006fc4:	4b1d      	ldr	r3, [pc, #116]	; (800703c <MX_ADC3_Init+0x98>)
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8006fca:	4b1c      	ldr	r3, [pc, #112]	; (800703c <MX_ADC3_Init+0x98>)
 8006fcc:	2200      	movs	r2, #0
 8006fce:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8006fd0:	4b1a      	ldr	r3, [pc, #104]	; (800703c <MX_ADC3_Init+0x98>)
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8006fd6:	4b19      	ldr	r3, [pc, #100]	; (800703c <MX_ADC3_Init+0x98>)
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006fde:	4b17      	ldr	r3, [pc, #92]	; (800703c <MX_ADC3_Init+0x98>)
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006fe4:	4b15      	ldr	r3, [pc, #84]	; (800703c <MX_ADC3_Init+0x98>)
 8006fe6:	4a17      	ldr	r2, [pc, #92]	; (8007044 <MX_ADC3_Init+0xa0>)
 8006fe8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006fea:	4b14      	ldr	r3, [pc, #80]	; (800703c <MX_ADC3_Init+0x98>)
 8006fec:	2200      	movs	r2, #0
 8006fee:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8006ff0:	4b12      	ldr	r3, [pc, #72]	; (800703c <MX_ADC3_Init+0x98>)
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8006ff6:	4b11      	ldr	r3, [pc, #68]	; (800703c <MX_ADC3_Init+0x98>)
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006ffe:	4b0f      	ldr	r3, [pc, #60]	; (800703c <MX_ADC3_Init+0x98>)
 8007000:	2201      	movs	r2, #1
 8007002:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8007004:	480d      	ldr	r0, [pc, #52]	; (800703c <MX_ADC3_Init+0x98>)
 8007006:	f000 fdad 	bl	8007b64 <HAL_ADC_Init>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d001      	beq.n	8007014 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8007010:	f000 fa44 	bl	800749c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8007014:	2302      	movs	r3, #2
 8007016:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8007018:	2301      	movs	r3, #1
 800701a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800701c:	2303      	movs	r3, #3
 800701e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8007020:	463b      	mov	r3, r7
 8007022:	4619      	mov	r1, r3
 8007024:	4805      	ldr	r0, [pc, #20]	; (800703c <MX_ADC3_Init+0x98>)
 8007026:	f000 ff0f 	bl	8007e48 <HAL_ADC_ConfigChannel>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d001      	beq.n	8007034 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8007030:	f000 fa34 	bl	800749c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8007034:	bf00      	nop
 8007036:	3710      	adds	r7, #16
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	20000228 	.word	0x20000228
 8007040:	40012200 	.word	0x40012200
 8007044:	0f000001 	.word	0x0f000001

08007048 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b092      	sub	sp, #72	; 0x48
 800704c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800704e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007052:	2200      	movs	r2, #0
 8007054:	601a      	str	r2, [r3, #0]
 8007056:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007058:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800705c:	2200      	movs	r2, #0
 800705e:	601a      	str	r2, [r3, #0]
 8007060:	605a      	str	r2, [r3, #4]
 8007062:	609a      	str	r2, [r3, #8]
 8007064:	60da      	str	r2, [r3, #12]
 8007066:	611a      	str	r2, [r3, #16]
 8007068:	615a      	str	r2, [r3, #20]
 800706a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800706c:	1d3b      	adds	r3, r7, #4
 800706e:	2220      	movs	r2, #32
 8007070:	2100      	movs	r1, #0
 8007072:	4618      	mov	r0, r3
 8007074:	f003 f990 	bl	800a398 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007078:	4b32      	ldr	r3, [pc, #200]	; (8007144 <MX_TIM1_Init+0xfc>)
 800707a:	4a33      	ldr	r2, [pc, #204]	; (8007148 <MX_TIM1_Init+0x100>)
 800707c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168;
 800707e:	4b31      	ldr	r3, [pc, #196]	; (8007144 <MX_TIM1_Init+0xfc>)
 8007080:	22a8      	movs	r2, #168	; 0xa8
 8007082:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007084:	4b2f      	ldr	r3, [pc, #188]	; (8007144 <MX_TIM1_Init+0xfc>)
 8007086:	2200      	movs	r2, #0
 8007088:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10;
 800708a:	4b2e      	ldr	r3, [pc, #184]	; (8007144 <MX_TIM1_Init+0xfc>)
 800708c:	220a      	movs	r2, #10
 800708e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007090:	4b2c      	ldr	r3, [pc, #176]	; (8007144 <MX_TIM1_Init+0xfc>)
 8007092:	2200      	movs	r2, #0
 8007094:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007096:	4b2b      	ldr	r3, [pc, #172]	; (8007144 <MX_TIM1_Init+0xfc>)
 8007098:	2200      	movs	r2, #0
 800709a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800709c:	4b29      	ldr	r3, [pc, #164]	; (8007144 <MX_TIM1_Init+0xfc>)
 800709e:	2200      	movs	r2, #0
 80070a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80070a2:	4828      	ldr	r0, [pc, #160]	; (8007144 <MX_TIM1_Init+0xfc>)
 80070a4:	f002 fc53 	bl	800994e <HAL_TIM_PWM_Init>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d001      	beq.n	80070b2 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80070ae:	f000 f9f5 	bl	800749c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80070b2:	2300      	movs	r3, #0
 80070b4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80070b6:	2300      	movs	r3, #0
 80070b8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80070ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80070be:	4619      	mov	r1, r3
 80070c0:	4820      	ldr	r0, [pc, #128]	; (8007144 <MX_TIM1_Init+0xfc>)
 80070c2:	f002 ffa1 	bl	800a008 <HAL_TIMEx_MasterConfigSynchronization>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d001      	beq.n	80070d0 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80070cc:	f000 f9e6 	bl	800749c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80070d0:	2360      	movs	r3, #96	; 0x60
 80070d2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80070d4:	2300      	movs	r3, #0
 80070d6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80070d8:	2300      	movs	r3, #0
 80070da:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80070dc:	2300      	movs	r3, #0
 80070de:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80070e0:	2300      	movs	r3, #0
 80070e2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80070e4:	2300      	movs	r3, #0
 80070e6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80070e8:	2300      	movs	r3, #0
 80070ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80070ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070f0:	2200      	movs	r2, #0
 80070f2:	4619      	mov	r1, r3
 80070f4:	4813      	ldr	r0, [pc, #76]	; (8007144 <MX_TIM1_Init+0xfc>)
 80070f6:	f002 fc79 	bl	80099ec <HAL_TIM_PWM_ConfigChannel>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d001      	beq.n	8007104 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8007100:	f000 f9cc 	bl	800749c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007104:	2300      	movs	r3, #0
 8007106:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007108:	2300      	movs	r3, #0
 800710a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800710c:	2300      	movs	r3, #0
 800710e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007110:	2300      	movs	r3, #0
 8007112:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007114:	2300      	movs	r3, #0
 8007116:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007118:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800711c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800711e:	2300      	movs	r3, #0
 8007120:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007122:	1d3b      	adds	r3, r7, #4
 8007124:	4619      	mov	r1, r3
 8007126:	4807      	ldr	r0, [pc, #28]	; (8007144 <MX_TIM1_Init+0xfc>)
 8007128:	f002 ffea 	bl	800a100 <HAL_TIMEx_ConfigBreakDeadTime>
 800712c:	4603      	mov	r3, r0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d001      	beq.n	8007136 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8007132:	f000 f9b3 	bl	800749c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007136:	4803      	ldr	r0, [pc, #12]	; (8007144 <MX_TIM1_Init+0xfc>)
 8007138:	f000 fb44 	bl	80077c4 <HAL_TIM_MspPostInit>

}
 800713c:	bf00      	nop
 800713e:	3748      	adds	r7, #72	; 0x48
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	200002d8 	.word	0x200002d8
 8007148:	40010000 	.word	0x40010000

0800714c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8007152:	2300      	movs	r3, #0
 8007154:	607b      	str	r3, [r7, #4]
 8007156:	4b14      	ldr	r3, [pc, #80]	; (80071a8 <MX_DMA_Init+0x5c>)
 8007158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800715a:	4a13      	ldr	r2, [pc, #76]	; (80071a8 <MX_DMA_Init+0x5c>)
 800715c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007160:	6313      	str	r3, [r2, #48]	; 0x30
 8007162:	4b11      	ldr	r3, [pc, #68]	; (80071a8 <MX_DMA_Init+0x5c>)
 8007164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800716a:	607b      	str	r3, [r7, #4]
 800716c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800716e:	2200      	movs	r2, #0
 8007170:	2100      	movs	r1, #0
 8007172:	2038      	movs	r0, #56	; 0x38
 8007174:	f001 f9e3 	bl	800853e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8007178:	2038      	movs	r0, #56	; 0x38
 800717a:	f001 f9fc 	bl	8008576 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800717e:	2200      	movs	r2, #0
 8007180:	2100      	movs	r1, #0
 8007182:	2039      	movs	r0, #57	; 0x39
 8007184:	f001 f9db 	bl	800853e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8007188:	2039      	movs	r0, #57	; 0x39
 800718a:	f001 f9f4 	bl	8008576 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800718e:	2200      	movs	r2, #0
 8007190:	2100      	movs	r1, #0
 8007192:	203a      	movs	r0, #58	; 0x3a
 8007194:	f001 f9d3 	bl	800853e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8007198:	203a      	movs	r0, #58	; 0x3a
 800719a:	f001 f9ec 	bl	8008576 <HAL_NVIC_EnableIRQ>

}
 800719e:	bf00      	nop
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	40023800 	.word	0x40023800

080071ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08e      	sub	sp, #56	; 0x38
 80071b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80071b6:	2200      	movs	r2, #0
 80071b8:	601a      	str	r2, [r3, #0]
 80071ba:	605a      	str	r2, [r3, #4]
 80071bc:	609a      	str	r2, [r3, #8]
 80071be:	60da      	str	r2, [r3, #12]
 80071c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80071c2:	2300      	movs	r3, #0
 80071c4:	623b      	str	r3, [r7, #32]
 80071c6:	4b73      	ldr	r3, [pc, #460]	; (8007394 <MX_GPIO_Init+0x1e8>)
 80071c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ca:	4a72      	ldr	r2, [pc, #456]	; (8007394 <MX_GPIO_Init+0x1e8>)
 80071cc:	f043 0310 	orr.w	r3, r3, #16
 80071d0:	6313      	str	r3, [r2, #48]	; 0x30
 80071d2:	4b70      	ldr	r3, [pc, #448]	; (8007394 <MX_GPIO_Init+0x1e8>)
 80071d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071d6:	f003 0310 	and.w	r3, r3, #16
 80071da:	623b      	str	r3, [r7, #32]
 80071dc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80071de:	2300      	movs	r3, #0
 80071e0:	61fb      	str	r3, [r7, #28]
 80071e2:	4b6c      	ldr	r3, [pc, #432]	; (8007394 <MX_GPIO_Init+0x1e8>)
 80071e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e6:	4a6b      	ldr	r2, [pc, #428]	; (8007394 <MX_GPIO_Init+0x1e8>)
 80071e8:	f043 0304 	orr.w	r3, r3, #4
 80071ec:	6313      	str	r3, [r2, #48]	; 0x30
 80071ee:	4b69      	ldr	r3, [pc, #420]	; (8007394 <MX_GPIO_Init+0x1e8>)
 80071f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f2:	f003 0304 	and.w	r3, r3, #4
 80071f6:	61fb      	str	r3, [r7, #28]
 80071f8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80071fa:	2300      	movs	r3, #0
 80071fc:	61bb      	str	r3, [r7, #24]
 80071fe:	4b65      	ldr	r3, [pc, #404]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007202:	4a64      	ldr	r2, [pc, #400]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007204:	f043 0320 	orr.w	r3, r3, #32
 8007208:	6313      	str	r3, [r2, #48]	; 0x30
 800720a:	4b62      	ldr	r3, [pc, #392]	; (8007394 <MX_GPIO_Init+0x1e8>)
 800720c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800720e:	f003 0320 	and.w	r3, r3, #32
 8007212:	61bb      	str	r3, [r7, #24]
 8007214:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007216:	2300      	movs	r3, #0
 8007218:	617b      	str	r3, [r7, #20]
 800721a:	4b5e      	ldr	r3, [pc, #376]	; (8007394 <MX_GPIO_Init+0x1e8>)
 800721c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721e:	4a5d      	ldr	r2, [pc, #372]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007220:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007224:	6313      	str	r3, [r2, #48]	; 0x30
 8007226:	4b5b      	ldr	r3, [pc, #364]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800722a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800722e:	617b      	str	r3, [r7, #20]
 8007230:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007232:	2300      	movs	r3, #0
 8007234:	613b      	str	r3, [r7, #16]
 8007236:	4b57      	ldr	r3, [pc, #348]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800723a:	4a56      	ldr	r2, [pc, #344]	; (8007394 <MX_GPIO_Init+0x1e8>)
 800723c:	f043 0301 	orr.w	r3, r3, #1
 8007240:	6313      	str	r3, [r2, #48]	; 0x30
 8007242:	4b54      	ldr	r3, [pc, #336]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007246:	f003 0301 	and.w	r3, r3, #1
 800724a:	613b      	str	r3, [r7, #16]
 800724c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800724e:	2300      	movs	r3, #0
 8007250:	60fb      	str	r3, [r7, #12]
 8007252:	4b50      	ldr	r3, [pc, #320]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007256:	4a4f      	ldr	r2, [pc, #316]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007258:	f043 0302 	orr.w	r3, r3, #2
 800725c:	6313      	str	r3, [r2, #48]	; 0x30
 800725e:	4b4d      	ldr	r3, [pc, #308]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007262:	f003 0302 	and.w	r3, r3, #2
 8007266:	60fb      	str	r3, [r7, #12]
 8007268:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800726a:	2300      	movs	r3, #0
 800726c:	60bb      	str	r3, [r7, #8]
 800726e:	4b49      	ldr	r3, [pc, #292]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007272:	4a48      	ldr	r2, [pc, #288]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007274:	f043 0308 	orr.w	r3, r3, #8
 8007278:	6313      	str	r3, [r2, #48]	; 0x30
 800727a:	4b46      	ldr	r3, [pc, #280]	; (8007394 <MX_GPIO_Init+0x1e8>)
 800727c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800727e:	f003 0308 	and.w	r3, r3, #8
 8007282:	60bb      	str	r3, [r7, #8]
 8007284:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8007286:	2300      	movs	r3, #0
 8007288:	607b      	str	r3, [r7, #4]
 800728a:	4b42      	ldr	r3, [pc, #264]	; (8007394 <MX_GPIO_Init+0x1e8>)
 800728c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800728e:	4a41      	ldr	r2, [pc, #260]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007294:	6313      	str	r3, [r2, #48]	; 0x30
 8007296:	4b3f      	ldr	r3, [pc, #252]	; (8007394 <MX_GPIO_Init+0x1e8>)
 8007298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800729a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800729e:	607b      	str	r3, [r7, #4]
 80072a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TCS_GPIO_Port, TCS_Pin, GPIO_PIN_RESET);
 80072a2:	2200      	movs	r2, #0
 80072a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80072a8:	483b      	ldr	r0, [pc, #236]	; (8007398 <MX_GPIO_Init+0x1ec>)
 80072aa:	f001 fe8b 	bl	8008fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin|LED2_Pin|TDIN_Pin, GPIO_PIN_RESET);
 80072ae:	2200      	movs	r2, #0
 80072b0:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 80072b4:	4839      	ldr	r0, [pc, #228]	; (800739c <MX_GPIO_Init+0x1f0>)
 80072b6:	f001 fe85 	bl	8008fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TCLK_Pin|LCD_BL_Pin|IIC_SCL_Pin|IIC_SDA_Pin, GPIO_PIN_RESET);
 80072ba:	2200      	movs	r2, #0
 80072bc:	f248 3101 	movw	r1, #33537	; 0x8301
 80072c0:	4837      	ldr	r0, [pc, #220]	; (80073a0 <MX_GPIO_Init+0x1f4>)
 80072c2:	f001 fe7f 	bl	8008fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY0_Pin KEY1_Pin KEY2_Pin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin|KEY2_Pin;
 80072c6:	231c      	movs	r3, #28
 80072c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80072ca:	2300      	movs	r3, #0
 80072cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80072ce:	2301      	movs	r3, #1
 80072d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80072d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80072d6:	4619      	mov	r1, r3
 80072d8:	4832      	ldr	r0, [pc, #200]	; (80073a4 <MX_GPIO_Init+0x1f8>)
 80072da:	f001 fcd7 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : TCS_Pin */
  GPIO_InitStruct.Pin = TCS_Pin;
 80072de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80072e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80072e4:	2301      	movs	r3, #1
 80072e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072e8:	2300      	movs	r3, #0
 80072ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072ec:	2300      	movs	r3, #0
 80072ee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(TCS_GPIO_Port, &GPIO_InitStruct);
 80072f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80072f4:	4619      	mov	r1, r3
 80072f6:	4828      	ldr	r0, [pc, #160]	; (8007398 <MX_GPIO_Init+0x1ec>)
 80072f8:	f001 fcc8 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin;
 80072fc:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8007300:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007302:	2301      	movs	r3, #1
 8007304:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007306:	2301      	movs	r3, #1
 8007308:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800730a:	2303      	movs	r3, #3
 800730c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800730e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007312:	4619      	mov	r1, r3
 8007314:	4821      	ldr	r0, [pc, #132]	; (800739c <MX_GPIO_Init+0x1f0>)
 8007316:	f001 fcb9 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : TCLK_Pin IIC_SCL_Pin IIC_SDA_Pin */
  GPIO_InitStruct.Pin = TCLK_Pin|IIC_SCL_Pin|IIC_SDA_Pin;
 800731a:	f240 3301 	movw	r3, #769	; 0x301
 800731e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007320:	2301      	movs	r3, #1
 8007322:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007324:	2301      	movs	r3, #1
 8007326:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007328:	2303      	movs	r3, #3
 800732a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800732c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007330:	4619      	mov	r1, r3
 8007332:	481b      	ldr	r0, [pc, #108]	; (80073a0 <MX_GPIO_Init+0x1f4>)
 8007334:	f001 fcaa 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEN_Pin DOUT_Pin */
  GPIO_InitStruct.Pin = PEN_Pin|DOUT_Pin;
 8007338:	2306      	movs	r3, #6
 800733a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800733c:	2300      	movs	r3, #0
 800733e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007340:	2301      	movs	r3, #1
 8007342:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007344:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007348:	4619      	mov	r1, r3
 800734a:	4815      	ldr	r0, [pc, #84]	; (80073a0 <MX_GPIO_Init+0x1f4>)
 800734c:	f001 fc9e 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : TDIN_Pin */
  GPIO_InitStruct.Pin = TDIN_Pin;
 8007350:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007354:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007356:	2301      	movs	r3, #1
 8007358:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800735a:	2300      	movs	r3, #0
 800735c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800735e:	2303      	movs	r3, #3
 8007360:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(TDIN_GPIO_Port, &GPIO_InitStruct);
 8007362:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007366:	4619      	mov	r1, r3
 8007368:	480c      	ldr	r0, [pc, #48]	; (800739c <MX_GPIO_Init+0x1f0>)
 800736a:	f001 fc8f 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 800736e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007372:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007374:	2301      	movs	r3, #1
 8007376:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007378:	2301      	movs	r3, #1
 800737a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800737c:	2301      	movs	r3, #1
 800737e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8007380:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007384:	4619      	mov	r1, r3
 8007386:	4806      	ldr	r0, [pc, #24]	; (80073a0 <MX_GPIO_Init+0x1f4>)
 8007388:	f001 fc80 	bl	8008c8c <HAL_GPIO_Init>

}
 800738c:	bf00      	nop
 800738e:	3738      	adds	r7, #56	; 0x38
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}
 8007394:	40023800 	.word	0x40023800
 8007398:	40020800 	.word	0x40020800
 800739c:	40021400 	.word	0x40021400
 80073a0:	40020400 	.word	0x40020400
 80073a4:	40021000 	.word	0x40021000

080073a8 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b08e      	sub	sp, #56	; 0x38
 80073ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80073ae:	f107 031c 	add.w	r3, r7, #28
 80073b2:	2200      	movs	r2, #0
 80073b4:	601a      	str	r2, [r3, #0]
 80073b6:	605a      	str	r2, [r3, #4]
 80073b8:	609a      	str	r2, [r3, #8]
 80073ba:	60da      	str	r2, [r3, #12]
 80073bc:	611a      	str	r2, [r3, #16]
 80073be:	615a      	str	r2, [r3, #20]
 80073c0:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80073c2:	463b      	mov	r3, r7
 80073c4:	2200      	movs	r2, #0
 80073c6:	601a      	str	r2, [r3, #0]
 80073c8:	605a      	str	r2, [r3, #4]
 80073ca:	609a      	str	r2, [r3, #8]
 80073cc:	60da      	str	r2, [r3, #12]
 80073ce:	611a      	str	r2, [r3, #16]
 80073d0:	615a      	str	r2, [r3, #20]
 80073d2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80073d4:	4b2f      	ldr	r3, [pc, #188]	; (8007494 <MX_FSMC_Init+0xec>)
 80073d6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80073da:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80073dc:	4b2d      	ldr	r3, [pc, #180]	; (8007494 <MX_FSMC_Init+0xec>)
 80073de:	4a2e      	ldr	r2, [pc, #184]	; (8007498 <MX_FSMC_Init+0xf0>)
 80073e0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
 80073e2:	4b2c      	ldr	r3, [pc, #176]	; (8007494 <MX_FSMC_Init+0xec>)
 80073e4:	2206      	movs	r2, #6
 80073e6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80073e8:	4b2a      	ldr	r3, [pc, #168]	; (8007494 <MX_FSMC_Init+0xec>)
 80073ea:	2200      	movs	r2, #0
 80073ec:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80073ee:	4b29      	ldr	r3, [pc, #164]	; (8007494 <MX_FSMC_Init+0xec>)
 80073f0:	2200      	movs	r2, #0
 80073f2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80073f4:	4b27      	ldr	r3, [pc, #156]	; (8007494 <MX_FSMC_Init+0xec>)
 80073f6:	2210      	movs	r2, #16
 80073f8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80073fa:	4b26      	ldr	r3, [pc, #152]	; (8007494 <MX_FSMC_Init+0xec>)
 80073fc:	2200      	movs	r2, #0
 80073fe:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8007400:	4b24      	ldr	r3, [pc, #144]	; (8007494 <MX_FSMC_Init+0xec>)
 8007402:	2200      	movs	r2, #0
 8007404:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8007406:	4b23      	ldr	r3, [pc, #140]	; (8007494 <MX_FSMC_Init+0xec>)
 8007408:	2200      	movs	r2, #0
 800740a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800740c:	4b21      	ldr	r3, [pc, #132]	; (8007494 <MX_FSMC_Init+0xec>)
 800740e:	2200      	movs	r2, #0
 8007410:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8007412:	4b20      	ldr	r3, [pc, #128]	; (8007494 <MX_FSMC_Init+0xec>)
 8007414:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007418:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800741a:	4b1e      	ldr	r3, [pc, #120]	; (8007494 <MX_FSMC_Init+0xec>)
 800741c:	2200      	movs	r2, #0
 800741e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8007420:	4b1c      	ldr	r3, [pc, #112]	; (8007494 <MX_FSMC_Init+0xec>)
 8007422:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007426:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8007428:	4b1a      	ldr	r3, [pc, #104]	; (8007494 <MX_FSMC_Init+0xec>)
 800742a:	2200      	movs	r2, #0
 800742c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800742e:	4b19      	ldr	r3, [pc, #100]	; (8007494 <MX_FSMC_Init+0xec>)
 8007430:	2200      	movs	r2, #0
 8007432:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8007434:	4b17      	ldr	r3, [pc, #92]	; (8007494 <MX_FSMC_Init+0xec>)
 8007436:	2200      	movs	r2, #0
 8007438:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 800743a:	230f      	movs	r3, #15
 800743c:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800743e:	230f      	movs	r3, #15
 8007440:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8007442:	233c      	movs	r3, #60	; 0x3c
 8007444:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8007446:	2300      	movs	r3, #0
 8007448:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800744a:	2310      	movs	r3, #16
 800744c:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800744e:	2311      	movs	r3, #17
 8007450:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8007452:	2300      	movs	r3, #0
 8007454:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 9;
 8007456:	2309      	movs	r3, #9
 8007458:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800745a:	230f      	movs	r3, #15
 800745c:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 8;
 800745e:	2308      	movs	r3, #8
 8007460:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8007462:	2300      	movs	r3, #0
 8007464:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8007466:	2310      	movs	r3, #16
 8007468:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800746a:	2311      	movs	r3, #17
 800746c:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800746e:	2300      	movs	r3, #0
 8007470:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8007472:	463a      	mov	r2, r7
 8007474:	f107 031c 	add.w	r3, r7, #28
 8007478:	4619      	mov	r1, r3
 800747a:	4806      	ldr	r0, [pc, #24]	; (8007494 <MX_FSMC_Init+0xec>)
 800747c:	f002 fa23 	bl	80098c6 <HAL_SRAM_Init>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d001      	beq.n	800748a <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8007486:	f000 f809 	bl	800749c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800748a:	bf00      	nop
 800748c:	3738      	adds	r7, #56	; 0x38
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
 8007492:	bf00      	nop
 8007494:	20000190 	.word	0x20000190
 8007498:	a0000104 	.word	0xa0000104

0800749c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800749c:	b480      	push	{r7}
 800749e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80074a0:	b672      	cpsid	i
}
 80074a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80074a4:	e7fe      	b.n	80074a4 <Error_Handler+0x8>
	...

080074a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074ae:	2300      	movs	r3, #0
 80074b0:	607b      	str	r3, [r7, #4]
 80074b2:	4b10      	ldr	r3, [pc, #64]	; (80074f4 <HAL_MspInit+0x4c>)
 80074b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074b6:	4a0f      	ldr	r2, [pc, #60]	; (80074f4 <HAL_MspInit+0x4c>)
 80074b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80074bc:	6453      	str	r3, [r2, #68]	; 0x44
 80074be:	4b0d      	ldr	r3, [pc, #52]	; (80074f4 <HAL_MspInit+0x4c>)
 80074c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074c6:	607b      	str	r3, [r7, #4]
 80074c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80074ca:	2300      	movs	r3, #0
 80074cc:	603b      	str	r3, [r7, #0]
 80074ce:	4b09      	ldr	r3, [pc, #36]	; (80074f4 <HAL_MspInit+0x4c>)
 80074d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d2:	4a08      	ldr	r2, [pc, #32]	; (80074f4 <HAL_MspInit+0x4c>)
 80074d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074d8:	6413      	str	r3, [r2, #64]	; 0x40
 80074da:	4b06      	ldr	r3, [pc, #24]	; (80074f4 <HAL_MspInit+0x4c>)
 80074dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074e2:	603b      	str	r3, [r7, #0]
 80074e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80074e6:	bf00      	nop
 80074e8:	370c      	adds	r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr
 80074f2:	bf00      	nop
 80074f4:	40023800 	.word	0x40023800

080074f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b08e      	sub	sp, #56	; 0x38
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007500:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007504:	2200      	movs	r2, #0
 8007506:	601a      	str	r2, [r3, #0]
 8007508:	605a      	str	r2, [r3, #4]
 800750a:	609a      	str	r2, [r3, #8]
 800750c:	60da      	str	r2, [r3, #12]
 800750e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a8f      	ldr	r2, [pc, #572]	; (8007754 <HAL_ADC_MspInit+0x25c>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d159      	bne.n	80075ce <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800751a:	2300      	movs	r3, #0
 800751c:	623b      	str	r3, [r7, #32]
 800751e:	4b8e      	ldr	r3, [pc, #568]	; (8007758 <HAL_ADC_MspInit+0x260>)
 8007520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007522:	4a8d      	ldr	r2, [pc, #564]	; (8007758 <HAL_ADC_MspInit+0x260>)
 8007524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007528:	6453      	str	r3, [r2, #68]	; 0x44
 800752a:	4b8b      	ldr	r3, [pc, #556]	; (8007758 <HAL_ADC_MspInit+0x260>)
 800752c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800752e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007532:	623b      	str	r3, [r7, #32]
 8007534:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007536:	2300      	movs	r3, #0
 8007538:	61fb      	str	r3, [r7, #28]
 800753a:	4b87      	ldr	r3, [pc, #540]	; (8007758 <HAL_ADC_MspInit+0x260>)
 800753c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800753e:	4a86      	ldr	r2, [pc, #536]	; (8007758 <HAL_ADC_MspInit+0x260>)
 8007540:	f043 0301 	orr.w	r3, r3, #1
 8007544:	6313      	str	r3, [r2, #48]	; 0x30
 8007546:	4b84      	ldr	r3, [pc, #528]	; (8007758 <HAL_ADC_MspInit+0x260>)
 8007548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800754a:	f003 0301 	and.w	r3, r3, #1
 800754e:	61fb      	str	r3, [r7, #28]
 8007550:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007552:	2301      	movs	r3, #1
 8007554:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007556:	2303      	movs	r3, #3
 8007558:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800755a:	2300      	movs	r3, #0
 800755c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800755e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007562:	4619      	mov	r1, r3
 8007564:	487d      	ldr	r0, [pc, #500]	; (800775c <HAL_ADC_MspInit+0x264>)
 8007566:	f001 fb91 	bl	8008c8c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800756a:	4b7d      	ldr	r3, [pc, #500]	; (8007760 <HAL_ADC_MspInit+0x268>)
 800756c:	4a7d      	ldr	r2, [pc, #500]	; (8007764 <HAL_ADC_MspInit+0x26c>)
 800756e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8007570:	4b7b      	ldr	r3, [pc, #492]	; (8007760 <HAL_ADC_MspInit+0x268>)
 8007572:	2200      	movs	r2, #0
 8007574:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007576:	4b7a      	ldr	r3, [pc, #488]	; (8007760 <HAL_ADC_MspInit+0x268>)
 8007578:	2200      	movs	r2, #0
 800757a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800757c:	4b78      	ldr	r3, [pc, #480]	; (8007760 <HAL_ADC_MspInit+0x268>)
 800757e:	2200      	movs	r2, #0
 8007580:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8007582:	4b77      	ldr	r3, [pc, #476]	; (8007760 <HAL_ADC_MspInit+0x268>)
 8007584:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007588:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800758a:	4b75      	ldr	r3, [pc, #468]	; (8007760 <HAL_ADC_MspInit+0x268>)
 800758c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007590:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007592:	4b73      	ldr	r3, [pc, #460]	; (8007760 <HAL_ADC_MspInit+0x268>)
 8007594:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007598:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800759a:	4b71      	ldr	r3, [pc, #452]	; (8007760 <HAL_ADC_MspInit+0x268>)
 800759c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80075a0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80075a2:	4b6f      	ldr	r3, [pc, #444]	; (8007760 <HAL_ADC_MspInit+0x268>)
 80075a4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80075a8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80075aa:	4b6d      	ldr	r3, [pc, #436]	; (8007760 <HAL_ADC_MspInit+0x268>)
 80075ac:	2200      	movs	r2, #0
 80075ae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80075b0:	486b      	ldr	r0, [pc, #428]	; (8007760 <HAL_ADC_MspInit+0x268>)
 80075b2:	f000 fffb 	bl	80085ac <HAL_DMA_Init>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d001      	beq.n	80075c0 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80075bc:	f7ff ff6e 	bl	800749c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a67      	ldr	r2, [pc, #412]	; (8007760 <HAL_ADC_MspInit+0x268>)
 80075c4:	639a      	str	r2, [r3, #56]	; 0x38
 80075c6:	4a66      	ldr	r2, [pc, #408]	; (8007760 <HAL_ADC_MspInit+0x268>)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80075cc:	e0be      	b.n	800774c <HAL_ADC_MspInit+0x254>
  else if(hadc->Instance==ADC2)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a65      	ldr	r2, [pc, #404]	; (8007768 <HAL_ADC_MspInit+0x270>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d15a      	bne.n	800768e <HAL_ADC_MspInit+0x196>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80075d8:	2300      	movs	r3, #0
 80075da:	61bb      	str	r3, [r7, #24]
 80075dc:	4b5e      	ldr	r3, [pc, #376]	; (8007758 <HAL_ADC_MspInit+0x260>)
 80075de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075e0:	4a5d      	ldr	r2, [pc, #372]	; (8007758 <HAL_ADC_MspInit+0x260>)
 80075e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80075e6:	6453      	str	r3, [r2, #68]	; 0x44
 80075e8:	4b5b      	ldr	r3, [pc, #364]	; (8007758 <HAL_ADC_MspInit+0x260>)
 80075ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80075f0:	61bb      	str	r3, [r7, #24]
 80075f2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075f4:	2300      	movs	r3, #0
 80075f6:	617b      	str	r3, [r7, #20]
 80075f8:	4b57      	ldr	r3, [pc, #348]	; (8007758 <HAL_ADC_MspInit+0x260>)
 80075fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075fc:	4a56      	ldr	r2, [pc, #344]	; (8007758 <HAL_ADC_MspInit+0x260>)
 80075fe:	f043 0301 	orr.w	r3, r3, #1
 8007602:	6313      	str	r3, [r2, #48]	; 0x30
 8007604:	4b54      	ldr	r3, [pc, #336]	; (8007758 <HAL_ADC_MspInit+0x260>)
 8007606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007608:	f003 0301 	and.w	r3, r3, #1
 800760c:	617b      	str	r3, [r7, #20]
 800760e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8007610:	2302      	movs	r3, #2
 8007612:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007614:	2303      	movs	r3, #3
 8007616:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007618:	2300      	movs	r3, #0
 800761a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800761c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007620:	4619      	mov	r1, r3
 8007622:	484e      	ldr	r0, [pc, #312]	; (800775c <HAL_ADC_MspInit+0x264>)
 8007624:	f001 fb32 	bl	8008c8c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8007628:	4b50      	ldr	r3, [pc, #320]	; (800776c <HAL_ADC_MspInit+0x274>)
 800762a:	4a51      	ldr	r2, [pc, #324]	; (8007770 <HAL_ADC_MspInit+0x278>)
 800762c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800762e:	4b4f      	ldr	r3, [pc, #316]	; (800776c <HAL_ADC_MspInit+0x274>)
 8007630:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007634:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007636:	4b4d      	ldr	r3, [pc, #308]	; (800776c <HAL_ADC_MspInit+0x274>)
 8007638:	2200      	movs	r2, #0
 800763a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800763c:	4b4b      	ldr	r3, [pc, #300]	; (800776c <HAL_ADC_MspInit+0x274>)
 800763e:	2200      	movs	r2, #0
 8007640:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8007642:	4b4a      	ldr	r3, [pc, #296]	; (800776c <HAL_ADC_MspInit+0x274>)
 8007644:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007648:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800764a:	4b48      	ldr	r3, [pc, #288]	; (800776c <HAL_ADC_MspInit+0x274>)
 800764c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007650:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007652:	4b46      	ldr	r3, [pc, #280]	; (800776c <HAL_ADC_MspInit+0x274>)
 8007654:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007658:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800765a:	4b44      	ldr	r3, [pc, #272]	; (800776c <HAL_ADC_MspInit+0x274>)
 800765c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007660:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8007662:	4b42      	ldr	r3, [pc, #264]	; (800776c <HAL_ADC_MspInit+0x274>)
 8007664:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007668:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800766a:	4b40      	ldr	r3, [pc, #256]	; (800776c <HAL_ADC_MspInit+0x274>)
 800766c:	2200      	movs	r2, #0
 800766e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8007670:	483e      	ldr	r0, [pc, #248]	; (800776c <HAL_ADC_MspInit+0x274>)
 8007672:	f000 ff9b 	bl	80085ac <HAL_DMA_Init>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d001      	beq.n	8007680 <HAL_ADC_MspInit+0x188>
      Error_Handler();
 800767c:	f7ff ff0e 	bl	800749c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	4a3a      	ldr	r2, [pc, #232]	; (800776c <HAL_ADC_MspInit+0x274>)
 8007684:	639a      	str	r2, [r3, #56]	; 0x38
 8007686:	4a39      	ldr	r2, [pc, #228]	; (800776c <HAL_ADC_MspInit+0x274>)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800768c:	e05e      	b.n	800774c <HAL_ADC_MspInit+0x254>
  else if(hadc->Instance==ADC3)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a38      	ldr	r2, [pc, #224]	; (8007774 <HAL_ADC_MspInit+0x27c>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d159      	bne.n	800774c <HAL_ADC_MspInit+0x254>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8007698:	2300      	movs	r3, #0
 800769a:	613b      	str	r3, [r7, #16]
 800769c:	4b2e      	ldr	r3, [pc, #184]	; (8007758 <HAL_ADC_MspInit+0x260>)
 800769e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076a0:	4a2d      	ldr	r2, [pc, #180]	; (8007758 <HAL_ADC_MspInit+0x260>)
 80076a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80076a6:	6453      	str	r3, [r2, #68]	; 0x44
 80076a8:	4b2b      	ldr	r3, [pc, #172]	; (8007758 <HAL_ADC_MspInit+0x260>)
 80076aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076b0:	613b      	str	r3, [r7, #16]
 80076b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80076b4:	2300      	movs	r3, #0
 80076b6:	60fb      	str	r3, [r7, #12]
 80076b8:	4b27      	ldr	r3, [pc, #156]	; (8007758 <HAL_ADC_MspInit+0x260>)
 80076ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076bc:	4a26      	ldr	r2, [pc, #152]	; (8007758 <HAL_ADC_MspInit+0x260>)
 80076be:	f043 0301 	orr.w	r3, r3, #1
 80076c2:	6313      	str	r3, [r2, #48]	; 0x30
 80076c4:	4b24      	ldr	r3, [pc, #144]	; (8007758 <HAL_ADC_MspInit+0x260>)
 80076c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076c8:	f003 0301 	and.w	r3, r3, #1
 80076cc:	60fb      	str	r3, [r7, #12]
 80076ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80076d0:	2304      	movs	r3, #4
 80076d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80076d4:	2303      	movs	r3, #3
 80076d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076d8:	2300      	movs	r3, #0
 80076da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80076dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076e0:	4619      	mov	r1, r3
 80076e2:	481e      	ldr	r0, [pc, #120]	; (800775c <HAL_ADC_MspInit+0x264>)
 80076e4:	f001 fad2 	bl	8008c8c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 80076e8:	4b23      	ldr	r3, [pc, #140]	; (8007778 <HAL_ADC_MspInit+0x280>)
 80076ea:	4a24      	ldr	r2, [pc, #144]	; (800777c <HAL_ADC_MspInit+0x284>)
 80076ec:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 80076ee:	4b22      	ldr	r3, [pc, #136]	; (8007778 <HAL_ADC_MspInit+0x280>)
 80076f0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80076f4:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80076f6:	4b20      	ldr	r3, [pc, #128]	; (8007778 <HAL_ADC_MspInit+0x280>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80076fc:	4b1e      	ldr	r3, [pc, #120]	; (8007778 <HAL_ADC_MspInit+0x280>)
 80076fe:	2200      	movs	r2, #0
 8007700:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8007702:	4b1d      	ldr	r3, [pc, #116]	; (8007778 <HAL_ADC_MspInit+0x280>)
 8007704:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007708:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800770a:	4b1b      	ldr	r3, [pc, #108]	; (8007778 <HAL_ADC_MspInit+0x280>)
 800770c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007710:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007712:	4b19      	ldr	r3, [pc, #100]	; (8007778 <HAL_ADC_MspInit+0x280>)
 8007714:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007718:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800771a:	4b17      	ldr	r3, [pc, #92]	; (8007778 <HAL_ADC_MspInit+0x280>)
 800771c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007720:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 8007722:	4b15      	ldr	r3, [pc, #84]	; (8007778 <HAL_ADC_MspInit+0x280>)
 8007724:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007728:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800772a:	4b13      	ldr	r3, [pc, #76]	; (8007778 <HAL_ADC_MspInit+0x280>)
 800772c:	2200      	movs	r2, #0
 800772e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8007730:	4811      	ldr	r0, [pc, #68]	; (8007778 <HAL_ADC_MspInit+0x280>)
 8007732:	f000 ff3b 	bl	80085ac <HAL_DMA_Init>
 8007736:	4603      	mov	r3, r0
 8007738:	2b00      	cmp	r3, #0
 800773a:	d001      	beq.n	8007740 <HAL_ADC_MspInit+0x248>
      Error_Handler();
 800773c:	f7ff feae 	bl	800749c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a0d      	ldr	r2, [pc, #52]	; (8007778 <HAL_ADC_MspInit+0x280>)
 8007744:	639a      	str	r2, [r3, #56]	; 0x38
 8007746:	4a0c      	ldr	r2, [pc, #48]	; (8007778 <HAL_ADC_MspInit+0x280>)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800774c:	bf00      	nop
 800774e:	3738      	adds	r7, #56	; 0x38
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}
 8007754:	40012000 	.word	0x40012000
 8007758:	40023800 	.word	0x40023800
 800775c:	40020000 	.word	0x40020000
 8007760:	20000278 	.word	0x20000278
 8007764:	40026410 	.word	0x40026410
 8007768:	40012100 	.word	0x40012100
 800776c:	20000320 	.word	0x20000320
 8007770:	40026440 	.word	0x40026440
 8007774:	40012200 	.word	0x40012200
 8007778:	20000130 	.word	0x20000130
 800777c:	40026428 	.word	0x40026428

08007780 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8007780:	b480      	push	{r7}
 8007782:	b085      	sub	sp, #20
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a0b      	ldr	r2, [pc, #44]	; (80077bc <HAL_TIM_PWM_MspInit+0x3c>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d10d      	bne.n	80077ae <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007792:	2300      	movs	r3, #0
 8007794:	60fb      	str	r3, [r7, #12]
 8007796:	4b0a      	ldr	r3, [pc, #40]	; (80077c0 <HAL_TIM_PWM_MspInit+0x40>)
 8007798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800779a:	4a09      	ldr	r2, [pc, #36]	; (80077c0 <HAL_TIM_PWM_MspInit+0x40>)
 800779c:	f043 0301 	orr.w	r3, r3, #1
 80077a0:	6453      	str	r3, [r2, #68]	; 0x44
 80077a2:	4b07      	ldr	r3, [pc, #28]	; (80077c0 <HAL_TIM_PWM_MspInit+0x40>)
 80077a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077a6:	f003 0301 	and.w	r3, r3, #1
 80077aa:	60fb      	str	r3, [r7, #12]
 80077ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80077ae:	bf00      	nop
 80077b0:	3714      	adds	r7, #20
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	40010000 	.word	0x40010000
 80077c0:	40023800 	.word	0x40023800

080077c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b088      	sub	sp, #32
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077cc:	f107 030c 	add.w	r3, r7, #12
 80077d0:	2200      	movs	r2, #0
 80077d2:	601a      	str	r2, [r3, #0]
 80077d4:	605a      	str	r2, [r3, #4]
 80077d6:	609a      	str	r2, [r3, #8]
 80077d8:	60da      	str	r2, [r3, #12]
 80077da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a12      	ldr	r2, [pc, #72]	; (800782c <HAL_TIM_MspPostInit+0x68>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d11e      	bne.n	8007824 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077e6:	2300      	movs	r3, #0
 80077e8:	60bb      	str	r3, [r7, #8]
 80077ea:	4b11      	ldr	r3, [pc, #68]	; (8007830 <HAL_TIM_MspPostInit+0x6c>)
 80077ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ee:	4a10      	ldr	r2, [pc, #64]	; (8007830 <HAL_TIM_MspPostInit+0x6c>)
 80077f0:	f043 0301 	orr.w	r3, r3, #1
 80077f4:	6313      	str	r3, [r2, #48]	; 0x30
 80077f6:	4b0e      	ldr	r3, [pc, #56]	; (8007830 <HAL_TIM_MspPostInit+0x6c>)
 80077f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077fa:	f003 0301 	and.w	r3, r3, #1
 80077fe:	60bb      	str	r3, [r7, #8]
 8007800:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007802:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007806:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007808:	2302      	movs	r3, #2
 800780a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800780c:	2300      	movs	r3, #0
 800780e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007810:	2300      	movs	r3, #0
 8007812:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007814:	2301      	movs	r3, #1
 8007816:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007818:	f107 030c 	add.w	r3, r7, #12
 800781c:	4619      	mov	r1, r3
 800781e:	4805      	ldr	r0, [pc, #20]	; (8007834 <HAL_TIM_MspPostInit+0x70>)
 8007820:	f001 fa34 	bl	8008c8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8007824:	bf00      	nop
 8007826:	3720      	adds	r7, #32
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	40010000 	.word	0x40010000
 8007830:	40023800 	.word	0x40023800
 8007834:	40020000 	.word	0x40020000

08007838 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8007838:	b580      	push	{r7, lr}
 800783a:	b086      	sub	sp, #24
 800783c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800783e:	1d3b      	adds	r3, r7, #4
 8007840:	2200      	movs	r2, #0
 8007842:	601a      	str	r2, [r3, #0]
 8007844:	605a      	str	r2, [r3, #4]
 8007846:	609a      	str	r2, [r3, #8]
 8007848:	60da      	str	r2, [r3, #12]
 800784a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800784c:	4b2c      	ldr	r3, [pc, #176]	; (8007900 <HAL_FSMC_MspInit+0xc8>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d151      	bne.n	80078f8 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8007854:	4b2a      	ldr	r3, [pc, #168]	; (8007900 <HAL_FSMC_MspInit+0xc8>)
 8007856:	2201      	movs	r2, #1
 8007858:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800785a:	2300      	movs	r3, #0
 800785c:	603b      	str	r3, [r7, #0]
 800785e:	4b29      	ldr	r3, [pc, #164]	; (8007904 <HAL_FSMC_MspInit+0xcc>)
 8007860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007862:	4a28      	ldr	r2, [pc, #160]	; (8007904 <HAL_FSMC_MspInit+0xcc>)
 8007864:	f043 0301 	orr.w	r3, r3, #1
 8007868:	6393      	str	r3, [r2, #56]	; 0x38
 800786a:	4b26      	ldr	r3, [pc, #152]	; (8007904 <HAL_FSMC_MspInit+0xcc>)
 800786c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800786e:	f003 0301 	and.w	r3, r3, #1
 8007872:	603b      	str	r3, [r7, #0]
 8007874:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8007876:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800787a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800787c:	2302      	movs	r3, #2
 800787e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007880:	2300      	movs	r3, #0
 8007882:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007884:	2303      	movs	r3, #3
 8007886:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8007888:	230c      	movs	r3, #12
 800788a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800788c:	1d3b      	adds	r3, r7, #4
 800788e:	4619      	mov	r1, r3
 8007890:	481d      	ldr	r0, [pc, #116]	; (8007908 <HAL_FSMC_MspInit+0xd0>)
 8007892:	f001 f9fb 	bl	8008c8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8007896:	f64f 7380 	movw	r3, #65408	; 0xff80
 800789a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800789c:	2302      	movs	r3, #2
 800789e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078a0:	2300      	movs	r3, #0
 80078a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078a4:	2303      	movs	r3, #3
 80078a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80078a8:	230c      	movs	r3, #12
 80078aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80078ac:	1d3b      	adds	r3, r7, #4
 80078ae:	4619      	mov	r1, r3
 80078b0:	4816      	ldr	r0, [pc, #88]	; (800790c <HAL_FSMC_MspInit+0xd4>)
 80078b2:	f001 f9eb 	bl	8008c8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80078b6:	f24c 7333 	movw	r3, #50995	; 0xc733
 80078ba:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078bc:	2302      	movs	r3, #2
 80078be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078c0:	2300      	movs	r3, #0
 80078c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078c4:	2303      	movs	r3, #3
 80078c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80078c8:	230c      	movs	r3, #12
 80078ca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80078cc:	1d3b      	adds	r3, r7, #4
 80078ce:	4619      	mov	r1, r3
 80078d0:	480f      	ldr	r0, [pc, #60]	; (8007910 <HAL_FSMC_MspInit+0xd8>)
 80078d2:	f001 f9db 	bl	8008c8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80078d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80078da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078dc:	2302      	movs	r3, #2
 80078de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078e0:	2300      	movs	r3, #0
 80078e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078e4:	2303      	movs	r3, #3
 80078e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80078e8:	230c      	movs	r3, #12
 80078ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80078ec:	1d3b      	adds	r3, r7, #4
 80078ee:	4619      	mov	r1, r3
 80078f0:	4808      	ldr	r0, [pc, #32]	; (8007914 <HAL_FSMC_MspInit+0xdc>)
 80078f2:	f001 f9cb 	bl	8008c8c <HAL_GPIO_Init>
 80078f6:	e000      	b.n	80078fa <HAL_FSMC_MspInit+0xc2>
    return;
 80078f8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80078fa:	3718      	adds	r7, #24
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}
 8007900:	200000cc 	.word	0x200000cc
 8007904:	40023800 	.word	0x40023800
 8007908:	40021400 	.word	0x40021400
 800790c:	40021000 	.word	0x40021000
 8007910:	40020c00 	.word	0x40020c00
 8007914:	40021800 	.word	0x40021800

08007918 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8007920:	f7ff ff8a 	bl	8007838 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8007924:	bf00      	nop
 8007926:	3708      	adds	r7, #8
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8007930:	f001 ffae 	bl	8009890 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007934:	e7fe      	b.n	8007934 <NMI_Handler+0x8>

08007936 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007936:	b480      	push	{r7}
 8007938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800793a:	e7fe      	b.n	800793a <HardFault_Handler+0x4>

0800793c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800793c:	b480      	push	{r7}
 800793e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007940:	e7fe      	b.n	8007940 <MemManage_Handler+0x4>

08007942 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007942:	b480      	push	{r7}
 8007944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007946:	e7fe      	b.n	8007946 <BusFault_Handler+0x4>

08007948 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007948:	b480      	push	{r7}
 800794a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800794c:	e7fe      	b.n	800794c <UsageFault_Handler+0x4>

0800794e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800794e:	b480      	push	{r7}
 8007950:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007952:	bf00      	nop
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800795c:	b480      	push	{r7}
 800795e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007960:	bf00      	nop
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr

0800796a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800796a:	b480      	push	{r7}
 800796c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800796e:	bf00      	nop
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr

08007978 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800797c:	f000 f8ae 	bl	8007adc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007980:	bf00      	nop
 8007982:	bd80      	pop	{r7, pc}

08007984 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007988:	4802      	ldr	r0, [pc, #8]	; (8007994 <DMA2_Stream0_IRQHandler+0x10>)
 800798a:	f000 ff15 	bl	80087b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800798e:	bf00      	nop
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	20000278 	.word	0x20000278

08007998 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800799c:	4802      	ldr	r0, [pc, #8]	; (80079a8 <DMA2_Stream1_IRQHandler+0x10>)
 800799e:	f000 ff0b 	bl	80087b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80079a2:	bf00      	nop
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	20000130 	.word	0x20000130

080079ac <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80079b0:	4802      	ldr	r0, [pc, #8]	; (80079bc <DMA2_Stream2_IRQHandler+0x10>)
 80079b2:	f000 ff01 	bl	80087b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80079b6:	bf00      	nop
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	20000320 	.word	0x20000320

080079c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80079c0:	b480      	push	{r7}
 80079c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80079c4:	4b06      	ldr	r3, [pc, #24]	; (80079e0 <SystemInit+0x20>)
 80079c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079ca:	4a05      	ldr	r2, [pc, #20]	; (80079e0 <SystemInit+0x20>)
 80079cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80079d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80079d4:	bf00      	nop
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	e000ed00 	.word	0xe000ed00

080079e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80079e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007a1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80079e8:	480d      	ldr	r0, [pc, #52]	; (8007a20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80079ea:	490e      	ldr	r1, [pc, #56]	; (8007a24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80079ec:	4a0e      	ldr	r2, [pc, #56]	; (8007a28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80079ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80079f0:	e002      	b.n	80079f8 <LoopCopyDataInit>

080079f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80079f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80079f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80079f6:	3304      	adds	r3, #4

080079f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80079f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80079fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80079fc:	d3f9      	bcc.n	80079f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80079fe:	4a0b      	ldr	r2, [pc, #44]	; (8007a2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8007a00:	4c0b      	ldr	r4, [pc, #44]	; (8007a30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8007a02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007a04:	e001      	b.n	8007a0a <LoopFillZerobss>

08007a06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007a06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007a08:	3204      	adds	r2, #4

08007a0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007a0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007a0c:	d3fb      	bcc.n	8007a06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007a0e:	f7ff ffd7 	bl	80079c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007a12:	f002 fc9d 	bl	800a350 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007a16:	f7ff f95b 	bl	8006cd0 <main>
  bx  lr    
 8007a1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007a1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007a20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007a24:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8007a28:	0800be48 	.word	0x0800be48
  ldr r2, =_sbss
 8007a2c:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8007a30:	20000384 	.word	0x20000384

08007a34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007a34:	e7fe      	b.n	8007a34 <ADC_IRQHandler>
	...

08007a38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007a3c:	4b0e      	ldr	r3, [pc, #56]	; (8007a78 <HAL_Init+0x40>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a0d      	ldr	r2, [pc, #52]	; (8007a78 <HAL_Init+0x40>)
 8007a42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007a46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007a48:	4b0b      	ldr	r3, [pc, #44]	; (8007a78 <HAL_Init+0x40>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a0a      	ldr	r2, [pc, #40]	; (8007a78 <HAL_Init+0x40>)
 8007a4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007a52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007a54:	4b08      	ldr	r3, [pc, #32]	; (8007a78 <HAL_Init+0x40>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a07      	ldr	r2, [pc, #28]	; (8007a78 <HAL_Init+0x40>)
 8007a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007a60:	2003      	movs	r0, #3
 8007a62:	f000 fd61 	bl	8008528 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007a66:	2000      	movs	r0, #0
 8007a68:	f000 f808 	bl	8007a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007a6c:	f7ff fd1c 	bl	80074a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop
 8007a78:	40023c00 	.word	0x40023c00

08007a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b082      	sub	sp, #8
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007a84:	4b12      	ldr	r3, [pc, #72]	; (8007ad0 <HAL_InitTick+0x54>)
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	4b12      	ldr	r3, [pc, #72]	; (8007ad4 <HAL_InitTick+0x58>)
 8007a8a:	781b      	ldrb	r3, [r3, #0]
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007a92:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f000 fd79 	bl	8008592 <HAL_SYSTICK_Config>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d001      	beq.n	8007aaa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	e00e      	b.n	8007ac8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2b0f      	cmp	r3, #15
 8007aae:	d80a      	bhi.n	8007ac6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	6879      	ldr	r1, [r7, #4]
 8007ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab8:	f000 fd41 	bl	800853e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007abc:	4a06      	ldr	r2, [pc, #24]	; (8007ad8 <HAL_InitTick+0x5c>)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	e000      	b.n	8007ac8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007ac6:	2301      	movs	r3, #1
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3708      	adds	r7, #8
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	20000038 	.word	0x20000038
 8007ad4:	20000040 	.word	0x20000040
 8007ad8:	2000003c 	.word	0x2000003c

08007adc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007adc:	b480      	push	{r7}
 8007ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007ae0:	4b06      	ldr	r3, [pc, #24]	; (8007afc <HAL_IncTick+0x20>)
 8007ae2:	781b      	ldrb	r3, [r3, #0]
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	4b06      	ldr	r3, [pc, #24]	; (8007b00 <HAL_IncTick+0x24>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4413      	add	r3, r2
 8007aec:	4a04      	ldr	r2, [pc, #16]	; (8007b00 <HAL_IncTick+0x24>)
 8007aee:	6013      	str	r3, [r2, #0]
}
 8007af0:	bf00      	nop
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
 8007afa:	bf00      	nop
 8007afc:	20000040 	.word	0x20000040
 8007b00:	20000380 	.word	0x20000380

08007b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007b04:	b480      	push	{r7}
 8007b06:	af00      	add	r7, sp, #0
  return uwTick;
 8007b08:	4b03      	ldr	r3, [pc, #12]	; (8007b18 <HAL_GetTick+0x14>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr
 8007b16:	bf00      	nop
 8007b18:	20000380 	.word	0x20000380

08007b1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007b24:	f7ff ffee 	bl	8007b04 <HAL_GetTick>
 8007b28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b34:	d005      	beq.n	8007b42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007b36:	4b0a      	ldr	r3, [pc, #40]	; (8007b60 <HAL_Delay+0x44>)
 8007b38:	781b      	ldrb	r3, [r3, #0]
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	4413      	add	r3, r2
 8007b40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007b42:	bf00      	nop
 8007b44:	f7ff ffde 	bl	8007b04 <HAL_GetTick>
 8007b48:	4602      	mov	r2, r0
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	1ad3      	subs	r3, r2, r3
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d8f7      	bhi.n	8007b44 <HAL_Delay+0x28>
  {
  }
}
 8007b54:	bf00      	nop
 8007b56:	bf00      	nop
 8007b58:	3710      	adds	r7, #16
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}
 8007b5e:	bf00      	nop
 8007b60:	20000040 	.word	0x20000040

08007b64 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b084      	sub	sp, #16
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d101      	bne.n	8007b7a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e033      	b.n	8007be2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d109      	bne.n	8007b96 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f7ff fcb8 	bl	80074f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9a:	f003 0310 	and.w	r3, r3, #16
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d118      	bne.n	8007bd4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ba6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007baa:	f023 0302 	bic.w	r3, r3, #2
 8007bae:	f043 0202 	orr.w	r2, r3, #2
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 fa68 	bl	800808c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc6:	f023 0303 	bic.w	r3, r3, #3
 8007bca:	f043 0201 	orr.w	r2, r3, #1
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	641a      	str	r2, [r3, #64]	; 0x40
 8007bd2:	e001      	b.n	8007bd8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3710      	adds	r7, #16
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
	...

08007bec <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b086      	sub	sp, #24
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d101      	bne.n	8007c0a <HAL_ADC_Start_DMA+0x1e>
 8007c06:	2302      	movs	r3, #2
 8007c08:	e0e9      	b.n	8007dde <HAL_ADC_Start_DMA+0x1f2>
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	f003 0301 	and.w	r3, r3, #1
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d018      	beq.n	8007c52 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	689a      	ldr	r2, [r3, #8]
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f042 0201 	orr.w	r2, r2, #1
 8007c2e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007c30:	4b6d      	ldr	r3, [pc, #436]	; (8007de8 <HAL_ADC_Start_DMA+0x1fc>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a6d      	ldr	r2, [pc, #436]	; (8007dec <HAL_ADC_Start_DMA+0x200>)
 8007c36:	fba2 2303 	umull	r2, r3, r2, r3
 8007c3a:	0c9a      	lsrs	r2, r3, #18
 8007c3c:	4613      	mov	r3, r2
 8007c3e:	005b      	lsls	r3, r3, #1
 8007c40:	4413      	add	r3, r2
 8007c42:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007c44:	e002      	b.n	8007c4c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1f9      	bne.n	8007c46 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c60:	d107      	bne.n	8007c72 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	689a      	ldr	r2, [r3, #8]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007c70:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	f003 0301 	and.w	r3, r3, #1
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	f040 80a1 	bne.w	8007dc4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c86:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007c8a:	f023 0301 	bic.w	r3, r3, #1
 8007c8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d007      	beq.n	8007cb4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ca8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007cac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cc0:	d106      	bne.n	8007cd0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cc6:	f023 0206 	bic.w	r2, r3, #6
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	645a      	str	r2, [r3, #68]	; 0x44
 8007cce:	e002      	b.n	8007cd6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007cde:	4b44      	ldr	r3, [pc, #272]	; (8007df0 <HAL_ADC_Start_DMA+0x204>)
 8007ce0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce6:	4a43      	ldr	r2, [pc, #268]	; (8007df4 <HAL_ADC_Start_DMA+0x208>)
 8007ce8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cee:	4a42      	ldr	r2, [pc, #264]	; (8007df8 <HAL_ADC_Start_DMA+0x20c>)
 8007cf0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf6:	4a41      	ldr	r2, [pc, #260]	; (8007dfc <HAL_ADC_Start_DMA+0x210>)
 8007cf8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007d02:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	685a      	ldr	r2, [r3, #4]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007d12:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	689a      	ldr	r2, [r3, #8]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d22:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	334c      	adds	r3, #76	; 0x4c
 8007d2e:	4619      	mov	r1, r3
 8007d30:	68ba      	ldr	r2, [r7, #8]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f000 fce8 	bl	8008708 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	f003 031f 	and.w	r3, r3, #31
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d12a      	bne.n	8007d9a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a2d      	ldr	r2, [pc, #180]	; (8007e00 <HAL_ADC_Start_DMA+0x214>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d015      	beq.n	8007d7a <HAL_ADC_Start_DMA+0x18e>
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a2c      	ldr	r2, [pc, #176]	; (8007e04 <HAL_ADC_Start_DMA+0x218>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d105      	bne.n	8007d64 <HAL_ADC_Start_DMA+0x178>
 8007d58:	4b25      	ldr	r3, [pc, #148]	; (8007df0 <HAL_ADC_Start_DMA+0x204>)
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	f003 031f 	and.w	r3, r3, #31
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00a      	beq.n	8007d7a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a27      	ldr	r2, [pc, #156]	; (8007e08 <HAL_ADC_Start_DMA+0x21c>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d136      	bne.n	8007ddc <HAL_ADC_Start_DMA+0x1f0>
 8007d6e:	4b20      	ldr	r3, [pc, #128]	; (8007df0 <HAL_ADC_Start_DMA+0x204>)
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	f003 0310 	and.w	r3, r3, #16
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d130      	bne.n	8007ddc <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d129      	bne.n	8007ddc <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	689a      	ldr	r2, [r3, #8]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007d96:	609a      	str	r2, [r3, #8]
 8007d98:	e020      	b.n	8007ddc <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a18      	ldr	r2, [pc, #96]	; (8007e00 <HAL_ADC_Start_DMA+0x214>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d11b      	bne.n	8007ddc <HAL_ADC_Start_DMA+0x1f0>
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	689b      	ldr	r3, [r3, #8]
 8007daa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d114      	bne.n	8007ddc <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	689a      	ldr	r2, [r3, #8]
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007dc0:	609a      	str	r2, [r3, #8]
 8007dc2:	e00b      	b.n	8007ddc <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dc8:	f043 0210 	orr.w	r2, r3, #16
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dd4:	f043 0201 	orr.w	r2, r3, #1
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3718      	adds	r7, #24
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}
 8007de6:	bf00      	nop
 8007de8:	20000038 	.word	0x20000038
 8007dec:	431bde83 	.word	0x431bde83
 8007df0:	40012300 	.word	0x40012300
 8007df4:	08008285 	.word	0x08008285
 8007df8:	0800833f 	.word	0x0800833f
 8007dfc:	0800835b 	.word	0x0800835b
 8007e00:	40012000 	.word	0x40012000
 8007e04:	40012100 	.word	0x40012100
 8007e08:	40012200 	.word	0x40012200

08007e0c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b083      	sub	sp, #12
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8007e14:	bf00      	nop
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8007e28:	bf00      	nop
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b083      	sub	sp, #12
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007e3c:	bf00      	nop
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b085      	sub	sp, #20
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007e52:	2300      	movs	r3, #0
 8007e54:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d101      	bne.n	8007e64 <HAL_ADC_ConfigChannel+0x1c>
 8007e60:	2302      	movs	r3, #2
 8007e62:	e105      	b.n	8008070 <HAL_ADC_ConfigChannel+0x228>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2b09      	cmp	r3, #9
 8007e72:	d925      	bls.n	8007ec0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	68d9      	ldr	r1, [r3, #12]
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	461a      	mov	r2, r3
 8007e82:	4613      	mov	r3, r2
 8007e84:	005b      	lsls	r3, r3, #1
 8007e86:	4413      	add	r3, r2
 8007e88:	3b1e      	subs	r3, #30
 8007e8a:	2207      	movs	r2, #7
 8007e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e90:	43da      	mvns	r2, r3
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	400a      	ands	r2, r1
 8007e98:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	68d9      	ldr	r1, [r3, #12]
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	689a      	ldr	r2, [r3, #8]
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	4618      	mov	r0, r3
 8007eac:	4603      	mov	r3, r0
 8007eae:	005b      	lsls	r3, r3, #1
 8007eb0:	4403      	add	r3, r0
 8007eb2:	3b1e      	subs	r3, #30
 8007eb4:	409a      	lsls	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	430a      	orrs	r2, r1
 8007ebc:	60da      	str	r2, [r3, #12]
 8007ebe:	e022      	b.n	8007f06 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	6919      	ldr	r1, [r3, #16]
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	461a      	mov	r2, r3
 8007ece:	4613      	mov	r3, r2
 8007ed0:	005b      	lsls	r3, r3, #1
 8007ed2:	4413      	add	r3, r2
 8007ed4:	2207      	movs	r2, #7
 8007ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eda:	43da      	mvns	r2, r3
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	400a      	ands	r2, r1
 8007ee2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	6919      	ldr	r1, [r3, #16]
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	689a      	ldr	r2, [r3, #8]
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	005b      	lsls	r3, r3, #1
 8007efa:	4403      	add	r3, r0
 8007efc:	409a      	lsls	r2, r3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	430a      	orrs	r2, r1
 8007f04:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	2b06      	cmp	r3, #6
 8007f0c:	d824      	bhi.n	8007f58 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	685a      	ldr	r2, [r3, #4]
 8007f18:	4613      	mov	r3, r2
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	4413      	add	r3, r2
 8007f1e:	3b05      	subs	r3, #5
 8007f20:	221f      	movs	r2, #31
 8007f22:	fa02 f303 	lsl.w	r3, r2, r3
 8007f26:	43da      	mvns	r2, r3
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	400a      	ands	r2, r1
 8007f2e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	685a      	ldr	r2, [r3, #4]
 8007f42:	4613      	mov	r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	4413      	add	r3, r2
 8007f48:	3b05      	subs	r3, #5
 8007f4a:	fa00 f203 	lsl.w	r2, r0, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	430a      	orrs	r2, r1
 8007f54:	635a      	str	r2, [r3, #52]	; 0x34
 8007f56:	e04c      	b.n	8007ff2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	2b0c      	cmp	r3, #12
 8007f5e:	d824      	bhi.n	8007faa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	685a      	ldr	r2, [r3, #4]
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	4413      	add	r3, r2
 8007f70:	3b23      	subs	r3, #35	; 0x23
 8007f72:	221f      	movs	r2, #31
 8007f74:	fa02 f303 	lsl.w	r3, r2, r3
 8007f78:	43da      	mvns	r2, r3
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	400a      	ands	r2, r1
 8007f80:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	4618      	mov	r0, r3
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	685a      	ldr	r2, [r3, #4]
 8007f94:	4613      	mov	r3, r2
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	4413      	add	r3, r2
 8007f9a:	3b23      	subs	r3, #35	; 0x23
 8007f9c:	fa00 f203 	lsl.w	r2, r0, r3
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	430a      	orrs	r2, r1
 8007fa6:	631a      	str	r2, [r3, #48]	; 0x30
 8007fa8:	e023      	b.n	8007ff2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	685a      	ldr	r2, [r3, #4]
 8007fb4:	4613      	mov	r3, r2
 8007fb6:	009b      	lsls	r3, r3, #2
 8007fb8:	4413      	add	r3, r2
 8007fba:	3b41      	subs	r3, #65	; 0x41
 8007fbc:	221f      	movs	r2, #31
 8007fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc2:	43da      	mvns	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	400a      	ands	r2, r1
 8007fca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	4618      	mov	r0, r3
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	685a      	ldr	r2, [r3, #4]
 8007fde:	4613      	mov	r3, r2
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	4413      	add	r3, r2
 8007fe4:	3b41      	subs	r3, #65	; 0x41
 8007fe6:	fa00 f203 	lsl.w	r2, r0, r3
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	430a      	orrs	r2, r1
 8007ff0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007ff2:	4b22      	ldr	r3, [pc, #136]	; (800807c <HAL_ADC_ConfigChannel+0x234>)
 8007ff4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a21      	ldr	r2, [pc, #132]	; (8008080 <HAL_ADC_ConfigChannel+0x238>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d109      	bne.n	8008014 <HAL_ADC_ConfigChannel+0x1cc>
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	2b12      	cmp	r3, #18
 8008006:	d105      	bne.n	8008014 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a19      	ldr	r2, [pc, #100]	; (8008080 <HAL_ADC_ConfigChannel+0x238>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d123      	bne.n	8008066 <HAL_ADC_ConfigChannel+0x21e>
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	2b10      	cmp	r3, #16
 8008024:	d003      	beq.n	800802e <HAL_ADC_ConfigChannel+0x1e6>
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	2b11      	cmp	r3, #17
 800802c:	d11b      	bne.n	8008066 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2b10      	cmp	r3, #16
 8008040:	d111      	bne.n	8008066 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8008042:	4b10      	ldr	r3, [pc, #64]	; (8008084 <HAL_ADC_ConfigChannel+0x23c>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a10      	ldr	r2, [pc, #64]	; (8008088 <HAL_ADC_ConfigChannel+0x240>)
 8008048:	fba2 2303 	umull	r2, r3, r2, r3
 800804c:	0c9a      	lsrs	r2, r3, #18
 800804e:	4613      	mov	r3, r2
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	4413      	add	r3, r2
 8008054:	005b      	lsls	r3, r3, #1
 8008056:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008058:	e002      	b.n	8008060 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	3b01      	subs	r3, #1
 800805e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d1f9      	bne.n	800805a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800806e:	2300      	movs	r3, #0
}
 8008070:	4618      	mov	r0, r3
 8008072:	3714      	adds	r7, #20
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr
 800807c:	40012300 	.word	0x40012300
 8008080:	40012000 	.word	0x40012000
 8008084:	20000038 	.word	0x20000038
 8008088:	431bde83 	.word	0x431bde83

0800808c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800808c:	b480      	push	{r7}
 800808e:	b085      	sub	sp, #20
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008094:	4b79      	ldr	r3, [pc, #484]	; (800827c <ADC_Init+0x1f0>)
 8008096:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	685a      	ldr	r2, [r3, #4]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	431a      	orrs	r2, r3
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	685a      	ldr	r2, [r3, #4]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80080c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	6859      	ldr	r1, [r3, #4]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	691b      	ldr	r3, [r3, #16]
 80080cc:	021a      	lsls	r2, r3, #8
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	430a      	orrs	r2, r1
 80080d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	685a      	ldr	r2, [r3, #4]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80080e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	6859      	ldr	r1, [r3, #4]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	689a      	ldr	r2, [r3, #8]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	430a      	orrs	r2, r1
 80080f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	689a      	ldr	r2, [r3, #8]
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008106:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	6899      	ldr	r1, [r3, #8]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	68da      	ldr	r2, [r3, #12]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	430a      	orrs	r2, r1
 8008118:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800811e:	4a58      	ldr	r2, [pc, #352]	; (8008280 <ADC_Init+0x1f4>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d022      	beq.n	800816a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689a      	ldr	r2, [r3, #8]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008132:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	6899      	ldr	r1, [r3, #8]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	430a      	orrs	r2, r1
 8008144:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	689a      	ldr	r2, [r3, #8]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008154:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	6899      	ldr	r1, [r3, #8]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	430a      	orrs	r2, r1
 8008166:	609a      	str	r2, [r3, #8]
 8008168:	e00f      	b.n	800818a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	689a      	ldr	r2, [r3, #8]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008178:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	689a      	ldr	r2, [r3, #8]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008188:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	689a      	ldr	r2, [r3, #8]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f022 0202 	bic.w	r2, r2, #2
 8008198:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	6899      	ldr	r1, [r3, #8]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	7e1b      	ldrb	r3, [r3, #24]
 80081a4:	005a      	lsls	r2, r3, #1
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	430a      	orrs	r2, r1
 80081ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d01b      	beq.n	80081f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	685a      	ldr	r2, [r3, #4]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	685a      	ldr	r2, [r3, #4]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80081d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	6859      	ldr	r1, [r3, #4]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e2:	3b01      	subs	r3, #1
 80081e4:	035a      	lsls	r2, r3, #13
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	430a      	orrs	r2, r1
 80081ec:	605a      	str	r2, [r3, #4]
 80081ee:	e007      	b.n	8008200 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	685a      	ldr	r2, [r3, #4]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80081fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800820e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	69db      	ldr	r3, [r3, #28]
 800821a:	3b01      	subs	r3, #1
 800821c:	051a      	lsls	r2, r3, #20
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	430a      	orrs	r2, r1
 8008224:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	689a      	ldr	r2, [r3, #8]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008234:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	6899      	ldr	r1, [r3, #8]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008242:	025a      	lsls	r2, r3, #9
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	430a      	orrs	r2, r1
 800824a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	689a      	ldr	r2, [r3, #8]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800825a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	6899      	ldr	r1, [r3, #8]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	695b      	ldr	r3, [r3, #20]
 8008266:	029a      	lsls	r2, r3, #10
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	430a      	orrs	r2, r1
 800826e:	609a      	str	r2, [r3, #8]
}
 8008270:	bf00      	nop
 8008272:	3714      	adds	r7, #20
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr
 800827c:	40012300 	.word	0x40012300
 8008280:	0f000001 	.word	0x0f000001

08008284 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008290:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008296:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800829a:	2b00      	cmp	r3, #0
 800829c:	d13c      	bne.n	8008318 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d12b      	bne.n	8008310 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d127      	bne.n	8008310 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d006      	beq.n	80082dc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d119      	bne.n	8008310 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	685a      	ldr	r2, [r3, #4]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f022 0220 	bic.w	r2, r2, #32
 80082ea:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008300:	2b00      	cmp	r3, #0
 8008302:	d105      	bne.n	8008310 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008308:	f043 0201 	orr.w	r2, r3, #1
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008310:	68f8      	ldr	r0, [r7, #12]
 8008312:	f7ff fd7b 	bl	8007e0c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008316:	e00e      	b.n	8008336 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831c:	f003 0310 	and.w	r3, r3, #16
 8008320:	2b00      	cmp	r3, #0
 8008322:	d003      	beq.n	800832c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008324:	68f8      	ldr	r0, [r7, #12]
 8008326:	f7ff fd85 	bl	8007e34 <HAL_ADC_ErrorCallback>
}
 800832a:	e004      	b.n	8008336 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	4798      	blx	r3
}
 8008336:	bf00      	nop
 8008338:	3710      	adds	r7, #16
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}

0800833e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800833e:	b580      	push	{r7, lr}
 8008340:	b084      	sub	sp, #16
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800834c:	68f8      	ldr	r0, [r7, #12]
 800834e:	f7ff fd67 	bl	8007e20 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008352:	bf00      	nop
 8008354:	3710      	adds	r7, #16
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800835a:	b580      	push	{r7, lr}
 800835c:	b084      	sub	sp, #16
 800835e:	af00      	add	r7, sp, #0
 8008360:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008366:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2240      	movs	r2, #64	; 0x40
 800836c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008372:	f043 0204 	orr.w	r2, r3, #4
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800837a:	68f8      	ldr	r0, [r7, #12]
 800837c:	f7ff fd5a 	bl	8007e34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008380:	bf00      	nop
 8008382:	3710      	adds	r7, #16
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f003 0307 	and.w	r3, r3, #7
 8008396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008398:	4b0c      	ldr	r3, [pc, #48]	; (80083cc <__NVIC_SetPriorityGrouping+0x44>)
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800839e:	68ba      	ldr	r2, [r7, #8]
 80083a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80083a4:	4013      	ands	r3, r2
 80083a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80083b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80083b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80083ba:	4a04      	ldr	r2, [pc, #16]	; (80083cc <__NVIC_SetPriorityGrouping+0x44>)
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	60d3      	str	r3, [r2, #12]
}
 80083c0:	bf00      	nop
 80083c2:	3714      	adds	r7, #20
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr
 80083cc:	e000ed00 	.word	0xe000ed00

080083d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80083d0:	b480      	push	{r7}
 80083d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80083d4:	4b04      	ldr	r3, [pc, #16]	; (80083e8 <__NVIC_GetPriorityGrouping+0x18>)
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	0a1b      	lsrs	r3, r3, #8
 80083da:	f003 0307 	and.w	r3, r3, #7
}
 80083de:	4618      	mov	r0, r3
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr
 80083e8:	e000ed00 	.word	0xe000ed00

080083ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	4603      	mov	r3, r0
 80083f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80083f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	db0b      	blt.n	8008416 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80083fe:	79fb      	ldrb	r3, [r7, #7]
 8008400:	f003 021f 	and.w	r2, r3, #31
 8008404:	4907      	ldr	r1, [pc, #28]	; (8008424 <__NVIC_EnableIRQ+0x38>)
 8008406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800840a:	095b      	lsrs	r3, r3, #5
 800840c:	2001      	movs	r0, #1
 800840e:	fa00 f202 	lsl.w	r2, r0, r2
 8008412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008416:	bf00      	nop
 8008418:	370c      	adds	r7, #12
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr
 8008422:	bf00      	nop
 8008424:	e000e100 	.word	0xe000e100

08008428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	4603      	mov	r3, r0
 8008430:	6039      	str	r1, [r7, #0]
 8008432:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008438:	2b00      	cmp	r3, #0
 800843a:	db0a      	blt.n	8008452 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	b2da      	uxtb	r2, r3
 8008440:	490c      	ldr	r1, [pc, #48]	; (8008474 <__NVIC_SetPriority+0x4c>)
 8008442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008446:	0112      	lsls	r2, r2, #4
 8008448:	b2d2      	uxtb	r2, r2
 800844a:	440b      	add	r3, r1
 800844c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008450:	e00a      	b.n	8008468 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	b2da      	uxtb	r2, r3
 8008456:	4908      	ldr	r1, [pc, #32]	; (8008478 <__NVIC_SetPriority+0x50>)
 8008458:	79fb      	ldrb	r3, [r7, #7]
 800845a:	f003 030f 	and.w	r3, r3, #15
 800845e:	3b04      	subs	r3, #4
 8008460:	0112      	lsls	r2, r2, #4
 8008462:	b2d2      	uxtb	r2, r2
 8008464:	440b      	add	r3, r1
 8008466:	761a      	strb	r2, [r3, #24]
}
 8008468:	bf00      	nop
 800846a:	370c      	adds	r7, #12
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr
 8008474:	e000e100 	.word	0xe000e100
 8008478:	e000ed00 	.word	0xe000ed00

0800847c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800847c:	b480      	push	{r7}
 800847e:	b089      	sub	sp, #36	; 0x24
 8008480:	af00      	add	r7, sp, #0
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	60b9      	str	r1, [r7, #8]
 8008486:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f003 0307 	and.w	r3, r3, #7
 800848e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	f1c3 0307 	rsb	r3, r3, #7
 8008496:	2b04      	cmp	r3, #4
 8008498:	bf28      	it	cs
 800849a:	2304      	movcs	r3, #4
 800849c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800849e:	69fb      	ldr	r3, [r7, #28]
 80084a0:	3304      	adds	r3, #4
 80084a2:	2b06      	cmp	r3, #6
 80084a4:	d902      	bls.n	80084ac <NVIC_EncodePriority+0x30>
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	3b03      	subs	r3, #3
 80084aa:	e000      	b.n	80084ae <NVIC_EncodePriority+0x32>
 80084ac:	2300      	movs	r3, #0
 80084ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084b0:	f04f 32ff 	mov.w	r2, #4294967295
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	fa02 f303 	lsl.w	r3, r2, r3
 80084ba:	43da      	mvns	r2, r3
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	401a      	ands	r2, r3
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80084c4:	f04f 31ff 	mov.w	r1, #4294967295
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	fa01 f303 	lsl.w	r3, r1, r3
 80084ce:	43d9      	mvns	r1, r3
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084d4:	4313      	orrs	r3, r2
         );
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3724      	adds	r7, #36	; 0x24
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr
	...

080084e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b082      	sub	sp, #8
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	3b01      	subs	r3, #1
 80084f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80084f4:	d301      	bcc.n	80084fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80084f6:	2301      	movs	r3, #1
 80084f8:	e00f      	b.n	800851a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80084fa:	4a0a      	ldr	r2, [pc, #40]	; (8008524 <SysTick_Config+0x40>)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	3b01      	subs	r3, #1
 8008500:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008502:	210f      	movs	r1, #15
 8008504:	f04f 30ff 	mov.w	r0, #4294967295
 8008508:	f7ff ff8e 	bl	8008428 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800850c:	4b05      	ldr	r3, [pc, #20]	; (8008524 <SysTick_Config+0x40>)
 800850e:	2200      	movs	r2, #0
 8008510:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008512:	4b04      	ldr	r3, [pc, #16]	; (8008524 <SysTick_Config+0x40>)
 8008514:	2207      	movs	r2, #7
 8008516:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008518:	2300      	movs	r3, #0
}
 800851a:	4618      	mov	r0, r3
 800851c:	3708      	adds	r7, #8
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	e000e010 	.word	0xe000e010

08008528 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b082      	sub	sp, #8
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f7ff ff29 	bl	8008388 <__NVIC_SetPriorityGrouping>
}
 8008536:	bf00      	nop
 8008538:	3708      	adds	r7, #8
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}

0800853e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800853e:	b580      	push	{r7, lr}
 8008540:	b086      	sub	sp, #24
 8008542:	af00      	add	r7, sp, #0
 8008544:	4603      	mov	r3, r0
 8008546:	60b9      	str	r1, [r7, #8]
 8008548:	607a      	str	r2, [r7, #4]
 800854a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800854c:	2300      	movs	r3, #0
 800854e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008550:	f7ff ff3e 	bl	80083d0 <__NVIC_GetPriorityGrouping>
 8008554:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	68b9      	ldr	r1, [r7, #8]
 800855a:	6978      	ldr	r0, [r7, #20]
 800855c:	f7ff ff8e 	bl	800847c <NVIC_EncodePriority>
 8008560:	4602      	mov	r2, r0
 8008562:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008566:	4611      	mov	r1, r2
 8008568:	4618      	mov	r0, r3
 800856a:	f7ff ff5d 	bl	8008428 <__NVIC_SetPriority>
}
 800856e:	bf00      	nop
 8008570:	3718      	adds	r7, #24
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b082      	sub	sp, #8
 800857a:	af00      	add	r7, sp, #0
 800857c:	4603      	mov	r3, r0
 800857e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008584:	4618      	mov	r0, r3
 8008586:	f7ff ff31 	bl	80083ec <__NVIC_EnableIRQ>
}
 800858a:	bf00      	nop
 800858c:	3708      	adds	r7, #8
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}

08008592 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008592:	b580      	push	{r7, lr}
 8008594:	b082      	sub	sp, #8
 8008596:	af00      	add	r7, sp, #0
 8008598:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f7ff ffa2 	bl	80084e4 <SysTick_Config>
 80085a0:	4603      	mov	r3, r0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3708      	adds	r7, #8
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}
	...

080085ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80085b4:	2300      	movs	r3, #0
 80085b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80085b8:	f7ff faa4 	bl	8007b04 <HAL_GetTick>
 80085bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d101      	bne.n	80085c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80085c4:	2301      	movs	r3, #1
 80085c6:	e099      	b.n	80086fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2202      	movs	r2, #2
 80085d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f022 0201 	bic.w	r2, r2, #1
 80085e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80085e8:	e00f      	b.n	800860a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80085ea:	f7ff fa8b 	bl	8007b04 <HAL_GetTick>
 80085ee:	4602      	mov	r2, r0
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	1ad3      	subs	r3, r2, r3
 80085f4:	2b05      	cmp	r3, #5
 80085f6:	d908      	bls.n	800860a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2220      	movs	r2, #32
 80085fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2203      	movs	r2, #3
 8008602:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8008606:	2303      	movs	r3, #3
 8008608:	e078      	b.n	80086fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f003 0301 	and.w	r3, r3, #1
 8008614:	2b00      	cmp	r3, #0
 8008616:	d1e8      	bne.n	80085ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008620:	697a      	ldr	r2, [r7, #20]
 8008622:	4b38      	ldr	r3, [pc, #224]	; (8008704 <HAL_DMA_Init+0x158>)
 8008624:	4013      	ands	r3, r2
 8008626:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	685a      	ldr	r2, [r3, #4]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008636:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	691b      	ldr	r3, [r3, #16]
 800863c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008642:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	699b      	ldr	r3, [r3, #24]
 8008648:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800864e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6a1b      	ldr	r3, [r3, #32]
 8008654:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	4313      	orrs	r3, r2
 800865a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008660:	2b04      	cmp	r3, #4
 8008662:	d107      	bne.n	8008674 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800866c:	4313      	orrs	r3, r2
 800866e:	697a      	ldr	r2, [r7, #20]
 8008670:	4313      	orrs	r3, r2
 8008672:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	697a      	ldr	r2, [r7, #20]
 800867a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	695b      	ldr	r3, [r3, #20]
 8008682:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	f023 0307 	bic.w	r3, r3, #7
 800868a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008690:	697a      	ldr	r2, [r7, #20]
 8008692:	4313      	orrs	r3, r2
 8008694:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869a:	2b04      	cmp	r3, #4
 800869c:	d117      	bne.n	80086ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086a2:	697a      	ldr	r2, [r7, #20]
 80086a4:	4313      	orrs	r3, r2
 80086a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d00e      	beq.n	80086ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fa6f 	bl	8008b94 <DMA_CheckFifoParam>
 80086b6:	4603      	mov	r3, r0
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d008      	beq.n	80086ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2240      	movs	r2, #64	; 0x40
 80086c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2201      	movs	r2, #1
 80086c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80086ca:	2301      	movs	r3, #1
 80086cc:	e016      	b.n	80086fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	697a      	ldr	r2, [r7, #20]
 80086d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fa26 	bl	8008b28 <DMA_CalcBaseAndBitshift>
 80086dc:	4603      	mov	r3, r0
 80086de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086e4:	223f      	movs	r2, #63	; 0x3f
 80086e6:	409a      	lsls	r2, r3
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2201      	movs	r2, #1
 80086f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3718      	adds	r7, #24
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}
 8008704:	f010803f 	.word	0xf010803f

08008708 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b086      	sub	sp, #24
 800870c:	af00      	add	r7, sp, #0
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	60b9      	str	r1, [r7, #8]
 8008712:	607a      	str	r2, [r7, #4]
 8008714:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008716:	2300      	movs	r3, #0
 8008718:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800871e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008726:	2b01      	cmp	r3, #1
 8008728:	d101      	bne.n	800872e <HAL_DMA_Start_IT+0x26>
 800872a:	2302      	movs	r3, #2
 800872c:	e040      	b.n	80087b0 <HAL_DMA_Start_IT+0xa8>
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2201      	movs	r2, #1
 8008732:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800873c:	b2db      	uxtb	r3, r3
 800873e:	2b01      	cmp	r3, #1
 8008740:	d12f      	bne.n	80087a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	2202      	movs	r2, #2
 8008746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2200      	movs	r2, #0
 800874e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	68b9      	ldr	r1, [r7, #8]
 8008756:	68f8      	ldr	r0, [r7, #12]
 8008758:	f000 f9b8 	bl	8008acc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008760:	223f      	movs	r2, #63	; 0x3f
 8008762:	409a      	lsls	r2, r3
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f042 0216 	orr.w	r2, r2, #22
 8008776:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800877c:	2b00      	cmp	r3, #0
 800877e:	d007      	beq.n	8008790 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	681a      	ldr	r2, [r3, #0]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f042 0208 	orr.w	r2, r2, #8
 800878e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f042 0201 	orr.w	r2, r2, #1
 800879e:	601a      	str	r2, [r3, #0]
 80087a0:	e005      	b.n	80087ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80087aa:	2302      	movs	r3, #2
 80087ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80087ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3718      	adds	r7, #24
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80087c0:	2300      	movs	r3, #0
 80087c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80087c4:	4b92      	ldr	r3, [pc, #584]	; (8008a10 <HAL_DMA_IRQHandler+0x258>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a92      	ldr	r2, [pc, #584]	; (8008a14 <HAL_DMA_IRQHandler+0x25c>)
 80087ca:	fba2 2303 	umull	r2, r3, r2, r3
 80087ce:	0a9b      	lsrs	r3, r3, #10
 80087d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087e2:	2208      	movs	r2, #8
 80087e4:	409a      	lsls	r2, r3
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	4013      	ands	r3, r2
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d01a      	beq.n	8008824 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f003 0304 	and.w	r3, r3, #4
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d013      	beq.n	8008824 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	681a      	ldr	r2, [r3, #0]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f022 0204 	bic.w	r2, r2, #4
 800880a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008810:	2208      	movs	r2, #8
 8008812:	409a      	lsls	r2, r3
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800881c:	f043 0201 	orr.w	r2, r3, #1
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008828:	2201      	movs	r2, #1
 800882a:	409a      	lsls	r2, r3
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	4013      	ands	r3, r2
 8008830:	2b00      	cmp	r3, #0
 8008832:	d012      	beq.n	800885a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	695b      	ldr	r3, [r3, #20]
 800883a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00b      	beq.n	800885a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008846:	2201      	movs	r2, #1
 8008848:	409a      	lsls	r2, r3
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008852:	f043 0202 	orr.w	r2, r3, #2
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800885e:	2204      	movs	r2, #4
 8008860:	409a      	lsls	r2, r3
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	4013      	ands	r3, r2
 8008866:	2b00      	cmp	r3, #0
 8008868:	d012      	beq.n	8008890 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f003 0302 	and.w	r3, r3, #2
 8008874:	2b00      	cmp	r3, #0
 8008876:	d00b      	beq.n	8008890 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800887c:	2204      	movs	r2, #4
 800887e:	409a      	lsls	r2, r3
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008888:	f043 0204 	orr.w	r2, r3, #4
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008894:	2210      	movs	r2, #16
 8008896:	409a      	lsls	r2, r3
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	4013      	ands	r3, r2
 800889c:	2b00      	cmp	r3, #0
 800889e:	d043      	beq.n	8008928 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f003 0308 	and.w	r3, r3, #8
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d03c      	beq.n	8008928 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088b2:	2210      	movs	r2, #16
 80088b4:	409a      	lsls	r2, r3
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d018      	beq.n	80088fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d108      	bne.n	80088e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d024      	beq.n	8008928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	4798      	blx	r3
 80088e6:	e01f      	b.n	8008928 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d01b      	beq.n	8008928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	4798      	blx	r3
 80088f8:	e016      	b.n	8008928 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008904:	2b00      	cmp	r3, #0
 8008906:	d107      	bne.n	8008918 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f022 0208 	bic.w	r2, r2, #8
 8008916:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800891c:	2b00      	cmp	r3, #0
 800891e:	d003      	beq.n	8008928 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800892c:	2220      	movs	r2, #32
 800892e:	409a      	lsls	r2, r3
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	4013      	ands	r3, r2
 8008934:	2b00      	cmp	r3, #0
 8008936:	f000 808e 	beq.w	8008a56 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f003 0310 	and.w	r3, r3, #16
 8008944:	2b00      	cmp	r3, #0
 8008946:	f000 8086 	beq.w	8008a56 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800894e:	2220      	movs	r2, #32
 8008950:	409a      	lsls	r2, r3
 8008952:	693b      	ldr	r3, [r7, #16]
 8008954:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800895c:	b2db      	uxtb	r3, r3
 800895e:	2b05      	cmp	r3, #5
 8008960:	d136      	bne.n	80089d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	681a      	ldr	r2, [r3, #0]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f022 0216 	bic.w	r2, r2, #22
 8008970:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	695a      	ldr	r2, [r3, #20]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008980:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008986:	2b00      	cmp	r3, #0
 8008988:	d103      	bne.n	8008992 <HAL_DMA_IRQHandler+0x1da>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800898e:	2b00      	cmp	r3, #0
 8008990:	d007      	beq.n	80089a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f022 0208 	bic.w	r2, r2, #8
 80089a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089a6:	223f      	movs	r2, #63	; 0x3f
 80089a8:	409a      	lsls	r2, r3
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2200      	movs	r2, #0
 80089b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2201      	movs	r2, #1
 80089ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d07d      	beq.n	8008ac2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	4798      	blx	r3
        }
        return;
 80089ce:	e078      	b.n	8008ac2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d01c      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d108      	bne.n	80089fe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d030      	beq.n	8008a56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	4798      	blx	r3
 80089fc:	e02b      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d027      	beq.n	8008a56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	4798      	blx	r3
 8008a0e:	e022      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29e>
 8008a10:	20000038 	.word	0x20000038
 8008a14:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d10f      	bne.n	8008a46 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	681a      	ldr	r2, [r3, #0]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f022 0210 	bic.w	r2, r2, #16
 8008a34:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d003      	beq.n	8008a56 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d032      	beq.n	8008ac4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a62:	f003 0301 	and.w	r3, r3, #1
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d022      	beq.n	8008ab0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2205      	movs	r2, #5
 8008a6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f022 0201 	bic.w	r2, r2, #1
 8008a80:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	3301      	adds	r3, #1
 8008a86:	60bb      	str	r3, [r7, #8]
 8008a88:	697a      	ldr	r2, [r7, #20]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d307      	bcc.n	8008a9e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f003 0301 	and.w	r3, r3, #1
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d1f2      	bne.n	8008a82 <HAL_DMA_IRQHandler+0x2ca>
 8008a9c:	e000      	b.n	8008aa0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8008a9e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d005      	beq.n	8008ac4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	4798      	blx	r3
 8008ac0:	e000      	b.n	8008ac4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8008ac2:	bf00      	nop
    }
  }
}
 8008ac4:	3718      	adds	r7, #24
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop

08008acc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b085      	sub	sp, #20
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	60f8      	str	r0, [r7, #12]
 8008ad4:	60b9      	str	r1, [r7, #8]
 8008ad6:	607a      	str	r2, [r7, #4]
 8008ad8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008ae8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	683a      	ldr	r2, [r7, #0]
 8008af0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	2b40      	cmp	r3, #64	; 0x40
 8008af8:	d108      	bne.n	8008b0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	68ba      	ldr	r2, [r7, #8]
 8008b08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008b0a:	e007      	b.n	8008b1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	68ba      	ldr	r2, [r7, #8]
 8008b12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	687a      	ldr	r2, [r7, #4]
 8008b1a:	60da      	str	r2, [r3, #12]
}
 8008b1c:	bf00      	nop
 8008b1e:	3714      	adds	r7, #20
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b085      	sub	sp, #20
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	3b10      	subs	r3, #16
 8008b38:	4a14      	ldr	r2, [pc, #80]	; (8008b8c <DMA_CalcBaseAndBitshift+0x64>)
 8008b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8008b3e:	091b      	lsrs	r3, r3, #4
 8008b40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008b42:	4a13      	ldr	r2, [pc, #76]	; (8008b90 <DMA_CalcBaseAndBitshift+0x68>)
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	4413      	add	r3, r2
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2b03      	cmp	r3, #3
 8008b54:	d909      	bls.n	8008b6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008b5e:	f023 0303 	bic.w	r3, r3, #3
 8008b62:	1d1a      	adds	r2, r3, #4
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	659a      	str	r2, [r3, #88]	; 0x58
 8008b68:	e007      	b.n	8008b7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008b72:	f023 0303 	bic.w	r3, r3, #3
 8008b76:	687a      	ldr	r2, [r7, #4]
 8008b78:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3714      	adds	r7, #20
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr
 8008b8a:	bf00      	nop
 8008b8c:	aaaaaaab 	.word	0xaaaaaaab
 8008b90:	0800be30 	.word	0x0800be30

08008b94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b085      	sub	sp, #20
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ba4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	699b      	ldr	r3, [r3, #24]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d11f      	bne.n	8008bee <DMA_CheckFifoParam+0x5a>
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	2b03      	cmp	r3, #3
 8008bb2:	d856      	bhi.n	8008c62 <DMA_CheckFifoParam+0xce>
 8008bb4:	a201      	add	r2, pc, #4	; (adr r2, 8008bbc <DMA_CheckFifoParam+0x28>)
 8008bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bba:	bf00      	nop
 8008bbc:	08008bcd 	.word	0x08008bcd
 8008bc0:	08008bdf 	.word	0x08008bdf
 8008bc4:	08008bcd 	.word	0x08008bcd
 8008bc8:	08008c63 	.word	0x08008c63
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d046      	beq.n	8008c66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008bdc:	e043      	b.n	8008c66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008be2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008be6:	d140      	bne.n	8008c6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008be8:	2301      	movs	r3, #1
 8008bea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008bec:	e03d      	b.n	8008c6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	699b      	ldr	r3, [r3, #24]
 8008bf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bf6:	d121      	bne.n	8008c3c <DMA_CheckFifoParam+0xa8>
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	2b03      	cmp	r3, #3
 8008bfc:	d837      	bhi.n	8008c6e <DMA_CheckFifoParam+0xda>
 8008bfe:	a201      	add	r2, pc, #4	; (adr r2, 8008c04 <DMA_CheckFifoParam+0x70>)
 8008c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c04:	08008c15 	.word	0x08008c15
 8008c08:	08008c1b 	.word	0x08008c1b
 8008c0c:	08008c15 	.word	0x08008c15
 8008c10:	08008c2d 	.word	0x08008c2d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	73fb      	strb	r3, [r7, #15]
      break;
 8008c18:	e030      	b.n	8008c7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d025      	beq.n	8008c72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008c2a:	e022      	b.n	8008c72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c30:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008c34:	d11f      	bne.n	8008c76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008c36:	2301      	movs	r3, #1
 8008c38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008c3a:	e01c      	b.n	8008c76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	2b02      	cmp	r3, #2
 8008c40:	d903      	bls.n	8008c4a <DMA_CheckFifoParam+0xb6>
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	2b03      	cmp	r3, #3
 8008c46:	d003      	beq.n	8008c50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008c48:	e018      	b.n	8008c7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	73fb      	strb	r3, [r7, #15]
      break;
 8008c4e:	e015      	b.n	8008c7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d00e      	beq.n	8008c7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	73fb      	strb	r3, [r7, #15]
      break;
 8008c60:	e00b      	b.n	8008c7a <DMA_CheckFifoParam+0xe6>
      break;
 8008c62:	bf00      	nop
 8008c64:	e00a      	b.n	8008c7c <DMA_CheckFifoParam+0xe8>
      break;
 8008c66:	bf00      	nop
 8008c68:	e008      	b.n	8008c7c <DMA_CheckFifoParam+0xe8>
      break;
 8008c6a:	bf00      	nop
 8008c6c:	e006      	b.n	8008c7c <DMA_CheckFifoParam+0xe8>
      break;
 8008c6e:	bf00      	nop
 8008c70:	e004      	b.n	8008c7c <DMA_CheckFifoParam+0xe8>
      break;
 8008c72:	bf00      	nop
 8008c74:	e002      	b.n	8008c7c <DMA_CheckFifoParam+0xe8>
      break;   
 8008c76:	bf00      	nop
 8008c78:	e000      	b.n	8008c7c <DMA_CheckFifoParam+0xe8>
      break;
 8008c7a:	bf00      	nop
    }
  } 
  
  return status; 
 8008c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3714      	adds	r7, #20
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop

08008c8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b089      	sub	sp, #36	; 0x24
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008c96:	2300      	movs	r3, #0
 8008c98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	61fb      	str	r3, [r7, #28]
 8008ca6:	e16b      	b.n	8008f80 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008ca8:	2201      	movs	r2, #1
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	697a      	ldr	r2, [r7, #20]
 8008cb8:	4013      	ands	r3, r2
 8008cba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008cbc:	693a      	ldr	r2, [r7, #16]
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	f040 815a 	bne.w	8008f7a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	f003 0303 	and.w	r3, r3, #3
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d005      	beq.n	8008cde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008cda:	2b02      	cmp	r3, #2
 8008cdc:	d130      	bne.n	8008d40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	689b      	ldr	r3, [r3, #8]
 8008ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	005b      	lsls	r3, r3, #1
 8008ce8:	2203      	movs	r2, #3
 8008cea:	fa02 f303 	lsl.w	r3, r2, r3
 8008cee:	43db      	mvns	r3, r3
 8008cf0:	69ba      	ldr	r2, [r7, #24]
 8008cf2:	4013      	ands	r3, r2
 8008cf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	68da      	ldr	r2, [r3, #12]
 8008cfa:	69fb      	ldr	r3, [r7, #28]
 8008cfc:	005b      	lsls	r3, r3, #1
 8008cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8008d02:	69ba      	ldr	r2, [r7, #24]
 8008d04:	4313      	orrs	r3, r2
 8008d06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	69ba      	ldr	r2, [r7, #24]
 8008d0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008d14:	2201      	movs	r2, #1
 8008d16:	69fb      	ldr	r3, [r7, #28]
 8008d18:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1c:	43db      	mvns	r3, r3
 8008d1e:	69ba      	ldr	r2, [r7, #24]
 8008d20:	4013      	ands	r3, r2
 8008d22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	091b      	lsrs	r3, r3, #4
 8008d2a:	f003 0201 	and.w	r2, r3, #1
 8008d2e:	69fb      	ldr	r3, [r7, #28]
 8008d30:	fa02 f303 	lsl.w	r3, r2, r3
 8008d34:	69ba      	ldr	r2, [r7, #24]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	69ba      	ldr	r2, [r7, #24]
 8008d3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	f003 0303 	and.w	r3, r3, #3
 8008d48:	2b03      	cmp	r3, #3
 8008d4a:	d017      	beq.n	8008d7c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008d52:	69fb      	ldr	r3, [r7, #28]
 8008d54:	005b      	lsls	r3, r3, #1
 8008d56:	2203      	movs	r2, #3
 8008d58:	fa02 f303 	lsl.w	r3, r2, r3
 8008d5c:	43db      	mvns	r3, r3
 8008d5e:	69ba      	ldr	r2, [r7, #24]
 8008d60:	4013      	ands	r3, r2
 8008d62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	689a      	ldr	r2, [r3, #8]
 8008d68:	69fb      	ldr	r3, [r7, #28]
 8008d6a:	005b      	lsls	r3, r3, #1
 8008d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d70:	69ba      	ldr	r2, [r7, #24]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	69ba      	ldr	r2, [r7, #24]
 8008d7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	f003 0303 	and.w	r3, r3, #3
 8008d84:	2b02      	cmp	r3, #2
 8008d86:	d123      	bne.n	8008dd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008d88:	69fb      	ldr	r3, [r7, #28]
 8008d8a:	08da      	lsrs	r2, r3, #3
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	3208      	adds	r2, #8
 8008d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	f003 0307 	and.w	r3, r3, #7
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	220f      	movs	r2, #15
 8008da0:	fa02 f303 	lsl.w	r3, r2, r3
 8008da4:	43db      	mvns	r3, r3
 8008da6:	69ba      	ldr	r2, [r7, #24]
 8008da8:	4013      	ands	r3, r2
 8008daa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	691a      	ldr	r2, [r3, #16]
 8008db0:	69fb      	ldr	r3, [r7, #28]
 8008db2:	f003 0307 	and.w	r3, r3, #7
 8008db6:	009b      	lsls	r3, r3, #2
 8008db8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dbc:	69ba      	ldr	r2, [r7, #24]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008dc2:	69fb      	ldr	r3, [r7, #28]
 8008dc4:	08da      	lsrs	r2, r3, #3
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	3208      	adds	r2, #8
 8008dca:	69b9      	ldr	r1, [r7, #24]
 8008dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008dd6:	69fb      	ldr	r3, [r7, #28]
 8008dd8:	005b      	lsls	r3, r3, #1
 8008dda:	2203      	movs	r2, #3
 8008ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8008de0:	43db      	mvns	r3, r3
 8008de2:	69ba      	ldr	r2, [r7, #24]
 8008de4:	4013      	ands	r3, r2
 8008de6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	f003 0203 	and.w	r2, r3, #3
 8008df0:	69fb      	ldr	r3, [r7, #28]
 8008df2:	005b      	lsls	r3, r3, #1
 8008df4:	fa02 f303 	lsl.w	r3, r2, r3
 8008df8:	69ba      	ldr	r2, [r7, #24]
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	69ba      	ldr	r2, [r7, #24]
 8008e02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	f000 80b4 	beq.w	8008f7a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008e12:	2300      	movs	r3, #0
 8008e14:	60fb      	str	r3, [r7, #12]
 8008e16:	4b60      	ldr	r3, [pc, #384]	; (8008f98 <HAL_GPIO_Init+0x30c>)
 8008e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e1a:	4a5f      	ldr	r2, [pc, #380]	; (8008f98 <HAL_GPIO_Init+0x30c>)
 8008e1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008e20:	6453      	str	r3, [r2, #68]	; 0x44
 8008e22:	4b5d      	ldr	r3, [pc, #372]	; (8008f98 <HAL_GPIO_Init+0x30c>)
 8008e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008e2e:	4a5b      	ldr	r2, [pc, #364]	; (8008f9c <HAL_GPIO_Init+0x310>)
 8008e30:	69fb      	ldr	r3, [r7, #28]
 8008e32:	089b      	lsrs	r3, r3, #2
 8008e34:	3302      	adds	r3, #2
 8008e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	f003 0303 	and.w	r3, r3, #3
 8008e42:	009b      	lsls	r3, r3, #2
 8008e44:	220f      	movs	r2, #15
 8008e46:	fa02 f303 	lsl.w	r3, r2, r3
 8008e4a:	43db      	mvns	r3, r3
 8008e4c:	69ba      	ldr	r2, [r7, #24]
 8008e4e:	4013      	ands	r3, r2
 8008e50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a52      	ldr	r2, [pc, #328]	; (8008fa0 <HAL_GPIO_Init+0x314>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d02b      	beq.n	8008eb2 <HAL_GPIO_Init+0x226>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a51      	ldr	r2, [pc, #324]	; (8008fa4 <HAL_GPIO_Init+0x318>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d025      	beq.n	8008eae <HAL_GPIO_Init+0x222>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a50      	ldr	r2, [pc, #320]	; (8008fa8 <HAL_GPIO_Init+0x31c>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d01f      	beq.n	8008eaa <HAL_GPIO_Init+0x21e>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4a4f      	ldr	r2, [pc, #316]	; (8008fac <HAL_GPIO_Init+0x320>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d019      	beq.n	8008ea6 <HAL_GPIO_Init+0x21a>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a4e      	ldr	r2, [pc, #312]	; (8008fb0 <HAL_GPIO_Init+0x324>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d013      	beq.n	8008ea2 <HAL_GPIO_Init+0x216>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	4a4d      	ldr	r2, [pc, #308]	; (8008fb4 <HAL_GPIO_Init+0x328>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d00d      	beq.n	8008e9e <HAL_GPIO_Init+0x212>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4a4c      	ldr	r2, [pc, #304]	; (8008fb8 <HAL_GPIO_Init+0x32c>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d007      	beq.n	8008e9a <HAL_GPIO_Init+0x20e>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a4b      	ldr	r2, [pc, #300]	; (8008fbc <HAL_GPIO_Init+0x330>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d101      	bne.n	8008e96 <HAL_GPIO_Init+0x20a>
 8008e92:	2307      	movs	r3, #7
 8008e94:	e00e      	b.n	8008eb4 <HAL_GPIO_Init+0x228>
 8008e96:	2308      	movs	r3, #8
 8008e98:	e00c      	b.n	8008eb4 <HAL_GPIO_Init+0x228>
 8008e9a:	2306      	movs	r3, #6
 8008e9c:	e00a      	b.n	8008eb4 <HAL_GPIO_Init+0x228>
 8008e9e:	2305      	movs	r3, #5
 8008ea0:	e008      	b.n	8008eb4 <HAL_GPIO_Init+0x228>
 8008ea2:	2304      	movs	r3, #4
 8008ea4:	e006      	b.n	8008eb4 <HAL_GPIO_Init+0x228>
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e004      	b.n	8008eb4 <HAL_GPIO_Init+0x228>
 8008eaa:	2302      	movs	r3, #2
 8008eac:	e002      	b.n	8008eb4 <HAL_GPIO_Init+0x228>
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e000      	b.n	8008eb4 <HAL_GPIO_Init+0x228>
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	69fa      	ldr	r2, [r7, #28]
 8008eb6:	f002 0203 	and.w	r2, r2, #3
 8008eba:	0092      	lsls	r2, r2, #2
 8008ebc:	4093      	lsls	r3, r2
 8008ebe:	69ba      	ldr	r2, [r7, #24]
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008ec4:	4935      	ldr	r1, [pc, #212]	; (8008f9c <HAL_GPIO_Init+0x310>)
 8008ec6:	69fb      	ldr	r3, [r7, #28]
 8008ec8:	089b      	lsrs	r3, r3, #2
 8008eca:	3302      	adds	r3, #2
 8008ecc:	69ba      	ldr	r2, [r7, #24]
 8008ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008ed2:	4b3b      	ldr	r3, [pc, #236]	; (8008fc0 <HAL_GPIO_Init+0x334>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	43db      	mvns	r3, r3
 8008edc:	69ba      	ldr	r2, [r7, #24]
 8008ede:	4013      	ands	r3, r2
 8008ee0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d003      	beq.n	8008ef6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008eee:	69ba      	ldr	r2, [r7, #24]
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008ef6:	4a32      	ldr	r2, [pc, #200]	; (8008fc0 <HAL_GPIO_Init+0x334>)
 8008ef8:	69bb      	ldr	r3, [r7, #24]
 8008efa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008efc:	4b30      	ldr	r3, [pc, #192]	; (8008fc0 <HAL_GPIO_Init+0x334>)
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	43db      	mvns	r3, r3
 8008f06:	69ba      	ldr	r2, [r7, #24]
 8008f08:	4013      	ands	r3, r2
 8008f0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	685b      	ldr	r3, [r3, #4]
 8008f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d003      	beq.n	8008f20 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008f18:	69ba      	ldr	r2, [r7, #24]
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008f20:	4a27      	ldr	r2, [pc, #156]	; (8008fc0 <HAL_GPIO_Init+0x334>)
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008f26:	4b26      	ldr	r3, [pc, #152]	; (8008fc0 <HAL_GPIO_Init+0x334>)
 8008f28:	689b      	ldr	r3, [r3, #8]
 8008f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	43db      	mvns	r3, r3
 8008f30:	69ba      	ldr	r2, [r7, #24]
 8008f32:	4013      	ands	r3, r2
 8008f34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d003      	beq.n	8008f4a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008f42:	69ba      	ldr	r2, [r7, #24]
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	4313      	orrs	r3, r2
 8008f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008f4a:	4a1d      	ldr	r2, [pc, #116]	; (8008fc0 <HAL_GPIO_Init+0x334>)
 8008f4c:	69bb      	ldr	r3, [r7, #24]
 8008f4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008f50:	4b1b      	ldr	r3, [pc, #108]	; (8008fc0 <HAL_GPIO_Init+0x334>)
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	43db      	mvns	r3, r3
 8008f5a:	69ba      	ldr	r2, [r7, #24]
 8008f5c:	4013      	ands	r3, r2
 8008f5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d003      	beq.n	8008f74 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008f6c:	69ba      	ldr	r2, [r7, #24]
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	4313      	orrs	r3, r2
 8008f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008f74:	4a12      	ldr	r2, [pc, #72]	; (8008fc0 <HAL_GPIO_Init+0x334>)
 8008f76:	69bb      	ldr	r3, [r7, #24]
 8008f78:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008f7a:	69fb      	ldr	r3, [r7, #28]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	61fb      	str	r3, [r7, #28]
 8008f80:	69fb      	ldr	r3, [r7, #28]
 8008f82:	2b0f      	cmp	r3, #15
 8008f84:	f67f ae90 	bls.w	8008ca8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008f88:	bf00      	nop
 8008f8a:	bf00      	nop
 8008f8c:	3724      	adds	r7, #36	; 0x24
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f94:	4770      	bx	lr
 8008f96:	bf00      	nop
 8008f98:	40023800 	.word	0x40023800
 8008f9c:	40013800 	.word	0x40013800
 8008fa0:	40020000 	.word	0x40020000
 8008fa4:	40020400 	.word	0x40020400
 8008fa8:	40020800 	.word	0x40020800
 8008fac:	40020c00 	.word	0x40020c00
 8008fb0:	40021000 	.word	0x40021000
 8008fb4:	40021400 	.word	0x40021400
 8008fb8:	40021800 	.word	0x40021800
 8008fbc:	40021c00 	.word	0x40021c00
 8008fc0:	40013c00 	.word	0x40013c00

08008fc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	460b      	mov	r3, r1
 8008fce:	807b      	strh	r3, [r7, #2]
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008fd4:	787b      	ldrb	r3, [r7, #1]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d003      	beq.n	8008fe2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008fda:	887a      	ldrh	r2, [r7, #2]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008fe0:	e003      	b.n	8008fea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008fe2:	887b      	ldrh	r3, [r7, #2]
 8008fe4:	041a      	lsls	r2, r3, #16
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	619a      	str	r2, [r3, #24]
}
 8008fea:	bf00      	nop
 8008fec:	370c      	adds	r7, #12
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr
	...

08008ff8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b086      	sub	sp, #24
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e264      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f003 0301 	and.w	r3, r3, #1
 8009012:	2b00      	cmp	r3, #0
 8009014:	d075      	beq.n	8009102 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009016:	4ba3      	ldr	r3, [pc, #652]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009018:	689b      	ldr	r3, [r3, #8]
 800901a:	f003 030c 	and.w	r3, r3, #12
 800901e:	2b04      	cmp	r3, #4
 8009020:	d00c      	beq.n	800903c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009022:	4ba0      	ldr	r3, [pc, #640]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009024:	689b      	ldr	r3, [r3, #8]
 8009026:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800902a:	2b08      	cmp	r3, #8
 800902c:	d112      	bne.n	8009054 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800902e:	4b9d      	ldr	r3, [pc, #628]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009036:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800903a:	d10b      	bne.n	8009054 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800903c:	4b99      	ldr	r3, [pc, #612]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009044:	2b00      	cmp	r3, #0
 8009046:	d05b      	beq.n	8009100 <HAL_RCC_OscConfig+0x108>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d157      	bne.n	8009100 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009050:	2301      	movs	r3, #1
 8009052:	e23f      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800905c:	d106      	bne.n	800906c <HAL_RCC_OscConfig+0x74>
 800905e:	4b91      	ldr	r3, [pc, #580]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a90      	ldr	r2, [pc, #576]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009068:	6013      	str	r3, [r2, #0]
 800906a:	e01d      	b.n	80090a8 <HAL_RCC_OscConfig+0xb0>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009074:	d10c      	bne.n	8009090 <HAL_RCC_OscConfig+0x98>
 8009076:	4b8b      	ldr	r3, [pc, #556]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a8a      	ldr	r2, [pc, #552]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 800907c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009080:	6013      	str	r3, [r2, #0]
 8009082:	4b88      	ldr	r3, [pc, #544]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a87      	ldr	r2, [pc, #540]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800908c:	6013      	str	r3, [r2, #0]
 800908e:	e00b      	b.n	80090a8 <HAL_RCC_OscConfig+0xb0>
 8009090:	4b84      	ldr	r3, [pc, #528]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a83      	ldr	r2, [pc, #524]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009096:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800909a:	6013      	str	r3, [r2, #0]
 800909c:	4b81      	ldr	r3, [pc, #516]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a80      	ldr	r2, [pc, #512]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 80090a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80090a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d013      	beq.n	80090d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80090b0:	f7fe fd28 	bl	8007b04 <HAL_GetTick>
 80090b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80090b6:	e008      	b.n	80090ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80090b8:	f7fe fd24 	bl	8007b04 <HAL_GetTick>
 80090bc:	4602      	mov	r2, r0
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	1ad3      	subs	r3, r2, r3
 80090c2:	2b64      	cmp	r3, #100	; 0x64
 80090c4:	d901      	bls.n	80090ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80090c6:	2303      	movs	r3, #3
 80090c8:	e204      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80090ca:	4b76      	ldr	r3, [pc, #472]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d0f0      	beq.n	80090b8 <HAL_RCC_OscConfig+0xc0>
 80090d6:	e014      	b.n	8009102 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80090d8:	f7fe fd14 	bl	8007b04 <HAL_GetTick>
 80090dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80090de:	e008      	b.n	80090f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80090e0:	f7fe fd10 	bl	8007b04 <HAL_GetTick>
 80090e4:	4602      	mov	r2, r0
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	1ad3      	subs	r3, r2, r3
 80090ea:	2b64      	cmp	r3, #100	; 0x64
 80090ec:	d901      	bls.n	80090f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80090ee:	2303      	movs	r3, #3
 80090f0:	e1f0      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80090f2:	4b6c      	ldr	r3, [pc, #432]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d1f0      	bne.n	80090e0 <HAL_RCC_OscConfig+0xe8>
 80090fe:	e000      	b.n	8009102 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009100:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f003 0302 	and.w	r3, r3, #2
 800910a:	2b00      	cmp	r3, #0
 800910c:	d063      	beq.n	80091d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800910e:	4b65      	ldr	r3, [pc, #404]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009110:	689b      	ldr	r3, [r3, #8]
 8009112:	f003 030c 	and.w	r3, r3, #12
 8009116:	2b00      	cmp	r3, #0
 8009118:	d00b      	beq.n	8009132 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800911a:	4b62      	ldr	r3, [pc, #392]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009122:	2b08      	cmp	r3, #8
 8009124:	d11c      	bne.n	8009160 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009126:	4b5f      	ldr	r3, [pc, #380]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009128:	685b      	ldr	r3, [r3, #4]
 800912a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800912e:	2b00      	cmp	r3, #0
 8009130:	d116      	bne.n	8009160 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009132:	4b5c      	ldr	r3, [pc, #368]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f003 0302 	and.w	r3, r3, #2
 800913a:	2b00      	cmp	r3, #0
 800913c:	d005      	beq.n	800914a <HAL_RCC_OscConfig+0x152>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	68db      	ldr	r3, [r3, #12]
 8009142:	2b01      	cmp	r3, #1
 8009144:	d001      	beq.n	800914a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009146:	2301      	movs	r3, #1
 8009148:	e1c4      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800914a:	4b56      	ldr	r3, [pc, #344]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	691b      	ldr	r3, [r3, #16]
 8009156:	00db      	lsls	r3, r3, #3
 8009158:	4952      	ldr	r1, [pc, #328]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 800915a:	4313      	orrs	r3, r2
 800915c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800915e:	e03a      	b.n	80091d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	68db      	ldr	r3, [r3, #12]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d020      	beq.n	80091aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009168:	4b4f      	ldr	r3, [pc, #316]	; (80092a8 <HAL_RCC_OscConfig+0x2b0>)
 800916a:	2201      	movs	r2, #1
 800916c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800916e:	f7fe fcc9 	bl	8007b04 <HAL_GetTick>
 8009172:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009174:	e008      	b.n	8009188 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009176:	f7fe fcc5 	bl	8007b04 <HAL_GetTick>
 800917a:	4602      	mov	r2, r0
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	1ad3      	subs	r3, r2, r3
 8009180:	2b02      	cmp	r3, #2
 8009182:	d901      	bls.n	8009188 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009184:	2303      	movs	r3, #3
 8009186:	e1a5      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009188:	4b46      	ldr	r3, [pc, #280]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f003 0302 	and.w	r3, r3, #2
 8009190:	2b00      	cmp	r3, #0
 8009192:	d0f0      	beq.n	8009176 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009194:	4b43      	ldr	r3, [pc, #268]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	00db      	lsls	r3, r3, #3
 80091a2:	4940      	ldr	r1, [pc, #256]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 80091a4:	4313      	orrs	r3, r2
 80091a6:	600b      	str	r3, [r1, #0]
 80091a8:	e015      	b.n	80091d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80091aa:	4b3f      	ldr	r3, [pc, #252]	; (80092a8 <HAL_RCC_OscConfig+0x2b0>)
 80091ac:	2200      	movs	r2, #0
 80091ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091b0:	f7fe fca8 	bl	8007b04 <HAL_GetTick>
 80091b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80091b6:	e008      	b.n	80091ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80091b8:	f7fe fca4 	bl	8007b04 <HAL_GetTick>
 80091bc:	4602      	mov	r2, r0
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	1ad3      	subs	r3, r2, r3
 80091c2:	2b02      	cmp	r3, #2
 80091c4:	d901      	bls.n	80091ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80091c6:	2303      	movs	r3, #3
 80091c8:	e184      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80091ca:	4b36      	ldr	r3, [pc, #216]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f003 0302 	and.w	r3, r3, #2
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d1f0      	bne.n	80091b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f003 0308 	and.w	r3, r3, #8
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d030      	beq.n	8009244 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	695b      	ldr	r3, [r3, #20]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d016      	beq.n	8009218 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80091ea:	4b30      	ldr	r3, [pc, #192]	; (80092ac <HAL_RCC_OscConfig+0x2b4>)
 80091ec:	2201      	movs	r2, #1
 80091ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091f0:	f7fe fc88 	bl	8007b04 <HAL_GetTick>
 80091f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80091f6:	e008      	b.n	800920a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80091f8:	f7fe fc84 	bl	8007b04 <HAL_GetTick>
 80091fc:	4602      	mov	r2, r0
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	1ad3      	subs	r3, r2, r3
 8009202:	2b02      	cmp	r3, #2
 8009204:	d901      	bls.n	800920a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009206:	2303      	movs	r3, #3
 8009208:	e164      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800920a:	4b26      	ldr	r3, [pc, #152]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 800920c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800920e:	f003 0302 	and.w	r3, r3, #2
 8009212:	2b00      	cmp	r3, #0
 8009214:	d0f0      	beq.n	80091f8 <HAL_RCC_OscConfig+0x200>
 8009216:	e015      	b.n	8009244 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009218:	4b24      	ldr	r3, [pc, #144]	; (80092ac <HAL_RCC_OscConfig+0x2b4>)
 800921a:	2200      	movs	r2, #0
 800921c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800921e:	f7fe fc71 	bl	8007b04 <HAL_GetTick>
 8009222:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009224:	e008      	b.n	8009238 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009226:	f7fe fc6d 	bl	8007b04 <HAL_GetTick>
 800922a:	4602      	mov	r2, r0
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	1ad3      	subs	r3, r2, r3
 8009230:	2b02      	cmp	r3, #2
 8009232:	d901      	bls.n	8009238 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009234:	2303      	movs	r3, #3
 8009236:	e14d      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009238:	4b1a      	ldr	r3, [pc, #104]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 800923a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800923c:	f003 0302 	and.w	r3, r3, #2
 8009240:	2b00      	cmp	r3, #0
 8009242:	d1f0      	bne.n	8009226 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f003 0304 	and.w	r3, r3, #4
 800924c:	2b00      	cmp	r3, #0
 800924e:	f000 80a0 	beq.w	8009392 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009252:	2300      	movs	r3, #0
 8009254:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009256:	4b13      	ldr	r3, [pc, #76]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800925a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800925e:	2b00      	cmp	r3, #0
 8009260:	d10f      	bne.n	8009282 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009262:	2300      	movs	r3, #0
 8009264:	60bb      	str	r3, [r7, #8]
 8009266:	4b0f      	ldr	r3, [pc, #60]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800926a:	4a0e      	ldr	r2, [pc, #56]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 800926c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009270:	6413      	str	r3, [r2, #64]	; 0x40
 8009272:	4b0c      	ldr	r3, [pc, #48]	; (80092a4 <HAL_RCC_OscConfig+0x2ac>)
 8009274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009276:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800927a:	60bb      	str	r3, [r7, #8]
 800927c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800927e:	2301      	movs	r3, #1
 8009280:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009282:	4b0b      	ldr	r3, [pc, #44]	; (80092b0 <HAL_RCC_OscConfig+0x2b8>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800928a:	2b00      	cmp	r3, #0
 800928c:	d121      	bne.n	80092d2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800928e:	4b08      	ldr	r3, [pc, #32]	; (80092b0 <HAL_RCC_OscConfig+0x2b8>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a07      	ldr	r2, [pc, #28]	; (80092b0 <HAL_RCC_OscConfig+0x2b8>)
 8009294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009298:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800929a:	f7fe fc33 	bl	8007b04 <HAL_GetTick>
 800929e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80092a0:	e011      	b.n	80092c6 <HAL_RCC_OscConfig+0x2ce>
 80092a2:	bf00      	nop
 80092a4:	40023800 	.word	0x40023800
 80092a8:	42470000 	.word	0x42470000
 80092ac:	42470e80 	.word	0x42470e80
 80092b0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80092b4:	f7fe fc26 	bl	8007b04 <HAL_GetTick>
 80092b8:	4602      	mov	r2, r0
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	1ad3      	subs	r3, r2, r3
 80092be:	2b02      	cmp	r3, #2
 80092c0:	d901      	bls.n	80092c6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80092c2:	2303      	movs	r3, #3
 80092c4:	e106      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80092c6:	4b85      	ldr	r3, [pc, #532]	; (80094dc <HAL_RCC_OscConfig+0x4e4>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d0f0      	beq.n	80092b4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	689b      	ldr	r3, [r3, #8]
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d106      	bne.n	80092e8 <HAL_RCC_OscConfig+0x2f0>
 80092da:	4b81      	ldr	r3, [pc, #516]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 80092dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092de:	4a80      	ldr	r2, [pc, #512]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 80092e0:	f043 0301 	orr.w	r3, r3, #1
 80092e4:	6713      	str	r3, [r2, #112]	; 0x70
 80092e6:	e01c      	b.n	8009322 <HAL_RCC_OscConfig+0x32a>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	689b      	ldr	r3, [r3, #8]
 80092ec:	2b05      	cmp	r3, #5
 80092ee:	d10c      	bne.n	800930a <HAL_RCC_OscConfig+0x312>
 80092f0:	4b7b      	ldr	r3, [pc, #492]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 80092f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092f4:	4a7a      	ldr	r2, [pc, #488]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 80092f6:	f043 0304 	orr.w	r3, r3, #4
 80092fa:	6713      	str	r3, [r2, #112]	; 0x70
 80092fc:	4b78      	ldr	r3, [pc, #480]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 80092fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009300:	4a77      	ldr	r2, [pc, #476]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 8009302:	f043 0301 	orr.w	r3, r3, #1
 8009306:	6713      	str	r3, [r2, #112]	; 0x70
 8009308:	e00b      	b.n	8009322 <HAL_RCC_OscConfig+0x32a>
 800930a:	4b75      	ldr	r3, [pc, #468]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 800930c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800930e:	4a74      	ldr	r2, [pc, #464]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 8009310:	f023 0301 	bic.w	r3, r3, #1
 8009314:	6713      	str	r3, [r2, #112]	; 0x70
 8009316:	4b72      	ldr	r3, [pc, #456]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 8009318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800931a:	4a71      	ldr	r2, [pc, #452]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 800931c:	f023 0304 	bic.w	r3, r3, #4
 8009320:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d015      	beq.n	8009356 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800932a:	f7fe fbeb 	bl	8007b04 <HAL_GetTick>
 800932e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009330:	e00a      	b.n	8009348 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009332:	f7fe fbe7 	bl	8007b04 <HAL_GetTick>
 8009336:	4602      	mov	r2, r0
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	1ad3      	subs	r3, r2, r3
 800933c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009340:	4293      	cmp	r3, r2
 8009342:	d901      	bls.n	8009348 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009344:	2303      	movs	r3, #3
 8009346:	e0c5      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009348:	4b65      	ldr	r3, [pc, #404]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 800934a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800934c:	f003 0302 	and.w	r3, r3, #2
 8009350:	2b00      	cmp	r3, #0
 8009352:	d0ee      	beq.n	8009332 <HAL_RCC_OscConfig+0x33a>
 8009354:	e014      	b.n	8009380 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009356:	f7fe fbd5 	bl	8007b04 <HAL_GetTick>
 800935a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800935c:	e00a      	b.n	8009374 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800935e:	f7fe fbd1 	bl	8007b04 <HAL_GetTick>
 8009362:	4602      	mov	r2, r0
 8009364:	693b      	ldr	r3, [r7, #16]
 8009366:	1ad3      	subs	r3, r2, r3
 8009368:	f241 3288 	movw	r2, #5000	; 0x1388
 800936c:	4293      	cmp	r3, r2
 800936e:	d901      	bls.n	8009374 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009370:	2303      	movs	r3, #3
 8009372:	e0af      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009374:	4b5a      	ldr	r3, [pc, #360]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 8009376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009378:	f003 0302 	and.w	r3, r3, #2
 800937c:	2b00      	cmp	r3, #0
 800937e:	d1ee      	bne.n	800935e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009380:	7dfb      	ldrb	r3, [r7, #23]
 8009382:	2b01      	cmp	r3, #1
 8009384:	d105      	bne.n	8009392 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009386:	4b56      	ldr	r3, [pc, #344]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 8009388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800938a:	4a55      	ldr	r2, [pc, #340]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 800938c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009390:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	699b      	ldr	r3, [r3, #24]
 8009396:	2b00      	cmp	r3, #0
 8009398:	f000 809b 	beq.w	80094d2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800939c:	4b50      	ldr	r3, [pc, #320]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 800939e:	689b      	ldr	r3, [r3, #8]
 80093a0:	f003 030c 	and.w	r3, r3, #12
 80093a4:	2b08      	cmp	r3, #8
 80093a6:	d05c      	beq.n	8009462 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	699b      	ldr	r3, [r3, #24]
 80093ac:	2b02      	cmp	r3, #2
 80093ae:	d141      	bne.n	8009434 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80093b0:	4b4c      	ldr	r3, [pc, #304]	; (80094e4 <HAL_RCC_OscConfig+0x4ec>)
 80093b2:	2200      	movs	r2, #0
 80093b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80093b6:	f7fe fba5 	bl	8007b04 <HAL_GetTick>
 80093ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093bc:	e008      	b.n	80093d0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80093be:	f7fe fba1 	bl	8007b04 <HAL_GetTick>
 80093c2:	4602      	mov	r2, r0
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	1ad3      	subs	r3, r2, r3
 80093c8:	2b02      	cmp	r3, #2
 80093ca:	d901      	bls.n	80093d0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80093cc:	2303      	movs	r3, #3
 80093ce:	e081      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093d0:	4b43      	ldr	r3, [pc, #268]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d1f0      	bne.n	80093be <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	69da      	ldr	r2, [r3, #28]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6a1b      	ldr	r3, [r3, #32]
 80093e4:	431a      	orrs	r2, r3
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ea:	019b      	lsls	r3, r3, #6
 80093ec:	431a      	orrs	r2, r3
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093f2:	085b      	lsrs	r3, r3, #1
 80093f4:	3b01      	subs	r3, #1
 80093f6:	041b      	lsls	r3, r3, #16
 80093f8:	431a      	orrs	r2, r3
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093fe:	061b      	lsls	r3, r3, #24
 8009400:	4937      	ldr	r1, [pc, #220]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 8009402:	4313      	orrs	r3, r2
 8009404:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009406:	4b37      	ldr	r3, [pc, #220]	; (80094e4 <HAL_RCC_OscConfig+0x4ec>)
 8009408:	2201      	movs	r2, #1
 800940a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800940c:	f7fe fb7a 	bl	8007b04 <HAL_GetTick>
 8009410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009412:	e008      	b.n	8009426 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009414:	f7fe fb76 	bl	8007b04 <HAL_GetTick>
 8009418:	4602      	mov	r2, r0
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	1ad3      	subs	r3, r2, r3
 800941e:	2b02      	cmp	r3, #2
 8009420:	d901      	bls.n	8009426 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009422:	2303      	movs	r3, #3
 8009424:	e056      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009426:	4b2e      	ldr	r3, [pc, #184]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800942e:	2b00      	cmp	r3, #0
 8009430:	d0f0      	beq.n	8009414 <HAL_RCC_OscConfig+0x41c>
 8009432:	e04e      	b.n	80094d2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009434:	4b2b      	ldr	r3, [pc, #172]	; (80094e4 <HAL_RCC_OscConfig+0x4ec>)
 8009436:	2200      	movs	r2, #0
 8009438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800943a:	f7fe fb63 	bl	8007b04 <HAL_GetTick>
 800943e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009440:	e008      	b.n	8009454 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009442:	f7fe fb5f 	bl	8007b04 <HAL_GetTick>
 8009446:	4602      	mov	r2, r0
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	1ad3      	subs	r3, r2, r3
 800944c:	2b02      	cmp	r3, #2
 800944e:	d901      	bls.n	8009454 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009450:	2303      	movs	r3, #3
 8009452:	e03f      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009454:	4b22      	ldr	r3, [pc, #136]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800945c:	2b00      	cmp	r3, #0
 800945e:	d1f0      	bne.n	8009442 <HAL_RCC_OscConfig+0x44a>
 8009460:	e037      	b.n	80094d2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	699b      	ldr	r3, [r3, #24]
 8009466:	2b01      	cmp	r3, #1
 8009468:	d101      	bne.n	800946e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800946a:	2301      	movs	r3, #1
 800946c:	e032      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800946e:	4b1c      	ldr	r3, [pc, #112]	; (80094e0 <HAL_RCC_OscConfig+0x4e8>)
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	699b      	ldr	r3, [r3, #24]
 8009478:	2b01      	cmp	r3, #1
 800947a:	d028      	beq.n	80094ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009486:	429a      	cmp	r2, r3
 8009488:	d121      	bne.n	80094ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009494:	429a      	cmp	r2, r3
 8009496:	d11a      	bne.n	80094ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009498:	68fa      	ldr	r2, [r7, #12]
 800949a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800949e:	4013      	ands	r3, r2
 80094a0:	687a      	ldr	r2, [r7, #4]
 80094a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80094a4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d111      	bne.n	80094ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094b4:	085b      	lsrs	r3, r3, #1
 80094b6:	3b01      	subs	r3, #1
 80094b8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d107      	bne.n	80094ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80094ca:	429a      	cmp	r2, r3
 80094cc:	d001      	beq.n	80094d2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80094ce:	2301      	movs	r3, #1
 80094d0:	e000      	b.n	80094d4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80094d2:	2300      	movs	r3, #0
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	3718      	adds	r7, #24
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}
 80094dc:	40007000 	.word	0x40007000
 80094e0:	40023800 	.word	0x40023800
 80094e4:	42470060 	.word	0x42470060

080094e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d101      	bne.n	80094fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80094f8:	2301      	movs	r3, #1
 80094fa:	e0cc      	b.n	8009696 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80094fc:	4b68      	ldr	r3, [pc, #416]	; (80096a0 <HAL_RCC_ClockConfig+0x1b8>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f003 0307 	and.w	r3, r3, #7
 8009504:	683a      	ldr	r2, [r7, #0]
 8009506:	429a      	cmp	r2, r3
 8009508:	d90c      	bls.n	8009524 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800950a:	4b65      	ldr	r3, [pc, #404]	; (80096a0 <HAL_RCC_ClockConfig+0x1b8>)
 800950c:	683a      	ldr	r2, [r7, #0]
 800950e:	b2d2      	uxtb	r2, r2
 8009510:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009512:	4b63      	ldr	r3, [pc, #396]	; (80096a0 <HAL_RCC_ClockConfig+0x1b8>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f003 0307 	and.w	r3, r3, #7
 800951a:	683a      	ldr	r2, [r7, #0]
 800951c:	429a      	cmp	r2, r3
 800951e:	d001      	beq.n	8009524 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	e0b8      	b.n	8009696 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f003 0302 	and.w	r3, r3, #2
 800952c:	2b00      	cmp	r3, #0
 800952e:	d020      	beq.n	8009572 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f003 0304 	and.w	r3, r3, #4
 8009538:	2b00      	cmp	r3, #0
 800953a:	d005      	beq.n	8009548 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800953c:	4b59      	ldr	r3, [pc, #356]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 800953e:	689b      	ldr	r3, [r3, #8]
 8009540:	4a58      	ldr	r2, [pc, #352]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009542:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009546:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f003 0308 	and.w	r3, r3, #8
 8009550:	2b00      	cmp	r3, #0
 8009552:	d005      	beq.n	8009560 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009554:	4b53      	ldr	r3, [pc, #332]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009556:	689b      	ldr	r3, [r3, #8]
 8009558:	4a52      	ldr	r2, [pc, #328]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 800955a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800955e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009560:	4b50      	ldr	r3, [pc, #320]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	689b      	ldr	r3, [r3, #8]
 800956c:	494d      	ldr	r1, [pc, #308]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 800956e:	4313      	orrs	r3, r2
 8009570:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f003 0301 	and.w	r3, r3, #1
 800957a:	2b00      	cmp	r3, #0
 800957c:	d044      	beq.n	8009608 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	2b01      	cmp	r3, #1
 8009584:	d107      	bne.n	8009596 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009586:	4b47      	ldr	r3, [pc, #284]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800958e:	2b00      	cmp	r3, #0
 8009590:	d119      	bne.n	80095c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009592:	2301      	movs	r3, #1
 8009594:	e07f      	b.n	8009696 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	2b02      	cmp	r3, #2
 800959c:	d003      	beq.n	80095a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80095a2:	2b03      	cmp	r3, #3
 80095a4:	d107      	bne.n	80095b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80095a6:	4b3f      	ldr	r3, [pc, #252]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d109      	bne.n	80095c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	e06f      	b.n	8009696 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80095b6:	4b3b      	ldr	r3, [pc, #236]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f003 0302 	and.w	r3, r3, #2
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d101      	bne.n	80095c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	e067      	b.n	8009696 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80095c6:	4b37      	ldr	r3, [pc, #220]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	f023 0203 	bic.w	r2, r3, #3
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	685b      	ldr	r3, [r3, #4]
 80095d2:	4934      	ldr	r1, [pc, #208]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 80095d4:	4313      	orrs	r3, r2
 80095d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80095d8:	f7fe fa94 	bl	8007b04 <HAL_GetTick>
 80095dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095de:	e00a      	b.n	80095f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80095e0:	f7fe fa90 	bl	8007b04 <HAL_GetTick>
 80095e4:	4602      	mov	r2, r0
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	1ad3      	subs	r3, r2, r3
 80095ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d901      	bls.n	80095f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80095f2:	2303      	movs	r3, #3
 80095f4:	e04f      	b.n	8009696 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095f6:	4b2b      	ldr	r3, [pc, #172]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	f003 020c 	and.w	r2, r3, #12
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	009b      	lsls	r3, r3, #2
 8009604:	429a      	cmp	r2, r3
 8009606:	d1eb      	bne.n	80095e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009608:	4b25      	ldr	r3, [pc, #148]	; (80096a0 <HAL_RCC_ClockConfig+0x1b8>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	f003 0307 	and.w	r3, r3, #7
 8009610:	683a      	ldr	r2, [r7, #0]
 8009612:	429a      	cmp	r2, r3
 8009614:	d20c      	bcs.n	8009630 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009616:	4b22      	ldr	r3, [pc, #136]	; (80096a0 <HAL_RCC_ClockConfig+0x1b8>)
 8009618:	683a      	ldr	r2, [r7, #0]
 800961a:	b2d2      	uxtb	r2, r2
 800961c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800961e:	4b20      	ldr	r3, [pc, #128]	; (80096a0 <HAL_RCC_ClockConfig+0x1b8>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f003 0307 	and.w	r3, r3, #7
 8009626:	683a      	ldr	r2, [r7, #0]
 8009628:	429a      	cmp	r2, r3
 800962a:	d001      	beq.n	8009630 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	e032      	b.n	8009696 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f003 0304 	and.w	r3, r3, #4
 8009638:	2b00      	cmp	r3, #0
 800963a:	d008      	beq.n	800964e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800963c:	4b19      	ldr	r3, [pc, #100]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	68db      	ldr	r3, [r3, #12]
 8009648:	4916      	ldr	r1, [pc, #88]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 800964a:	4313      	orrs	r3, r2
 800964c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f003 0308 	and.w	r3, r3, #8
 8009656:	2b00      	cmp	r3, #0
 8009658:	d009      	beq.n	800966e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800965a:	4b12      	ldr	r3, [pc, #72]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 800965c:	689b      	ldr	r3, [r3, #8]
 800965e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	691b      	ldr	r3, [r3, #16]
 8009666:	00db      	lsls	r3, r3, #3
 8009668:	490e      	ldr	r1, [pc, #56]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 800966a:	4313      	orrs	r3, r2
 800966c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800966e:	f000 f82d 	bl	80096cc <HAL_RCC_GetSysClockFreq>
 8009672:	4602      	mov	r2, r0
 8009674:	4b0b      	ldr	r3, [pc, #44]	; (80096a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009676:	689b      	ldr	r3, [r3, #8]
 8009678:	091b      	lsrs	r3, r3, #4
 800967a:	f003 030f 	and.w	r3, r3, #15
 800967e:	490a      	ldr	r1, [pc, #40]	; (80096a8 <HAL_RCC_ClockConfig+0x1c0>)
 8009680:	5ccb      	ldrb	r3, [r1, r3]
 8009682:	fa22 f303 	lsr.w	r3, r2, r3
 8009686:	4a09      	ldr	r2, [pc, #36]	; (80096ac <HAL_RCC_ClockConfig+0x1c4>)
 8009688:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800968a:	4b09      	ldr	r3, [pc, #36]	; (80096b0 <HAL_RCC_ClockConfig+0x1c8>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4618      	mov	r0, r3
 8009690:	f7fe f9f4 	bl	8007a7c <HAL_InitTick>

  return HAL_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3710      	adds	r7, #16
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
 800969e:	bf00      	nop
 80096a0:	40023c00 	.word	0x40023c00
 80096a4:	40023800 	.word	0x40023800
 80096a8:	0800be20 	.word	0x0800be20
 80096ac:	20000038 	.word	0x20000038
 80096b0:	2000003c 	.word	0x2000003c

080096b4 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80096b4:	b480      	push	{r7}
 80096b6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80096b8:	4b03      	ldr	r3, [pc, #12]	; (80096c8 <HAL_RCC_EnableCSS+0x14>)
 80096ba:	2201      	movs	r2, #1
 80096bc:	601a      	str	r2, [r3, #0]
}
 80096be:	bf00      	nop
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr
 80096c8:	4247004c 	.word	0x4247004c

080096cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80096cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80096d0:	b084      	sub	sp, #16
 80096d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80096d4:	2300      	movs	r3, #0
 80096d6:	607b      	str	r3, [r7, #4]
 80096d8:	2300      	movs	r3, #0
 80096da:	60fb      	str	r3, [r7, #12]
 80096dc:	2300      	movs	r3, #0
 80096de:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80096e0:	2300      	movs	r3, #0
 80096e2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80096e4:	4b67      	ldr	r3, [pc, #412]	; (8009884 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	f003 030c 	and.w	r3, r3, #12
 80096ec:	2b08      	cmp	r3, #8
 80096ee:	d00d      	beq.n	800970c <HAL_RCC_GetSysClockFreq+0x40>
 80096f0:	2b08      	cmp	r3, #8
 80096f2:	f200 80bd 	bhi.w	8009870 <HAL_RCC_GetSysClockFreq+0x1a4>
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d002      	beq.n	8009700 <HAL_RCC_GetSysClockFreq+0x34>
 80096fa:	2b04      	cmp	r3, #4
 80096fc:	d003      	beq.n	8009706 <HAL_RCC_GetSysClockFreq+0x3a>
 80096fe:	e0b7      	b.n	8009870 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009700:	4b61      	ldr	r3, [pc, #388]	; (8009888 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8009702:	60bb      	str	r3, [r7, #8]
       break;
 8009704:	e0b7      	b.n	8009876 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009706:	4b61      	ldr	r3, [pc, #388]	; (800988c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8009708:	60bb      	str	r3, [r7, #8]
      break;
 800970a:	e0b4      	b.n	8009876 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800970c:	4b5d      	ldr	r3, [pc, #372]	; (8009884 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009714:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009716:	4b5b      	ldr	r3, [pc, #364]	; (8009884 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800971e:	2b00      	cmp	r3, #0
 8009720:	d04d      	beq.n	80097be <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009722:	4b58      	ldr	r3, [pc, #352]	; (8009884 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009724:	685b      	ldr	r3, [r3, #4]
 8009726:	099b      	lsrs	r3, r3, #6
 8009728:	461a      	mov	r2, r3
 800972a:	f04f 0300 	mov.w	r3, #0
 800972e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009732:	f04f 0100 	mov.w	r1, #0
 8009736:	ea02 0800 	and.w	r8, r2, r0
 800973a:	ea03 0901 	and.w	r9, r3, r1
 800973e:	4640      	mov	r0, r8
 8009740:	4649      	mov	r1, r9
 8009742:	f04f 0200 	mov.w	r2, #0
 8009746:	f04f 0300 	mov.w	r3, #0
 800974a:	014b      	lsls	r3, r1, #5
 800974c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009750:	0142      	lsls	r2, r0, #5
 8009752:	4610      	mov	r0, r2
 8009754:	4619      	mov	r1, r3
 8009756:	ebb0 0008 	subs.w	r0, r0, r8
 800975a:	eb61 0109 	sbc.w	r1, r1, r9
 800975e:	f04f 0200 	mov.w	r2, #0
 8009762:	f04f 0300 	mov.w	r3, #0
 8009766:	018b      	lsls	r3, r1, #6
 8009768:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800976c:	0182      	lsls	r2, r0, #6
 800976e:	1a12      	subs	r2, r2, r0
 8009770:	eb63 0301 	sbc.w	r3, r3, r1
 8009774:	f04f 0000 	mov.w	r0, #0
 8009778:	f04f 0100 	mov.w	r1, #0
 800977c:	00d9      	lsls	r1, r3, #3
 800977e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009782:	00d0      	lsls	r0, r2, #3
 8009784:	4602      	mov	r2, r0
 8009786:	460b      	mov	r3, r1
 8009788:	eb12 0208 	adds.w	r2, r2, r8
 800978c:	eb43 0309 	adc.w	r3, r3, r9
 8009790:	f04f 0000 	mov.w	r0, #0
 8009794:	f04f 0100 	mov.w	r1, #0
 8009798:	0259      	lsls	r1, r3, #9
 800979a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800979e:	0250      	lsls	r0, r2, #9
 80097a0:	4602      	mov	r2, r0
 80097a2:	460b      	mov	r3, r1
 80097a4:	4610      	mov	r0, r2
 80097a6:	4619      	mov	r1, r3
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	461a      	mov	r2, r3
 80097ac:	f04f 0300 	mov.w	r3, #0
 80097b0:	f7f7 f996 	bl	8000ae0 <__aeabi_uldivmod>
 80097b4:	4602      	mov	r2, r0
 80097b6:	460b      	mov	r3, r1
 80097b8:	4613      	mov	r3, r2
 80097ba:	60fb      	str	r3, [r7, #12]
 80097bc:	e04a      	b.n	8009854 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80097be:	4b31      	ldr	r3, [pc, #196]	; (8009884 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	099b      	lsrs	r3, r3, #6
 80097c4:	461a      	mov	r2, r3
 80097c6:	f04f 0300 	mov.w	r3, #0
 80097ca:	f240 10ff 	movw	r0, #511	; 0x1ff
 80097ce:	f04f 0100 	mov.w	r1, #0
 80097d2:	ea02 0400 	and.w	r4, r2, r0
 80097d6:	ea03 0501 	and.w	r5, r3, r1
 80097da:	4620      	mov	r0, r4
 80097dc:	4629      	mov	r1, r5
 80097de:	f04f 0200 	mov.w	r2, #0
 80097e2:	f04f 0300 	mov.w	r3, #0
 80097e6:	014b      	lsls	r3, r1, #5
 80097e8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80097ec:	0142      	lsls	r2, r0, #5
 80097ee:	4610      	mov	r0, r2
 80097f0:	4619      	mov	r1, r3
 80097f2:	1b00      	subs	r0, r0, r4
 80097f4:	eb61 0105 	sbc.w	r1, r1, r5
 80097f8:	f04f 0200 	mov.w	r2, #0
 80097fc:	f04f 0300 	mov.w	r3, #0
 8009800:	018b      	lsls	r3, r1, #6
 8009802:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009806:	0182      	lsls	r2, r0, #6
 8009808:	1a12      	subs	r2, r2, r0
 800980a:	eb63 0301 	sbc.w	r3, r3, r1
 800980e:	f04f 0000 	mov.w	r0, #0
 8009812:	f04f 0100 	mov.w	r1, #0
 8009816:	00d9      	lsls	r1, r3, #3
 8009818:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800981c:	00d0      	lsls	r0, r2, #3
 800981e:	4602      	mov	r2, r0
 8009820:	460b      	mov	r3, r1
 8009822:	1912      	adds	r2, r2, r4
 8009824:	eb45 0303 	adc.w	r3, r5, r3
 8009828:	f04f 0000 	mov.w	r0, #0
 800982c:	f04f 0100 	mov.w	r1, #0
 8009830:	0299      	lsls	r1, r3, #10
 8009832:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8009836:	0290      	lsls	r0, r2, #10
 8009838:	4602      	mov	r2, r0
 800983a:	460b      	mov	r3, r1
 800983c:	4610      	mov	r0, r2
 800983e:	4619      	mov	r1, r3
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	461a      	mov	r2, r3
 8009844:	f04f 0300 	mov.w	r3, #0
 8009848:	f7f7 f94a 	bl	8000ae0 <__aeabi_uldivmod>
 800984c:	4602      	mov	r2, r0
 800984e:	460b      	mov	r3, r1
 8009850:	4613      	mov	r3, r2
 8009852:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009854:	4b0b      	ldr	r3, [pc, #44]	; (8009884 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	0c1b      	lsrs	r3, r3, #16
 800985a:	f003 0303 	and.w	r3, r3, #3
 800985e:	3301      	adds	r3, #1
 8009860:	005b      	lsls	r3, r3, #1
 8009862:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009864:	68fa      	ldr	r2, [r7, #12]
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	fbb2 f3f3 	udiv	r3, r2, r3
 800986c:	60bb      	str	r3, [r7, #8]
      break;
 800986e:	e002      	b.n	8009876 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009870:	4b05      	ldr	r3, [pc, #20]	; (8009888 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8009872:	60bb      	str	r3, [r7, #8]
      break;
 8009874:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009876:	68bb      	ldr	r3, [r7, #8]
}
 8009878:	4618      	mov	r0, r3
 800987a:	3710      	adds	r7, #16
 800987c:	46bd      	mov	sp, r7
 800987e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009882:	bf00      	nop
 8009884:	40023800 	.word	0x40023800
 8009888:	00f42400 	.word	0x00f42400
 800988c:	007a1200 	.word	0x007a1200

08009890 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8009894:	4b06      	ldr	r3, [pc, #24]	; (80098b0 <HAL_RCC_NMI_IRQHandler+0x20>)
 8009896:	68db      	ldr	r3, [r3, #12]
 8009898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800989c:	2b80      	cmp	r3, #128	; 0x80
 800989e:	d104      	bne.n	80098aa <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80098a0:	f000 f80a 	bl	80098b8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80098a4:	4b03      	ldr	r3, [pc, #12]	; (80098b4 <HAL_RCC_NMI_IRQHandler+0x24>)
 80098a6:	2280      	movs	r2, #128	; 0x80
 80098a8:	701a      	strb	r2, [r3, #0]
  }
}
 80098aa:	bf00      	nop
 80098ac:	bd80      	pop	{r7, pc}
 80098ae:	bf00      	nop
 80098b0:	40023800 	.word	0x40023800
 80098b4:	4002380e 	.word	0x4002380e

080098b8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80098b8:	b480      	push	{r7}
 80098ba:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80098bc:	bf00      	nop
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr

080098c6 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80098c6:	b580      	push	{r7, lr}
 80098c8:	b084      	sub	sp, #16
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	60f8      	str	r0, [r7, #12]
 80098ce:	60b9      	str	r1, [r7, #8]
 80098d0:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d101      	bne.n	80098dc <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80098d8:	2301      	movs	r3, #1
 80098da:	e034      	b.n	8009946 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d106      	bne.n	80098f6 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2200      	movs	r2, #0
 80098ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f7fe f811 	bl	8007918 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681a      	ldr	r2, [r3, #0]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	3308      	adds	r3, #8
 80098fe:	4619      	mov	r1, r3
 8009900:	4610      	mov	r0, r2
 8009902:	f000 fc4f 	bl	800a1a4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	6818      	ldr	r0, [r3, #0]
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	461a      	mov	r2, r3
 8009910:	68b9      	ldr	r1, [r7, #8]
 8009912:	f000 fc99 	bl	800a248 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	6858      	ldr	r0, [r3, #4]
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	689a      	ldr	r2, [r3, #8]
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009922:	6879      	ldr	r1, [r7, #4]
 8009924:	f000 fcce 	bl	800a2c4 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	68fa      	ldr	r2, [r7, #12]
 800992e:	6892      	ldr	r2, [r2, #8]
 8009930:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	68fa      	ldr	r2, [r7, #12]
 800993a:	6892      	ldr	r2, [r2, #8]
 800993c:	f041 0101 	orr.w	r1, r1, #1
 8009940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8009944:	2300      	movs	r3, #0
}
 8009946:	4618      	mov	r0, r3
 8009948:	3710      	adds	r7, #16
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}

0800994e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800994e:	b580      	push	{r7, lr}
 8009950:	b082      	sub	sp, #8
 8009952:	af00      	add	r7, sp, #0
 8009954:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d101      	bne.n	8009960 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800995c:	2301      	movs	r3, #1
 800995e:	e041      	b.n	80099e4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009966:	b2db      	uxtb	r3, r3
 8009968:	2b00      	cmp	r3, #0
 800996a:	d106      	bne.n	800997a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2200      	movs	r2, #0
 8009970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f7fd ff03 	bl	8007780 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2202      	movs	r2, #2
 800997e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681a      	ldr	r2, [r3, #0]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	3304      	adds	r3, #4
 800998a:	4619      	mov	r1, r3
 800998c:	4610      	mov	r0, r2
 800998e:	f000 f8eb 	bl	8009b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2201      	movs	r2, #1
 8009996:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2201      	movs	r2, #1
 800999e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2201      	movs	r2, #1
 80099a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2201      	movs	r2, #1
 80099ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2201      	movs	r2, #1
 80099b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2201      	movs	r2, #1
 80099be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2201      	movs	r2, #1
 80099c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2201      	movs	r2, #1
 80099ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2201      	movs	r2, #1
 80099d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2201      	movs	r2, #1
 80099de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099e2:	2300      	movs	r3, #0
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3708      	adds	r7, #8
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}

080099ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b084      	sub	sp, #16
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	60f8      	str	r0, [r7, #12]
 80099f4:	60b9      	str	r1, [r7, #8]
 80099f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d101      	bne.n	8009a06 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009a02:	2302      	movs	r3, #2
 8009a04:	e0ac      	b.n	8009b60 <HAL_TIM_PWM_ConfigChannel+0x174>
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2201      	movs	r2, #1
 8009a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2b0c      	cmp	r3, #12
 8009a12:	f200 809f 	bhi.w	8009b54 <HAL_TIM_PWM_ConfigChannel+0x168>
 8009a16:	a201      	add	r2, pc, #4	; (adr r2, 8009a1c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8009a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a1c:	08009a51 	.word	0x08009a51
 8009a20:	08009b55 	.word	0x08009b55
 8009a24:	08009b55 	.word	0x08009b55
 8009a28:	08009b55 	.word	0x08009b55
 8009a2c:	08009a91 	.word	0x08009a91
 8009a30:	08009b55 	.word	0x08009b55
 8009a34:	08009b55 	.word	0x08009b55
 8009a38:	08009b55 	.word	0x08009b55
 8009a3c:	08009ad3 	.word	0x08009ad3
 8009a40:	08009b55 	.word	0x08009b55
 8009a44:	08009b55 	.word	0x08009b55
 8009a48:	08009b55 	.word	0x08009b55
 8009a4c:	08009b13 	.word	0x08009b13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	68b9      	ldr	r1, [r7, #8]
 8009a56:	4618      	mov	r0, r3
 8009a58:	f000 f926 	bl	8009ca8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	699a      	ldr	r2, [r3, #24]
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f042 0208 	orr.w	r2, r2, #8
 8009a6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	699a      	ldr	r2, [r3, #24]
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f022 0204 	bic.w	r2, r2, #4
 8009a7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	6999      	ldr	r1, [r3, #24]
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	691a      	ldr	r2, [r3, #16]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	430a      	orrs	r2, r1
 8009a8c:	619a      	str	r2, [r3, #24]
      break;
 8009a8e:	e062      	b.n	8009b56 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	68b9      	ldr	r1, [r7, #8]
 8009a96:	4618      	mov	r0, r3
 8009a98:	f000 f976 	bl	8009d88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	699a      	ldr	r2, [r3, #24]
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009aaa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	699a      	ldr	r2, [r3, #24]
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009aba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	6999      	ldr	r1, [r3, #24]
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	691b      	ldr	r3, [r3, #16]
 8009ac6:	021a      	lsls	r2, r3, #8
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	430a      	orrs	r2, r1
 8009ace:	619a      	str	r2, [r3, #24]
      break;
 8009ad0:	e041      	b.n	8009b56 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	68b9      	ldr	r1, [r7, #8]
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f000 f9cb 	bl	8009e74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	69da      	ldr	r2, [r3, #28]
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f042 0208 	orr.w	r2, r2, #8
 8009aec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	69da      	ldr	r2, [r3, #28]
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f022 0204 	bic.w	r2, r2, #4
 8009afc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	69d9      	ldr	r1, [r3, #28]
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	691a      	ldr	r2, [r3, #16]
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	430a      	orrs	r2, r1
 8009b0e:	61da      	str	r2, [r3, #28]
      break;
 8009b10:	e021      	b.n	8009b56 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	68b9      	ldr	r1, [r7, #8]
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f000 fa1f 	bl	8009f5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	69da      	ldr	r2, [r3, #28]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	69da      	ldr	r2, [r3, #28]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	69d9      	ldr	r1, [r3, #28]
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	691b      	ldr	r3, [r3, #16]
 8009b48:	021a      	lsls	r2, r3, #8
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	430a      	orrs	r2, r1
 8009b50:	61da      	str	r2, [r3, #28]
      break;
 8009b52:	e000      	b.n	8009b56 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8009b54:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b5e:	2300      	movs	r3, #0
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3710      	adds	r7, #16
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4a40      	ldr	r2, [pc, #256]	; (8009c7c <TIM_Base_SetConfig+0x114>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d013      	beq.n	8009ba8 <TIM_Base_SetConfig+0x40>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b86:	d00f      	beq.n	8009ba8 <TIM_Base_SetConfig+0x40>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a3d      	ldr	r2, [pc, #244]	; (8009c80 <TIM_Base_SetConfig+0x118>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d00b      	beq.n	8009ba8 <TIM_Base_SetConfig+0x40>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a3c      	ldr	r2, [pc, #240]	; (8009c84 <TIM_Base_SetConfig+0x11c>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d007      	beq.n	8009ba8 <TIM_Base_SetConfig+0x40>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	4a3b      	ldr	r2, [pc, #236]	; (8009c88 <TIM_Base_SetConfig+0x120>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d003      	beq.n	8009ba8 <TIM_Base_SetConfig+0x40>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	4a3a      	ldr	r2, [pc, #232]	; (8009c8c <TIM_Base_SetConfig+0x124>)
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d108      	bne.n	8009bba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	68fa      	ldr	r2, [r7, #12]
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	4a2f      	ldr	r2, [pc, #188]	; (8009c7c <TIM_Base_SetConfig+0x114>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d02b      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009bc8:	d027      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	4a2c      	ldr	r2, [pc, #176]	; (8009c80 <TIM_Base_SetConfig+0x118>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d023      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	4a2b      	ldr	r2, [pc, #172]	; (8009c84 <TIM_Base_SetConfig+0x11c>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d01f      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	4a2a      	ldr	r2, [pc, #168]	; (8009c88 <TIM_Base_SetConfig+0x120>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d01b      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	4a29      	ldr	r2, [pc, #164]	; (8009c8c <TIM_Base_SetConfig+0x124>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d017      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	4a28      	ldr	r2, [pc, #160]	; (8009c90 <TIM_Base_SetConfig+0x128>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d013      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	4a27      	ldr	r2, [pc, #156]	; (8009c94 <TIM_Base_SetConfig+0x12c>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d00f      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	4a26      	ldr	r2, [pc, #152]	; (8009c98 <TIM_Base_SetConfig+0x130>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d00b      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	4a25      	ldr	r2, [pc, #148]	; (8009c9c <TIM_Base_SetConfig+0x134>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d007      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	4a24      	ldr	r2, [pc, #144]	; (8009ca0 <TIM_Base_SetConfig+0x138>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d003      	beq.n	8009c1a <TIM_Base_SetConfig+0xb2>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	4a23      	ldr	r2, [pc, #140]	; (8009ca4 <TIM_Base_SetConfig+0x13c>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d108      	bne.n	8009c2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	68db      	ldr	r3, [r3, #12]
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	4313      	orrs	r3, r2
 8009c2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	695b      	ldr	r3, [r3, #20]
 8009c36:	4313      	orrs	r3, r2
 8009c38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	68fa      	ldr	r2, [r7, #12]
 8009c3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	689a      	ldr	r2, [r3, #8]
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	681a      	ldr	r2, [r3, #0]
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	4a0a      	ldr	r2, [pc, #40]	; (8009c7c <TIM_Base_SetConfig+0x114>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d003      	beq.n	8009c60 <TIM_Base_SetConfig+0xf8>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	4a0c      	ldr	r2, [pc, #48]	; (8009c8c <TIM_Base_SetConfig+0x124>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d103      	bne.n	8009c68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	691a      	ldr	r2, [r3, #16]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	615a      	str	r2, [r3, #20]
}
 8009c6e:	bf00      	nop
 8009c70:	3714      	adds	r7, #20
 8009c72:	46bd      	mov	sp, r7
 8009c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c78:	4770      	bx	lr
 8009c7a:	bf00      	nop
 8009c7c:	40010000 	.word	0x40010000
 8009c80:	40000400 	.word	0x40000400
 8009c84:	40000800 	.word	0x40000800
 8009c88:	40000c00 	.word	0x40000c00
 8009c8c:	40010400 	.word	0x40010400
 8009c90:	40014000 	.word	0x40014000
 8009c94:	40014400 	.word	0x40014400
 8009c98:	40014800 	.word	0x40014800
 8009c9c:	40001800 	.word	0x40001800
 8009ca0:	40001c00 	.word	0x40001c00
 8009ca4:	40002000 	.word	0x40002000

08009ca8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b087      	sub	sp, #28
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6a1b      	ldr	r3, [r3, #32]
 8009cb6:	f023 0201 	bic.w	r2, r3, #1
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6a1b      	ldr	r3, [r3, #32]
 8009cc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	699b      	ldr	r3, [r3, #24]
 8009cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f023 0303 	bic.w	r3, r3, #3
 8009cde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	68fa      	ldr	r2, [r7, #12]
 8009ce6:	4313      	orrs	r3, r2
 8009ce8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009cea:	697b      	ldr	r3, [r7, #20]
 8009cec:	f023 0302 	bic.w	r3, r3, #2
 8009cf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	689b      	ldr	r3, [r3, #8]
 8009cf6:	697a      	ldr	r2, [r7, #20]
 8009cf8:	4313      	orrs	r3, r2
 8009cfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	4a20      	ldr	r2, [pc, #128]	; (8009d80 <TIM_OC1_SetConfig+0xd8>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d003      	beq.n	8009d0c <TIM_OC1_SetConfig+0x64>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	4a1f      	ldr	r2, [pc, #124]	; (8009d84 <TIM_OC1_SetConfig+0xdc>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d10c      	bne.n	8009d26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	f023 0308 	bic.w	r3, r3, #8
 8009d12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	68db      	ldr	r3, [r3, #12]
 8009d18:	697a      	ldr	r2, [r7, #20]
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f023 0304 	bic.w	r3, r3, #4
 8009d24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	4a15      	ldr	r2, [pc, #84]	; (8009d80 <TIM_OC1_SetConfig+0xd8>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d003      	beq.n	8009d36 <TIM_OC1_SetConfig+0x8e>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	4a14      	ldr	r2, [pc, #80]	; (8009d84 <TIM_OC1_SetConfig+0xdc>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d111      	bne.n	8009d5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009d44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	695b      	ldr	r3, [r3, #20]
 8009d4a:	693a      	ldr	r2, [r7, #16]
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	699b      	ldr	r3, [r3, #24]
 8009d54:	693a      	ldr	r2, [r7, #16]
 8009d56:	4313      	orrs	r3, r2
 8009d58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	693a      	ldr	r2, [r7, #16]
 8009d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	685a      	ldr	r2, [r3, #4]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	697a      	ldr	r2, [r7, #20]
 8009d72:	621a      	str	r2, [r3, #32]
}
 8009d74:	bf00      	nop
 8009d76:	371c      	adds	r7, #28
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr
 8009d80:	40010000 	.word	0x40010000
 8009d84:	40010400 	.word	0x40010400

08009d88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b087      	sub	sp, #28
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6a1b      	ldr	r3, [r3, #32]
 8009d96:	f023 0210 	bic.w	r2, r3, #16
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6a1b      	ldr	r3, [r3, #32]
 8009da2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	699b      	ldr	r3, [r3, #24]
 8009dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009dbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	021b      	lsls	r3, r3, #8
 8009dc6:	68fa      	ldr	r2, [r7, #12]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	f023 0320 	bic.w	r3, r3, #32
 8009dd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	689b      	ldr	r3, [r3, #8]
 8009dd8:	011b      	lsls	r3, r3, #4
 8009dda:	697a      	ldr	r2, [r7, #20]
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a22      	ldr	r2, [pc, #136]	; (8009e6c <TIM_OC2_SetConfig+0xe4>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d003      	beq.n	8009df0 <TIM_OC2_SetConfig+0x68>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	4a21      	ldr	r2, [pc, #132]	; (8009e70 <TIM_OC2_SetConfig+0xe8>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d10d      	bne.n	8009e0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009df6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	68db      	ldr	r3, [r3, #12]
 8009dfc:	011b      	lsls	r3, r3, #4
 8009dfe:	697a      	ldr	r2, [r7, #20]
 8009e00:	4313      	orrs	r3, r2
 8009e02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e0a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	4a17      	ldr	r2, [pc, #92]	; (8009e6c <TIM_OC2_SetConfig+0xe4>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d003      	beq.n	8009e1c <TIM_OC2_SetConfig+0x94>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	4a16      	ldr	r2, [pc, #88]	; (8009e70 <TIM_OC2_SetConfig+0xe8>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d113      	bne.n	8009e44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	695b      	ldr	r3, [r3, #20]
 8009e30:	009b      	lsls	r3, r3, #2
 8009e32:	693a      	ldr	r2, [r7, #16]
 8009e34:	4313      	orrs	r3, r2
 8009e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	699b      	ldr	r3, [r3, #24]
 8009e3c:	009b      	lsls	r3, r3, #2
 8009e3e:	693a      	ldr	r2, [r7, #16]
 8009e40:	4313      	orrs	r3, r2
 8009e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	693a      	ldr	r2, [r7, #16]
 8009e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	68fa      	ldr	r2, [r7, #12]
 8009e4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	685a      	ldr	r2, [r3, #4]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	697a      	ldr	r2, [r7, #20]
 8009e5c:	621a      	str	r2, [r3, #32]
}
 8009e5e:	bf00      	nop
 8009e60:	371c      	adds	r7, #28
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr
 8009e6a:	bf00      	nop
 8009e6c:	40010000 	.word	0x40010000
 8009e70:	40010400 	.word	0x40010400

08009e74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e74:	b480      	push	{r7}
 8009e76:	b087      	sub	sp, #28
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
 8009e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6a1b      	ldr	r3, [r3, #32]
 8009e82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6a1b      	ldr	r3, [r3, #32]
 8009e8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	69db      	ldr	r3, [r3, #28]
 8009e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ea2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f023 0303 	bic.w	r3, r3, #3
 8009eaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68fa      	ldr	r2, [r7, #12]
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ebc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	689b      	ldr	r3, [r3, #8]
 8009ec2:	021b      	lsls	r3, r3, #8
 8009ec4:	697a      	ldr	r2, [r7, #20]
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	4a21      	ldr	r2, [pc, #132]	; (8009f54 <TIM_OC3_SetConfig+0xe0>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d003      	beq.n	8009eda <TIM_OC3_SetConfig+0x66>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a20      	ldr	r2, [pc, #128]	; (8009f58 <TIM_OC3_SetConfig+0xe4>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d10d      	bne.n	8009ef6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ee0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	021b      	lsls	r3, r3, #8
 8009ee8:	697a      	ldr	r2, [r7, #20]
 8009eea:	4313      	orrs	r3, r2
 8009eec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ef4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	4a16      	ldr	r2, [pc, #88]	; (8009f54 <TIM_OC3_SetConfig+0xe0>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d003      	beq.n	8009f06 <TIM_OC3_SetConfig+0x92>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	4a15      	ldr	r2, [pc, #84]	; (8009f58 <TIM_OC3_SetConfig+0xe4>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d113      	bne.n	8009f2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009f0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	695b      	ldr	r3, [r3, #20]
 8009f1a:	011b      	lsls	r3, r3, #4
 8009f1c:	693a      	ldr	r2, [r7, #16]
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	699b      	ldr	r3, [r3, #24]
 8009f26:	011b      	lsls	r3, r3, #4
 8009f28:	693a      	ldr	r2, [r7, #16]
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	693a      	ldr	r2, [r7, #16]
 8009f32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	68fa      	ldr	r2, [r7, #12]
 8009f38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	685a      	ldr	r2, [r3, #4]
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	697a      	ldr	r2, [r7, #20]
 8009f46:	621a      	str	r2, [r3, #32]
}
 8009f48:	bf00      	nop
 8009f4a:	371c      	adds	r7, #28
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr
 8009f54:	40010000 	.word	0x40010000
 8009f58:	40010400 	.word	0x40010400

08009f5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b087      	sub	sp, #28
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6a1b      	ldr	r3, [r3, #32]
 8009f6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6a1b      	ldr	r3, [r3, #32]
 8009f76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	69db      	ldr	r3, [r3, #28]
 8009f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	021b      	lsls	r3, r3, #8
 8009f9a:	68fa      	ldr	r2, [r7, #12]
 8009f9c:	4313      	orrs	r3, r2
 8009f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009fa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	031b      	lsls	r3, r3, #12
 8009fae:	693a      	ldr	r2, [r7, #16]
 8009fb0:	4313      	orrs	r3, r2
 8009fb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	4a12      	ldr	r2, [pc, #72]	; (800a000 <TIM_OC4_SetConfig+0xa4>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d003      	beq.n	8009fc4 <TIM_OC4_SetConfig+0x68>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a11      	ldr	r2, [pc, #68]	; (800a004 <TIM_OC4_SetConfig+0xa8>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d109      	bne.n	8009fd8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009fc4:	697b      	ldr	r3, [r7, #20]
 8009fc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009fca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	695b      	ldr	r3, [r3, #20]
 8009fd0:	019b      	lsls	r3, r3, #6
 8009fd2:	697a      	ldr	r2, [r7, #20]
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	697a      	ldr	r2, [r7, #20]
 8009fdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	68fa      	ldr	r2, [r7, #12]
 8009fe2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	685a      	ldr	r2, [r3, #4]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	693a      	ldr	r2, [r7, #16]
 8009ff0:	621a      	str	r2, [r3, #32]
}
 8009ff2:	bf00      	nop
 8009ff4:	371c      	adds	r7, #28
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffc:	4770      	bx	lr
 8009ffe:	bf00      	nop
 800a000:	40010000 	.word	0x40010000
 800a004:	40010400 	.word	0x40010400

0800a008 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a008:	b480      	push	{r7}
 800a00a:	b085      	sub	sp, #20
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a018:	2b01      	cmp	r3, #1
 800a01a:	d101      	bne.n	800a020 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a01c:	2302      	movs	r3, #2
 800a01e:	e05a      	b.n	800a0d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2201      	movs	r2, #1
 800a024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2202      	movs	r2, #2
 800a02c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	689b      	ldr	r3, [r3, #8]
 800a03e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a046:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	4313      	orrs	r3, r2
 800a050:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	68fa      	ldr	r2, [r7, #12]
 800a058:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a21      	ldr	r2, [pc, #132]	; (800a0e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d022      	beq.n	800a0aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a06c:	d01d      	beq.n	800a0aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a1d      	ldr	r2, [pc, #116]	; (800a0e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d018      	beq.n	800a0aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4a1b      	ldr	r2, [pc, #108]	; (800a0ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d013      	beq.n	800a0aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	4a1a      	ldr	r2, [pc, #104]	; (800a0f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a088:	4293      	cmp	r3, r2
 800a08a:	d00e      	beq.n	800a0aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	4a18      	ldr	r2, [pc, #96]	; (800a0f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d009      	beq.n	800a0aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a17      	ldr	r2, [pc, #92]	; (800a0f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d004      	beq.n	800a0aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a15      	ldr	r2, [pc, #84]	; (800a0fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	d10c      	bne.n	800a0c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a0b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	685b      	ldr	r3, [r3, #4]
 800a0b6:	68ba      	ldr	r2, [r7, #8]
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	68ba      	ldr	r2, [r7, #8]
 800a0c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a0d4:	2300      	movs	r3, #0
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3714      	adds	r7, #20
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e0:	4770      	bx	lr
 800a0e2:	bf00      	nop
 800a0e4:	40010000 	.word	0x40010000
 800a0e8:	40000400 	.word	0x40000400
 800a0ec:	40000800 	.word	0x40000800
 800a0f0:	40000c00 	.word	0x40000c00
 800a0f4:	40010400 	.word	0x40010400
 800a0f8:	40014000 	.word	0x40014000
 800a0fc:	40001800 	.word	0x40001800

0800a100 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a100:	b480      	push	{r7}
 800a102:	b085      	sub	sp, #20
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
 800a108:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a10a:	2300      	movs	r3, #0
 800a10c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a114:	2b01      	cmp	r3, #1
 800a116:	d101      	bne.n	800a11c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a118:	2302      	movs	r3, #2
 800a11a:	e03d      	b.n	800a198 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2201      	movs	r2, #1
 800a120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	68db      	ldr	r3, [r3, #12]
 800a12e:	4313      	orrs	r3, r2
 800a130:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	689b      	ldr	r3, [r3, #8]
 800a13c:	4313      	orrs	r3, r2
 800a13e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	4313      	orrs	r3, r2
 800a14c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	4313      	orrs	r3, r2
 800a15a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	691b      	ldr	r3, [r3, #16]
 800a166:	4313      	orrs	r3, r2
 800a168:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	695b      	ldr	r3, [r3, #20]
 800a174:	4313      	orrs	r3, r2
 800a176:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	69db      	ldr	r3, [r3, #28]
 800a182:	4313      	orrs	r3, r2
 800a184:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	68fa      	ldr	r2, [r7, #12]
 800a18c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2200      	movs	r2, #0
 800a192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a196:	2300      	movs	r3, #0
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3714      	adds	r7, #20
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr

0800a1a4 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800a1a4:	b480      	push	{r7}
 800a1a6:	b085      	sub	sp, #20
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	681a      	ldr	r2, [r3, #0]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1bc:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800a1be:	68fa      	ldr	r2, [r7, #12]
 800a1c0:	4b20      	ldr	r3, [pc, #128]	; (800a244 <FSMC_NORSRAM_Init+0xa0>)
 800a1c2:	4013      	ands	r3, r2
 800a1c4:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a1ce:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800a1d4:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800a1da:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800a1e0:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800a1e6:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800a1ec:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800a1f2:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800a1f8:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800a1fe:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800a204:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800a20a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800a210:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	4313      	orrs	r3, r2
 800a216:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	689b      	ldr	r3, [r3, #8]
 800a21c:	2b08      	cmp	r3, #8
 800a21e:	d103      	bne.n	800a228 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a226:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	68f9      	ldr	r1, [r7, #12]
 800a230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800a234:	2300      	movs	r3, #0
}
 800a236:	4618      	mov	r0, r3
 800a238:	3714      	adds	r7, #20
 800a23a:	46bd      	mov	sp, r7
 800a23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a240:	4770      	bx	lr
 800a242:	bf00      	nop
 800a244:	fff00080 	.word	0xfff00080

0800a248 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a248:	b480      	push	{r7}
 800a24a:	b087      	sub	sp, #28
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	60f8      	str	r0, [r7, #12]
 800a250:	60b9      	str	r1, [r7, #8]
 800a252:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800a254:	2300      	movs	r3, #0
 800a256:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	1c5a      	adds	r2, r3, #1
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a262:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800a26a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a276:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	689b      	ldr	r3, [r3, #8]
 800a27c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800a27e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	68db      	ldr	r3, [r3, #12]
 800a284:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800a286:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	691b      	ldr	r3, [r3, #16]
 800a28c:	3b01      	subs	r3, #1
 800a28e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a290:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	695b      	ldr	r3, [r3, #20]
 800a296:	3b02      	subs	r3, #2
 800a298:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800a29a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	697a      	ldr	r2, [r7, #20]
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	1c5a      	adds	r2, r3, #1
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	6979      	ldr	r1, [r7, #20]
 800a2b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	371c      	adds	r7, #28
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr
	...

0800a2c4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b087      	sub	sp, #28
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	60f8      	str	r0, [r7, #12]
 800a2cc:	60b9      	str	r1, [r7, #8]
 800a2ce:	607a      	str	r2, [r7, #4]
 800a2d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a2dc:	d122      	bne.n	800a324 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2e6:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800a2e8:	697a      	ldr	r2, [r7, #20]
 800a2ea:	4b15      	ldr	r3, [pc, #84]	; (800a340 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800a2ec:	4013      	ands	r3, r2
 800a2ee:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a2fa:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	689b      	ldr	r3, [r3, #8]
 800a300:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800a302:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	68db      	ldr	r3, [r3, #12]
 800a308:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800a30a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a310:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a312:	697a      	ldr	r2, [r7, #20]
 800a314:	4313      	orrs	r3, r2
 800a316:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	687a      	ldr	r2, [r7, #4]
 800a31c:	6979      	ldr	r1, [r7, #20]
 800a31e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a322:	e005      	b.n	800a330 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	687a      	ldr	r2, [r7, #4]
 800a328:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a32c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800a330:	2300      	movs	r3, #0
}
 800a332:	4618      	mov	r0, r3
 800a334:	371c      	adds	r7, #28
 800a336:	46bd      	mov	sp, r7
 800a338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33c:	4770      	bx	lr
 800a33e:	bf00      	nop
 800a340:	cff00000 	.word	0xcff00000

0800a344 <__errno>:
 800a344:	4b01      	ldr	r3, [pc, #4]	; (800a34c <__errno+0x8>)
 800a346:	6818      	ldr	r0, [r3, #0]
 800a348:	4770      	bx	lr
 800a34a:	bf00      	nop
 800a34c:	20000044 	.word	0x20000044

0800a350 <__libc_init_array>:
 800a350:	b570      	push	{r4, r5, r6, lr}
 800a352:	4d0d      	ldr	r5, [pc, #52]	; (800a388 <__libc_init_array+0x38>)
 800a354:	4c0d      	ldr	r4, [pc, #52]	; (800a38c <__libc_init_array+0x3c>)
 800a356:	1b64      	subs	r4, r4, r5
 800a358:	10a4      	asrs	r4, r4, #2
 800a35a:	2600      	movs	r6, #0
 800a35c:	42a6      	cmp	r6, r4
 800a35e:	d109      	bne.n	800a374 <__libc_init_array+0x24>
 800a360:	4d0b      	ldr	r5, [pc, #44]	; (800a390 <__libc_init_array+0x40>)
 800a362:	4c0c      	ldr	r4, [pc, #48]	; (800a394 <__libc_init_array+0x44>)
 800a364:	f000 f908 	bl	800a578 <_init>
 800a368:	1b64      	subs	r4, r4, r5
 800a36a:	10a4      	asrs	r4, r4, #2
 800a36c:	2600      	movs	r6, #0
 800a36e:	42a6      	cmp	r6, r4
 800a370:	d105      	bne.n	800a37e <__libc_init_array+0x2e>
 800a372:	bd70      	pop	{r4, r5, r6, pc}
 800a374:	f855 3b04 	ldr.w	r3, [r5], #4
 800a378:	4798      	blx	r3
 800a37a:	3601      	adds	r6, #1
 800a37c:	e7ee      	b.n	800a35c <__libc_init_array+0xc>
 800a37e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a382:	4798      	blx	r3
 800a384:	3601      	adds	r6, #1
 800a386:	e7f2      	b.n	800a36e <__libc_init_array+0x1e>
 800a388:	0800be40 	.word	0x0800be40
 800a38c:	0800be40 	.word	0x0800be40
 800a390:	0800be40 	.word	0x0800be40
 800a394:	0800be44 	.word	0x0800be44

0800a398 <memset>:
 800a398:	4402      	add	r2, r0
 800a39a:	4603      	mov	r3, r0
 800a39c:	4293      	cmp	r3, r2
 800a39e:	d100      	bne.n	800a3a2 <memset+0xa>
 800a3a0:	4770      	bx	lr
 800a3a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a3a6:	e7f9      	b.n	800a39c <memset+0x4>

0800a3a8 <sqrt>:
 800a3a8:	b538      	push	{r3, r4, r5, lr}
 800a3aa:	ed2d 8b02 	vpush	{d8}
 800a3ae:	ec55 4b10 	vmov	r4, r5, d0
 800a3b2:	f000 f82d 	bl	800a410 <__ieee754_sqrt>
 800a3b6:	4b15      	ldr	r3, [pc, #84]	; (800a40c <sqrt+0x64>)
 800a3b8:	eeb0 8a40 	vmov.f32	s16, s0
 800a3bc:	eef0 8a60 	vmov.f32	s17, s1
 800a3c0:	f993 3000 	ldrsb.w	r3, [r3]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	d019      	beq.n	800a3fc <sqrt+0x54>
 800a3c8:	4622      	mov	r2, r4
 800a3ca:	462b      	mov	r3, r5
 800a3cc:	4620      	mov	r0, r4
 800a3ce:	4629      	mov	r1, r5
 800a3d0:	f7f6 fb50 	bl	8000a74 <__aeabi_dcmpun>
 800a3d4:	b990      	cbnz	r0, 800a3fc <sqrt+0x54>
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	2300      	movs	r3, #0
 800a3da:	4620      	mov	r0, r4
 800a3dc:	4629      	mov	r1, r5
 800a3de:	f7f6 fb21 	bl	8000a24 <__aeabi_dcmplt>
 800a3e2:	b158      	cbz	r0, 800a3fc <sqrt+0x54>
 800a3e4:	f7ff ffae 	bl	800a344 <__errno>
 800a3e8:	2321      	movs	r3, #33	; 0x21
 800a3ea:	6003      	str	r3, [r0, #0]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	4610      	mov	r0, r2
 800a3f2:	4619      	mov	r1, r3
 800a3f4:	f7f6 f9ce 	bl	8000794 <__aeabi_ddiv>
 800a3f8:	ec41 0b18 	vmov	d8, r0, r1
 800a3fc:	eeb0 0a48 	vmov.f32	s0, s16
 800a400:	eef0 0a68 	vmov.f32	s1, s17
 800a404:	ecbd 8b02 	vpop	{d8}
 800a408:	bd38      	pop	{r3, r4, r5, pc}
 800a40a:	bf00      	nop
 800a40c:	200000a8 	.word	0x200000a8

0800a410 <__ieee754_sqrt>:
 800a410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a414:	ec55 4b10 	vmov	r4, r5, d0
 800a418:	4e56      	ldr	r6, [pc, #344]	; (800a574 <__ieee754_sqrt+0x164>)
 800a41a:	43ae      	bics	r6, r5
 800a41c:	ee10 0a10 	vmov	r0, s0
 800a420:	ee10 3a10 	vmov	r3, s0
 800a424:	4629      	mov	r1, r5
 800a426:	462a      	mov	r2, r5
 800a428:	d110      	bne.n	800a44c <__ieee754_sqrt+0x3c>
 800a42a:	ee10 2a10 	vmov	r2, s0
 800a42e:	462b      	mov	r3, r5
 800a430:	f7f6 f886 	bl	8000540 <__aeabi_dmul>
 800a434:	4602      	mov	r2, r0
 800a436:	460b      	mov	r3, r1
 800a438:	4620      	mov	r0, r4
 800a43a:	4629      	mov	r1, r5
 800a43c:	f7f5 feca 	bl	80001d4 <__adddf3>
 800a440:	4604      	mov	r4, r0
 800a442:	460d      	mov	r5, r1
 800a444:	ec45 4b10 	vmov	d0, r4, r5
 800a448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a44c:	2d00      	cmp	r5, #0
 800a44e:	dc10      	bgt.n	800a472 <__ieee754_sqrt+0x62>
 800a450:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a454:	4330      	orrs	r0, r6
 800a456:	d0f5      	beq.n	800a444 <__ieee754_sqrt+0x34>
 800a458:	b15d      	cbz	r5, 800a472 <__ieee754_sqrt+0x62>
 800a45a:	ee10 2a10 	vmov	r2, s0
 800a45e:	462b      	mov	r3, r5
 800a460:	ee10 0a10 	vmov	r0, s0
 800a464:	f7f5 feb4 	bl	80001d0 <__aeabi_dsub>
 800a468:	4602      	mov	r2, r0
 800a46a:	460b      	mov	r3, r1
 800a46c:	f7f6 f992 	bl	8000794 <__aeabi_ddiv>
 800a470:	e7e6      	b.n	800a440 <__ieee754_sqrt+0x30>
 800a472:	1509      	asrs	r1, r1, #20
 800a474:	d076      	beq.n	800a564 <__ieee754_sqrt+0x154>
 800a476:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a47a:	07ce      	lsls	r6, r1, #31
 800a47c:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800a480:	bf5e      	ittt	pl
 800a482:	0fda      	lsrpl	r2, r3, #31
 800a484:	005b      	lslpl	r3, r3, #1
 800a486:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800a48a:	0fda      	lsrs	r2, r3, #31
 800a48c:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800a490:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800a494:	2000      	movs	r0, #0
 800a496:	106d      	asrs	r5, r5, #1
 800a498:	005b      	lsls	r3, r3, #1
 800a49a:	f04f 0e16 	mov.w	lr, #22
 800a49e:	4684      	mov	ip, r0
 800a4a0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a4a4:	eb0c 0401 	add.w	r4, ip, r1
 800a4a8:	4294      	cmp	r4, r2
 800a4aa:	bfde      	ittt	le
 800a4ac:	1b12      	suble	r2, r2, r4
 800a4ae:	eb04 0c01 	addle.w	ip, r4, r1
 800a4b2:	1840      	addle	r0, r0, r1
 800a4b4:	0052      	lsls	r2, r2, #1
 800a4b6:	f1be 0e01 	subs.w	lr, lr, #1
 800a4ba:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800a4be:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a4c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a4c6:	d1ed      	bne.n	800a4a4 <__ieee754_sqrt+0x94>
 800a4c8:	4671      	mov	r1, lr
 800a4ca:	2720      	movs	r7, #32
 800a4cc:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800a4d0:	4562      	cmp	r2, ip
 800a4d2:	eb04 060e 	add.w	r6, r4, lr
 800a4d6:	dc02      	bgt.n	800a4de <__ieee754_sqrt+0xce>
 800a4d8:	d113      	bne.n	800a502 <__ieee754_sqrt+0xf2>
 800a4da:	429e      	cmp	r6, r3
 800a4dc:	d811      	bhi.n	800a502 <__ieee754_sqrt+0xf2>
 800a4de:	2e00      	cmp	r6, #0
 800a4e0:	eb06 0e04 	add.w	lr, r6, r4
 800a4e4:	da43      	bge.n	800a56e <__ieee754_sqrt+0x15e>
 800a4e6:	f1be 0f00 	cmp.w	lr, #0
 800a4ea:	db40      	blt.n	800a56e <__ieee754_sqrt+0x15e>
 800a4ec:	f10c 0801 	add.w	r8, ip, #1
 800a4f0:	eba2 020c 	sub.w	r2, r2, ip
 800a4f4:	429e      	cmp	r6, r3
 800a4f6:	bf88      	it	hi
 800a4f8:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a4fc:	1b9b      	subs	r3, r3, r6
 800a4fe:	4421      	add	r1, r4
 800a500:	46c4      	mov	ip, r8
 800a502:	0052      	lsls	r2, r2, #1
 800a504:	3f01      	subs	r7, #1
 800a506:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800a50a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a50e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a512:	d1dd      	bne.n	800a4d0 <__ieee754_sqrt+0xc0>
 800a514:	4313      	orrs	r3, r2
 800a516:	d006      	beq.n	800a526 <__ieee754_sqrt+0x116>
 800a518:	1c4c      	adds	r4, r1, #1
 800a51a:	bf13      	iteet	ne
 800a51c:	3101      	addne	r1, #1
 800a51e:	3001      	addeq	r0, #1
 800a520:	4639      	moveq	r1, r7
 800a522:	f021 0101 	bicne.w	r1, r1, #1
 800a526:	1043      	asrs	r3, r0, #1
 800a528:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a52c:	0849      	lsrs	r1, r1, #1
 800a52e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a532:	07c2      	lsls	r2, r0, #31
 800a534:	bf48      	it	mi
 800a536:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800a53a:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800a53e:	460c      	mov	r4, r1
 800a540:	463d      	mov	r5, r7
 800a542:	e77f      	b.n	800a444 <__ieee754_sqrt+0x34>
 800a544:	0ada      	lsrs	r2, r3, #11
 800a546:	3815      	subs	r0, #21
 800a548:	055b      	lsls	r3, r3, #21
 800a54a:	2a00      	cmp	r2, #0
 800a54c:	d0fa      	beq.n	800a544 <__ieee754_sqrt+0x134>
 800a54e:	02d7      	lsls	r7, r2, #11
 800a550:	d50a      	bpl.n	800a568 <__ieee754_sqrt+0x158>
 800a552:	f1c1 0420 	rsb	r4, r1, #32
 800a556:	fa23 f404 	lsr.w	r4, r3, r4
 800a55a:	1e4d      	subs	r5, r1, #1
 800a55c:	408b      	lsls	r3, r1
 800a55e:	4322      	orrs	r2, r4
 800a560:	1b41      	subs	r1, r0, r5
 800a562:	e788      	b.n	800a476 <__ieee754_sqrt+0x66>
 800a564:	4608      	mov	r0, r1
 800a566:	e7f0      	b.n	800a54a <__ieee754_sqrt+0x13a>
 800a568:	0052      	lsls	r2, r2, #1
 800a56a:	3101      	adds	r1, #1
 800a56c:	e7ef      	b.n	800a54e <__ieee754_sqrt+0x13e>
 800a56e:	46e0      	mov	r8, ip
 800a570:	e7be      	b.n	800a4f0 <__ieee754_sqrt+0xe0>
 800a572:	bf00      	nop
 800a574:	7ff00000 	.word	0x7ff00000

0800a578 <_init>:
 800a578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a57a:	bf00      	nop
 800a57c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a57e:	bc08      	pop	{r3}
 800a580:	469e      	mov	lr, r3
 800a582:	4770      	bx	lr

0800a584 <_fini>:
 800a584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a586:	bf00      	nop
 800a588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a58a:	bc08      	pop	{r3}
 800a58c:	469e      	mov	lr, r3
 800a58e:	4770      	bx	lr
