--------------------------------------------------------------------------------
Release 10.1.02 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/prakti01_05_pong/prakti01_05_pong.ise
-intstyle ise -v 3 -s 4 -xml entity_pong entity_pong.ncd -o entity_pong.twr
entity_pong.pcf -ucf entity_pong.ucf

Design file:              entity_pong.ncd
Physical constraint file: entity_pong.pcf
Device,package,speed:     xc3sd1800a,fg676,-4 (PRODUCTION 1.32 2008-05-28)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 25.175 MHz HIGH 50%;

 4053 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  15.455ns.
--------------------------------------------------------------------------------
Slack:                  24.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_2 (FF)
  Destination:          final_colour.blue_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      15.459ns (Levels of Logic = 6)
  Clock Path Skew:      0.004ns (0.007 - 0.003)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_2 to final_colour.blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y102.YQ     Tcko                  0.676   sgnal_pm/siggen_pos_y<3>
                                                       sgnal_pm/siggen_pos_y_2
    SLICE_X66Y74.G2      net (fanout=126)      3.743   sgnal_pm/siggen_pos_y<2>
    SLICE_X66Y74.Y       Tilo                  0.707   paint_pm/score_pm/number_colour_out_blue<0>674
                                                       paint_pm/score_pm/Msub_num_sub0000_Madd_xor<3>11
    SLICE_X54Y77.BX      net (fanout=28)       2.692   paint_pm/score_pm/num_sub0000<3>
    SLICE_X54Y77.X       Tbxx                  0.860   paint_pm/score_pm/number_colour_out_blue<0>350
                                                       paint_pm/score_pm/number_colour_out_blue<0>350
    SLICE_X55Y79.F4      net (fanout=1)        0.328   paint_pm/score_pm/number_colour_out_blue<0>350
    SLICE_X55Y79.X       Tilo                  0.643   paint_pm/score_pm/number_colour_out_blue<0>519
                                                       paint_pm/score_pm/number_colour_out_blue<0>519
    SLICE_X65Y80.F3      net (fanout=1)        0.930   paint_pm/score_pm/number_colour_out_blue<0>519
    SLICE_X65Y80.X       Tif5x                 0.924   paint_pm/score_pm/number_colour_out_blue<0>936
                                                       paint_pm/score_pm/number_colour_out_blue<0>936_G
                                                       paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X65Y88.F2      net (fanout=1)        0.702   paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X65Y88.X       Tilo                  0.643   paint_pm/score_pm/number_colour_out_blue<0>977
                                                       paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X62Y91.F4      net (fanout=1)        0.368   paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X62Y91.X       Tilo                  0.692   final_colour.green_1
                                                       paint_pm/score_pm/number_colour_out_blue<0>1054
    SLICE_X62Y98.BY      net (fanout=3)        0.722   paint_pm/number_colour_blue<0>
    SLICE_X62Y98.CLK     Tsrck                 0.829   final_colour.blue_0
                                                       final_colour.blue_0
    -------------------------------------------------  ---------------------------
    Total                                     15.459ns (5.974ns logic, 9.485ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  24.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_2 (FF)
  Destination:          final_colour.red_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      15.241ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.302 - 0.340)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_2 to final_colour.red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y102.YQ     Tcko                  0.676   sgnal_pm/siggen_pos_y<3>
                                                       sgnal_pm/siggen_pos_y_2
    SLICE_X66Y74.G2      net (fanout=126)      3.743   sgnal_pm/siggen_pos_y<2>
    SLICE_X66Y74.Y       Tilo                  0.707   paint_pm/score_pm/number_colour_out_blue<0>674
                                                       paint_pm/score_pm/Msub_num_sub0000_Madd_xor<3>11
    SLICE_X54Y77.BX      net (fanout=28)       2.692   paint_pm/score_pm/num_sub0000<3>
    SLICE_X54Y77.X       Tbxx                  0.860   paint_pm/score_pm/number_colour_out_blue<0>350
                                                       paint_pm/score_pm/number_colour_out_blue<0>350
    SLICE_X55Y79.F4      net (fanout=1)        0.328   paint_pm/score_pm/number_colour_out_blue<0>350
    SLICE_X55Y79.X       Tilo                  0.643   paint_pm/score_pm/number_colour_out_blue<0>519
                                                       paint_pm/score_pm/number_colour_out_blue<0>519
    SLICE_X65Y80.F3      net (fanout=1)        0.930   paint_pm/score_pm/number_colour_out_blue<0>519
    SLICE_X65Y80.X       Tif5x                 0.924   paint_pm/score_pm/number_colour_out_blue<0>936
                                                       paint_pm/score_pm/number_colour_out_blue<0>936_G
                                                       paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X65Y88.F2      net (fanout=1)        0.702   paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X65Y88.X       Tilo                  0.643   paint_pm/score_pm/number_colour_out_blue<0>977
                                                       paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X62Y91.F4      net (fanout=1)        0.368   paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X62Y91.X       Tilo                  0.692   final_colour.green_1
                                                       paint_pm/score_pm/number_colour_out_blue<0>1054
    SLICE_X61Y90.BX      net (fanout=3)        0.498   paint_pm/number_colour_blue<0>
    SLICE_X61Y90.CLK     Tdick                 0.835   final_colour.red_0
                                                       paint_pm/pxlgen_colour_out_red<0>11_f5
                                                       final_colour.red_0
    -------------------------------------------------  ---------------------------
    Total                                     15.241ns (5.980ns logic, 9.261ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  24.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_2 (FF)
  Destination:          final_colour.blue_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      15.280ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.007 - 0.003)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_2 to final_colour.blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y102.YQ     Tcko                  0.676   sgnal_pm/siggen_pos_y<3>
                                                       sgnal_pm/siggen_pos_y_2
    SLICE_X65Y70.G2      net (fanout=126)      4.056   sgnal_pm/siggen_pos_y<2>
    SLICE_X65Y70.F5      Tif5                  0.773   paint_pm/score_pm/Mmux_num_mux0006_5_f6
                                                       paint_pm/score_pm/Mmux_num_mux0006_8
                                                       paint_pm/score_pm/Mmux_num_mux0006_6_f5
    SLICE_X65Y70.FXINA   net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0006_6_f5
    SLICE_X65Y70.Y       Tif6y                 0.291   paint_pm/score_pm/Mmux_num_mux0006_5_f6
                                                       paint_pm/score_pm/Mmux_num_mux0006_5_f6
    SLICE_X67Y72.F3      net (fanout=1)        0.425   paint_pm/score_pm/Mmux_num_mux0006_5_f6
    SLICE_X67Y72.X       Tilo                  0.643   paint_pm/score_pm/number_colour_out_blue<0>602
                                                       paint_pm/score_pm/number_colour_out_blue<0>602
    SLICE_X66Y78.G4      net (fanout=1)        0.901   paint_pm/score_pm/number_colour_out_blue<0>602
    SLICE_X66Y78.Y       Tilo                  0.707   N240
                                                       paint_pm/score_pm/number_colour_out_blue<0>650
    SLICE_X66Y78.F1      net (fanout=1)        0.742   paint_pm/score_pm/number_colour_out_blue<0>650
    SLICE_X66Y78.X       Tilo                  0.692   N240
                                                       paint_pm/score_pm/number_colour_out_blue<0>927_SW0
    SLICE_X65Y80.G1      net (fanout=1)        0.494   N240
    SLICE_X65Y80.X       Tif5x                 0.924   paint_pm/score_pm/number_colour_out_blue<0>936
                                                       paint_pm/score_pm/number_colour_out_blue<0>936_F
                                                       paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X65Y88.F2      net (fanout=1)        0.702   paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X65Y88.X       Tilo                  0.643   paint_pm/score_pm/number_colour_out_blue<0>977
                                                       paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X62Y91.F4      net (fanout=1)        0.368   paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X62Y91.X       Tilo                  0.692   final_colour.green_1
                                                       paint_pm/score_pm/number_colour_out_blue<0>1054
    SLICE_X62Y98.BY      net (fanout=3)        0.722   paint_pm/number_colour_blue<0>
    SLICE_X62Y98.CLK     Tsrck                 0.829   final_colour.blue_0
                                                       final_colour.blue_0
    -------------------------------------------------  ---------------------------
    Total                                     15.280ns (6.870ns logic, 8.410ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   15.455|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 4053 paths, 0 nets, and 1374 connections

Design statistics:
   Minimum period:  15.455ns{1}   (Maximum frequency:  64.704MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul  9 14:30:05 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



