Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 823afca107444587a22e75f76eab2359 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot conv_layer_tb_behav xil_defaultlib.conv_layer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.FC_LAYER_4 [fc_layer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Flatten_LAYER_3 [flatten_layer_3_default]
Compiling architecture behavioral of entity xil_defaultlib.POOL_LAYER_2 [pool_layer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.CONV_LAYER_1 [conv_layer_1_default]
Compiling architecture behavior of entity xil_defaultlib.conv_layer_tb
Built simulation snapshot conv_layer_tb_behav
