// Seed: 1919582995
`timescale 1ps / 1ps
module module_0 #(
    parameter id_4 = 32'd68
) (
    output reg id_2,
    input logic id_3,
    input logic _id_4,
    input reg id_5,
    input id_6
);
  logic id_7;
  always begin
    casez (1)
      (1): id_5 <= id_2;
      default: id_6[1'b0-1'b0] <= 1 - 1;
    endcase
  end
  logic id_8;
  assign id_1[1'b0] = id_6;
  reg id_9;
  assign id_2[{id_4}] = id_5;
  logic id_10;
  initial begin
    SystemTFIdentifier();
    id_4 <= id_9;
  end
endmodule
