

================================================================
== Vitis HLS Report for 'trace_cntrl_64_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Sat Apr 29 15:20:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        trace_cntrl_64
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.429 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%samples = alloca i32 1"   --->   Operation 5 'alloca' 'samples' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %capture_64_V_dest_V, i1 %capture_64_V_id_V, i1 %capture_64_V_last_V, i1 %capture_64_V_user_V, i8 %capture_64_V_strb_V, i8 %capture_64_V_keep_V, i64 %capture_64_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %trace_64_V_dest_V, i1 %trace_64_V_id_V, i1 %trace_64_V_last_V, i1 %trace_64_V_user_V, i8 %trace_64_V_strb_V, i8 %trace_64_V_keep_V, i64 %trace_64_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_i"   --->   Operation 9 'read' 'conv_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 10 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%length_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %length_r"   --->   Operation 11 'read' 'length_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %samples"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%match = phi i1 0, void %newFuncRoot, i1 %match_1, void %for.inc"   --->   Operation 15 'phi' 'match' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [trace_cntrl_64/trace_cntrl_64.cpp:39]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.47ns)   --->   "%icmp_ln27 = icmp_slt  i32 %i_1, i32 %length_r_read" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 17 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.end.exitStub, void %for.body" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 18 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [trace_cntrl_64/trace_cntrl_64.cpp:28]   --->   Operation 19 'specpipeline' 'specpipeline_ln28' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %trace_64_V_data_V, i8 %trace_64_V_keep_V, i8 %trace_64_V_strb_V, i1 %trace_64_V_user_V, i1 %trace_64_V_last_V, i1 %trace_64_V_id_V, i1 %trace_64_V_dest_V"   --->   Operation 21 'read' 'empty' <Predicate = (icmp_ln27)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i84 %empty"   --->   Operation 22 'extractvalue' 'tmp_data_V' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i84 %empty"   --->   Operation 23 'extractvalue' 'tmp_keep_V' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i84 %empty"   --->   Operation 24 'extractvalue' 'tmp_strb_V' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i84 %empty"   --->   Operation 25 'extractvalue' 'tmp_user_V' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i84 %empty"   --->   Operation 26 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i84 %empty"   --->   Operation 27 'extractvalue' 'tmp_dest_V' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln30)   --->   "%trunc_ln30 = trunc i64 %tmp_data_V" [trace_cntrl_64/trace_cntrl_64.cpp:30]   --->   Operation 28 'trunc' 'trunc_ln30' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln30)   --->   "%and_ln30 = and i32 %trunc_ln30, i32 %conv_i_read" [trace_cntrl_64/trace_cntrl_64.cpp:30]   --->   Operation 29 'and' 'and_ln30' <Predicate = (icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln30 = icmp_eq  i32 %and_ln30, i32 %conv_i_read" [trace_cntrl_64/trace_cntrl_64.cpp:30]   --->   Operation 30 'icmp' 'icmp_ln30' <Predicate = (icmp_ln27)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "%match_1 = or i1 %match, i1 %icmp_ln30" [trace_cntrl_64/trace_cntrl_64.cpp:30]   --->   Operation 31 'or' 'match_1' <Predicate = (icmp_ln27)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %match_1, void %if.else, void %if.then" [trace_cntrl_64/trace_cntrl_64.cpp:33]   --->   Operation 32 'br' 'br_ln33' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.55ns)   --->   "%i_2 = add i32 %i_1, i32 4294967295" [trace_cntrl_64/trace_cntrl_64.cpp:39]   --->   Operation 33 'add' 'i_2' <Predicate = (icmp_ln27 & !match_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 34 [1/1] (1.70ns)   --->   "%store_ln39 = store i32 %i_2, i32 %i" [trace_cntrl_64/trace_cntrl_64.cpp:39]   --->   Operation 34 'store' 'store_ln39' <Predicate = (icmp_ln27 & !match_1)> <Delay = 1.70>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 35 'br' 'br_ln0' <Predicate = (icmp_ln27 & !match_1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%samples_load = load i32 %samples" [trace_cntrl_64/trace_cntrl_64.cpp:36]   --->   Operation 36 'load' 'samples_load' <Predicate = (icmp_ln27 & match_1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.47ns)   --->   "%trace_temp_last_V = icmp_eq  i32 %samples_load, i32 %sub_read" [trace_cntrl_64/trace_cntrl_64.cpp:34]   --->   Operation 37 'icmp' 'trace_temp_last_V' <Predicate = (icmp_ln27 & match_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %capture_64_V_data_V, i8 %capture_64_V_keep_V, i8 %capture_64_V_strb_V, i1 %capture_64_V_user_V, i1 %capture_64_V_last_V, i1 %capture_64_V_id_V, i1 %capture_64_V_dest_V, i64 %tmp_data_V, i8 %tmp_keep_V, i8 %tmp_strb_V, i1 %tmp_user_V, i1 %trace_temp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 38 'write' 'write_ln304' <Predicate = (icmp_ln27 & match_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%samples_1 = add i32 %samples_load, i32 1" [trace_cntrl_64/trace_cntrl_64.cpp:36]   --->   Operation 39 'add' 'samples_1' <Predicate = (icmp_ln27 & match_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %samples_1, i32 %samples" [trace_cntrl_64/trace_cntrl_64.cpp:37]   --->   Operation 40 'store' 'store_ln37' <Predicate = (icmp_ln27 & match_1)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc" [trace_cntrl_64/trace_cntrl_64.cpp:37]   --->   Operation 41 'br' 'br_ln37' <Predicate = (icmp_ln27 & match_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_4 = load i32 %i" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 42 'load' 'i_4' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i_4, i32 1" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 43 'add' 'i_5' <Predicate = (icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.70ns)   --->   "%store_ln27 = store i32 %i_5, i32 %i" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 44 'store' 'store_ln27' <Predicate = (icmp_ln27)> <Delay = 1.70>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.cond" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 45 'br' 'br_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.43ns
The critical path consists of the following:
	wire read operation ('conv_i_read') on port 'conv_i' [22]  (0 ns)
	'icmp' operation ('icmp_ln30', trace_cntrl_64/trace_cntrl_64.cpp:30) [45]  (2.47 ns)
	'or' operation ('match', trace_cntrl_64/trace_cntrl_64.cpp:30) [46]  (0.978 ns)
	blocking operation 0.978 ns on control path)

 <State 2>: 4.26ns
The critical path consists of the following:
	'load' operation ('i', trace_cntrl_64/trace_cntrl_64.cpp:27) on local variable 'i' [60]  (0 ns)
	'add' operation ('i', trace_cntrl_64/trace_cntrl_64.cpp:27) [61]  (2.55 ns)
	'store' operation ('store_ln27', trace_cntrl_64/trace_cntrl_64.cpp:27) of variable 'i', trace_cntrl_64/trace_cntrl_64.cpp:27 on local variable 'i' [62]  (1.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
