
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v' to AST representation.
Generating RTLIL representation for module `\user_project_wrapper'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v' to AST representation.
Generating RTLIL representation for module `\AHBSRAM'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v' to AST representation.
Generating RTLIL representation for module `\ahb_2_apb'.
Note: Assuming pure combinatorial block at /project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:87.3-118.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:133.3-145.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v' to AST representation.
Generating RTLIL representation for module `\AHBlite_GPIO'.
/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:63: Warning: Range [23:0] select out of bounds on signal `\HADDR': Setting 2 LSB bits to undef.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v' to AST representation.
Generating RTLIL representation for module `\AHBlite_BUS0'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v' to AST representation.
Generating RTLIL representation for module `\AHBlite_db_reg'.
/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:47: Warning: Range [23:0] select out of bounds on signal `\HADDR': Setting 2 LSB bits to undef.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_sys_0.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_sys_0.v' to AST representation.
Generating RTLIL representation for module `\AHBlite_sys_0'.
/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_sys_0.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v' to AST representation.
Generating RTLIL representation for module `\APB_PWM32'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v' to AST representation.
Generating RTLIL representation for module `\APB_TIMER32'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_bus0.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_bus0.v' to AST representation.
Generating RTLIL representation for module `\APB_BUS0'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_sys_0.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_sys_0.v' to AST representation.
Generating RTLIL representation for module `\apb_sys_0'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/GPIO.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/GPIO.v' to AST representation.
Generating RTLIL representation for module `\GPIO'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v' to AST representation.
Generating RTLIL representation for module `\PWM32'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v' to AST representation.
Generating RTLIL representation for module `\TIMER32'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ana.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ana.v' to AST representation.
Generating RTLIL representation for module `\ana'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2i2c.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2i2c.v' to AST representation.
Generating RTLIL representation for module `\APB2I2C'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v' to AST representation.
Generating RTLIL representation for module `\APB2SPI'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/di.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/di.v' to AST representation.
Generating RTLIL representation for module `\di'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/dio.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/dio.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/project/openlane/user_project_wrapper/../../verilog/rtl/src/dio.v:11)
Generating RTLIL representation for module `\dio'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/do.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/do.v' to AST representation.
Generating RTLIL representation for module `\do'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v' to AST representation.
Warning: Found one of those horrible `(synopsys|synthesis) full_case' comments.
Yosys does support them but it is recommended to use Verilog `full_case' attributes instead!
Warning: Found one of those horrible `(synopsys|synthesis) parallel_case' comments.
Yosys does support them but it is recommended to use Verilog `parallel_case' attributes instead!
Generating RTLIL representation for module `\i2c_master_bit_ctrl'.
Generating RTLIL representation for module `\i2c_master_byte_ctrl'.
Generating RTLIL representation for module `\i2c_master'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v' to AST representation.
Generating RTLIL representation for module `\ibex_alu'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_branch_predict.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_branch_predict.v' to AST representation.
Generating RTLIL representation for module `\ibex_branch_predict'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_compressed_decoder.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_compressed_decoder.v' to AST representation.
Generating RTLIL representation for module `\ibex_compressed_decoder'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v' to AST representation.
Generating RTLIL representation for module `\ibex_controller'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v' to AST representation.
Generating RTLIL representation for module `\ibex_core'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core_tracing.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core_tracing.v' to AST representation.
Generating RTLIL representation for module `\ibex_core_tracing'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v' to AST representation.
Generating RTLIL representation for module `\ibex_counter'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v' to AST representation.
Generating RTLIL representation for module `\ibex_cs_registers'.
Warning: Replacing memory \mhpmevent with list of registers. See /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1122
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v' to AST representation.
Generating RTLIL representation for module `\ibex_csr'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v' to AST representation.
Generating RTLIL representation for module `\ibex_decoder'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_dummy_instr.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_dummy_instr.v' to AST representation.
Generating RTLIL representation for module `\ibex_dummy_instr'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_ex_block.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_ex_block.v' to AST representation.
Generating RTLIL representation for module `\ibex_ex_block'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v' to AST representation.
Generating RTLIL representation for module `\ibex_fetch_fifo'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_icache.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_icache.v' to AST representation.
Generating RTLIL representation for module `\ibex_icache'.
Warning: Replacing memory \fill_data_q with list of registers. See /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_icache.v:509
Warning: Replacing memory \fill_way_q with list of registers. See /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_icache.v:496
Warning: Replacing memory \fill_addr_q with list of registers. See /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_icache.v:493
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_id_stage'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_if_stage'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v' to AST representation.
Generating RTLIL representation for module `\ibex_load_store_unit'.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v' to AST representation.
Generating RTLIL representation for module `\ibex_multdiv_fast'.
Successfully finished Verilog frontend.

41. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_slow.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_slow.v' to AST representation.
Generating RTLIL representation for module `\ibex_multdiv_slow'.
Successfully finished Verilog frontend.

42. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_pmp.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_pmp.v' to AST representation.
Generating RTLIL representation for module `\ibex_pmp'.
Successfully finished Verilog frontend.

43. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v' to AST representation.
Generating RTLIL representation for module `\ibex_prefetch_buffer'.
Successfully finished Verilog frontend.

44. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v' to AST representation.
Generating RTLIL representation for module `\ibex_register_file_ff'.
Successfully finished Verilog frontend.

45. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_latch.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_latch.v' to AST representation.
Generating RTLIL representation for module `\ibex_register_file_latch'.
Warning: Replacing memory \mem with list of registers. See /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_latch.v:111, /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_latch.v:87
Successfully finished Verilog frontend.

46. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wb_stage.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wb_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_wb_stage'.
Successfully finished Verilog frontend.

47. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v' to AST representation.
Generating RTLIL representation for module `\ibex_wrapper'.
Successfully finished Verilog frontend.

48. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v' to AST representation.
Generating RTLIL representation for module `\openstriVe_soc_mem'.
Successfully finished Verilog frontend.

49. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/prim_clock_gating.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/prim_clock_gating.v' to AST representation.
Generating RTLIL representation for module `\prim_clock_gating'.
Successfully finished Verilog frontend.

50. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v' to AST representation.
Generating RTLIL representation for module `\QSPIXIP'.
Warning: Replacing memory \CD with list of registers. See /project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:87
Warning: Replacing memory \CT with list of registers. See /project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:86
Generating RTLIL representation for module `\QSIXIP_INIT'.
Generating RTLIL representation for module `\QSIXIP_RUN'.
Successfully finished Verilog frontend.

51. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/soc_core_m1_b1.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/soc_core_m1_b1.v' to AST representation.
Generating RTLIL representation for module `\soc_core_m1_b1'.
Successfully finished Verilog frontend.

52. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/soc_m1_b1.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/soc_m1_b1.v' to AST representation.
Generating RTLIL representation for module `\soc_m1_b1'.
Successfully finished Verilog frontend.

53. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v
Parsing SystemVerilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v' to AST representation.
Generating RTLIL representation for module `\spi_master'.
Generating RTLIL representation for module `\sri'.
Generating RTLIL representation for module `\sro'.
Successfully finished Verilog frontend.

54. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/synthesis/hierarchy.dot'.
Dumping module user_project_wrapper to page 1.

55. Executing HIERARCHY pass (managing design hierarchy).

55.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc_core_m1_b1
Used module:         \ibex_wrapper
Used module:             \ibex_core
Used module:                 \ibex_register_file_ff
Used module:                 \ibex_cs_registers
Used module:                     \ibex_counter
Used module:                     \ibex_csr
Used module:                 \ibex_wb_stage
Used module:                 \ibex_load_store_unit
Used module:                 \ibex_ex_block
Used module:                     \ibex_multdiv_fast
Used module:                     \ibex_alu
Used module:                 \ibex_id_stage
Used module:                     \ibex_controller
Used module:                     \ibex_decoder
Used module:                 \ibex_if_stage
Used module:                     \ibex_prefetch_buffer
Used module:                         \ibex_fetch_fifo
Used module:                     \ibex_compressed_decoder
Used module:                 \prim_clock_gating
Used module:         \openstriVe_soc_mem
Used module:         \AHBlite_sys_0
Used module:             \apb_sys_0
Used module:                 \APB_BUS0
Used module:                 \APB_TIMER32
Used module:                 \TIMER32
Used module:                 \APB_PWM32
Used module:                 \PWM32
Used module:                 \APB2SPI
Used module:                     \spi_master
Used module:                         \sri
Used module:                         \sro
Used module:                 \APB2I2C
Used module:                     \i2c_master
Used module:                         \i2c_master_byte_ctrl
Used module:                             \i2c_master_bit_ctrl
Used module:                 \ahb_2_apb
Used module:             \AHBlite_BUS0
Used module:             \AHBlite_db_reg
Used module:             \AHBlite_GPIO
Used module:             \GPIO
Used module:             \AHBSRAM
Used module:             \QSPIXIP
Used module:                 \QSIXIP_RUN
Used module:                 \QSIXIP_INIT
Parameter \PORT0_ENABLE = 1
Parameter \PORT1_ENABLE = 1
Parameter \PORT2_ENABLE = 1
Parameter \PORT3_ENABLE = 1
Parameter \PORT4_ENABLE = 0
Parameter \PORT5_ENABLE = 0
Parameter \PORT6_ENABLE = 0
Parameter \PORT7_ENABLE = 0
Parameter \PORT8_ENABLE = 0
Parameter \PORT9_ENABLE = 0
Parameter \PORT10_ENABLE = 0
Parameter \PORT11_ENABLE = 0
Parameter \PORT12_ENABLE = 0
Parameter \PORT13_ENABLE = 0
Parameter \PORT14_ENABLE = 0
Parameter \PORT15_ENABLE = 0

55.2. Executing AST frontend in derive mode using pre-parsed AST for module `\APB_BUS0'.
Parameter \PORT0_ENABLE = 1
Parameter \PORT1_ENABLE = 1
Parameter \PORT2_ENABLE = 1
Parameter \PORT3_ENABLE = 1
Parameter \PORT4_ENABLE = 0
Parameter \PORT5_ENABLE = 0
Parameter \PORT6_ENABLE = 0
Parameter \PORT7_ENABLE = 0
Parameter \PORT8_ENABLE = 0
Parameter \PORT9_ENABLE = 0
Parameter \PORT10_ENABLE = 0
Parameter \PORT11_ENABLE = 0
Parameter \PORT12_ENABLE = 0
Parameter \PORT13_ENABLE = 0
Parameter \PORT14_ENABLE = 0
Parameter \PORT15_ENABLE = 0
Generating RTLIL representation for module `$paramod$19f5bbc4965ce45d2361eefc3ea15bde1a26c26f\APB_BUS0'.
Parameter \DATA_WIDTH = 8
Parameter \CLK_DIVIDER_WIDTH = 8

55.3. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_master'.
Parameter \DATA_WIDTH = 8
Parameter \CLK_DIVIDER_WIDTH = 8
Generating RTLIL representation for module `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8'.
Parameter \DATA_WIDTH = 16

55.4. Executing AST frontend in derive mode using pre-parsed AST for module `\sri'.
Parameter \DATA_WIDTH = 16
Generating RTLIL representation for module `$paramod\sri\DATA_WIDTH=16'.
Parameter \DATA_WIDTH = 16

55.5. Executing AST frontend in derive mode using pre-parsed AST for module `\sro'.
Parameter \DATA_WIDTH = 16
Generating RTLIL representation for module `$paramod\sro\DATA_WIDTH=16'.
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0

55.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_ff'.
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Generating RTLIL representation for module `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2

55.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers'.
Warning: Replacing memory \mhpmevent with list of registers. See /project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1122
Parameter \WritebackStage = 1'0

55.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
Parameter \WritebackStage = 1'0
Generating RTLIL representation for module `$paramod\ibex_wb_stage\WritebackStage=1'0'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

55.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \SpecBranch = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0

55.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \SpecBranch = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \PCIncrCheck = 1'0
Parameter \BranchPredictor = 1'0

55.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \PCIncrCheck = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage'.
Parameter \BranchPredictor = 1'0

55.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0

55.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

55.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0'.
Parameter \RV32M = 2

55.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=2'.
Parameter \RV32B = 0

55.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_alu\RV32B=0'.
Parameter \CounterWidth = 40

55.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

55.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \CounterWidth = 64

55.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

55.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100

55.21. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Generating RTLIL representation for module `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827

55.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Generating RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1

55.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Generating RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

55.24. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000

55.25. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Generating RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000'.
Parameter \NUM_REQS = 2

55.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
Parameter \NUM_REQS = 2
Generating RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=2'.

55.27. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc_core_m1_b1
Used module:         \ibex_wrapper
Used module:             \ibex_core
Used module:                 $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:                 $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:                     \ibex_csr
Used module:                     \ibex_counter
Used module:                 $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:                 \ibex_load_store_unit
Used module:                 $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                     \ibex_multdiv_fast
Used module:                     \ibex_alu
Used module:                 $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:                     \ibex_controller
Used module:                     \ibex_decoder
Used module:                 $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:                     \ibex_prefetch_buffer
Used module:                         $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:                     \ibex_compressed_decoder
Used module:                 \prim_clock_gating
Used module:         \openstriVe_soc_mem
Used module:         \AHBlite_sys_0
Used module:             \apb_sys_0
Used module:                 $paramod$19f5bbc4965ce45d2361eefc3ea15bde1a26c26f\APB_BUS0
Used module:                 \APB_TIMER32
Used module:                 \TIMER32
Used module:                 \APB_PWM32
Used module:                 \PWM32
Used module:                 \APB2SPI
Used module:                     $paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8
Used module:                         \sri
Used module:                         \sro
Used module:                 \APB2I2C
Used module:                     \i2c_master
Used module:                         \i2c_master_byte_ctrl
Used module:                             \i2c_master_bit_ctrl
Used module:                 \ahb_2_apb
Used module:             \AHBlite_BUS0
Used module:             \AHBlite_db_reg
Used module:             \AHBlite_GPIO
Used module:             \GPIO
Used module:             \AHBSRAM
Used module:             \QSPIXIP
Used module:                 \QSIXIP_RUN
Used module:                 \QSIXIP_INIT
Parameter \DATA_WIDTH = 8

55.28. Executing AST frontend in derive mode using pre-parsed AST for module `\sri'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\sri\DATA_WIDTH=8'.
Parameter \DATA_WIDTH = 8

55.29. Executing AST frontend in derive mode using pre-parsed AST for module `\sro'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\sro\DATA_WIDTH=8'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000'.
Parameter \RV32M = 2
Found cached RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=2'.
Parameter \RV32B = 0
Found cached RTLIL representation for module `$paramod\ibex_alu\RV32B=0'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Found cached RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Found cached RTLIL representation for module `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0'.
Parameter \BranchPredictor = 1'0
Found cached RTLIL representation for module `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0'.

55.30. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc_core_m1_b1
Used module:         \ibex_wrapper
Used module:             \ibex_core
Used module:                 $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:                 $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:                     $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_counter\CounterWidth=64
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:                     $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:                 $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:                 \ibex_load_store_unit
Used module:                 $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                     $paramod\ibex_multdiv_fast\RV32M=2
Used module:                     $paramod\ibex_alu\RV32B=0
Used module:                 $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:                     $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:                     $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                 $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:                     $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                         \ibex_fetch_fifo
Used module:                     \ibex_compressed_decoder
Used module:                 \prim_clock_gating
Used module:         \openstriVe_soc_mem
Used module:         \AHBlite_sys_0
Used module:             \apb_sys_0
Used module:                 $paramod$19f5bbc4965ce45d2361eefc3ea15bde1a26c26f\APB_BUS0
Used module:                 \APB_TIMER32
Used module:                 \TIMER32
Used module:                 \APB_PWM32
Used module:                 \PWM32
Used module:                 \APB2SPI
Used module:                     $paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8
Used module:                         $paramod\sri\DATA_WIDTH=8
Used module:                         $paramod\sro\DATA_WIDTH=8
Used module:                 \APB2I2C
Used module:                     \i2c_master
Used module:                         \i2c_master_byte_ctrl
Used module:                             \i2c_master_bit_ctrl
Used module:                 \ahb_2_apb
Used module:             \AHBlite_BUS0
Used module:             \AHBlite_db_reg
Used module:             \AHBlite_GPIO
Used module:             \GPIO
Used module:             \AHBSRAM
Used module:             \QSPIXIP
Used module:                 \QSIXIP_RUN
Used module:                 \QSIXIP_INIT
Parameter \NUM_REQS = 2
Found cached RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=2'.

55.31. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc_core_m1_b1
Used module:         \ibex_wrapper
Used module:             \ibex_core
Used module:                 $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:                 $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:                     $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_counter\CounterWidth=64
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:                     $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:                 $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:                 \ibex_load_store_unit
Used module:                 $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                     $paramod\ibex_multdiv_fast\RV32M=2
Used module:                     $paramod\ibex_alu\RV32B=0
Used module:                 $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:                     $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:                     $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                 $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:                     $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                         $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:                     \ibex_compressed_decoder
Used module:                 \prim_clock_gating
Used module:         \openstriVe_soc_mem
Used module:         \AHBlite_sys_0
Used module:             \apb_sys_0
Used module:                 $paramod$19f5bbc4965ce45d2361eefc3ea15bde1a26c26f\APB_BUS0
Used module:                 \APB_TIMER32
Used module:                 \TIMER32
Used module:                 \APB_PWM32
Used module:                 \PWM32
Used module:                 \APB2SPI
Used module:                     $paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8
Used module:                         $paramod\sri\DATA_WIDTH=8
Used module:                         $paramod\sro\DATA_WIDTH=8
Used module:                 \APB2I2C
Used module:                     \i2c_master
Used module:                         \i2c_master_byte_ctrl
Used module:                             \i2c_master_bit_ctrl
Used module:                 \ahb_2_apb
Used module:             \AHBlite_BUS0
Used module:             \AHBlite_db_reg
Used module:             \AHBlite_GPIO
Used module:             \GPIO
Used module:             \AHBSRAM
Used module:             \QSPIXIP
Used module:                 \QSIXIP_RUN
Used module:                 \QSIXIP_INIT

55.32. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc_core_m1_b1
Used module:         \ibex_wrapper
Used module:             \ibex_core
Used module:                 $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:                 $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:                     $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_counter\CounterWidth=64
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:                     $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:                 $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:                 \ibex_load_store_unit
Used module:                 $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                     $paramod\ibex_multdiv_fast\RV32M=2
Used module:                     $paramod\ibex_alu\RV32B=0
Used module:                 $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:                     $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:                     $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                 $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:                     $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                         $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:                     \ibex_compressed_decoder
Used module:                 \prim_clock_gating
Used module:         \openstriVe_soc_mem
Used module:         \AHBlite_sys_0
Used module:             \apb_sys_0
Used module:                 $paramod$19f5bbc4965ce45d2361eefc3ea15bde1a26c26f\APB_BUS0
Used module:                 \APB_TIMER32
Used module:                 \TIMER32
Used module:                 \APB_PWM32
Used module:                 \PWM32
Used module:                 \APB2SPI
Used module:                     $paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8
Used module:                         $paramod\sri\DATA_WIDTH=8
Used module:                         $paramod\sro\DATA_WIDTH=8
Used module:                 \APB2I2C
Used module:                     \i2c_master
Used module:                         \i2c_master_byte_ctrl
Used module:                             \i2c_master_bit_ctrl
Used module:                 \ahb_2_apb
Used module:             \AHBlite_BUS0
Used module:             \AHBlite_db_reg
Used module:             \AHBlite_GPIO
Used module:             \GPIO
Used module:             \AHBSRAM
Used module:             \QSPIXIP
Used module:                 \QSIXIP_RUN
Used module:                 \QSIXIP_INIT
Removing unused module `$paramod\ibex_counter\CounterWidth=40'.
Removing unused module `$paramod\sro\DATA_WIDTH=16'.
Removing unused module `$paramod\sri\DATA_WIDTH=16'.
Removing unused module `\sro'.
Removing unused module `\sri'.
Removing unused module `\spi_master'.
Removing unused module `\soc_m1_b1'.
Removing unused module `\ibex_wb_stage'.
Removing unused module `\ibex_register_file_latch'.
Removing unused module `\ibex_register_file_ff'.
Removing unused module `\ibex_prefetch_buffer'.
Removing unused module `\ibex_pmp'.
Removing unused module `\ibex_multdiv_slow'.
Removing unused module `\ibex_multdiv_fast'.
Removing unused module `\ibex_if_stage'.
Removing unused module `\ibex_id_stage'.
Removing unused module `\ibex_icache'.
Removing unused module `\ibex_fetch_fifo'.
Removing unused module `\ibex_ex_block'.
Removing unused module `\ibex_dummy_instr'.
Removing unused module `\ibex_decoder'.
Removing unused module `\ibex_csr'.
Removing unused module `\ibex_cs_registers'.
Removing unused module `\ibex_counter'.
Removing unused module `\ibex_core_tracing'.
Removing unused module `\ibex_controller'.
Removing unused module `\ibex_branch_predict'.
Removing unused module `\ibex_alu'.
Removing unused module `\do'.
Removing unused module `\dio'.
Removing unused module `\di'.
Removing unused module `\APB_BUS0'.
Removed 32 unused modules.
Warning: Resizing cell port soc_core_m1_b1.ibex.IRQ from 1 bits to 15 bits.
Warning: Resizing cell port soc_core_m1_b1.openstriVe_soc_mem_Sys0_S1.addr from 15 bits to 22 bits.

56. Executing TRIBUF pass.

57. Executing SYNTH pass.

57.1. Executing HIERARCHY pass (managing design hierarchy).

57.1.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc_core_m1_b1
Used module:         \ibex_wrapper
Used module:             \ibex_core
Used module:                 $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:                 $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:                     $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_counter\CounterWidth=64
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:                     $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:                 $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:                 \ibex_load_store_unit
Used module:                 $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                     $paramod\ibex_multdiv_fast\RV32M=2
Used module:                     $paramod\ibex_alu\RV32B=0
Used module:                 $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:                     $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:                     $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                 $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:                     $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                         $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:                     \ibex_compressed_decoder
Used module:                 \prim_clock_gating
Used module:         \openstriVe_soc_mem
Used module:         \AHBlite_sys_0
Used module:             \apb_sys_0
Used module:                 $paramod$19f5bbc4965ce45d2361eefc3ea15bde1a26c26f\APB_BUS0
Used module:                 \APB_TIMER32
Used module:                 \TIMER32
Used module:                 \APB_PWM32
Used module:                 \PWM32
Used module:                 \APB2SPI
Used module:                     $paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8
Used module:                         $paramod\sri\DATA_WIDTH=8
Used module:                         $paramod\sro\DATA_WIDTH=8
Used module:                 \APB2I2C
Used module:                     \i2c_master
Used module:                         \i2c_master_byte_ctrl
Used module:                             \i2c_master_bit_ctrl
Used module:                 \ahb_2_apb
Used module:             \AHBlite_BUS0
Used module:             \AHBlite_db_reg
Used module:             \AHBlite_GPIO
Used module:             \GPIO
Used module:             \AHBSRAM
Used module:             \QSPIXIP
Used module:                 \QSIXIP_RUN
Used module:                 \QSIXIP_INIT

57.1.2. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc_core_m1_b1
Used module:         \ibex_wrapper
Used module:             \ibex_core
Used module:                 $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0
Used module:                 $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers
Used module:                     $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_counter\CounterWidth=64
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:                     $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:                     $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:                     $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:                 $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:                 \ibex_load_store_unit
Used module:                 $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                     $paramod\ibex_multdiv_fast\RV32M=2
Used module:                     $paramod\ibex_alu\RV32B=0
Used module:                 $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage
Used module:                     $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:                     $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:                 $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage
Used module:                     $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                         $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:                     \ibex_compressed_decoder
Used module:                 \prim_clock_gating
Used module:         \openstriVe_soc_mem
Used module:         \AHBlite_sys_0
Used module:             \apb_sys_0
Used module:                 $paramod$19f5bbc4965ce45d2361eefc3ea15bde1a26c26f\APB_BUS0
Used module:                 \APB_TIMER32
Used module:                 \TIMER32
Used module:                 \APB_PWM32
Used module:                 \PWM32
Used module:                 \APB2SPI
Used module:                     $paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8
Used module:                         $paramod\sri\DATA_WIDTH=8
Used module:                         $paramod\sro\DATA_WIDTH=8
Used module:                 \APB2I2C
Used module:                     \i2c_master
Used module:                         \i2c_master_byte_ctrl
Used module:                             \i2c_master_bit_ctrl
Used module:                 \ahb_2_apb
Used module:             \AHBlite_BUS0
Used module:             \AHBlite_db_reg
Used module:             \AHBlite_GPIO
Used module:             \GPIO
Used module:             \AHBSRAM
Used module:             \QSPIXIP
Used module:                 \QSIXIP_RUN
Used module:                 \QSIXIP_INIT
Removed 0 unused modules.

57.2. Executing PROC pass (convert processes to netlists).

57.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:445$5598'.
Found and cleaned up 35 empty switches in `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
Found and cleaned up 2 empty switches in `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
Found and cleaned up 2 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
Found and cleaned up 2 empty switches in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5068'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5067'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5066'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5065'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5064'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5063'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5062'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5061'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5060'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5059'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5058'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5057'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5056'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5055'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5054'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5053'.
Found and cleaned up 1 empty switch in `\AHBlite_sys_0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_sys_0.v:241$200'.
Removing empty process `AHBlite_sys_0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_sys_0.v:241$200'.
Cleaned up 43 empty switches.

57.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:370$4262 in module QSIXIP_RUN.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:320$4261 in module QSIXIP_INIT.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4258 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4258 in module QSPIXIP.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4255 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4255 in module QSPIXIP.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4252 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4252 in module QSPIXIP.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4249 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4249 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:279$4246 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:244$4228 in module QSPIXIP.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:235$4225 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:235$4225 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:226$4223 in module QSPIXIP.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:205$4217 in module QSPIXIP.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:205$4217 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:188$4214 in module QSPIXIP.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:124$4206 in module QSPIXIP.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:117$4203 in module QSPIXIP.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:107$4197 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:92$4195 in module QSPIXIP.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166 in module QSPIXIP.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:185$4124 in module ibex_wrapper.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:172$4123 in module ibex_wrapper.
Marked 5 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:131$4098 in module ibex_wrapper.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:127$4096 in module ibex_wrapper.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:65$4094 in module ibex_wrapper.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:58$4091 in module ibex_wrapper.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5641 in module $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5639 in module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:40$5637 in module $paramod\ibex_counter\CounterWidth=64.
Marked 3 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:23$5634 in module $paramod\ibex_counter\CounterWidth=64.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5632 in module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:234$5734 in module $paramod\sro\DATA_WIDTH=8.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:917$5616 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:484$5615 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:472$5604 in module $paramod\ibex_alu\RV32B=0.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:429$5596 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:423$5590 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:383$5582 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:377$5577 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:370$5575 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:358$5573 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:348$5570 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:585$5536 in module $paramod\ibex_multdiv_fast\RV32M=2.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 3 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:598$5488 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:392$5478 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:311$2680 in module ibex_load_store_unit.
Marked 8 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:218$2651 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:218$2651 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:194$2646 in module ibex_load_store_unit.
Marked 5 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:194$2646 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:170$2641 in module ibex_load_store_unit.
Marked 5 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:170$2641 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:162$2640 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:162$2640 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:157$2638 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:144$2636 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:139$2634 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:131$2633 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:131$2633 in module ibex_load_store_unit.
Removed 5 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:91$2630 in module ibex_load_store_unit.
Marked 7 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:91$2630 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458 in module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 14 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458 in module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440 in module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 29 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440 in module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:461$5434 in module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 6 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:517$5428 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 32 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 14 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:543$5370 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:170$5295 in module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:586$5243 in module $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:449$5229 in module $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:439$5224 in module $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:439$5224 in module $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:863$5203 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5201 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5199 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:661$5197 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 6 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:889$5163 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:689$5102 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:689$5102 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:616$5096 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:616$5096 in module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1190$5015 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1089$5007 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Removed 1 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:783$4994 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:783$4994 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:775$4991 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 9 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Removed 3 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884 in module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4734 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4732 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4730 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4728 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4726 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4724 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4722 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4720 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4718 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4716 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4714 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4712 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4710 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4708 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4706 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4704 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4702 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4700 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4698 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4696 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4694 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4692 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4690 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4688 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4686 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4684 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4682 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4680 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4678 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4676 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4674 in module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:205$5731 in module $paramod\sri\DATA_WIDTH=8.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:122$5699 in module $paramod\ibex_fetch_fifo\NUM_REQS=2.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:70$5679 in module $paramod\ibex_fetch_fifo\NUM_REQS=2.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:552$839 in module ibex_core.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:546$837 in module ibex_core.
Marked 7 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474 in module $paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.
Removed 6 dead cases from process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_compressed_decoder.v:320$714 in module ibex_compressed_decoder.
Marked 17 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_compressed_decoder.v:320$714 in module ibex_compressed_decoder.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5649 in module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:914$591 in module i2c_master.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:897$583 in module i2c_master.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:841$579 in module i2c_master.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:823$577 in module i2c_master.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:789$575 in module i2c_master.
Marked 10 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561 in module i2c_master_byte_ctrl.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:557$557 in module i2c_master_byte_ctrl.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:548$556 in module i2c_master_byte_ctrl.
Marked 3 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:258$551 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:224$539 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:218$537 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:208$533 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:194$526 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:172$515 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:158$512 in module i2c_master_bit_ctrl.
Marked 3 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:151$506 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:137$505 in module i2c_master_bit_ctrl.
Marked 3 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:110$498 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:100$487 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5647 in module $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5645 in module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5643 in module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:85$480 in module APB2SPI.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:64$468 in module APB2SPI.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:53$462 in module APB2SPI.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:42$456 in module APB2SPI.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:56$447 in module TIMER32.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:46$445 in module TIMER32.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:35$443 in module TIMER32.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:50$440 in module PWM32.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:39$438 in module PWM32.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:28$436 in module PWM32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_sys_0.v:52$428 in module apb_sys_0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:122$252 in module APB_TIMER32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:109$248 in module APB_TIMER32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:98$244 in module APB_TIMER32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:87$240 in module APB_TIMER32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:76$236 in module APB_TIMER32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:97$220 in module APB_PWM32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:86$216 in module APB_PWM32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:75$212 in module APB_PWM32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:64$208 in module APB_PWM32.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:88$196 in module AHBlite_db_reg.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:69$187 in module AHBlite_db_reg.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:60$185 in module AHBlite_db_reg.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:51$183 in module AHBlite_db_reg.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:43$181 in module AHBlite_db_reg.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:35$178 in module AHBlite_db_reg.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:36$151 in module AHBlite_BUS0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:144$139 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:133$135 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:122$131 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:111$127 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:85$118 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:76$116 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:67$114 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:59$112 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:51$109 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:197$107 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:185$103 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:165$99 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:147$93 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:133$92 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:122$90 in module ahb_2_apb.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:87$88 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:66$86 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:179$80 in module AHBSRAM.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:173$78 in module AHBSRAM.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:141$70 in module AHBSRAM.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:135$68 in module AHBSRAM.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:112$58 in module AHBSRAM.
Removed a total of 33 dead cases.

57.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 76 redundant assignments.
Promoted 500 assignments to connections.

57.2.4. Executing PROC_INIT pass (extract init attributes).

57.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \HRESETn in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:279$4246'.
Found async reset \HRESETn in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:244$4228'.
Found async reset \HRESETn in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:226$4223'.
Found async reset \HRESETn in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:188$4214'.
Found async reset \HRESETn in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:124$4206'.
Found async reset \HRESETn in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:117$4203'.
Found async reset \HRESETn in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:107$4197'.
Found async reset \HRESETn in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:92$4195'.
Found async reset \HRESETn in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
Found async reset \HRESETn in `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:127$4096'.
Found async reset \HRESETn in `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:65$4094'.
Found async reset \HRESETn in `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:58$4091'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5641'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5639'.
Found async reset \rst_ni in `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:40$5637'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5632'.
Found async reset \resetb in `$paramod\sro\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:234$5734'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:585$5536'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:392$5478'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:311$2680'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:157$2638'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:144$2636'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:139$2634'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:170$5295'.
Found async reset \rst_ni in `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:586$5243'.
Found async reset \rst_ni in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:863$5203'.
Found async reset \rst_ni in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5201'.
Found async reset \rst_ni in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5199'.
Found async reset \rst_ni in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:889$5163'.
Found async reset \rst_ni in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1190$5015'.
Found async reset \rst_ni in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:775$4991'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4734'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4732'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4730'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4728'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4726'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4724'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4722'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4720'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4718'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4716'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4714'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4712'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4710'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4708'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4706'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4704'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4702'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4700'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4698'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4696'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4694'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4692'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4690'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4688'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4686'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4684'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4682'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4680'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4678'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4676'.
Found async reset \rst_ni in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4674'.
Found async reset \resetb in `$paramod\sri\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:205$5731'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:122$5699'.
Found async reset \rst_ni in `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:552$839'.
Found async reset \rst_ni in `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:546$837'.
Found async reset \resetb in `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5649'.
Found async reset \sys_rst in `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:914$591'.
Found async reset \sys_rst in `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:897$583'.
Found async reset \sys_rst in `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:841$579'.
Found async reset \sys_rst in `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:823$577'.
Found async reset \rst in `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
Found async reset \rst in `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:557$557'.
Found async reset \rst in `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:548$556'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:258$551'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:224$539'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:218$537'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:208$533'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:194$526'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:172$515'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:158$512'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:151$506'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:137$505'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:110$498'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:100$487'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5647'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5645'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5643'.
Found async reset \PRESETn in `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:85$480'.
Found async reset \PRESETn in `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:64$468'.
Found async reset \PRESETn in `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:53$462'.
Found async reset \PRESETn in `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:42$456'.
Found async reset \rst in `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:56$447'.
Found async reset \rst in `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:46$445'.
Found async reset \rst in `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:35$443'.
Found async reset \rst in `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:50$440'.
Found async reset \rst in `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:39$438'.
Found async reset \rst in `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:28$436'.
Found async reset \HRESETn in `\apb_sys_0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_sys_0.v:52$428'.
Found async reset \PRESETn in `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:122$252'.
Found async reset \PRESETn in `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:109$248'.
Found async reset \PRESETn in `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:98$244'.
Found async reset \PRESETn in `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:87$240'.
Found async reset \PRESETn in `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:76$236'.
Found async reset \PRESETn in `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:97$220'.
Found async reset \PRESETn in `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:86$216'.
Found async reset \PRESETn in `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:75$212'.
Found async reset \PRESETn in `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:64$208'.
Found async reset \HRESETn in `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:88$196'.
Found async reset \HRESETn in `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:69$187'.
Found async reset \HRESETn in `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:60$185'.
Found async reset \HRESETn in `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:51$183'.
Found async reset \HRESETn in `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:43$181'.
Found async reset \HRESETn in `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:35$178'.
Found async reset \HRESETn in `\AHBlite_BUS0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:36$151'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:144$139'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:133$135'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:122$131'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:111$127'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:85$118'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:76$116'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:67$114'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:59$112'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:51$109'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:197$107'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:185$103'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:165$99'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:147$93'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:122$90'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:66$86'.
Found async reset \HRESETn in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:179$80'.
Found async reset \HRESETn in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:173$78'.
Found async reset \HRESETn in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:141$70'.
Found async reset \HRESETn in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:135$68'.
Found async reset \HRESETn in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:112$58'.

57.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\QSIXIP_RUN.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:370$4262'.
     1/1: { $1\fcen[0:0] $1\clken[0:0] $1\fdoe[3:0] $1\fdo[3:0] }
Creating decoders for process `\QSIXIP_INIT.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:320$4261'.
     1/1: { $1\fcen[0:0] $1\clken[0:0] $1\fdoe[3:0] $1\fdo[3:0] }
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4258'.
     1/1: $1$mem2reg_rd$\CD$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:183$4155_DATA[63:0]$4260
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4255'.
     1/1: $1$mem2reg_rd$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:75$4152_DATA[15:0]$4257
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4252'.
     1/1: $1$mem2reg_rd$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:74$4151_DATA[15:0]$4254
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4249'.
     1/1: $1$mem2reg_rd$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:72$4150_DATA[15:0]$4251
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:279$4246'.
     1/16: $0\fData1[31:0] [31:28]
     2/16: $0\fData1[31:0] [27:24]
     3/16: $0\fData1[31:0] [23:20]
     4/16: $0\fData1[31:0] [19:16]
     5/16: $0\fData1[31:0] [15:12]
     6/16: $0\fData1[31:0] [11:8]
     7/16: $0\fData1[31:0] [7:4]
     8/16: $0\fData1[31:0] [3:0]
     9/16: $0\fData0[31:0] [27:24]
    10/16: $0\fData0[31:0] [23:20]
    11/16: $0\fData0[31:0] [19:16]
    12/16: $0\fData0[31:0] [15:12]
    13/16: $0\fData0[31:0] [11:8]
    14/16: $0\fData0[31:0] [7:4]
    15/16: $0\fData0[31:0] [3:0]
    16/16: $0\fData0[31:0] [31:28]
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:244$4228'.
     1/1: $0\counter[7:0]
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:235$4225'.
     1/1: $1\next_count[7:0]
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:226$4223'.
     1/1: $0\state[1:0]
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:205$4217'.
     1/4: $4\next_state[1:0]
     2/4: $3\next_state[1:0]
     3/4: $2\next_state[1:0]
     4/4: $1\next_state[1:0]
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:188$4214'.
     1/4: $0\fcen[0:0]
     2/4: $0\clken[0:0]
     3/4: $0\fdoe[3:0]
     4/4: $0\fdo[3:0]
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:124$4206'.
     1/1: $0\HREADYOUT[0:0]
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:117$4203'.
     1/2: $2\start[0:0]
     2/2: $1\start[0:0]
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:107$4197'.
     1/1: $0\pending_flag[0:0]
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:92$4195'.
     1/1: $0\APhase_HADDR[31:0]
Creating decoders for process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
     1/78: $2$mem2reg_wr$\CD$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:87$4154_ADDR[4:0]$4187
     2/78: $2$mem2reg_wr$\CD$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:87$4154_DATA[63:0]$4188
     3/78: $2$mem2reg_wr$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:86$4153_ADDR[4:0]$4185
     4/78: $2$mem2reg_wr$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:86$4153_DATA[15:0]$4186
     5/78: $2$lookahead\CV$4165[31:0]$4189
     6/78: $2$bitselwrite$data$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:85$4149[31:0]$4184
     7/78: $2$bitselwrite$mask$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:85$4148[31:0]$4183
     8/78: $1$lookahead\CV$4165[31:0]$4181
     9/78: $1$mem2reg_wr$\CD$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:87$4154_DATA[63:0]$4180
    10/78: $1$mem2reg_wr$\CD$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:87$4154_ADDR[4:0]$4179
    11/78: $1$mem2reg_wr$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:86$4153_DATA[15:0]$4178
    12/78: $1$mem2reg_wr$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:86$4153_ADDR[4:0]$4177
    13/78: $1$bitselwrite$data$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:85$4149[31:0]$4176
    14/78: $1$bitselwrite$mask$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:85$4148[31:0]$4175
    15/78: $0\CD[31][63:0]
    16/78: $0\CD[30][63:0]
    17/78: $0\CD[29][63:0]
    18/78: $0\CD[28][63:0]
    19/78: $0\CD[27][63:0]
    20/78: $0\CD[26][63:0]
    21/78: $0\CD[25][63:0]
    22/78: $0\CD[24][63:0]
    23/78: $0\CD[23][63:0]
    24/78: $0\CD[22][63:0]
    25/78: $0\CD[21][63:0]
    26/78: $0\CD[20][63:0]
    27/78: $0\CD[19][63:0]
    28/78: $0\CD[18][63:0]
    29/78: $0\CD[17][63:0]
    30/78: $0\CD[16][63:0]
    31/78: $0\CD[15][63:0]
    32/78: $0\CD[14][63:0]
    33/78: $0\CD[13][63:0]
    34/78: $0\CD[12][63:0]
    35/78: $0\CD[11][63:0]
    36/78: $0\CD[10][63:0]
    37/78: $0\CD[9][63:0]
    38/78: $0\CD[8][63:0]
    39/78: $0\CD[7][63:0]
    40/78: $0\CD[6][63:0]
    41/78: $0\CD[5][63:0]
    42/78: $0\CD[4][63:0]
    43/78: $0\CD[3][63:0]
    44/78: $0\CD[2][63:0]
    45/78: $0\CD[1][63:0]
    46/78: $0\CD[0][63:0]
    47/78: $0\CT[31][15:0]
    48/78: $0\CT[30][15:0]
    49/78: $0\CT[29][15:0]
    50/78: $0\CT[28][15:0]
    51/78: $0\CT[27][15:0]
    52/78: $0\CT[26][15:0]
    53/78: $0\CT[25][15:0]
    54/78: $0\CT[24][15:0]
    55/78: $0\CT[23][15:0]
    56/78: $0\CT[22][15:0]
    57/78: $0\CT[21][15:0]
    58/78: $0\CT[20][15:0]
    59/78: $0\CT[19][15:0]
    60/78: $0\CT[18][15:0]
    61/78: $0\CT[17][15:0]
    62/78: $0\CT[16][15:0]
    63/78: $0\CT[15][15:0]
    64/78: $0\CT[14][15:0]
    65/78: $0\CT[13][15:0]
    66/78: $0\CT[12][15:0]
    67/78: $0\CT[11][15:0]
    68/78: $0\CT[10][15:0]
    69/78: $0\CT[9][15:0]
    70/78: $0\CT[8][15:0]
    71/78: $0\CT[7][15:0]
    72/78: $0\CT[6][15:0]
    73/78: $0\CT[5][15:0]
    74/78: $0\CT[4][15:0]
    75/78: $0\CT[3][15:0]
    76/78: $0\CT[2][15:0]
    77/78: $0\CT[1][15:0]
    78/78: $0\CT[0][15:0]
Creating decoders for process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
     1/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132
     2/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_DATA[31:0]$4131
     3/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_ADDR[21:0]$4130
     4/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135
     5/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_DATA[31:0]$4134
     6/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_ADDR[21:0]$4133
     7/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138
     8/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_DATA[31:0]$4137
     9/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_ADDR[21:0]$4136
    10/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141
    11/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_DATA[31:0]$4140
    12/13: $0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_ADDR[21:0]$4139
    13/13: $0\rdata[31:0]
Creating decoders for process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:185$4124'.
     1/1: $1\data_addr_off[1:0]
Creating decoders for process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:172$4123'.
     1/1: $1\data_hsize[2:0]
Creating decoders for process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:131$4098'.
     1/5: $5\nstate[4:0]
     2/5: $4\nstate[4:0]
     3/5: $3\nstate[4:0]
     4/5: $2\nstate[4:0]
     5/5: $1\nstate[4:0]
Creating decoders for process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:127$4096'.
     1/1: $0\state[4:0]
Creating decoders for process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:65$4094'.
     1/1: $0\systickclk[0:0]
Creating decoders for process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:58$4091'.
     1/1: $0\clkdiv[7:0]
Creating decoders for process `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5641'.
     1/1: $0\rdata_q[2:0]
Creating decoders for process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5639'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:40$5637'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:23$5634'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5632'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `$paramod\sro\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:234$5734'.
     1/2: $0\dout_s[0:0]
     2/2: $0\datao[7:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5626'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5625'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5624'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5623'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5622'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5621'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5620'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5619'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5618'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5617'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:917$5616'.
     1/1: $1\result_o[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:484$5615'.
     1/1: $1\bwlogic_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:472$5604'.
     1/1: $1\bwlogic_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:445$5598'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:429$5596'.
     1/2: $2\shift_left[0:0]
     2/2: $1\shift_left[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:423$5590'.
     1/1: $1\shift_amt[4:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:421$5587'.
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:383$5582'.
     1/1: $1\cmp_result[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:377$5577'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:370$5575'.
     1/1: $1\cmp_signed[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:358$5573'.
     1/1: $1\adder_in_b[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:348$5570'.
     1/1: $1\adder_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:585$5536'.
     1/1: $0\gen_mult_fast.mult_state_q[1:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
     1/16: $1\accum[33:0] [33:18]
     2/16: $1\accum[33:0] [17:0]
     3/16: $2\gen_mult_fast.mult_state_d[1:0]
     4/16: $2\mult_valid[0:0]
     5/16: $3\mac_res_d[33:0]
     6/16: $2\accum[33:0]
     7/16: $2\mac_res_d[33:0]
     8/16: $1\gen_mult_fast.mult_state_d[1:0]
     9/16: $1\mac_res_d[33:0]
    10/16: $2\mult_hold[0:0]
    11/16: $1\sign_b[0:0]
    12/16: $1\sign_a[0:0]
    13/16: $1\gen_mult_fast.mult_op_b[15:0]
    14/16: $1\gen_mult_fast.mult_op_a[15:0]
    15/16: $1\mult_hold[0:0]
    16/16: $1\mult_valid[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
     1/16: $4\op_remainder_d[33:0]
     2/16: $3\op_remainder_d[33:0]
     3/16: $2\div_by_zero_d[0:0]
     4/16: $2\md_state_d[2:0]
     5/16: $2\op_remainder_d[33:0]
     6/16: $1\div_counter_d[4:0]
     7/16: $1\alu_operand_b_o[32:0]
     8/16: $1\alu_operand_a_o[32:0]
     9/16: $1\md_state_d[2:0]
    10/16: $1\div_by_zero_d[0:0]
    11/16: $1\op_remainder_d[33:0]
    12/16: $1\div_hold[0:0]
    13/16: $1\div_valid[0:0]
    14/16: $1\op_quotient_d[31:0]
    15/16: $1\op_numerator_d[31:0]
    16/16: $1\op_denominator_d[31:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:598$5488'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:392$5478'.
     1/5: $0\md_state_q[2:0]
     2/5: $0\div_by_zero_q[0:0]
     3/5: $0\div_counter_q[4:0]
     4/5: $0\op_quotient_q[31:0]
     5/5: $0\op_numerator_q[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:311$2680'.
     1/4: $0\lsu_err_q[0:0]
     2/4: $0\pmp_err_q[0:0]
     3/4: $0\handle_misaligned_q[0:0]
     4/4: $0\ls_fsm_cs[2:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
     1/45: $8\ls_fsm_ns[2:0]
     2/45: $3\rdata_update[0:0]
     3/45: $7\addr_update[0:0]
     4/45: $4\lsu_err_d[0:0]
     5/45: $4\pmp_err_d[0:0]
     6/45: $7\handle_misaligned_d[0:0]
     7/45: $7\ls_fsm_ns[2:0]
     8/45: $6\addr_update[0:0]
     9/45: $5\ctrl_update[0:0]
    10/45: $6\handle_misaligned_d[0:0]
    11/45: $6\ls_fsm_ns[2:0]
    12/45: $5\handle_misaligned_d[0:0]
    13/45: $5\addr_update[0:0]
    14/45: $5\ls_fsm_ns[2:0]
    15/45: $2\rdata_update[0:0]
    16/45: $3\lsu_err_d[0:0]
    17/45: $3\pmp_err_d[0:0]
    18/45: $4\ls_fsm_ns[2:0]
    19/45: $4\handle_misaligned_d[0:0]
    20/45: $4\ctrl_update[0:0]
    21/45: $4\addr_update[0:0]
    22/45: $3\ls_fsm_ns[2:0]
    23/45: $3\handle_misaligned_d[0:0]
    24/45: $3\addr_update[0:0]
    25/45: $3\ctrl_update[0:0]
    26/45: $2\ls_fsm_ns[2:0]
    27/45: $2\handle_misaligned_d[0:0]
    28/45: $2\ctrl_update[0:0]
    29/45: $2\addr_update[0:0]
    30/45: $2\perf_store_o[0:0]
    31/45: $2\perf_load_o[0:0]
    32/45: $2\lsu_err_d[0:0]
    33/45: $2\pmp_err_d[0:0]
    34/45: $2\data_req_o[0:0]
    35/45: $1\ls_fsm_ns[2:0]
    36/45: $1\lsu_err_d[0:0]
    37/45: $1\pmp_err_d[0:0]
    38/45: $1\handle_misaligned_d[0:0]
    39/45: $1\ctrl_update[0:0]
    40/45: $1\addr_update[0:0]
    41/45: $1\perf_store_o[0:0]
    42/45: $1\perf_load_o[0:0]
    43/45: $1\data_req_o[0:0]
    44/45: $1\rdata_update[0:0]
    45/45: $1\addr_incr_req_o[0:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:218$2651'.
     1/1: $1\data_rdata_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:194$2646'.
     1/5: $5\rdata_b_ext[31:0]
     2/5: $4\rdata_b_ext[31:0]
     3/5: $3\rdata_b_ext[31:0]
     4/5: $2\rdata_b_ext[31:0]
     5/5: $1\rdata_b_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:170$2641'.
     1/5: $5\rdata_h_ext[31:0]
     2/5: $4\rdata_h_ext[31:0]
     3/5: $3\rdata_h_ext[31:0]
     4/5: $2\rdata_h_ext[31:0]
     5/5: $1\rdata_h_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:162$2640'.
     1/1: $1\rdata_w_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:157$2638'.
     1/1: $0\addr_last_q[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:144$2636'.
     1/4: $0\data_we_q[0:0]
     2/4: $0\data_sign_ext_q[0:0]
     3/4: $0\data_type_q[1:0]
     4/4: $0\rdata_offset_q[1:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:139$2634'.
     1/1: $0\rdata_q[23:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:131$2633'.
     1/1: $1\data_wdata[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:91$2630'.
     1/7: $7\data_be[3:0]
     2/7: $6\data_be[3:0]
     3/7: $5\data_be[3:0]
     4/7: $4\data_be[3:0]
     5/7: $3\data_be[3:0]
     6/7: $2\data_be[3:0]
     7/7: $1\data_be[3:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:443$5473'.
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
     1/46: $8\alu_op_a_mux_sel_o[1:0]
     2/46: $8\alu_op_b_mux_sel_o[0:0]
     3/46: $7\alu_op_a_mux_sel_o[1:0]
     4/46: $8\imm_b_mux_sel_o[2:0]
     5/46: $2\imm_a_mux_sel_o[0:0]
     6/46: $14\alu_operator_o[5:0]
     7/46: $7\imm_b_mux_sel_o[2:0]
     8/46: $7\alu_op_b_mux_sel_o[0:0]
     9/46: $6\alu_op_a_mux_sel_o[1:0]
    10/46: $6\alu_op_b_mux_sel_o[0:0]
    11/46: $5\alu_op_a_mux_sel_o[1:0]
    12/46: $13\alu_operator_o[5:0]
    13/46: $6\imm_b_mux_sel_o[2:0]
    14/46: $12\alu_operator_o[5:0]
    15/46: $3\div_sel_o[0:0]
    16/46: $3\mult_sel_o[0:0]
    17/46: $2\div_sel_o[0:0]
    18/46: $2\mult_sel_o[0:0]
    19/46: $11\alu_operator_o[5:0]
    20/46: $10\alu_operator_o[5:0]
    21/46: $9\alu_operator_o[5:0]
    22/46: $8\alu_operator_o[5:0]
    23/46: $7\alu_operator_o[5:0]
    24/46: $6\alu_operator_o[5:0]
    25/46: $5\alu_op_b_mux_sel_o[0:0]
    26/46: $5\imm_b_mux_sel_o[2:0]
    27/46: $4\alu_op_b_mux_sel_o[0:0]
    28/46: $4\alu_op_a_mux_sel_o[1:0]
    29/46: $5\alu_operator_o[5:0]
    30/46: $4\imm_b_mux_sel_o[2:0]
    31/46: $4\alu_operator_o[5:0]
    32/46: $3\alu_operator_o[5:0]
    33/46: $3\imm_b_mux_sel_o[2:0]
    34/46: $3\alu_op_b_mux_sel_o[0:0]
    35/46: $3\alu_op_a_mux_sel_o[1:0]
    36/46: $2\alu_operator_o[5:0]
    37/46: $2\imm_b_mux_sel_o[2:0]
    38/46: $2\alu_op_b_mux_sel_o[0:0]
    39/46: $2\alu_op_a_mux_sel_o[1:0]
    40/46: $1\alu_op_b_mux_sel_o[0:0]
    41/46: $1\alu_op_a_mux_sel_o[1:0]
    42/46: $1\alu_operator_o[5:0]
    43/46: $1\imm_b_mux_sel_o[2:0]
    44/46: $1\div_sel_o[0:0]
    45/46: $1\mult_sel_o[0:0]
    46/46: $1\imm_a_mux_sel_o[0:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
     1/89: $3\csr_access_o[0:0]
     2/89: $2\branch_in_dec_o[0:0]
     3/89: $6\jump_set_o[0:0]
     4/89: $3\jump_in_dec_o[0:0]
     5/89: $2\data_we_o[0:0]
     6/89: $2\data_req_o[0:0]
     7/89: $6\rf_we[0:0]
     8/89: $25\illegal_insn[0:0]
     9/89: $3\csr_op[1:0]
    10/89: $3\csr_illegal[0:0]
    11/89: $3\rf_ren_a_o[0:0]
    12/89: $24\illegal_insn[0:0]
    13/89: $3\ecall_insn_o[0:0]
    14/89: $23\illegal_insn[0:0]
    15/89: $3\wfi_insn_o[0:0]
    16/89: $3\dret_insn_o[0:0]
    17/89: $3\mret_insn_o[0:0]
    18/89: $3\ebrk_insn_o[0:0]
    19/89: $22\illegal_insn[0:0]
    20/89: $2\wfi_insn_o[0:0]
    21/89: $2\ecall_insn_o[0:0]
    22/89: $2\dret_insn_o[0:0]
    23/89: $2\mret_insn_o[0:0]
    24/89: $2\ebrk_insn_o[0:0]
    25/89: $5\rf_we[0:0]
    26/89: $2\csr_illegal[0:0]
    27/89: $2\rf_wdata_sel_o[0:0]
    28/89: $2\rf_ren_a_o[0:0]
    29/89: $2\csr_access_o[0:0]
    30/89: $2\csr_op[1:0]
    31/89: $3\icache_inval_o[0:0]
    32/89: $5\jump_set_o[0:0]
    33/89: $4\rf_we[0:0]
    34/89: $21\illegal_insn[0:0]
    35/89: $2\jump_in_dec_o[0:0]
    36/89: $4\jump_set_o[0:0]
    37/89: $2\icache_inval_o[0:0]
    38/89: $20\illegal_insn[0:0]
    39/89: $3\multdiv_signed_mode_o[1:0]
    40/89: $3\multdiv_operator_o[1:0]
    41/89: $19\illegal_insn[0:0]
    42/89: $2\multdiv_signed_mode_o[1:0]
    43/89: $2\multdiv_operator_o[1:0]
    44/89: $18\illegal_insn[0:0]
    45/89: $17\illegal_insn[0:0]
    46/89: $16\illegal_insn[0:0]
    47/89: $15\illegal_insn[0:0]
    48/89: $14\illegal_insn[0:0]
    49/89: $13\illegal_insn[0:0]
    50/89: $12\illegal_insn[0:0]
    51/89: $11\illegal_insn[0:0]
    52/89: $10\illegal_insn[0:0]
    53/89: $9\illegal_insn[0:0]
    54/89: $8\illegal_insn[0:0]
    55/89: $7\illegal_insn[0:0]
    56/89: $3\data_type_o[1:0]
    57/89: $6\illegal_insn[0:0]
    58/89: $2\data_type_o[1:0]
    59/89: $5\illegal_insn[0:0]
    60/89: $4\illegal_insn[0:0]
    61/89: $3\illegal_insn[0:0]
    62/89: $2\illegal_insn[0:0]
    63/89: $3\jump_set_o[0:0]
    64/89: $3\rf_we[0:0]
    65/89: $2\jump_set_o[0:0]
    66/89: $2\rf_we[0:0]
    67/89: $1\rf_we[0:0]
    68/89: $1\jump_set_o[0:0]
    69/89: $1\jump_in_dec_o[0:0]
    70/89: $1\csr_illegal[0:0]
    71/89: $1\illegal_insn[0:0]
    72/89: $1\branch_in_dec_o[0:0]
    73/89: $1\data_sign_extension_o[0:0]
    74/89: $1\data_type_o[1:0]
    75/89: $1\multdiv_signed_mode_o[1:0]
    76/89: $1\multdiv_operator_o[1:0]
    77/89: $1\rf_wdata_sel_o[0:0]
    78/89: $1\wfi_insn_o[0:0]
    79/89: $1\ecall_insn_o[0:0]
    80/89: $1\dret_insn_o[0:0]
    81/89: $1\mret_insn_o[0:0]
    82/89: $1\ebrk_insn_o[0:0]
    83/89: $1\rf_ren_b_o[0:0]
    84/89: $1\rf_ren_a_o[0:0]
    85/89: $1\csr_access_o[0:0]
    86/89: $1\icache_inval_o[0:0]
    87/89: $1\csr_op[1:0]
    88/89: $1\data_we_o[0:0]
    89/89: $1\data_req_o[0:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:461$5434'.
     1/1: $1\csr_op_o[1:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:517$5428'.
     1/21: $6\load_err_prio[0:0]
     2/21: $5\store_err_prio[0:0]
     3/21: $5\load_err_prio[0:0]
     4/21: $4\ebrk_insn_prio[0:0]
     5/21: $4\load_err_prio[0:0]
     6/21: $4\store_err_prio[0:0]
     7/21: $3\ecall_insn_prio[0:0]
     8/21: $3\load_err_prio[0:0]
     9/21: $3\store_err_prio[0:0]
    10/21: $3\ebrk_insn_prio[0:0]
    11/21: $2\illegal_insn_prio[0:0]
    12/21: $2\load_err_prio[0:0]
    13/21: $2\store_err_prio[0:0]
    14/21: $2\ebrk_insn_prio[0:0]
    15/21: $2\ecall_insn_prio[0:0]
    16/21: $1\instr_fetch_err_prio[0:0]
    17/21: $1\load_err_prio[0:0]
    18/21: $1\store_err_prio[0:0]
    19/21: $1\ebrk_insn_prio[0:0]
    20/21: $1\ecall_insn_prio[0:0]
    21/21: $1\illegal_insn_prio[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426'.
     1/7: $0\illegal_insn_q[0:0]
     2/7: $0\exc_req_q[0:0]
     3/7: $0\store_err_q[0:0]
     4/7: $0\load_err_q[0:0]
     5/7: $0\debug_mode_q[0:0]
     6/7: $0\nmi_mode_q[0:0]
     7/7: $0\ctrl_fsm_cs[3:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
     1/129: $18\ctrl_fsm_ns[3:0]
     2/129: $17\ctrl_fsm_ns[3:0]
     3/129: $16\ctrl_fsm_ns[3:0]
     4/129: $4\csr_restore_dret_id_o[0:0]
     5/129: $5\debug_mode_d[0:0]
     6/129: $9\pc_set_spec_o[0:0]
     7/129: $10\pc_set_o[0:0]
     8/129: $4\pc_mux_o[2:0]
     9/129: $15\ctrl_fsm_ns[3:0]
    10/129: $6\nmi_mode_d[0:0]
    11/129: $5\nmi_mode_d[0:0]
    12/129: $3\csr_restore_mret_id_o[0:0]
    13/129: $8\pc_set_spec_o[0:0]
    14/129: $9\pc_set_o[0:0]
    15/129: $3\pc_mux_o[2:0]
    16/129: $4\debug_mode_d[0:0]
    17/129: $14\ctrl_fsm_ns[3:0]
    18/129: $3\csr_restore_dret_id_o[0:0]
    19/129: $5\flush_id[0:0]
    20/129: $13\ctrl_fsm_ns[3:0]
    21/129: $7\csr_save_cause_o[0:0]
    22/129: $6\csr_save_id_o[0:0]
    23/129: $7\pc_set_spec_o[0:0]
    24/129: $8\pc_set_o[0:0]
    25/129: $9\exc_cause_o[5:0]
    26/129: $3\csr_mtval_o[31:0]
    27/129: $8\exc_cause_o[5:0]
    28/129: $4\flush_id[0:0]
    29/129: $12\ctrl_fsm_ns[3:0]
    30/129: $6\csr_save_cause_o[0:0]
    31/129: $5\csr_save_id_o[0:0]
    32/129: $6\pc_set_spec_o[0:0]
    33/129: $7\pc_set_o[0:0]
    34/129: $4\csr_save_id_o[0:0]
    35/129: $3\flush_id[0:0]
    36/129: $11\ctrl_fsm_ns[3:0]
    37/129: $2\csr_mtval_o[31:0]
    38/129: $5\csr_save_cause_o[0:0]
    39/129: $3\csr_save_id_o[0:0]
    40/129: $7\exc_cause_o[5:0]
    41/129: $5\pc_set_spec_o[0:0]
    42/129: $6\pc_set_o[0:0]
    43/129: $2\exc_pc_mux_o[1:0]
    44/129: $2\pc_mux_o[2:0]
    45/129: $3\debug_mode_d[0:0]
    46/129: $4\nmi_mode_d[0:0]
    47/129: $2\csr_restore_dret_id_o[0:0]
    48/129: $2\csr_restore_mret_id_o[0:0]
    49/129: $5\debug_cause_o[2:0]
    50/129: $3\debug_csr_save_o[0:0]
    51/129: $2\csr_save_id_o[0:0]
    52/129: $4\csr_save_cause_o[0:0]
    53/129: $4\debug_cause_o[2:0]
    54/129: $3\debug_cause_o[2:0]
    55/129: $2\debug_mode_d[0:0]
    56/129: $2\debug_cause_o[2:0]
    57/129: $3\csr_save_cause_o[0:0]
    58/129: $2\debug_csr_save_o[0:0]
    59/129: $3\csr_save_if_o[0:0]
    60/129: $4\pc_set_spec_o[0:0]
    61/129: $5\pc_set_o[0:0]
    62/129: $2\flush_id[0:0]
    63/129: $6\exc_cause_o[5:0]
    64/129: $5\exc_cause_o[5:0]
    65/129: $4\exc_cause_o[5:0]
    66/129: $4$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:704$5324$\sv2v_cast_6[5:0]$5398
    67/129: $4$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:704$5324$\inp[5:0]$5399
    68/129: $3\nmi_mode_d[0:0]
    69/129: $3\exc_cause_o[5:0]
    70/129: $3$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:704$5324$\inp[5:0]$5396
    71/129: $3$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:704$5324$\sv2v_cast_6[5:0]$5395
    72/129: $2$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:704$5324$\inp[5:0]$5392
    73/129: $2$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:704$5324$\sv2v_cast_6[5:0]$5391
    74/129: $2\nmi_mode_d[0:0]
    75/129: $2\exc_cause_o[5:0]
    76/129: $2\csr_save_cause_o[0:0]
    77/129: $2\csr_save_if_o[0:0]
    78/129: $3\pc_set_spec_o[0:0]
    79/129: $4\pc_set_o[0:0]
    80/129: $7\halt_if[0:0]
    81/129: $10\ctrl_fsm_ns[3:0]
    82/129: $6\halt_if[0:0]
    83/129: $9\ctrl_fsm_ns[3:0]
    84/129: $5\halt_if[0:0]
    85/129: $8\ctrl_fsm_ns[3:0]
    86/129: $4\halt_if[0:0]
    87/129: $2\pc_set_spec_o[0:0]
    88/129: $3\perf_jump_o[0:0]
    89/129: $3\perf_tbranch_o[0:0]
    90/129: $3\pc_set_o[0:0]
    91/129: $2\perf_tbranch_o[0:0]
    92/129: $2\perf_jump_o[0:0]
    93/129: $2\pc_set_o[0:0]
    94/129: $7\ctrl_fsm_ns[3:0]
    95/129: $6\ctrl_fsm_ns[3:0]
    96/129: $2\retain_id[0:0]
    97/129: $3\halt_if[0:0]
    98/129: $5\ctrl_fsm_ns[3:0]
    99/129: $2\halt_if[0:0]
   100/129: $4\ctrl_fsm_ns[3:0]
   101/129: $3\ctrl_fsm_ns[3:0]
   102/129: $2\ctrl_fsm_ns[3:0]
   103/129: $2\ctrl_busy_o[0:0]
   104/129: $1\ctrl_fsm_ns[3:0]
   105/129: $1\pc_set_spec_o[0:0]
   106/129: $1\pc_set_o[0:0]
   107/129: $1\pc_mux_o[2:0]
   108/129: $1\instr_req_o[0:0]
   109/129: $1$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:704$5324$\inp[5:0]$5375
   110/129: $1$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:704$5324$\sv2v_cast_6[5:0]$5374
   111/129: $1\flush_id[0:0]
   112/129: $1\retain_id[0:0]
   113/129: $1\halt_if[0:0]
   114/129: $1\debug_mode_d[0:0]
   115/129: $1\nmi_mode_d[0:0]
   116/129: $1\perf_tbranch_o[0:0]
   117/129: $1\perf_jump_o[0:0]
   118/129: $1\csr_mtval_o[31:0]
   119/129: $1\csr_save_cause_o[0:0]
   120/129: $1\csr_restore_dret_id_o[0:0]
   121/129: $1\csr_restore_mret_id_o[0:0]
   122/129: $1\csr_save_id_o[0:0]
   123/129: $1\csr_save_if_o[0:0]
   124/129: $1\debug_csr_save_o[0:0]
   125/129: $1\debug_cause_o[2:0]
   126/129: $1\exc_cause_o[5:0]
   127/129: $1\exc_pc_mux_o[1:0]
   128/129: $1\controller_run_o[0:0]
   129/129: $1\ctrl_busy_o[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:543$5370'.
     1/14: $14\mfip_id[3:0]
     2/14: $13\mfip_id[3:0]
     3/14: $12\mfip_id[3:0]
     4/14: $11\mfip_id[3:0]
     5/14: $10\mfip_id[3:0]
     6/14: $9\mfip_id[3:0]
     7/14: $8\mfip_id[3:0]
     8/14: $7\mfip_id[3:0]
     9/14: $6\mfip_id[3:0]
    10/14: $5\mfip_id[3:0]
    11/14: $4\mfip_id[3:0]
    12/14: $3\mfip_id[3:0]
    13/14: $2\mfip_id[3:0]
    14/14: $1\mfip_id[3:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:170$5295'.
     1/5: $0\rdata_pmp_err_q[1:0]
     2/5: $0\branch_discard_q[1:0]
     3/5: $0\rdata_outstanding_q[1:0]
     4/5: $0\discard_req_q[0:0]
     5/5: $0\valid_req_q[0:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:146$5285'.
     1/1: $0\fetch_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:123$5276'.
     1/1: $0\stored_addr_q[31:0]
Creating decoders for process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:0$5248'.
Creating decoders for process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
     1/8: $0\pc_id_o[31:0]
     2/8: $0\illegal_c_insn_id_o[0:0]
     3/8: $0\instr_fetch_err_plus2_o[0:0]
     4/8: $0\instr_fetch_err_o[0:0]
     5/8: $0\instr_is_compressed_id_o[0:0]
     6/8: $0\instr_rdata_c_id_o[15:0]
     7/8: $0\instr_rdata_alu_id_o[31:0]
     8/8: $0\instr_rdata_id_o[31:0]
Creating decoders for process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:586$5243'.
     1/2: $0\instr_new_id_q[0:0]
     2/2: $0\instr_valid_id_q[0:0]
Creating decoders for process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:449$5229'.
     1/1: $1\fetch_addr_n[31:0]
Creating decoders for process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:439$5224'.
     1/1: $1\exc_pc[31:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:0$5223'.
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:0$5222'.
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:863$5203'.
     1/1: $0\g_branch_set_flop.branch_set_q[0:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5201'.
     1/1: $0\imd_val_q[33:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5199'.
     1/1: $0\imd_val_q[67:34]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:661$5197'.
     1/1: $1\imm_b[31:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
     1/39: $6\id_fsm_d[0:0]
     2/39: $4\stall_jump[0:0]
     3/39: $4\stall_branch[0:0]
     4/39: $5\stall_multdiv[0:0]
     5/39: $5\rf_we_raw[0:0]
     6/39: $4\stall_multdiv[0:0]
     7/39: $4\rf_we_raw[0:0]
     8/39: $5\id_fsm_d[0:0]
     9/39: $4\id_fsm_d[0:0]
    10/39: $3\id_fsm_d[0:0]
    11/39: $3\stall_alu[0:0]
    12/39: $3\rf_we_raw[0:0]
    13/39: $3\stall_jump[0:0]
    14/39: $3\stall_branch[0:0]
    15/39: $3\stall_multdiv[0:0]
    16/39: $3\jump_set[0:0]
    17/39: $3\branch_set_d[0:0]
    18/39: $3\branch_spec[0:0]
    19/39: $3\perf_branch_o[0:0]
    20/39: $2\id_fsm_d[0:0]
    21/39: $2\stall_alu[0:0]
    22/39: $2\rf_we_raw[0:0]
    23/39: $2\stall_jump[0:0]
    24/39: $2\stall_branch[0:0]
    25/39: $2\stall_multdiv[0:0]
    26/39: $2\jump_set[0:0]
    27/39: $2\branch_set_d[0:0]
    28/39: $2\branch_spec[0:0]
    29/39: $2\perf_branch_o[0:0]
    30/39: $1\id_fsm_d[0:0]
    31/39: $1\stall_alu[0:0]
    32/39: $1\rf_we_raw[0:0]
    33/39: $1\stall_jump[0:0]
    34/39: $1\stall_branch[0:0]
    35/39: $1\stall_multdiv[0:0]
    36/39: $1\jump_set[0:0]
    37/39: $1\branch_set_d[0:0]
    38/39: $1\branch_spec[0:0]
    39/39: $1\perf_branch_o[0:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:889$5163'.
     1/1: $0\id_fsm_q[0:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
     1/24: $4\csr_pipe_flush[0:0]
     2/24: $3\csr_pipe_flush[0:0]
     3/24: $2$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5090$\sv2v_cast_12[11:0]$5145
     4/24: $2$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5090$\inp[11:0]$5146
     5/24: $2$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5089$\sv2v_cast_12[11:0]$5143
     6/24: $2$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5089$\inp[11:0]$5144
     7/24: $2$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5088$\sv2v_cast_12[11:0]$5141
     8/24: $2$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5088$\inp[11:0]$5142
     9/24: $2$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5087$\sv2v_cast_12[11:0]$5139
    10/24: $2$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5087$\inp[11:0]$5140
    11/24: $2\csr_pipe_flush[0:0]
    12/24: $1\csr_pipe_flush[0:0]
    13/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:760$5086$\sv2v_cast_12[11:0]$5123
    14/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:760$5086$\inp[11:0]$5124
    15/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:760$5085$\sv2v_cast_12[11:0]$5121
    16/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:760$5085$\inp[11:0]$5122
    17/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5090$\inp[11:0]$5132
    18/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5090$\sv2v_cast_12[11:0]$5131
    19/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5089$\inp[11:0]$5130
    20/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5089$\sv2v_cast_12[11:0]$5129
    21/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5088$\inp[11:0]$5128
    22/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5088$\sv2v_cast_12[11:0]$5127
    23/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5087$\inp[11:0]$5126
    24/24: $1$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5087$\sv2v_cast_12[11:0]$5125
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:689$5102'.
     1/1: $1\rf_wdata_id_o[31:0]
Creating decoders for process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:616$5096'.
     1/1: $1\alu_operand_a[31:0]
Creating decoders for process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wb_stage.v:0$5076'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5032'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5029'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5026'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5023'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5020'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1190$5015'.
     1/1: $0\mcountinhibit_q[2:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1095$5009'.
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1089$5007'.
     1/1: $1\mcountinhibit_d[2:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:783$4994'.
     1/1: $1\csr_wdata_int[31:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:775$4991'.
     1/1: $0\priv_lvl_q[1:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
     1/131: $4\mstatus_d[5:2] [3]
     2/131: $6\mcause_en[0:0]
     3/131: $4\mepc_d[31:0]
     4/131: $6\mepc_en[0:0]
     5/131: $7\mstatus_d[4:2] [1:0]
     6/131: $7\mstatus_d[4:2] [2]
     7/131: $4\mstatus_d[5:2] [2:0]
     8/131: $4\mcause_d[5:0]
     9/131: $3\mcause_d[5:0]
    10/131: $5\mcause_en[0:0]
    11/131: $3\mepc_d[31:0]
    12/131: $5\mepc_en[0:0]
    13/131: $3\mstack_en[0:0]
    14/131: $6\mstatus_d[5:2] [1:0]
    15/131: $6\mstatus_d[5:2] [2]
    16/131: $5\mstatus_en[0:0]
    17/131: $3\mtval_d[31:0]
    18/131: $5\mtval_en[0:0]
    19/131: $4\depc_en[0:0]
    20/131: $2\depc_d[31:0]
    21/131: $4\dcsr_en[0:0]
    22/131: $7\dcsr_d[8:6]
    23/131: $6\dcsr_d[1:0]
    24/131: $2\mstack_en[0:0]
    25/131: $4\mtval_en[0:0]
    26/131: $2\mtval_d[31:0]
    27/131: $4\mcause_en[0:0]
    28/131: $2\mcause_d[5:0]
    29/131: $4\mepc_en[0:0]
    30/131: $2\mepc_d[31:0]
    31/131: $4\mstatus_en[0:0]
    32/131: $5\mstatus_d[5:2]
    33/131: $2\exception_pc[31:0]
    34/131: $1\mstack_en[0:0]
    35/131: $3\depc_en[0:0]
    36/131: $1\depc_d[31:0]
    37/131: $3\dcsr_en[0:0]
    38/131: $5\dcsr_d[8:6]
    39/131: $4\dcsr_d[1:0]
    40/131: $3\mtval_en[0:0]
    41/131: $1\mtval_d[31:0]
    42/131: $3\mcause_en[0:0]
    43/131: $1\mcause_d[5:0]
    44/131: $3\mepc_en[0:0]
    45/131: $1\mepc_d[31:0]
    46/131: $3\mstatus_en[0:0]
    47/131: $6\mstatus_d[5:2] [3]
    48/131: $1\priv_lvl_d[1:0]
    49/131: $1\exception_pc[31:0]
    50/131: $2\dcsr_d[31:0] [31:28]
    51/131: $2\mstatus_d[5:0] [5:4]
    52/131: $2\mstatus_d[5:0] [3:2]
    53/131: $2\dcsr_d[31:0] [15]
    54/131: $2\dcsr_d[31:0] [14]
    55/131: $2\mstatus_d[5:0] [1:0]
    56/131: $2\dcsr_d[31:0] [27:16]
    57/131: $2\dcsr_d[31:0] [4]
    58/131: $2\dcsr_d[31:0] [3]
    59/131: $2\dcsr_d[31:0] [2]
    60/131: $2\dcsr_d[31:0] [1:0]
    61/131: $2\dcsr_d[31:0] [5]
    62/131: $2\dcsr_d[31:0] [13:11]
    63/131: $2\dcsr_d[31:0] [10]
    64/131: $3\dcsr_d[1:0]
    65/131: $2\dcsr_d[31:0] [8:6]
    66/131: $3\mstatus_d[3:2]
    67/131: $2$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4751$\sv2v_cast_1[0:0]$4968
    68/131: $2$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4751$\inp[0:0]$4969
    69/131: $2$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4750$\sv2v_cast_1[0:0]$4966
    70/131: $2$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4750$\inp[0:0]$4967
    71/131: $2$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4749$\sv2v_cast_2[1:0]$4964
    72/131: $2$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4749$\inp[1:0]$4965
    73/131: $2$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4748$\sv2v_cast_2[1:0]$4962
    74/131: $2$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4748$\inp[1:0]$4963
    75/131: $2$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4747$\sv2v_cast_1[0:0]$4960
    76/131: $2$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4747$\inp[0:0]$4961
    77/131: $2$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4746$\sv2v_cast_1[0:0]$4958
    78/131: $2$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4746$\inp[0:0]$4959
    79/131: $2\mstatus_en[0:0]
    80/131: $2$bitselwrite$data$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:717$4755[31:0]$4973
    81/131: $2$bitselwrite$mask$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:717$4754[31:0]$4972
    82/131: $2$bitselwrite$data$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:716$4753[31:0]$4971
    83/131: $2$bitselwrite$mask$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:716$4752[31:0]$4970
    84/131: $2\cpuctrl_we[0:0]
    85/131: $2\mhpmcounterh_we[31:0]
    86/131: $2\mhpmcounter_we[31:0]
    87/131: $2\mcountinhibit_we[0:0]
    88/131: $2\dscratch1_en[0:0]
    89/131: $2\dscratch0_en[0:0]
    90/131: $2\depc_en[0:0]
    91/131: $2\dcsr_en[0:0]
    92/131: $2\dcsr_d[31:0] [9]
    93/131: $2\mtvec_en[0:0]
    94/131: $2\mtval_en[0:0]
    95/131: $2\mcause_en[0:0]
    96/131: $2\mepc_en[0:0]
    97/131: $2\mscratch_en[0:0]
    98/131: $2\mie_en[0:0]
    99/131: $1$bitselwrite$data$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:717$4755[31:0]$4957
   100/131: $1$bitselwrite$mask$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:717$4754[31:0]$4956
   101/131: $1$bitselwrite$data$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:716$4753[31:0]$4955
   102/131: $1$bitselwrite$mask$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:716$4752[31:0]$4954
   103/131: $1$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4751$\inp[0:0]$4953
   104/131: $1$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4751$\sv2v_cast_1[0:0]$4952
   105/131: $1$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4750$\inp[0:0]$4951
   106/131: $1$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4750$\sv2v_cast_1[0:0]$4950
   107/131: $1$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4749$\inp[1:0]$4949
   108/131: $1$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4749$\sv2v_cast_2[1:0]$4948
   109/131: $1$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4748$\inp[1:0]$4947
   110/131: $1$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4748$\sv2v_cast_2[1:0]$4946
   111/131: $1$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4747$\inp[0:0]$4945
   112/131: $1$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4747$\sv2v_cast_1[0:0]$4944
   113/131: $1$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4746$\inp[0:0]$4943
   114/131: $1$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4746$\sv2v_cast_1[0:0]$4942
   115/131: $1\cpuctrl_we[0:0]
   116/131: $1\mhpmcounterh_we[31:0]
   117/131: $1\mhpmcounter_we[31:0]
   118/131: $1\mcountinhibit_we[0:0]
   119/131: $1\dscratch1_en[0:0]
   120/131: $1\dscratch0_en[0:0]
   121/131: $1\depc_en[0:0]
   122/131: $1\dcsr_en[0:0]
   123/131: $1\dcsr_d[31:0]
   124/131: $1\mtvec_en[0:0]
   125/131: $1\mtval_en[0:0]
   126/131: $1\mcause_en[0:0]
   127/131: $1\mepc_en[0:0]
   128/131: $1\mscratch_en[0:0]
   129/131: $1\mie_en[0:0]
   130/131: $1\mstatus_en[0:0]
   131/131: $1\mstatus_d[5:0]
Creating decoders for process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
     1/26: $1\csr_rdata_int[31:0] [31]
     2/26: $1\csr_rdata_int[31:0] [10:8]
     3/26: $1\csr_rdata_int[31:0] [7]
     4/26: $1\csr_rdata_int[31:0] [6:4]
     5/26: $1\csr_rdata_int[31:0] [12]
     6/26: $1\csr_rdata_int[31:0] [3]
     7/26: $1\csr_rdata_int[31:0] [17]
     8/26: $2$mem2reg_rd$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:615$4861_DATA[63:0]$4923
     9/26: $1\csr_rdata_int[31:0] [11]
    10/26: $2$mem2reg_rd$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:614$4860_DATA[63:0]$4922
    11/26: $1\csr_rdata_int[31:0] [2:0]
    12/26: $1\csr_rdata_int[31:0] [21]
    13/26: $1\csr_rdata_int[31:0] [30:22]
    14/26: $1\csr_rdata_int[31:0] [16]
    15/26: $1\csr_rdata_int[31:0] [20:18]
    16/26: $2$mem2reg_rd$\mhpmevent$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:613$4859_DATA[31:0]$4921
    17/26: $1\csr_rdata_int[31:0] [15:13]
    18/26: $1$mem2reg_rd$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:615$4861_DATA[63:0]$4900
    19/26: $1$mem2reg_rd$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:615$4861_ADDR[4:0]$4899
    20/26: $1$mem2reg_rd$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:614$4860_DATA[63:0]$4898
    21/26: $1$mem2reg_rd$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:614$4860_ADDR[4:0]$4897
    22/26: $1$mem2reg_rd$\mhpmevent$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:613$4859_DATA[31:0]$4896
    23/26: $1$mem2reg_rd$\mhpmevent$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:613$4859_ADDR[4:0]$4895
    24/26: $1$mem2bits$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:615$4745[63:0]$4894
    25/26: $1$mem2bits$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:614$4744[63:0]$4893
    26/26: $1\illegal_csr[0:0]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4734'.
     1/1: $0\rf_reg_q[991:960]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4732'.
     1/1: $0\rf_reg_q[959:928]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4730'.
     1/1: $0\rf_reg_q[927:896]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4728'.
     1/1: $0\rf_reg_q[895:864]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4726'.
     1/1: $0\rf_reg_q[863:832]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4724'.
     1/1: $0\rf_reg_q[831:800]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4722'.
     1/1: $0\rf_reg_q[799:768]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4720'.
     1/1: $0\rf_reg_q[767:736]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4718'.
     1/1: $0\rf_reg_q[735:704]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4716'.
     1/1: $0\rf_reg_q[703:672]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4714'.
     1/1: $0\rf_reg_q[671:640]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4712'.
     1/1: $0\rf_reg_q[639:608]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4710'.
     1/1: $0\rf_reg_q[607:576]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4708'.
     1/1: $0\rf_reg_q[575:544]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4706'.
     1/1: $0\rf_reg_q[543:512]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4704'.
     1/1: $0\rf_reg_q[511:480]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4702'.
     1/1: $0\rf_reg_q[479:448]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4700'.
     1/1: $0\rf_reg_q[447:416]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4698'.
     1/1: $0\rf_reg_q[415:384]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4696'.
     1/1: $0\rf_reg_q[383:352]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4694'.
     1/1: $0\rf_reg_q[351:320]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4692'.
     1/1: $0\rf_reg_q[319:288]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4690'.
     1/1: $0\rf_reg_q[287:256]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4688'.
     1/1: $0\rf_reg_q[255:224]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4686'.
     1/1: $0\rf_reg_q[223:192]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4684'.
     1/1: $0\rf_reg_q[191:160]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4682'.
     1/1: $0\rf_reg_q[159:128]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4680'.
     1/1: $0\rf_reg_q[127:96]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4678'.
     1/1: $0\rf_reg_q[95:64]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4676'.
     1/1: $0\rf_reg_q[63:32]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4674'.
     1/1: $0\rf_reg_q[31:0]
Creating decoders for process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
Creating decoders for process `$paramod\sri\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:205$5731'.
     1/1: $0\sr_reg[7:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5730'.
     1/2: $0\err_q[2:2]
     2/2: $0\rdata_q[95:64]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5729'.
     1/2: $0\err_q[1:1]
     2/2: $0\rdata_q[63:32]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5728'.
     1/2: $0\err_q[0:0]
     2/2: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:122$5699'.
     1/1: $0\valid_q[2:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:90$5686'.
     1/1: $0\instr_addr_q[30:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:70$5679'.
     1/5: $2\out_valid_o[0:0]
     2/5: $1\out_valid_o[0:0]
     3/5: $1\out_err_plus2_o[0:0]
     4/5: $1\out_err_o[0:0]
     5/5: $1\out_rdata_o[31:0]
Creating decoders for process `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:0$855'.
Creating decoders for process `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:552$839'.
     1/1: $0\fetch_enable_q[0:0]
Creating decoders for process `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:546$837'.
     1/1: $0\core_busy_q[0:0]
Creating decoders for process `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
     1/8: $0\clk_count[7:0]
     2/8: $0\stop_s[0:0]
     3/8: $0\shift_count[4:0]
     4/8: $0\state[0:0]
     5/8: $0\sclk[0:0]
     6/8: $0\csb[0:0]
     7/8: $0\busy[0:0]
     8/8: $0\done[0:0]
Creating decoders for process `\ibex_compressed_decoder.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_compressed_decoder.v:320$714'.
     1/25: $11\instr_o[31:0]
     2/25: $10\instr_o[31:0]
     3/25: $14\illegal_instr_o[0:0]
     4/25: $9\instr_o[31:0]
     5/25: $13\illegal_instr_o[0:0]
     6/25: $12\illegal_instr_o[0:0]
     7/25: $8\instr_o[31:0]
     8/25: $11\illegal_instr_o[0:0]
     9/25: $10\illegal_instr_o[0:0]
    10/25: $9\illegal_instr_o[0:0]
    11/25: $7\instr_o[31:0]
    12/25: $6\instr_o[31:0]
    13/25: $8\illegal_instr_o[0:0]
    14/25: $7\illegal_instr_o[0:0]
    15/25: $6\illegal_instr_o[0:0]
    16/25: $5\instr_o[31:0]
    17/25: $5\illegal_instr_o[0:0]
    18/25: $4\instr_o[31:0]
    19/25: $3\instr_o[31:0]
    20/25: $4\illegal_instr_o[0:0]
    21/25: $3\illegal_instr_o[0:0]
    22/25: $2\illegal_instr_o[0:0]
    23/25: $2\instr_o[31:0]
    24/25: $1\illegal_instr_o[0:0]
    25/25: $1\instr_o[31:0]
Creating decoders for process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5649'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:914$591'.
     1/1: $0\i2c_irq[0:0]
Creating decoders for process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:897$583'.
     1/4: $0\irq_flag[0:0]
     2/4: $0\tip[0:0]
     3/4: $0\rxack[0:0]
     4/4: $0\al[0:0]
Creating decoders for process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:841$579'.
     1/4: $0\cr[7:0] [7:4]
     2/4: $0\cr[7:0] [3]
     3/4: $0\cr[7:0] [2:1]
     4/4: $0\cr[7:0] [0]
Creating decoders for process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:823$577'.
     1/4: $0\prer[15:0] [15:8]
     2/4: $0\prer[15:0] [7:0]
     3/4: $0\ctr[7:0]
     4/4: $0\txr[7:0]
Creating decoders for process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:789$575'.
     1/2: $2\io_do[7:0]
     2/2: $1\io_do[7:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
     1/7: $0\cmd_ack[0:0]
     2/7: $0\ld[0:0]
     3/7: $0\shift[0:0]
     4/7: $0\core_txd[0:0]
     5/7: $0\core_cmd[3:0]
     6/7: $0\ack_out[0:0]
     7/7: $0\c_state[4:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:557$557'.
     1/1: $0\dcnt[2:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:548$556'.
     1/1: $0\sr[7:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:258$551'.
     1/5: $0\cmd_ack[0:0]
     2/5: $0\c_state[17:0]
     3/5: $0\sda_chk[0:0]
     4/5: $0\sda_oen[0:0]
     5/5: $0\scl_oen[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:232$548'.
     1/1: $0\dout[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:224$539'.
     1/1: $0\al[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:218$537'.
     1/1: $0\cmd_stop[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:208$533'.
     1/1: $0\busy[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:194$526'.
     1/2: $0\sto_condition[0:0]
     2/2: $0\sta_condition[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:172$515'.
     1/4: $0\dSDA[0:0]
     2/4: $0\dSCL[0:0]
     3/4: $0\sSDA[0:0]
     4/4: $0\sSCL[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:158$512'.
     1/2: $0\fSDA[2:0]
     2/2: $0\fSCL[2:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:151$506'.
     1/1: $0\filter_cnt[13:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:137$505'.
     1/2: $0\cSDA[1:0]
     2/2: $0\cSCL[1:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:110$498'.
     1/2: $0\clk_en[0:0]
     2/2: $0\cnt[15:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:100$487'.
     1/1: $0\slave_wait[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:95$486'.
Creating decoders for process `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5647'.
     1/1: $0\rdata_q[17:0]
Creating decoders for process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5645'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5643'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:85$480'.
     1/1: $0\DONE[0:0]
Creating decoders for process `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:64$468'.
     1/1: $0\SPI_DATAi_REG[7:0]
Creating decoders for process `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:53$462'.
     1/1: $0\SPI_CFG_REG[9:0]
Creating decoders for process `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:42$456'.
     1/1: $0\SPI_CTRL_REG[1:0]
Creating decoders for process `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:56$447'.
     1/1: $0\TMROV[0:0]
Creating decoders for process `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:46$445'.
     1/1: $0\TMR[31:0]
Creating decoders for process `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:35$443'.
     1/1: $0\clkdiv[31:0]
Creating decoders for process `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:50$440'.
     1/1: $0\pwm[0:0]
Creating decoders for process `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:39$438'.
     1/1: $0\TMR[31:0]
Creating decoders for process `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:28$436'.
     1/1: $0\clkdiv[31:0]
Creating decoders for process `\apb_sys_0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_sys_0.v:52$428'.
     1/2: $0\PSEL[0:0]
     2/2: $0\PSEL_next_next[0:0]
Creating decoders for process `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:122$252'.
     1/1: $0\IRQEN[0:0]
Creating decoders for process `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:109$248'.
     1/1: $0\TMREN[0:0]
Creating decoders for process `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:98$244'.
     1/1: $0\TMROVCLR[0:0]
Creating decoders for process `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:87$240'.
     1/1: $0\TMRCMP[31:0]
Creating decoders for process `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:76$236'.
     1/1: $0\PRE[31:0]
Creating decoders for process `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:97$220'.
     1/1: $0\TMREN[0:0]
Creating decoders for process `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:86$216'.
     1/1: $0\TMRCMP2[31:0]
Creating decoders for process `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:75$212'.
     1/1: $0\TMRCMP1[31:0]
Creating decoders for process `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:64$208'.
     1/1: $0\PRE[31:0]
Creating decoders for process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:88$196'.
     1/1: $0\db_reg[3:0]
Creating decoders for process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:69$187'.
     1/1: $0\IOTRANS[0:0]
Creating decoders for process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:60$185'.
     1/1: $0\IOSIZE[2:0]
Creating decoders for process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:51$183'.
     1/1: $0\IOWRITE[0:0]
Creating decoders for process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:43$181'.
     1/1: $0\IOADDR[23:0]
Creating decoders for process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:35$178'.
     1/1: $0\IOSEL[0:0]
Creating decoders for process `\AHBlite_BUS0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:36$151'.
     1/1: $0\APAGE[8:0]
Creating decoders for process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:144$139'.
     1/1: $0\WGPIODIR[15:0]
Creating decoders for process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:133$135'.
     1/1: $0\WGPIOPD[15:0]
Creating decoders for process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:122$131'.
     1/1: $0\WGPIOPU[15:0]
Creating decoders for process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:111$127'.
     1/1: $0\WGPIODOUT[15:0]
Creating decoders for process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:85$118'.
     1/1: $0\IOTRANS[0:0]
Creating decoders for process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:76$116'.
     1/1: $0\IOSIZE[2:0]
Creating decoders for process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:67$114'.
     1/1: $0\IOWRITE[0:0]
Creating decoders for process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:59$112'.
     1/1: $0\IOADDR[23:0]
Creating decoders for process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:51$109'.
     1/1: $0\IOSEL[0:0]
Creating decoders for process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:197$107'.
     1/1: $0\PWRITE[0:0]
Creating decoders for process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:185$103'.
     1/1: $0\PENABLE[0:0]
Creating decoders for process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:165$99'.
     1/1: $0\PADDR[31:0]
Creating decoders for process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:147$93'.
     1/1: $0\HREADYOUT[0:0]
Creating decoders for process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:133$92'.
     1/1: $1\HREADY_next[0:0]
Creating decoders for process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:122$90'.
     1/1: $0\CurrentState[1:0]
Creating decoders for process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:87$88'.
     1/4: $4\NextState[1:0]
     2/4: $3\NextState[1:0]
     3/4: $2\NextState[1:0]
     4/4: $1\NextState[1:0]
Creating decoders for process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:66$86'.
     1/2: $0\last_HWRITE[0:0]
     2/2: $0\last_HADDR[31:0]
Creating decoders for process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:179$80'.
     1/1: $0\buf_pend[0:0]
Creating decoders for process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:173$78'.
     1/1: $0\buf_hit[0:0]
Creating decoders for process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:141$70'.
     1/1: $0\buf_addr[11:0]
Creating decoders for process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:135$68'.
     1/1: $0\buf_we[3:0]
Creating decoders for process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:130$66'.
     1/1: $0\buf_data[7:0]
Creating decoders for process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:126$64'.
     1/1: $0\buf_data[15:8]
Creating decoders for process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:122$62'.
     1/1: $0\buf_data[23:16]
Creating decoders for process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:118$60'.
     1/1: $0\buf_data[31:24]
Creating decoders for process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:112$58'.
     1/1: $0\buf_data_en[0:0]

57.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\QSIXIP_RUN.\fdo' from process `\QSIXIP_RUN.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:370$4262'.
No latch inferred for signal `\QSIXIP_RUN.\fdoe' from process `\QSIXIP_RUN.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:370$4262'.
No latch inferred for signal `\QSIXIP_RUN.\fcen' from process `\QSIXIP_RUN.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:370$4262'.
No latch inferred for signal `\QSIXIP_RUN.\clken' from process `\QSIXIP_RUN.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:370$4262'.
No latch inferred for signal `\QSIXIP_INIT.\fdo' from process `\QSIXIP_INIT.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:320$4261'.
No latch inferred for signal `\QSIXIP_INIT.\fdoe' from process `\QSIXIP_INIT.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:320$4261'.
No latch inferred for signal `\QSIXIP_INIT.\fcen' from process `\QSIXIP_INIT.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:320$4261'.
No latch inferred for signal `\QSIXIP_INIT.\clken' from process `\QSIXIP_INIT.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:320$4261'.
No latch inferred for signal `\QSPIXIP.$mem2reg_rd$\CD$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:183$4155_DATA' from process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4258'.
No latch inferred for signal `\QSPIXIP.$mem2reg_rd$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:75$4152_DATA' from process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4255'.
No latch inferred for signal `\QSPIXIP.$mem2reg_rd$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:74$4151_DATA' from process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4252'.
No latch inferred for signal `\QSPIXIP.$mem2reg_rd$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:72$4150_DATA' from process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4249'.
No latch inferred for signal `\QSPIXIP.\next_count' from process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:235$4225'.
No latch inferred for signal `\QSPIXIP.\next_state' from process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:205$4217'.
No latch inferred for signal `\ibex_wrapper.\data_addr_off' from process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:185$4124'.
No latch inferred for signal `\ibex_wrapper.\data_hsize' from process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:172$4123'.
No latch inferred for signal `\ibex_wrapper.\nstate' from process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:131$4098'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\counter_upd' from process `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:23$5634'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\counter_load' from process `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:23$5634'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\we' from process `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:23$5634'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\counter_d' from process `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:23$5634'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\imd_val_we_o' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5626'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\imd_val_d_o' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5625'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\multicycle_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5624'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\clmul_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5623'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\invbutterfly_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5622'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\butterfly_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5621'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shuffle_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5620'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\rev_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5619'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\singlebit_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5618'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\pack_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5617'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\result_o' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:917$5616'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\bwlogic_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:484$5615'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\bwlogic_op_b_negate' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:472$5604'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_operand' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:445$5598'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_result_ext' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:445$5598'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\unused_shift_result_ext' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:445$5598'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:445$5598'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_result_rev' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:445$5598'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\sv2v_autoblock_6.i' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:445$5598'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_left' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:429$5596'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_amt [4:0]' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:423$5590'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_amt [5]' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:421$5587'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\cmp_result' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:383$5582'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\is_greater_equal' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:377$5577'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\cmp_signed' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:370$5575'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\adder_in_b' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:358$5573'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\adder_op_b_negate' from process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:348$5570'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\accum' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\sign_a' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\sign_b' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\mult_valid' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\mac_res_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\mult_hold' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_op_a' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_op_b' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\alu_operand_a_o' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\alu_operand_b_o' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_remainder_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_denominator_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_numerator_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_quotient_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_valid' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_counter_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_hold' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_by_zero_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\md_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\is_greater_equal' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:598$5488'.
No latch inferred for signal `\ibex_load_store_unit.\data_req_o' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\addr_incr_req_o' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\perf_load_o' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\perf_store_o' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\addr_update' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\ctrl_update' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_update' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\handle_misaligned_d' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\pmp_err_d' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\lsu_err_d' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\ls_fsm_ns' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
No latch inferred for signal `\ibex_load_store_unit.\data_rdata_ext' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:218$2651'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_b_ext' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:194$2646'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_h_ext' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:170$2641'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_w_ext' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:162$2640'.
No latch inferred for signal `\ibex_load_store_unit.\data_wdata' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:131$2633'.
No latch inferred for signal `\ibex_load_store_unit.\data_be' from process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:91$2630'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\use_rs3_q' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:443$5473'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\imm_a_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\imm_b_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\bt_a_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\bt_b_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_operator_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_op_a_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_op_b_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_multicycle_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\mult_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\div_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\use_rs3_d' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\opcode_alu' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$func$\sv2v_cast_7$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:728$5430$\sv2v_cast_7' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$func$\sv2v_cast_7$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:728$5430$\inp' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_req_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_we_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_op' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\icache_inval_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_access_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_ren_a_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_ren_b_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\ebrk_insn_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\mret_insn_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\dret_insn_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\ecall_insn_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\wfi_insn_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\jump_set_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_wdata_sel_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\multdiv_operator_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\multdiv_signed_mode_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_type_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_sign_extension_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\jump_in_dec_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\branch_in_dec_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\illegal_insn' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_illegal' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_we' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\opcode' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$func$\sv2v_cast_7$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:494$5429$\sv2v_cast_7' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$func$\sv2v_cast_7$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:494$5429$\inp' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_op_o' from process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:461$5434'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\instr_fetch_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:517$5428'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\illegal_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:517$5428'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ecall_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:517$5428'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ebrk_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:517$5428'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\store_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:517$5428'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\load_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:517$5428'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_busy_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\controller_run_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\instr_req_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_set_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_set_spec_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nt_branch_mispredict_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_csr_save_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_if_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_wb_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_restore_mret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_restore_dret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_mtval_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\perf_jump_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\perf_tbranch_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_fsm_ns' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nmi_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\halt_if' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\retain_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\flush_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:704$5324$\sv2v_cast_6' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:704$5324$\inp' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\mfip_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:543$5370'.
No latch inferred for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\dummy_instr_id_o' from process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:0$5248'.
No latch inferred for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\fetch_addr_n' from process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:449$5229'.
No latch inferred for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\exc_pc' from process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:439$5224'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\bt_b_operand_o' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:0$5223'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\bt_a_operand_o' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:0$5222'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\imm_b' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:661$5197'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\perf_branch_o' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\branch_spec' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\branch_set_d' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\branch_not_set' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\jump_set' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\stall_multdiv' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\stall_branch' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\stall_jump' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\rf_we_raw' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\stall_alu' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\id_fsm_d' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\csr_pipe_flush' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:760$5085$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:760$5085$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:760$5086$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:760$5086$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5087$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5087$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5088$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5088$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5089$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5089$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5090$\sv2v_cast_12' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5090$\inp' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\rf_wdata_id_o' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:689$5102'.
No latch inferred for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\alu_operand_a' from process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:616$5096'.
No latch inferred for signal `$paramod\ibex_wb_stage\WritebackStage=1'0.\rf_wdata_wb_mux[0]' from process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wb_stage.v:0$5076'.
No latch inferred for signal `$paramod\ibex_wb_stage\WritebackStage=1'0.\rf_wdata_wb_mux[1]' from process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wb_stage.v:0$5076'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[0]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[1]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[2]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[3]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[4]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[5]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[6]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[7]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[8]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[9]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[10]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[11]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[12]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[13]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[14]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\pmp_cfg_rdata[15]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[1]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[3]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[4]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[5]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[6]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[7]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[8]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[9]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[10]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[11]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[12]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[13]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[14]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[15]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[16]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[17]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[18]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[19]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[20]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[21]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[22]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[23]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[24]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[25]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[26]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[27]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[28]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[29]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[30]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter[31]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1275$4853$\sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1275$4858$\sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1275$4858$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5032'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[3].sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1083$4759$\g_no_pmp_tieoffs.g_outputs[3].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5029'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[3].sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1083$4857$\g_no_pmp_tieoffs.g_outputs[3].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5029'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[2].sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1083$4758$\g_no_pmp_tieoffs.g_outputs[2].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5026'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[2].sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1083$4856$\g_no_pmp_tieoffs.g_outputs[2].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5026'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[1].sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1083$4757$\g_no_pmp_tieoffs.g_outputs[1].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5023'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[1].sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1083$4855$\g_no_pmp_tieoffs.g_outputs[1].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5023'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[0].sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1083$4756$\g_no_pmp_tieoffs.g_outputs[0].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5020'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\g_no_pmp_tieoffs.g_outputs[0].sv2v_cast_6$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1083$4854$\g_no_pmp_tieoffs.g_outputs[0].sv2v_cast_6' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5020'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_8.i' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_9.i' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[0]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[1]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[2]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[3]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[4]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[5]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[6]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[7]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[8]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[9]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[10]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[11]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[12]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[13]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[14]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[15]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[16]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[17]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[18]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[19]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[20]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[21]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[22]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[23]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[24]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[25]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[26]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[27]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[28]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[29]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[30]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmevent[31]' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter_incr' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1095$5009'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\gen_mhpmcounter_incr.sv2v_autoblock_7.i' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1095$5009'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mcountinhibit_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1089$5007'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\csr_wdata_int' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:783$4994'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\exception_pc' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\priv_lvl_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstatus_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstatus_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mie_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mscratch_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mepc_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mepc_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mcause_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mcause_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mtval_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mtval_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mtvec_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mtvec_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\dcsr_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\dcsr_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\depc_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\depc_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\dscratch0_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\dscratch1_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstack_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstack_en' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstack_epc_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mstack_cause_d' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mcountinhibit_we' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounter_we' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mhpmcounterh_we' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\cpuctrl_we' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4746$\sv2v_cast_1' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4746$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4747$\sv2v_cast_1' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4747$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4748$\sv2v_cast_2' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4748$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4749$\sv2v_cast_2' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_2$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4749$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4750$\sv2v_cast_1' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4750$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4751$\sv2v_cast_1' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$func$\sv2v_cast_1$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:687$4751$\inp' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$bitselwrite$mask$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:716$4752' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$bitselwrite$data$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:716$4753' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$bitselwrite$mask$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:717$4754' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$bitselwrite$data$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:717$4755' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\csr_rdata_int' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\illegal_csr' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2bits$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:614$4744' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2bits$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:615$4745' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmevent$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:613$4859_ADDR' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmevent$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:613$4859_DATA' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:614$4860_ADDR' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:614$4860_DATA' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:615$4861_ADDR' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
No latch inferred for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:615$4861_DATA' from process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\we_a_dec' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\we_a_decoder.sv2v_autoblock_2.i' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4543$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4544$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4545$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4546$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4547$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4548$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4549$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4550$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4551$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4552$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4553$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4554$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4555$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4556$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4557$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4558$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4559$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4560$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4561$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4562$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4563$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4564$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4565$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4566$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4567$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4568$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4569$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4570$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4571$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4572$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_unsigned$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4573$\sv2v_cast_5_unsigned' from process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_valid_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:70$5679'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_rdata_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:70$5679'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_err_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:70$5679'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_err_plus2_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:70$5679'.
No latch inferred for signal `\ibex_core.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:951$833$\sv2v_cast_12' from process `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:0$855'.
No latch inferred for signal `\ibex_core.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:951$834$\sv2v_cast_12' from process `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:0$855'.
No latch inferred for signal `\ibex_core.$func$\sv2v_cast_12$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:951$834$\inp' from process `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:0$855'.
No latch inferred for signal `\ibex_compressed_decoder.\instr_o' from process `\ibex_compressed_decoder.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_compressed_decoder.v:320$714'.
No latch inferred for signal `\ibex_compressed_decoder.\illegal_instr_o' from process `\ibex_compressed_decoder.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_compressed_decoder.v:320$714'.
No latch inferred for signal `\i2c_master.\io_do' from process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:789$575'.
No latch inferred for signal `\ahb_2_apb.\HREADY_next' from process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:133$92'.
No latch inferred for signal `\ahb_2_apb.\NextState' from process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:87$88'.

57.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\QSPIXIP.\fData0' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:279$4246'.
  created $adff cell `$procdff$15179' with negative edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\fData1' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:279$4246'.
  created $adff cell `$procdff$15180' with negative edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\counter' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:244$4228'.
  created $adff cell `$procdff$15181' with negative edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\state' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:226$4223'.
  created $adff cell `$procdff$15182' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\fdo' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:188$4214'.
  created $adff cell `$procdff$15183' with negative edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\fdoe' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:188$4214'.
  created $adff cell `$procdff$15184' with negative edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\fcen' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:188$4214'.
  created $adff cell `$procdff$15185' with negative edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\clken' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:188$4214'.
  created $adff cell `$procdff$15186' with negative edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\HREADYOUT' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:124$4206'.
  created $adff cell `$procdff$15187' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\start' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:117$4203'.
  created $adff cell `$procdff$15188' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\pending_flag' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:107$4197'.
  created $adff cell `$procdff$15189' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\APhase_HADDR' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:92$4195'.
  created $adff cell `$procdff$15190' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\CV' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $adff cell `$procdff$15191' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.$bitselwrite$mask$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:85$4148' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $adff cell `$procdff$15192' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.$bitselwrite$data$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:85$4149' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $adff cell `$procdff$15193' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.\CT[0]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15194' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[1]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15195' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[2]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15196' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[3]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15197' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[4]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15198' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[5]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15199' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[6]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15200' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[7]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15201' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[8]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15202' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[9]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15203' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[10]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15204' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[11]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15205' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[12]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15206' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[13]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15207' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[14]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15208' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[15]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15209' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[16]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15210' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[17]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15211' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[18]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15212' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[19]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15213' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[20]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15214' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[21]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15215' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[22]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15216' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[23]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15217' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[24]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15218' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[25]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15219' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[26]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15220' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[27]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15221' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[28]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15222' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[29]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15223' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[30]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15224' with positive edge clock.
Creating register for signal `\QSPIXIP.\CT[31]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15225' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[0]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15226' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[1]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15227' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[2]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15228' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[3]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15229' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[4]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15230' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[5]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15231' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[6]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15232' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[7]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15233' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[8]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15234' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[9]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15235' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[10]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15236' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[11]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15237' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[12]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15238' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[13]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15239' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[14]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15240' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[15]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15241' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[16]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15242' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[17]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15243' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[18]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15244' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[19]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15245' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[20]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15246' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[21]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15247' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[22]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15248' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[23]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15249' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[24]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15250' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[25]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15251' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[26]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15252' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[27]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15253' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[28]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15254' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[29]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15255' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[30]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15256' with positive edge clock.
Creating register for signal `\QSPIXIP.\CD[31]' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $dff cell `$procdff$15257' with positive edge clock.
Creating register for signal `\QSPIXIP.$mem2reg_wr$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:86$4153_ADDR' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $adff cell `$procdff$15258' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.$mem2reg_wr$\CT$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:86$4153_DATA' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $adff cell `$procdff$15259' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.$mem2reg_wr$\CD$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:87$4154_ADDR' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $adff cell `$procdff$15260' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.$mem2reg_wr$\CD$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:87$4154_DATA' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $adff cell `$procdff$15261' with positive edge clock and negative level reset.
Creating register for signal `\QSPIXIP.$lookahead\CV$4165' using process `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
  created $adff cell `$procdff$15262' with positive edge clock and negative level reset.
Creating register for signal `\openstriVe_soc_mem.\rdata' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15263' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_ADDR' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15264' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_DATA' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15265' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15266' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_ADDR' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15267' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_DATA' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15268' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15269' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_ADDR' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15270' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_DATA' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15271' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15272' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_ADDR' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15273' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_DATA' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15274' with positive edge clock.
Creating register for signal `\openstriVe_soc_mem.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN' using process `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
  created $dff cell `$procdff$15275' with positive edge clock.
Creating register for signal `\ibex_wrapper.\state' using process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:127$4096'.
  created $adff cell `$procdff$15276' with positive edge clock and negative level reset.
Creating register for signal `\ibex_wrapper.\systickclk' using process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:65$4094'.
  created $adff cell `$procdff$15277' with positive edge clock and negative level reset.
Creating register for signal `\ibex_wrapper.\clkdiv' using process `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:58$4091'.
  created $adff cell `$procdff$15278' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.\rdata_q' using process `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5641'.
  created $adff cell `$procdff$15279' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.\rdata_q' using process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5639'.
  created $adff cell `$procdff$15280' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_counter\CounterWidth=64.\counter_q' using process `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:40$5637'.
  created $adff cell `$procdff$15281' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.\rdata_q' using process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5632'.
  created $adff cell `$procdff$15282' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sro\DATA_WIDTH=8.\datao' using process `$paramod\sro\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:234$5734'.
  created $adff cell `$procdff$15283' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sro\DATA_WIDTH=8.\dout_s' using process `$paramod\sro\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:234$5734'.
  created $adff cell `$procdff$15284' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:585$5536'.
  created $adff cell `$procdff$15285' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_numerator_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:392$5478'.
  created $adff cell `$procdff$15286' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_quotient_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:392$5478'.
  created $adff cell `$procdff$15287' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_counter_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:392$5478'.
  created $adff cell `$procdff$15288' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_by_zero_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:392$5478'.
  created $adff cell `$procdff$15289' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\md_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:392$5478'.
  created $adff cell `$procdff$15290' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\handle_misaligned_q' using process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:311$2680'.
  created $adff cell `$procdff$15291' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\pmp_err_q' using process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:311$2680'.
  created $adff cell `$procdff$15292' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\lsu_err_q' using process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:311$2680'.
  created $adff cell `$procdff$15293' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\ls_fsm_cs' using process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:311$2680'.
  created $adff cell `$procdff$15294' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\addr_last_q' using process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:157$2638'.
  created $adff cell `$procdff$15295' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\rdata_offset_q' using process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:144$2636'.
  created $adff cell `$procdff$15296' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_type_q' using process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:144$2636'.
  created $adff cell `$procdff$15297' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_sign_ext_q' using process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:144$2636'.
  created $adff cell `$procdff$15298' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_we_q' using process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:144$2636'.
  created $adff cell `$procdff$15299' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\rdata_q' using process `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:139$2634'.
  created $adff cell `$procdff$15300' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_fsm_cs' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426'.
  created $adff cell `$procdff$15301' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nmi_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426'.
  created $adff cell `$procdff$15302' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426'.
  created $adff cell `$procdff$15303' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\load_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426'.
  created $adff cell `$procdff$15304' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\store_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426'.
  created $adff cell `$procdff$15305' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_req_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426'.
  created $adff cell `$procdff$15306' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\illegal_insn_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426'.
  created $adff cell `$procdff$15307' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\valid_req_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:170$5295'.
  created $adff cell `$procdff$15308' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\discard_req_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:170$5295'.
  created $adff cell `$procdff$15309' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\rdata_outstanding_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:170$5295'.
  created $adff cell `$procdff$15310' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\branch_discard_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:170$5295'.
  created $adff cell `$procdff$15311' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\rdata_pmp_err_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:170$5295'.
  created $adff cell `$procdff$15312' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\fetch_addr_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:146$5285'.
  created $dff cell `$procdff$15313' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\stored_addr_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:123$5276'.
  created $dff cell `$procdff$15314' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_rdata_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
  created $dff cell `$procdff$15315' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_rdata_alu_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
  created $dff cell `$procdff$15316' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_rdata_c_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
  created $dff cell `$procdff$15317' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_is_compressed_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
  created $dff cell `$procdff$15318' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_fetch_err_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
  created $dff cell `$procdff$15319' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_fetch_err_plus2_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
  created $dff cell `$procdff$15320' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\illegal_c_insn_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
  created $dff cell `$procdff$15321' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\pc_id_o' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
  created $dff cell `$procdff$15322' with positive edge clock.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_valid_id_q' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:586$5243'.
  created $adff cell `$procdff$15323' with positive edge clock and negative level reset.
Creating register for signal `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.\instr_new_id_q' using process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:586$5243'.
  created $adff cell `$procdff$15324' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\g_branch_set_flop.branch_set_q' using process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:863$5203'.
  created $adff cell `$procdff$15325' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\imd_val_q [33:0]' using process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5201'.
  created $adff cell `$procdff$15326' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\imd_val_q [67:34]' using process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5199'.
  created $adff cell `$procdff$15327' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.\id_fsm_q' using process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:889$5163'.
  created $adff cell `$procdff$15328' with positive edge clock and negative level reset.
Creating register for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\mcountinhibit_q' using process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1190$5015'.
  created $adff cell `$procdff$15329' with positive edge clock and negative level reset.
Creating register for signal `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.\priv_lvl_q' using process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:775$4991'.
  created $adff cell `$procdff$15330' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [991:960]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4734'.
  created $adff cell `$procdff$15331' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [959:928]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4732'.
  created $adff cell `$procdff$15332' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [927:896]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4730'.
  created $adff cell `$procdff$15333' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [895:864]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4728'.
  created $adff cell `$procdff$15334' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [863:832]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4726'.
  created $adff cell `$procdff$15335' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [831:800]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4724'.
  created $adff cell `$procdff$15336' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [799:768]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4722'.
  created $adff cell `$procdff$15337' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [767:736]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4720'.
  created $adff cell `$procdff$15338' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [735:704]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4718'.
  created $adff cell `$procdff$15339' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [703:672]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4716'.
  created $adff cell `$procdff$15340' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [671:640]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4714'.
  created $adff cell `$procdff$15341' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [639:608]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4712'.
  created $adff cell `$procdff$15342' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [607:576]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4710'.
  created $adff cell `$procdff$15343' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [575:544]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4708'.
  created $adff cell `$procdff$15344' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [543:512]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4706'.
  created $adff cell `$procdff$15345' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [511:480]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4704'.
  created $adff cell `$procdff$15346' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [479:448]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4702'.
  created $adff cell `$procdff$15347' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [447:416]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4700'.
  created $adff cell `$procdff$15348' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [415:384]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4698'.
  created $adff cell `$procdff$15349' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [383:352]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4696'.
  created $adff cell `$procdff$15350' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [351:320]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4694'.
  created $adff cell `$procdff$15351' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [319:288]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4692'.
  created $adff cell `$procdff$15352' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [287:256]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4690'.
  created $adff cell `$procdff$15353' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [255:224]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4688'.
  created $adff cell `$procdff$15354' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [223:192]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4686'.
  created $adff cell `$procdff$15355' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [191:160]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4684'.
  created $adff cell `$procdff$15356' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [159:128]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4682'.
  created $adff cell `$procdff$15357' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [127:96]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4680'.
  created $adff cell `$procdff$15358' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [95:64]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4678'.
  created $adff cell `$procdff$15359' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [63:32]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4676'.
  created $adff cell `$procdff$15360' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.\rf_reg_q [31:0]' using process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4674'.
  created $adff cell `$procdff$15361' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sri\DATA_WIDTH=8.\sr_reg' using process `$paramod\sri\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:205$5731'.
  created $adff cell `$procdff$15362' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\rdata_q [95:64]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5730'.
  created $dff cell `$procdff$15363' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\err_q [2]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5730'.
  created $dff cell `$procdff$15364' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\rdata_q [63:32]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5729'.
  created $dff cell `$procdff$15365' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\err_q [1]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5729'.
  created $dff cell `$procdff$15366' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\rdata_q [31:0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5728'.
  created $dff cell `$procdff$15367' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\err_q [0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5728'.
  created $dff cell `$procdff$15368' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\valid_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:122$5699'.
  created $adff cell `$procdff$15369' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\instr_addr_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:90$5686'.
  created $dff cell `$procdff$15370' with positive edge clock.
Creating register for signal `\ibex_core.\fetch_enable_q' using process `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:552$839'.
  created $adff cell `$procdff$15371' with positive edge clock and negative level reset.
Creating register for signal `\ibex_core.\core_busy_q' using process `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:546$837'.
  created $adff cell `$procdff$15372' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.\done' using process `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
  created $adff cell `$procdff$15373' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.\busy' using process `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
  created $adff cell `$procdff$15374' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.\csb' using process `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
  created $adff cell `$procdff$15375' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.\sclk' using process `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
  created $adff cell `$procdff$15376' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.\state' using process `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
  created $adff cell `$procdff$15377' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.\clk_count' using process `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
  created $adff cell `$procdff$15378' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.\shift_count' using process `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
  created $adff cell `$procdff$15379' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.\stop_s' using process `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
  created $adff cell `$procdff$15380' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.\rdata_q' using process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5649'.
  created $adff cell `$procdff$15381' with positive edge clock and negative level reset.
Creating register for signal `\i2c_master.\i2c_irq' using process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:914$591'.
  created $adff cell `$procdff$15382' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\al' using process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:897$583'.
  created $adff cell `$procdff$15383' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\rxack' using process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:897$583'.
  created $adff cell `$procdff$15384' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\tip' using process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:897$583'.
  created $adff cell `$procdff$15385' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\irq_flag' using process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:897$583'.
  created $adff cell `$procdff$15386' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\cr' using process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:841$579'.
  created $adff cell `$procdff$15387' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\prer' using process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:823$577'.
  created $adff cell `$procdff$15388' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\ctr' using process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:823$577'.
  created $adff cell `$procdff$15389' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\txr' using process `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:823$577'.
  created $adff cell `$procdff$15390' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\cmd_ack' using process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
  created $adff cell `$procdff$15391' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\c_state' using process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
  created $adff cell `$procdff$15392' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\ack_out' using process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
  created $adff cell `$procdff$15393' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\core_cmd' using process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
  created $adff cell `$procdff$15394' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\core_txd' using process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
  created $adff cell `$procdff$15395' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\shift' using process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
  created $adff cell `$procdff$15396' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\ld' using process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
  created $adff cell `$procdff$15397' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\dcnt' using process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:557$557'.
  created $adff cell `$procdff$15398' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\sr' using process `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:548$556'.
  created $adff cell `$procdff$15399' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\cmd_ack' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:258$551'.
  created $adff cell `$procdff$15400' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\scl_oen' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:258$551'.
  created $adff cell `$procdff$15401' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sda_oen' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:258$551'.
  created $adff cell `$procdff$15402' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sda_chk' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:258$551'.
  created $adff cell `$procdff$15403' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\c_state' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:258$551'.
  created $adff cell `$procdff$15404' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\dout' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:232$548'.
  created $dff cell `$procdff$15405' with positive edge clock.
Creating register for signal `\i2c_master_bit_ctrl.\al' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:224$539'.
  created $adff cell `$procdff$15406' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\cmd_stop' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:218$537'.
  created $adff cell `$procdff$15407' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\busy' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:208$533'.
  created $adff cell `$procdff$15408' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sta_condition' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:194$526'.
  created $adff cell `$procdff$15409' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sto_condition' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:194$526'.
  created $adff cell `$procdff$15410' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sSCL' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:172$515'.
  created $adff cell `$procdff$15411' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sSDA' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:172$515'.
  created $adff cell `$procdff$15412' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\dSCL' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:172$515'.
  created $adff cell `$procdff$15413' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\dSDA' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:172$515'.
  created $adff cell `$procdff$15414' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\fSCL' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:158$512'.
  created $adff cell `$procdff$15415' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\fSDA' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:158$512'.
  created $adff cell `$procdff$15416' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\filter_cnt' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:151$506'.
  created $adff cell `$procdff$15417' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\cSCL' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:137$505'.
  created $adff cell `$procdff$15418' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\cSDA' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:137$505'.
  created $adff cell `$procdff$15419' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\clk_en' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:110$498'.
  created $adff cell `$procdff$15420' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\cnt' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:110$498'.
  created $adff cell `$procdff$15421' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\slave_wait' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:100$487'.
  created $adff cell `$procdff$15422' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\dscl_oen' using process `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:95$486'.
  created $dff cell `$procdff$15423' with positive edge clock.
Creating register for signal `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.\rdata_q' using process `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5647'.
  created $adff cell `$procdff$15424' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.\rdata_q' using process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5645'.
  created $adff cell `$procdff$15425' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.\rdata_q' using process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5643'.
  created $adff cell `$procdff$15426' with positive edge clock and negative level reset.
Creating register for signal `\APB2SPI.\DONE' using process `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:85$480'.
  created $adff cell `$procdff$15427' with positive edge clock and negative level reset.
Creating register for signal `\APB2SPI.\SPI_DATAi_REG' using process `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:64$468'.
  created $adff cell `$procdff$15428' with positive edge clock and negative level reset.
Creating register for signal `\APB2SPI.\SPI_CFG_REG' using process `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:53$462'.
  created $adff cell `$procdff$15429' with positive edge clock and negative level reset.
Creating register for signal `\APB2SPI.\SPI_CTRL_REG' using process `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:42$456'.
  created $adff cell `$procdff$15430' with positive edge clock and negative level reset.
Creating register for signal `\TIMER32.\TMROV' using process `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:56$447'.
  created $adff cell `$procdff$15431' with positive edge clock and positive level reset.
Creating register for signal `\TIMER32.\TMR' using process `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:46$445'.
  created $adff cell `$procdff$15432' with positive edge clock and positive level reset.
Creating register for signal `\TIMER32.\clkdiv' using process `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:35$443'.
  created $adff cell `$procdff$15433' with positive edge clock and positive level reset.
Creating register for signal `\PWM32.\pwm' using process `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:50$440'.
  created $adff cell `$procdff$15434' with positive edge clock and positive level reset.
Creating register for signal `\PWM32.\TMR' using process `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:39$438'.
  created $adff cell `$procdff$15435' with positive edge clock and positive level reset.
Creating register for signal `\PWM32.\clkdiv' using process `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:28$436'.
  created $adff cell `$procdff$15436' with positive edge clock and positive level reset.
Creating register for signal `\apb_sys_0.\PSEL' using process `\apb_sys_0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_sys_0.v:52$428'.
  created $adff cell `$procdff$15437' with positive edge clock and negative level reset.
Creating register for signal `\apb_sys_0.\PSEL_next_next' using process `\apb_sys_0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_sys_0.v:52$428'.
  created $dff cell `$procdff$15438' with positive edge clock.
Creating register for signal `\APB_TIMER32.\IRQEN' using process `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:122$252'.
  created $adff cell `$procdff$15439' with positive edge clock and negative level reset.
Creating register for signal `\APB_TIMER32.\TMREN' using process `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:109$248'.
  created $adff cell `$procdff$15440' with positive edge clock and negative level reset.
Creating register for signal `\APB_TIMER32.\TMROVCLR' using process `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:98$244'.
  created $adff cell `$procdff$15441' with positive edge clock and negative level reset.
Creating register for signal `\APB_TIMER32.\TMRCMP' using process `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:87$240'.
  created $adff cell `$procdff$15442' with positive edge clock and negative level reset.
Creating register for signal `\APB_TIMER32.\PRE' using process `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:76$236'.
  created $adff cell `$procdff$15443' with positive edge clock and negative level reset.
Creating register for signal `\APB_PWM32.\TMREN' using process `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:97$220'.
  created $adff cell `$procdff$15444' with positive edge clock and negative level reset.
Creating register for signal `\APB_PWM32.\TMRCMP2' using process `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:86$216'.
  created $adff cell `$procdff$15445' with positive edge clock and negative level reset.
Creating register for signal `\APB_PWM32.\TMRCMP1' using process `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:75$212'.
  created $adff cell `$procdff$15446' with positive edge clock and negative level reset.
Creating register for signal `\APB_PWM32.\PRE' using process `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:64$208'.
  created $adff cell `$procdff$15447' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_db_reg.\db_reg' using process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:88$196'.
  created $adff cell `$procdff$15448' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_db_reg.\IOTRANS' using process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:69$187'.
  created $adff cell `$procdff$15449' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_db_reg.\IOSIZE' using process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:60$185'.
  created $adff cell `$procdff$15450' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_db_reg.\IOWRITE' using process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:51$183'.
  created $adff cell `$procdff$15451' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_db_reg.\IOADDR' using process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:43$181'.
  created $adff cell `$procdff$15452' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_db_reg.\IOSEL' using process `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:35$178'.
  created $adff cell `$procdff$15453' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_BUS0.\APAGE' using process `\AHBlite_BUS0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:36$151'.
  created $adff cell `$procdff$15454' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\WGPIODIR' using process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:144$139'.
  created $adff cell `$procdff$15455' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\WGPIOPD' using process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:133$135'.
  created $adff cell `$procdff$15456' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\WGPIOPU' using process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:122$131'.
  created $adff cell `$procdff$15457' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\WGPIODOUT' using process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:111$127'.
  created $adff cell `$procdff$15458' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\IOTRANS' using process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:85$118'.
  created $adff cell `$procdff$15459' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\IOSIZE' using process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:76$116'.
  created $adff cell `$procdff$15460' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\IOWRITE' using process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:67$114'.
  created $adff cell `$procdff$15461' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\IOADDR' using process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:59$112'.
  created $adff cell `$procdff$15462' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\IOSEL' using process `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:51$109'.
  created $adff cell `$procdff$15463' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\PWRITE' using process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:197$107'.
  created $adff cell `$procdff$15464' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\PENABLE' using process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:185$103'.
  created $adff cell `$procdff$15465' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\PADDR' using process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:165$99'.
  created $adff cell `$procdff$15466' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\HREADYOUT' using process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:147$93'.
  created $adff cell `$procdff$15467' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\CurrentState' using process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:122$90'.
  created $adff cell `$procdff$15468' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\last_HADDR' using process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:66$86'.
  created $adff cell `$procdff$15469' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\last_HWRITE' using process `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:66$86'.
  created $adff cell `$procdff$15470' with positive edge clock and negative level reset.
Creating register for signal `\AHBSRAM.\buf_pend' using process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:179$80'.
  created $adff cell `$procdff$15471' with positive edge clock and negative level reset.
Creating register for signal `\AHBSRAM.\buf_hit' using process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:173$78'.
  created $adff cell `$procdff$15472' with positive edge clock and negative level reset.
Creating register for signal `\AHBSRAM.\buf_addr' using process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:141$70'.
  created $adff cell `$procdff$15473' with positive edge clock and negative level reset.
Creating register for signal `\AHBSRAM.\buf_we' using process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:135$68'.
  created $adff cell `$procdff$15474' with positive edge clock and negative level reset.
Creating register for signal `\AHBSRAM.\buf_data [7:0]' using process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:130$66'.
  created $dff cell `$procdff$15475' with positive edge clock.
Creating register for signal `\AHBSRAM.\buf_data [15:8]' using process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:126$64'.
  created $dff cell `$procdff$15476' with positive edge clock.
Creating register for signal `\AHBSRAM.\buf_data [23:16]' using process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:122$62'.
  created $dff cell `$procdff$15477' with positive edge clock.
Creating register for signal `\AHBSRAM.\buf_data [31:24]' using process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:118$60'.
  created $dff cell `$procdff$15478' with positive edge clock.
Creating register for signal `\AHBSRAM.\buf_data_en' using process `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:112$58'.
  created $adff cell `$procdff$15479' with positive edge clock and negative level reset.

57.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\QSIXIP_RUN.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:370$4262'.
Removing empty process `QSIXIP_RUN.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:370$4262'.
Found and cleaned up 1 empty switch in `\QSIXIP_INIT.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:320$4261'.
Removing empty process `QSIXIP_INIT.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:320$4261'.
Found and cleaned up 1 empty switch in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4258'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4258'.
Found and cleaned up 1 empty switch in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4255'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4255'.
Found and cleaned up 1 empty switch in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4252'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4252'.
Found and cleaned up 1 empty switch in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4249'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4249'.
Found and cleaned up 2 empty switches in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:279$4246'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:279$4246'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:244$4228'.
Found and cleaned up 1 empty switch in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:235$4225'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:235$4225'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:226$4223'.
Found and cleaned up 4 empty switches in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:205$4217'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:205$4217'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:188$4214'.
Found and cleaned up 6 empty switches in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:124$4206'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:124$4206'.
Found and cleaned up 1 empty switch in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:117$4203'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:117$4203'.
Found and cleaned up 2 empty switches in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:107$4197'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:107$4197'.
Found and cleaned up 1 empty switch in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:92$4195'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:92$4195'.
Found and cleaned up 3 empty switches in `\QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
Removing empty process `QSPIXIP.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:77$4166'.
Found and cleaned up 5 empty switches in `\openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
Removing empty process `openstriVe_soc_mem.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:12$4129'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:185$4124'.
Removing empty process `ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:185$4124'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:172$4123'.
Removing empty process `ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:172$4123'.
Found and cleaned up 5 empty switches in `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:131$4098'.
Removing empty process `ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:131$4098'.
Removing empty process `ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:127$4096'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:65$4094'.
Removing empty process `ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:65$4094'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:58$4091'.
Removing empty process `ibex_wrapper.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:58$4091'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5641'.
Removing empty process `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5641'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5639'.
Removing empty process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5639'.
Removing empty process `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:40$5637'.
Found and cleaned up 3 empty switches in `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:23$5634'.
Removing empty process `$paramod\ibex_counter\CounterWidth=64.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:23$5634'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5632'.
Removing empty process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5632'.
Found and cleaned up 1 empty switch in `$paramod\sro\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:234$5734'.
Removing empty process `$paramod\sro\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:234$5734'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5626'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5625'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5624'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5623'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5622'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5621'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5620'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5619'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5618'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:0$5617'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:917$5616'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:917$5616'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:484$5615'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:484$5615'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:472$5604'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:472$5604'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:445$5598'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:429$5596'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:429$5596'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:423$5590'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:423$5590'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:421$5587'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:383$5582'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:383$5582'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:377$5577'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:377$5577'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:370$5575'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:370$5575'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:358$5573'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:358$5573'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:348$5570'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:348$5570'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:585$5536'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:585$5536'.
Found and cleaned up 3 empty switches in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:520$5526'.
Found and cleaned up 4 empty switches in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:613$5497'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:598$5488'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:598$5488'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:392$5478'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:392$5478'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:311$2680'.
Found and cleaned up 8 empty switches in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:231$2659'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:218$2651'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:218$2651'.
Found and cleaned up 5 empty switches in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:194$2646'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:194$2646'.
Found and cleaned up 5 empty switches in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:170$2641'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:170$2641'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:162$2640'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:162$2640'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:157$2638'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:157$2638'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:144$2636'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:144$2636'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:139$2634'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:139$2634'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:131$2633'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:131$2633'.
Found and cleaned up 7 empty switches in `\ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:91$2630'.
Removing empty process `ibex_load_store_unit.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:91$2630'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:443$5473'.
Found and cleaned up 14 empty switches in `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:720$5458'.
Found and cleaned up 29 empty switches in `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:470$5440'.
Found and cleaned up 1 empty switch in `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:461$5434'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:461$5434'.
Found and cleaned up 6 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:517$5428'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:517$5428'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:833$5426'.
Found and cleaned up 32 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:589$5371'.
Found and cleaned up 14 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:543$5370'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:543$5370'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:170$5295'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:146$5285'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:146$5285'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:123$5276'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:123$5276'.
Removing empty process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:0$5248'.
Found and cleaned up 1 empty switch in `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
Removing empty process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:598$5245'.
Removing empty process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:586$5243'.
Found and cleaned up 1 empty switch in `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:449$5229'.
Removing empty process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:449$5229'.
Found and cleaned up 1 empty switch in `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:439$5224'.
Removing empty process `$paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_if_stage.v:439$5224'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:0$5223'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:0$5222'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:863$5203'.
Found and cleaned up 1 empty switch in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5201'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5201'.
Found and cleaned up 1 empty switch in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5199'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:679$5199'.
Found and cleaned up 1 empty switch in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:661$5197'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:661$5197'.
Found and cleaned up 6 empty switches in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:896$5165'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:889$5163'.
Found and cleaned up 4 empty switches in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:757$5103'.
Found and cleaned up 1 empty switch in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:689$5102'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:689$5102'.
Found and cleaned up 1 empty switch in `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:616$5096'.
Removing empty process `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:616$5096'.
Removing empty process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wb_stage.v:0$5076'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5036'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5032'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5029'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5026'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5023'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5020'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1190$5015'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1117$5010'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1095$5009'.
Found and cleaned up 1 empty switch in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1089$5007'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:1089$5007'.
Found and cleaned up 1 empty switch in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:783$4994'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:783$4994'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:775$4991'.
Found and cleaned up 9 empty switches in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:653$4924'.
Found and cleaned up 4 empty switches in `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
Removing empty process `$paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:543$4884'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4734'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4734'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4732'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4732'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4730'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4730'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4728'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4728'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4726'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4726'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4724'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4724'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4722'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4722'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4720'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4720'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4718'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4718'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4716'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4716'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4714'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4714'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4712'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4712'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4710'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4710'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4708'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4708'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4706'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4706'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4704'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4704'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4702'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4702'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4700'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4700'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4698'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4698'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4696'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4696'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4694'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4694'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4692'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4692'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4690'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4690'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4688'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4688'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4686'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4686'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4684'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4684'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4682'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4682'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4680'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4680'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4678'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4678'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4676'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4676'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4674'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:47$4674'.
Removing empty process `$paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:37$4574'.
Found and cleaned up 2 empty switches in `$paramod\sri\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:205$5731'.
Removing empty process `$paramod\sri\DATA_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:205$5731'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5730'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5730'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5729'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5729'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5728'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:129$5728'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:122$5699'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:90$5686'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:90$5686'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:70$5679'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:70$5679'.
Removing empty process `ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:0$855'.
Found and cleaned up 1 empty switch in `\ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:552$839'.
Removing empty process `ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:552$839'.
Removing empty process `ibex_core.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_core.v:546$837'.
Found and cleaned up 9 empty switches in `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
Removing empty process `$paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:122$4474'.
Found and cleaned up 17 empty switches in `\ibex_compressed_decoder.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_compressed_decoder.v:320$714'.
Removing empty process `ibex_compressed_decoder.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_compressed_decoder.v:320$714'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5649'.
Removing empty process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5649'.
Removing empty process `i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:914$591'.
Removing empty process `i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:897$583'.
Found and cleaned up 3 empty switches in `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:841$579'.
Removing empty process `i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:841$579'.
Found and cleaned up 2 empty switches in `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:823$577'.
Removing empty process `i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:823$577'.
Found and cleaned up 2 empty switches in `\i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:789$575'.
Removing empty process `i2c_master.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:789$575'.
Found and cleaned up 15 empty switches in `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
Removing empty process `i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:572$561'.
Found and cleaned up 2 empty switches in `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:557$557'.
Removing empty process `i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:557$557'.
Found and cleaned up 2 empty switches in `\i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:548$556'.
Removing empty process `i2c_master_byte_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:548$556'.
Found and cleaned up 4 empty switches in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:258$551'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:258$551'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:232$548'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:232$548'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:224$539'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:218$537'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:218$537'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:208$533'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:194$526'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:172$515'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:158$512'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:158$512'.
Found and cleaned up 2 empty switches in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:151$506'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:151$506'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:137$505'.
Found and cleaned up 2 empty switches in `\i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:110$498'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:110$498'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:100$487'.
Removing empty process `i2c_master_bit_ctrl.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:95$486'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5647'.
Removing empty process `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5647'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5645'.
Removing empty process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5645'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5643'.
Removing empty process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_csr.v:19$5643'.
Found and cleaned up 2 empty switches in `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:85$480'.
Removing empty process `APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:85$480'.
Found and cleaned up 1 empty switch in `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:64$468'.
Removing empty process `APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:64$468'.
Found and cleaned up 1 empty switch in `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:53$462'.
Removing empty process `APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:53$462'.
Found and cleaned up 1 empty switch in `\APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:42$456'.
Removing empty process `APB2SPI.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:42$456'.
Found and cleaned up 2 empty switches in `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:56$447'.
Removing empty process `TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:56$447'.
Found and cleaned up 2 empty switches in `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:46$445'.
Removing empty process `TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:46$445'.
Found and cleaned up 2 empty switches in `\TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:35$443'.
Removing empty process `TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:35$443'.
Found and cleaned up 2 empty switches in `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:50$440'.
Removing empty process `PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:50$440'.
Found and cleaned up 2 empty switches in `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:39$438'.
Removing empty process `PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:39$438'.
Found and cleaned up 2 empty switches in `\PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:28$436'.
Removing empty process `PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:28$436'.
Removing empty process `apb_sys_0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_sys_0.v:52$428'.
Found and cleaned up 1 empty switch in `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:122$252'.
Removing empty process `APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:122$252'.
Found and cleaned up 1 empty switch in `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:109$248'.
Removing empty process `APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:109$248'.
Found and cleaned up 1 empty switch in `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:98$244'.
Removing empty process `APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:98$244'.
Found and cleaned up 1 empty switch in `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:87$240'.
Removing empty process `APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:87$240'.
Found and cleaned up 1 empty switch in `\APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:76$236'.
Removing empty process `APB_TIMER32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:76$236'.
Found and cleaned up 1 empty switch in `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:97$220'.
Removing empty process `APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:97$220'.
Found and cleaned up 1 empty switch in `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:86$216'.
Removing empty process `APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:86$216'.
Found and cleaned up 1 empty switch in `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:75$212'.
Removing empty process `APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:75$212'.
Found and cleaned up 1 empty switch in `\APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:64$208'.
Removing empty process `APB_PWM32.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:64$208'.
Found and cleaned up 1 empty switch in `\AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:88$196'.
Removing empty process `AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:88$196'.
Removing empty process `AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:69$187'.
Removing empty process `AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:60$185'.
Removing empty process `AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:51$183'.
Removing empty process `AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:43$181'.
Removing empty process `AHBlite_db_reg.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:35$178'.
Found and cleaned up 1 empty switch in `\AHBlite_BUS0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:36$151'.
Removing empty process `AHBlite_BUS0.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:36$151'.
Found and cleaned up 1 empty switch in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:144$139'.
Removing empty process `AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:144$139'.
Found and cleaned up 1 empty switch in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:133$135'.
Removing empty process `AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:133$135'.
Found and cleaned up 1 empty switch in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:122$131'.
Removing empty process `AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:122$131'.
Found and cleaned up 1 empty switch in `\AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:111$127'.
Removing empty process `AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:111$127'.
Removing empty process `AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:85$118'.
Removing empty process `AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:76$116'.
Removing empty process `AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:67$114'.
Removing empty process `AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:59$112'.
Removing empty process `AHBlite_GPIO.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:51$109'.
Found and cleaned up 1 empty switch in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:197$107'.
Removing empty process `ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:197$107'.
Removing empty process `ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:185$103'.
Found and cleaned up 1 empty switch in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:165$99'.
Removing empty process `ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:165$99'.
Removing empty process `ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:147$93'.
Found and cleaned up 1 empty switch in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:133$92'.
Removing empty process `ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:133$92'.
Removing empty process `ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:122$90'.
Found and cleaned up 4 empty switches in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:87$88'.
Removing empty process `ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:87$88'.
Found and cleaned up 1 empty switch in `\ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:66$86'.
Removing empty process `ahb_2_apb.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:66$86'.
Removing empty process `AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:179$80'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:173$78'.
Removing empty process `AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:173$78'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:141$70'.
Removing empty process `AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:141$70'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:135$68'.
Removing empty process `AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:135$68'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:130$66'.
Removing empty process `AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:130$66'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:126$64'.
Removing empty process `AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:126$64'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:122$62'.
Removing empty process `AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:122$62'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:118$60'.
Removing empty process `AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:118$60'.
Removing empty process `AHBSRAM.$proc$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:112$58'.
Cleaned up 384 empty switches.

57.3. Executing FLATTEN pass (flatten design).
Deleting now unused module QSIXIP_RUN.
Deleting now unused module QSIXIP_INIT.
Deleting now unused module QSPIXIP.
Deleting now unused module prim_clock_gating.
Deleting now unused module openstriVe_soc_mem.
Deleting now unused module ibex_wrapper.
Deleting now unused module $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.
Deleting now unused module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.
Deleting now unused module $paramod\ibex_counter\CounterWidth=64.
Deleting now unused module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.
Deleting now unused module $paramod\sro\DATA_WIDTH=8.
Deleting now unused module $paramod\ibex_alu\RV32B=0.
Deleting now unused module $paramod\ibex_multdiv_fast\RV32M=2.
Deleting now unused module ibex_load_store_unit.
Deleting now unused module $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Deleting now unused module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Deleting now unused module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0.
Deleting now unused module $paramod$199754e9db346f78ec527ab138be30ba1d7f688a\ibex_if_stage.
Deleting now unused module $paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage.
Deleting now unused module $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Deleting now unused module $paramod\ibex_wb_stage\WritebackStage=1'0.
Deleting now unused module $paramod$49244192a2ba3071ca69fa62cb4210f38067720f\ibex_cs_registers.
Deleting now unused module $paramod\ibex_register_file_ff\RV32E=1'0\DataWidth=32\DummyInstructions=1'0.
Deleting now unused module $paramod\sri\DATA_WIDTH=8.
Deleting now unused module $paramod\ibex_fetch_fifo\NUM_REQS=2.
Deleting now unused module ibex_core.
Deleting now unused module $paramod\spi_master\DATA_WIDTH=8\CLK_DIVIDER_WIDTH=8.
Deleting now unused module ibex_compressed_decoder.
Deleting now unused module $paramod$19f5bbc4965ce45d2361eefc3ea15bde1a26c26f\APB_BUS0.
Deleting now unused module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.
Deleting now unused module i2c_master.
Deleting now unused module i2c_master_byte_ctrl.
Deleting now unused module i2c_master_bit_ctrl.
Deleting now unused module $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.
Deleting now unused module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.
Deleting now unused module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.
Deleting now unused module APB2SPI.
Deleting now unused module APB2I2C.
Deleting now unused module TIMER32.
Deleting now unused module PWM32.
Deleting now unused module GPIO.
Deleting now unused module apb_sys_0.
Deleting now unused module soc_core_m1_b1.
Deleting now unused module APB_TIMER32.
Deleting now unused module APB_PWM32.
Deleting now unused module AHBlite_sys_0.
Deleting now unused module AHBlite_db_reg.
Deleting now unused module AHBlite_BUS0.
Deleting now unused module AHBlite_GPIO.
Deleting now unused module ahb_2_apb.
Deleting now unused module AHBSRAM.
<suppressed ~60 debug messages>

57.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~755 debug messages>

57.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 908 unused cells and 4170 unused wires.
<suppressed ~1010 debug messages>

57.6. Executing CHECK pass (checking for obvious problems).
checking module user_project_wrapper..
Warning: Wire user_project_wrapper.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_ack_o is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [127] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [126] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [125] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [124] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [123] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [122] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [121] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [120] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [119] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [118] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [117] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [116] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [115] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [114] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [113] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [112] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [111] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [110] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [109] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [108] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [107] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [106] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [105] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [104] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [103] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [102] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [101] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [100] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [99] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [98] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [97] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [96] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [95] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [94] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [93] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [92] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [91] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [90] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [89] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [88] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [87] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [86] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [85] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [84] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [83] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [82] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [81] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [80] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [79] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [78] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [77] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [76] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [75] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [74] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [73] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [72] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [71] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [70] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [69] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [68] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [67] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [66] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [65] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [64] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [63] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [62] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [61] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [60] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [59] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [58] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [57] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [56] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [55] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [54] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [53] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [52] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [51] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [50] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [49] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [48] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [47] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [46] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [45] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [44] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [43] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [42] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [41] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [40] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [39] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [38] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [37] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [36] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [35] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [34] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [33] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [32] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [31] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [30] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [29] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [28] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [27] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [26] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [25] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [24] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [23] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [22] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [21] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [20] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [19] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [18] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [17] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [16] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [15] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [14] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [13] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [12] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [11] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [10] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [9] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [8] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [7] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [6] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [5] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [4] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [3] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [2] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [1] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [0] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [37] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [36] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [35] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [34] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [33] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [28] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [37] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [36] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [35] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [34] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [33] is used but has no driver.
found and reported 172 problems.

57.7. Executing OPT pass (performing simple optimizations).

57.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

57.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~9405 debug messages>
Removed a total of 3135 cells.

57.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\core.\ibex.\core.\id_stage_i.$procmux$11624: \core.ibex.core.id_stage_i.id_fsm_q -> 1'1
      Replacing known input bits on port B of cell $flatten\core.\ibex.\core.\id_stage_i.$procmux$11703: \core.ibex.core.id_stage_i.id_fsm_q -> 1'0
      Replacing known input bits on port A of cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10049: \core.ibex.core.id_stage_i.controller_i.nmi_mode_q -> 1'0
      Replacing known input bits on port A of cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14360: \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.state -> 1'1
      Replacing known input bits on port A of cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14358: \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.state -> 1'1
      Replacing known input bits on port A of cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14356: \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.state -> 1'1
      Replacing known input bits on port A of cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14364: \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.state -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12665.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12678.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12691.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12704.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12718.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12720.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12739.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12760.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12762.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13022.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13058.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13065.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12403.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13073.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13082.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13092.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13103.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13115.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13128.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13141.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13155.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13170.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13186.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13203.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13221.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13240.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$14055.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12487.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12489.
    dead port 2/2 on $mux $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$15138.
    dead port 2/2 on $mux $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$15140.
    dead port 2/2 on $mux $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$15146.
    dead port 2/2 on $mux $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$15154.
    dead port 2/2 on $mux $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procmux$14747.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.\mcycle_counter_i.$procmux$7617.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.\minstret_counter_i.$procmux$7617.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12514.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7705.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7711.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7717.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7723.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7730.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7746.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7783.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7791.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7803.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7815.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7827.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11626.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11628.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11634.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11636.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11642.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11644.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11650.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11652.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11658.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11660.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11671.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11673.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11675.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11677.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11688.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11690.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11692.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11694.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11705.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11707.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11709.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11711.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11720.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11722.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11724.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11739.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11741.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11756.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11758.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11773.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11775.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11789.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11791.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11804.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11806.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11818.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11820.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11834.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11836.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11849.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11851.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11887.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11893.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11899.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11905.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11911.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11917.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11923.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11929.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11977.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11980.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$11986.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.$procmux$12040.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12534.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10003.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10006.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10008.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10015.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10018.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10020.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10027.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10030.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10032.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10039.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10042.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10044.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10051.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10054.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10056.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10063.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10065.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10072.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10074.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10081.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10083.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10090.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10092.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10099.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10101.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10108.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10110.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10117.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10119.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10126.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10128.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10138.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10140.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10142.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10144.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10146.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10148.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10158.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10160.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10162.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10164.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10166.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10168.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10178.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10180.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10182.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10184.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10186.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10188.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10218.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10220.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10222.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10224.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10226.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10228.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10238.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10240.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10242.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10244.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10246.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10248.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10258.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10260.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10262.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10264.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10266.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10268.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10285.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10287.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10304.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10306.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10321.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10323.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10338.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10340.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10355.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10357.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10389.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10391.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10406.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10408.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10420.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10426.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10432.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10438.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10450.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10456.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10462.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10468.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10474.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10480.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10486.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10492.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10498.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10504.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10511.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10525.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10532.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10537.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10539.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10548.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10550.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10558.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10566.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10574.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10582.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10590.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10598.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10606.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10614.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10625.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10628.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10633.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10635.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10646.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10651.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10653.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10666.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10668.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10708.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10710.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10720.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10722.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10773.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10782.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10791.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10800.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10809.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10818.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10830.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10832.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10834.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10846.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10848.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10850.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10861.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10863.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10874.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10876.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10886.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10896.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10906.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10916.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10953.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10955.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10985.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10996.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10998.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11008.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11018.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11029.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11040.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11051.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11062.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11073.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11085.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12554.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11266.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11269.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11272.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11275.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11278.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11281.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11284.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11287.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11290.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11293.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11296.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11299.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11302.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11308.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11311.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11314.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11317.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11320.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11323.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11326.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11329.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11332.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11335.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11338.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11341.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11347.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11350.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11353.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11356.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11359.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11362.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11365.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11368.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11371.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11374.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11377.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11383.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11386.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11389.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11392.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11395.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11398.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11401.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11404.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11407.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11410.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11416.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11419.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11422.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11425.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11428.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11431.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11434.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11437.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11440.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11446.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11449.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11452.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11455.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11458.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11461.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11464.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11467.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11473.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11476.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11479.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11482.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11485.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11488.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11491.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11497.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11500.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11503.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11506.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11509.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11512.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11518.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11521.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11524.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11527.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11530.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11536.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11539.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11542.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11545.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11551.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11554.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11557.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11563.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11566.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11572.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9771.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9774.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9777.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9780.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9783.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9789.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9792.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9795.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9798.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9804.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9807.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9810.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9813.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9819.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9822.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9825.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9831.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9834.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9837.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9843.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9846.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9849.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9855.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9858.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9864.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9867.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9873.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9876.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9882.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9885.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9891.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9897.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9903.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9909.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9915.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9939.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9946.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9949.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9952.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9955.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9957.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9964.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9967.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9970.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9972.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9979.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9982.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9984.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9991.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9994.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9996.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8445.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8447.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8452.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8458.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8463.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8469.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8474.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8476.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8481.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8483.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8488.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8490.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8495.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8497.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8504.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8512.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8520.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8527.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8552.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8554.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8566.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8568.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8584.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8586.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8594.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8602.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8610.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8620.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8622.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8624.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8633.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8635.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8641.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8643.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8650.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8652.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8667.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8680.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8693.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8707.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8721.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8735.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8749.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8768.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8782.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8797.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8811.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8826.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8841.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8857.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8872.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8887.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13693.
    dead port 2/2 on $mux $flatten\core.\ahb_sys_0_uut.\S0.$procmux$6130.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8977.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8979.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8988.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8990.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9006.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9008.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9019.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9021.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9032.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9034.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9041.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9043.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9051.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9053.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9062.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9064.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9074.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9076.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9082.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9088.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9094.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9100.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12567.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9106.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9112.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9118.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9130.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9142.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9148.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9166.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9168.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9175.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9183.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9190.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9197.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9221.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9223.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9236.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9238.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9253.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9255.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9263.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9271.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9279.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9288.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9291.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9293.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9295.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9305.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9308.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9310.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9312.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9320.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9323.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9325.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9327.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9338.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9341.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9343.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9345.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9354.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9357.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9359.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9361.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9374.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9376.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9378.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9387.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9389.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9400.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9402.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9404.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9415.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9417.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9419.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9431.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9433.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9443.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9456.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9458.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9472.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9486.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9501.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9516.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9529.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9543.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9558.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9573.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9588.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9604.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9620.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14413.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14416.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14418.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14420.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14429.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14431.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14433.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14443.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14445.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14447.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14449.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14458.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14460.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14462.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14471.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14473.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14475.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14483.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14485.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14493.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14495.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14504.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14506.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14516.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14518.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14527.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12580.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14536.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14547.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14549.
    dead port 2/2 on $mux $flatten\core.\ibex.$procmux$7563.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14551.
    dead port 2/2 on $mux $flatten\core.\ibex.$procmux$7571.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13784.
    dead port 1/2 on $mux $flatten\core.\ibex.$procmux$7582.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14562.
    dead port 2/2 on $mux $flatten\core.\ibex.$procmux$7584.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14564.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14566.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14576.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14578.
    dead port 2/2 on $mux $flatten\core.\ibex.$procmux$7594.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14580.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12600.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14589.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14591.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14600.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14602.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14611.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14613.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14622.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14624.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14635.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12613.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14646.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14657.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14659.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14669.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14679.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12626.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12639.
    dead port 2/2 on $mux $flatten\core.\ahb_sys_0_uut.\S0.$procmux$6117.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$14322.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7924.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7930.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7936.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7942.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7948.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7955.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7962.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7969.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7976.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7985.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7987.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7996.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7998.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8006.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8014.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8022.
    dead port 2/2 on $mux $flatten\core.\ahb_sys_0_uut.\S0.$procmux$6123.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8030.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8038.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8046.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8055.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8064.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8073.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8082.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12108.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8093.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8095.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12110.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8106.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8108.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12112.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8119.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8121.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8132.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8134.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12118.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8144.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12120.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8154.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12122.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8164.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8174.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12128.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8204.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12130.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8214.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12132.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8224.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12138.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12140.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12142.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12148.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12150.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12152.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12165.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12167.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12169.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12178.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12180.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12189.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12191.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12200.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12202.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12211.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12213.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12222.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12224.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12233.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12235.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8300.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8306.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8313.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8321.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12244.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12246.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8331.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12255.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8337.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12257.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8344.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8352.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12266.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12268.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12277.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12279.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12287.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12295.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12303.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8386.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12311.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12319.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8395.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8397.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12327.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8403.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12335.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12343.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8413.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8415.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12351.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12359.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12367.
    dead port 1/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8425.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8427.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8434.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12375.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12652.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12383.
    dead port 2/2 on $mux $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12391.
Removed 718 multiplexer ports.
<suppressed ~484 debug messages>

57.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13880: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7633: { $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7647_CTRL $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7646_CTRL $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7645_CTRL $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7643_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7691: { $auto$opt_reduce.cc:134:opt_mux$15481 $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7693_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7692_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7737: { $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7694_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7693_CMP $auto$opt_reduce.cc:134:opt_mux$15483 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7748: { $auto$opt_reduce.cc:134:opt_mux$15487 $auto$opt_reduce.cc:134:opt_mux$15485 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13563: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13057_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7753: { $auto$opt_reduce.cc:134:opt_mux$15491 $auto$opt_reduce.cc:134:opt_mux$15489 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7758: { $auto$opt_reduce.cc:134:opt_mux$15495 $auto$opt_reduce.cc:134:opt_mux$15493 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7763: { $auto$opt_reduce.cc:134:opt_mux$15499 $auto$opt_reduce.cc:134:opt_mux$15497 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7768: $auto$opt_reduce.cc:134:opt_mux$15501
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7773: { $auto$opt_reduce.cc:134:opt_mux$15503 $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7693_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7692_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7834: $auto$opt_reduce.cc:134:opt_mux$15505
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7840: { $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7836_CMP $auto$opt_reduce.cc:134:opt_mux$15507 $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7784_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7850: $auto$opt_reduce.cc:134:opt_mux$15509
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.$procmux$11890: $auto$opt_reduce.cc:134:opt_mux$15511
    New ctrl vector for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10049: { }
    New ctrl vector for $pmux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14914: $auto$opt_reduce.cc:134:opt_mux$15513
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13347: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14924: { $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14948_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14941_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14940_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14939_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14938_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14936_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14935_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14934_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14932_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14931_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14930_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14928_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14927_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14926_CMP $auto$opt_reduce.cc:134:opt_mux$15515 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13926: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14954: { $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14926_CMP $auto$opt_reduce.cc:134:opt_mux$15517 }
    New ctrl vector for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10771: { }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13611: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14978: { $auto$opt_reduce.cc:134:opt_mux$15523 $auto$opt_reduce.cc:134:opt_mux$15521 $auto$opt_reduce.cc:134:opt_mux$15519 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11100: { $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11110_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11109_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11108_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11086_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11030_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10835_CMP $auto$opt_reduce.cc:134:opt_mux$15525 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10009_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11112: { $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10835_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10636_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10540_CMP $auto$opt_reduce.cc:134:opt_mux$15527 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10009_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$15001: { $auto$opt_reduce.cc:134:opt_mux$15531 $auto$opt_reduce.cc:134:opt_mux$15529 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11121: { $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10835_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10636_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10540_CMP $auto$opt_reduce.cc:134:opt_mux$15533 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10009_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11130: { $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10835_CMP $auto$opt_reduce.cc:134:opt_mux$15535 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10009_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11137: $auto$opt_reduce.cc:134:opt_mux$15537
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11158: { $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10540_CMP $auto$opt_reduce.cc:134:opt_mux$15539 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10009_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11172: { $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11030_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10835_CMP $auto$opt_reduce.cc:134:opt_mux$15541 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11184: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10009_CMP
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11233: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10540_CMP
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11241: { $auto$opt_reduce.cc:134:opt_mux$15543 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10009_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13391: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13971: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8502: { }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13435: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13467_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8517: $auto$opt_reduce.cc:134:opt_mux$15545
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8533: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8549_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8548_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8547_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8546_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8545_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8544_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8543_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8542_CMP $auto$opt_reduce.cc:134:opt_mux$15547 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8560: $auto$opt_reduce.cc:134:opt_mux$15549
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8578: $auto$opt_reduce.cc:134:opt_mux$15551
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$14022: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13692_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13690_CMP $auto$opt_reduce.cc:134:opt_mux$15553 }
    New ctrl vector for $pmux cell $flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5769: { $flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5791_CMP $auto$opt_reduce.cc:134:opt_mux$15563 $auto$opt_reduce.cc:134:opt_mux$15561 $auto$opt_reduce.cc:134:opt_mux$15559 $flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5776_CMP $flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5775_CMP $auto$opt_reduce.cc:134:opt_mux$15557 $flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5772_CMP $flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5771_CMP $auto$opt_reduce.cc:134:opt_mux$15555 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13660: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13692_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13690_CMP $auto$opt_reduce.cc:134:opt_mux$15565 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8890: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8708_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8681_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8555_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8899: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8783_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8708_CMP $auto$opt_reduce.cc:134:opt_mux$15569 $auto$opt_reduce.cc:134:opt_mux$15567 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8477_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8448_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8912: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8708_CMP $auto$opt_reduce.cc:134:opt_mux$15571 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8625_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8555_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8477_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8924: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8842_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8783_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8708_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8681_CMP $auto$opt_reduce.cc:134:opt_mux$15573 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8477_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8983: $auto$opt_reduce.cc:134:opt_mux$15575
    New ctrl vector for $pmux cell $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5737: { $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5767_CMP $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5766_CMP $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5765_CMP $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5764_CMP $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5763_CMP $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5762_CMP $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5761_CMP $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5760_CMP $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5759_CMP $auto$opt_reduce.cc:134:opt_mux$15581 $auto$opt_reduce.cc:134:opt_mux$15579 $auto$opt_reduce.cc:134:opt_mux$15577 $flatten\core.\ahb_sys_0_uut.\S0.$procmux$5931_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9026: $auto$opt_reduce.cc:134:opt_mux$15583
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13701: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9180: $auto$opt_reduce.cc:134:opt_mux$15585
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$14063: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9210: $auto$opt_reduce.cc:134:opt_mux$15587
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9230: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9216_CMP $auto$opt_reduce.cc:134:opt_mux$15589 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9244: { $auto$opt_reduce.cc:134:opt_mux$15595 $auto$opt_reduce.cc:134:opt_mux$15593 $auto$opt_reduce.cc:134:opt_mux$15591 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9368: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9372_CTRL
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9427: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9372_CMP [0]
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9482: { $auto$opt_reduce.cc:134:opt_mux$15597 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8974_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9512: $auto$opt_reduce.cc:134:opt_mux$15599
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9623: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9605_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9559_CMP $auto$opt_reduce.cc:134:opt_mux$15601 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8980_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9640: { $auto$opt_reduce.cc:134:opt_mux$15603 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9169_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9648: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9559_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9544_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9502_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9459_CMP $auto$opt_reduce.cc:134:opt_mux$15605 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9296_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9224_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9169_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8980_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9761: $auto$opt_reduce.cc:134:opt_mux$15607
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13751: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13692_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13690_CMP $auto$opt_reduce.cc:134:opt_mux$15609 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13477: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13057_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.$procmux$7549: { $flatten\core.\ibex.$procmux$7553_CMP $flatten\core.\ibex.$procmux$7551_CMP $auto$opt_reduce.cc:134:opt_mux$15611 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.$procmux$7555: { $auto$opt_reduce.cc:134:opt_mux$15613 $flatten\core.\ibex.$procmux$7556_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14556: { $auto$opt_reduce.cc:134:opt_mux$15615 $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14542_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ahb_sys_0_uut.\S0.$procmux$6109: { $flatten\core.\ahb_sys_0_uut.\S0.$procmux$6112_CMP $flatten\core.\ahb_sys_0_uut.\S0.$procmux$6111_CMP $auto$opt_reduce.cc:134:opt_mux$15617 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13788: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13057_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14639: { $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14522_CMP [1] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14419_CMP $auto$opt_reduce.cc:134:opt_mux$15619 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14664: { $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14517_CMP $auto$opt_reduce.cc:134:opt_mux$15621 $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14665_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$14196: { $auto$opt_reduce.cc:134:opt_mux$15625 $auto$opt_reduce.cc:134:opt_mux$15623 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12092: { $flatten\core.\ibex.\core.\cs_registers_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:791$4999_Y $flatten\core.\ibex.\core.\cs_registers_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:791$4998_Y $auto$opt_reduce.cc:134:opt_mux$15627 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8279: { $flatten\core.\ibex.\core.\load_store_unit_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:325$2685_Y $auto$opt_reduce.cc:134:opt_mux$15629 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8289: { $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7956_CMP $auto$opt_reduce.cc:134:opt_mux$15631 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13522: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $auto$opt_reduce.cc:134:opt_mux$15633 $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13834: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13840_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13839_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    Consolidated identical input bits for $mux cell $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497:
      Old ports: A=0, B=255, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y [0]
      New connections: $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y [31:1] = { 24'000000000000000000000000 $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509:
      Old ports: A=0, B=65280, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [8]
      New connections: { $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [31:9] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [7:0] } = { 16'0000000000000000 $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521:
      Old ports: A=0, B=16711680, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [16]
      New connections: { $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [31:17] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [15:0] } = { 8'00000000 $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [24]
      New connections: { $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [31:25] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [23:0] } = { $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [24] 24'000000000000000000000000 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15586: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9211_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9212_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9213_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9214_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9215_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9216_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9217_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9218_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9219_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15618: { $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14505_CMP $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14517_CMP $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14522_CMP [3:2] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14522_CMP [0] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14523_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15622: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$14197_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13467_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13384_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13378_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13377_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13376_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13375_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13057_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP }
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7499:
      Old ports: A=0, B=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132
      New ports: A=1'0, B=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y [0], Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132 [0]
      New connections: $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132 [31:1] = { 24'000000000000000000000000 $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132 [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132 [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132 [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132 [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132 [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132 [0] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132 [0] }
    Consolidated identical input bits for $mux cell $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7511:
      Old ports: A=0, B=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135
      New ports: A=1'0, B=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [8], Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135 [8]
      New connections: { $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135 [31:9] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135 [7:0] } = { 16'0000000000000000 $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135 [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135 [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135 [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135 [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135 [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135 [8] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN[31:0]$4135 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7523:
      Old ports: A=0, B=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138
      New ports: A=1'0, B=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y [16], Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138 [16]
      New connections: { $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138 [31:17] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138 [15:0] } = { 8'00000000 $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138 [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138 [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138 [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138 [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138 [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138 [16] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN[31:0]$4138 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7535:
      Old ports: A=0, B=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y, Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141
      New ports: A=1'0, B=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [24], Y=$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141 [24]
      New connections: { $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141 [31:25] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141 [23:0] } = { $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141 [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141 [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141 [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141 [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141 [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141 [24] $flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN[31:0]$4141 [24] 24'000000000000000000000000 }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 93 changes.

57.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~213 debug messages>
Removed a total of 71 cells.

57.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\core.\ahb_sys_0_uut.\S_2.$procdff$15462 ($adff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $flatten\core.\ahb_sys_0_uut.\S_2.$procdff$15462 ($adff) from module user_project_wrapper.

57.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 51 unused cells and 2545 unused wires.
<suppressed ~85 debug messages>

57.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~5 debug messages>

57.7.9. Rerunning OPT passes. (Maybe there is more to do..)

57.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~504 debug messages>

57.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7737: { $auto$opt_reduce.cc:134:opt_mux$15635 $auto$opt_reduce.cc:134:opt_mux$15483 }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8899: { $auto$opt_reduce.cc:134:opt_mux$15637 $auto$opt_reduce.cc:134:opt_mux$15569 $auto$opt_reduce.cc:134:opt_mux$15567 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8477_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8448_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9623: { $auto$opt_reduce.cc:134:opt_mux$15639 $auto$opt_reduce.cc:134:opt_mux$15601 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8980_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9634: { $auto$opt_reduce.cc:134:opt_mux$15641 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9169_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9687: $auto$opt_reduce.cc:134:opt_mux$15643
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8252: { $flatten\core.\ibex.\core.\load_store_unit_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:325$2685_Y $auto$opt_reduce.cc:134:opt_mux$15645 }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 6 changes.

57.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

57.7.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper.

57.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

57.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

57.7.16. Rerunning OPT passes. (Maybe there is more to do..)

57.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~504 debug messages>

57.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.7.20. Executing OPT_DFF pass (perform DFF optimizations).

57.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

57.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

57.7.23. Finished OPT passes. (There is nothing left to do.)

57.8. Executing FSM pass (extract and optimize FSM).

57.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking user_project_wrapper.core.ahb_sys_0_uut.S0.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.core.ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.CurrentState as FSM state register:
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.c_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register user_project_wrapper.core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.c_state.
Found FSM state register user_project_wrapper.core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.core_cmd.
Not marking user_project_wrapper.core.ibex.core.cs_registers_i.u_cpuctrl_csr.rdata_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register user_project_wrapper.core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q.
Found FSM state register user_project_wrapper.core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q.
Not marking user_project_wrapper.core.ibex.core.id_stage_i.controller_i.ctrl_fsm_cs as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register user_project_wrapper.core.ibex.core.load_store_unit_i.data_type_q.
Not marking user_project_wrapper.core.ibex.core.load_store_unit_i.ls_fsm_cs as FSM state register:
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.core.ibex.state as FSM state register:
    Circuit seems to be self-resetting.

57.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.c_state' from module `\user_project_wrapper'.
  found $adff cell for state register: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procdff$15392
  root of input selection tree: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\c_state[4:0]
  found reset state: 5'00000 (from async reset)
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.al
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14755_CMP
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14762_CMP
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14785_CMP
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14791_CMP
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14773_CMP
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14776_CMP
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.cmd_ack
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [6]
  found state code: 5'10000
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$reduce_or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:565$559_Y
  found state code: 5'01000
  found state code: 5'00010
  found state code: 5'00100
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [5]
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.go
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [7]
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [4]
  found state code: 5'00001
  found ctrl output: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14755_CMP
  found ctrl output: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14762_CMP
  found ctrl output: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14773_CMP
  found ctrl output: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14776_CMP
  found ctrl output: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14785_CMP
  found ctrl output: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14791_CMP
  ctrl inputs: { \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [7:4] \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.cmd_ack \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.al $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$reduce_or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:565$559_Y \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.go }
  ctrl outputs: { $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14791_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14785_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14776_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14773_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14762_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14755_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\c_state[4:0] }
  transition:    5'00000 8'-----0-0 ->    5'00000 11'00100000000
  transition:    5'00000 8'0-00-0-1 ->    5'10000 11'00100010000
  transition:    5'00000 8'0-01-0-1 ->    5'00100 11'00100000100
  transition:    5'00000 8'0-1--0-1 ->    5'00010 11'00100000010
  transition:    5'00000 8'1----0-1 ->    5'00001 11'00100000001
  transition:    5'00000 8'-----1-- ->    5'00000 11'00100000000
  transition:    5'10000 8'----00-- ->    5'10000 11'00000110000
  transition:    5'10000 8'----10-- ->    5'00000 11'00000100000
  transition:    5'10000 8'-----1-- ->    5'00000 11'00000100000
  transition:    5'01000 8'----00-- ->    5'01000 11'00001001000
  transition:    5'01000 8'-0--10-- ->    5'00000 11'00001000000
  transition:    5'01000 8'-1--10-- ->    5'10000 11'00001010000
  transition:    5'01000 8'-----1-- ->    5'00000 11'00001000000
  transition:    5'00100 8'----00-- ->    5'00100 11'10000000100
  transition:    5'00100 8'----100- ->    5'01000 11'10000001000
  transition:    5'00100 8'----101- ->    5'00100 11'10000000100
  transition:    5'00100 8'-----1-- ->    5'00000 11'10000000000
  transition:    5'00010 8'----00-- ->    5'00010 11'01000000010
  transition:    5'00010 8'----100- ->    5'01000 11'01000001000
  transition:    5'00010 8'----101- ->    5'00010 11'01000000010
  transition:    5'00010 8'-----1-- ->    5'00000 11'01000000000
  transition:    5'00001 8'----00-- ->    5'00001 11'00010000001
  transition:    5'00001 8'--0-10-- ->    5'00100 11'00010000100
  transition:    5'00001 8'--1-10-- ->    5'00010 11'00010000010
  transition:    5'00001 8'-----1-- ->    5'00000 11'00010000000
Extracting FSM `\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.core_cmd' from module `\user_project_wrapper'.
  found $adff cell for state register: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procdff$15394
  root of input selection tree: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\core_cmd[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.al
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14755_CMP
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14762_CMP
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14785_CMP
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14791_CMP
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14773_CMP
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14776_CMP
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.cmd_ack
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [6]
  found state code: 4'0010
  found ctrl input: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$reduce_or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:565$559_Y
  found state code: 4'0100
  found state code: 4'1000
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [5]
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.go
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [7]
  found ctrl input: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [4]
  found state code: 4'0001
  found ctrl output: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14947_CMP
  found ctrl output: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14945_CMP
  found ctrl output: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14944_CMP
  found ctrl output: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:222$538_Y
  ctrl inputs: { \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [7:4] \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.cmd_ack \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.al $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14791_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14785_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14776_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14773_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14762_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14755_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$reduce_or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:565$559_Y \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.go }
  ctrl outputs: { $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:222$538_Y $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14944_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14945_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14947_CMP $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\core_cmd[3:0] }
  transition:     4'0000 14'-----0000000-- ->     4'0000 8'00000000
  transition:     4'0000 14'-----0--1----0 ->     4'0000 8'00000000
  transition:     4'0000 14'0-00-0--1----1 ->     4'0010 8'00000010
  transition:     4'0000 14'0-01-0--1----1 ->     4'0100 8'00000100
  transition:     4'0000 14'0-1--0--1----1 ->     4'1000 8'00001000
  transition:     4'0000 14'1----0--1----1 ->     4'0001 8'00000001
  transition:     4'0000 14'----00---1---- ->     4'0000 8'00000000
  transition:     4'0000 14'--0-10---1---- ->     4'0100 8'00000100
  transition:     4'0000 14'--1-10---1---- ->     4'1000 8'00001000
  transition:     4'0000 14'----001------- ->     4'0000 8'00000000
  transition:     4'0000 14'----101-----0- ->     4'1000 8'00001000
  transition:     4'0000 14'----101-----1- ->     4'0100 8'00000100
  transition:     4'0000 14'----00-1------ ->     4'0000 8'00000000
  transition:     4'0000 14'----10-1----0- ->     4'0100 8'00000100
  transition:     4'0000 14'----10-1----1- ->     4'1000 8'00001000
  transition:     4'0000 14'----00----1--- ->     4'0000 8'00000000
  transition:     4'0000 14'-0--10----1--- ->     4'0000 8'00000000
  transition:     4'0000 14'-1--10----1--- ->     4'0010 8'00000010
  transition:     4'0000 14'----00-----1-- ->     4'0000 8'00000000
  transition:     4'0000 14'----10-----1-- ->     4'0000 8'00000000
  transition:     4'0000 14'-----1-------- ->     4'0000 8'00000000
  transition:     4'1000 14'-----0000000-- ->     4'1000 8'01001000
  transition:     4'1000 14'-----0--1----0 ->     4'1000 8'01001000
  transition:     4'1000 14'0-00-0--1----1 ->     4'0010 8'01000010
  transition:     4'1000 14'0-01-0--1----1 ->     4'0100 8'01000100
  transition:     4'1000 14'0-1--0--1----1 ->     4'1000 8'01001000
  transition:     4'1000 14'1----0--1----1 ->     4'0001 8'01000001
  transition:     4'1000 14'----00---1---- ->     4'1000 8'01001000
  transition:     4'1000 14'--0-10---1---- ->     4'0100 8'01000100
  transition:     4'1000 14'--1-10---1---- ->     4'1000 8'01001000
  transition:     4'1000 14'----001------- ->     4'1000 8'01001000
  transition:     4'1000 14'----101-----0- ->     4'1000 8'01001000
  transition:     4'1000 14'----101-----1- ->     4'0100 8'01000100
  transition:     4'1000 14'----00-1------ ->     4'1000 8'01001000
  transition:     4'1000 14'----10-1----0- ->     4'0100 8'01000100
  transition:     4'1000 14'----10-1----1- ->     4'1000 8'01001000
  transition:     4'1000 14'----00----1--- ->     4'1000 8'01001000
  transition:     4'1000 14'-0--10----1--- ->     4'0000 8'01000000
  transition:     4'1000 14'-1--10----1--- ->     4'0010 8'01000010
  transition:     4'1000 14'----00-----1-- ->     4'1000 8'01001000
  transition:     4'1000 14'----10-----1-- ->     4'0000 8'01000000
  transition:     4'1000 14'-----1-------- ->     4'0000 8'01000000
  transition:     4'0100 14'-----0000000-- ->     4'0100 8'00100100
  transition:     4'0100 14'-----0--1----0 ->     4'0100 8'00100100
  transition:     4'0100 14'0-00-0--1----1 ->     4'0010 8'00100010
  transition:     4'0100 14'0-01-0--1----1 ->     4'0100 8'00100100
  transition:     4'0100 14'0-1--0--1----1 ->     4'1000 8'00101000
  transition:     4'0100 14'1----0--1----1 ->     4'0001 8'00100001
  transition:     4'0100 14'----00---1---- ->     4'0100 8'00100100
  transition:     4'0100 14'--0-10---1---- ->     4'0100 8'00100100
  transition:     4'0100 14'--1-10---1---- ->     4'1000 8'00101000
  transition:     4'0100 14'----001------- ->     4'0100 8'00100100
  transition:     4'0100 14'----101-----0- ->     4'1000 8'00101000
  transition:     4'0100 14'----101-----1- ->     4'0100 8'00100100
  transition:     4'0100 14'----00-1------ ->     4'0100 8'00100100
  transition:     4'0100 14'----10-1----0- ->     4'0100 8'00100100
  transition:     4'0100 14'----10-1----1- ->     4'1000 8'00101000
  transition:     4'0100 14'----00----1--- ->     4'0100 8'00100100
  transition:     4'0100 14'-0--10----1--- ->     4'0000 8'00100000
  transition:     4'0100 14'-1--10----1--- ->     4'0010 8'00100010
  transition:     4'0100 14'----00-----1-- ->     4'0100 8'00100100
  transition:     4'0100 14'----10-----1-- ->     4'0000 8'00100000
  transition:     4'0100 14'-----1-------- ->     4'0000 8'00100000
  transition:     4'0010 14'-----0000000-- ->     4'0010 8'10000010
  transition:     4'0010 14'-----0--1----0 ->     4'0010 8'10000010
  transition:     4'0010 14'0-00-0--1----1 ->     4'0010 8'10000010
  transition:     4'0010 14'0-01-0--1----1 ->     4'0100 8'10000100
  transition:     4'0010 14'0-1--0--1----1 ->     4'1000 8'10001000
  transition:     4'0010 14'1----0--1----1 ->     4'0001 8'10000001
  transition:     4'0010 14'----00---1---- ->     4'0010 8'10000010
  transition:     4'0010 14'--0-10---1---- ->     4'0100 8'10000100
  transition:     4'0010 14'--1-10---1---- ->     4'1000 8'10001000
  transition:     4'0010 14'----001------- ->     4'0010 8'10000010
  transition:     4'0010 14'----101-----0- ->     4'1000 8'10001000
  transition:     4'0010 14'----101-----1- ->     4'0100 8'10000100
  transition:     4'0010 14'----00-1------ ->     4'0010 8'10000010
  transition:     4'0010 14'----10-1----0- ->     4'0100 8'10000100
  transition:     4'0010 14'----10-1----1- ->     4'1000 8'10001000
  transition:     4'0010 14'----00----1--- ->     4'0010 8'10000010
  transition:     4'0010 14'-0--10----1--- ->     4'0000 8'10000000
  transition:     4'0010 14'-1--10----1--- ->     4'0010 8'10000010
  transition:     4'0010 14'----00-----1-- ->     4'0010 8'10000010
  transition:     4'0010 14'----10-----1-- ->     4'0000 8'10000000
  transition:     4'0010 14'-----1-------- ->     4'0000 8'10000000
  transition:     4'0001 14'-----0000000-- ->     4'0001 8'00010001
  transition:     4'0001 14'-----0--1----0 ->     4'0001 8'00010001
  transition:     4'0001 14'0-00-0--1----1 ->     4'0010 8'00010010
  transition:     4'0001 14'0-01-0--1----1 ->     4'0100 8'00010100
  transition:     4'0001 14'0-1--0--1----1 ->     4'1000 8'00011000
  transition:     4'0001 14'1----0--1----1 ->     4'0001 8'00010001
  transition:     4'0001 14'----00---1---- ->     4'0001 8'00010001
  transition:     4'0001 14'--0-10---1---- ->     4'0100 8'00010100
  transition:     4'0001 14'--1-10---1---- ->     4'1000 8'00011000
  transition:     4'0001 14'----001------- ->     4'0001 8'00010001
  transition:     4'0001 14'----101-----0- ->     4'1000 8'00011000
  transition:     4'0001 14'----101-----1- ->     4'0100 8'00010100
  transition:     4'0001 14'----00-1------ ->     4'0001 8'00010001
  transition:     4'0001 14'----10-1----0- ->     4'0100 8'00010100
  transition:     4'0001 14'----10-1----1- ->     4'1000 8'00011000
  transition:     4'0001 14'----00----1--- ->     4'0001 8'00010001
  transition:     4'0001 14'-0--10----1--- ->     4'0000 8'00010000
  transition:     4'0001 14'-1--10----1--- ->     4'0010 8'00010010
  transition:     4'0001 14'----00-----1-- ->     4'0001 8'00010001
  transition:     4'0001 14'----10-----1-- ->     4'0000 8'00010000
  transition:     4'0001 14'-----1-------- ->     4'0000 8'00010000
Extracting FSM `\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q' from module `\user_project_wrapper'.
  found $adff cell for state register: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$15285
  root of input selection tree: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7692_CMP
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7693_CMP
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7694_CMP
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7695_CMP
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:546$5528_Y
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7695_CMP
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7694_CMP
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7693_CMP
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7692_CMP
  ctrl inputs: { \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:546$5528_Y }
  ctrl outputs: { $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7692_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7693_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7694_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7695_CMP }
  transition:       2'00 2'0- ->       2'00 6'000001
  transition:       2'00 2'1- ->       2'01 6'010001
  transition:       2'10 2'0- ->       2'10 6'100100
  transition:       2'10 2'10 ->       2'11 6'110100
  transition:       2'10 2'11 ->       2'00 6'000100
  transition:       2'01 2'0- ->       2'01 6'010010
  transition:       2'01 2'1- ->       2'10 6'100010
  transition:       2'11 2'0- ->       2'11 6'111000
  transition:       2'11 2'1- ->       2'00 6'001000
Extracting FSM `\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q' from module `\user_project_wrapper'.
  found $adff cell for state register: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$15290
  root of input selection tree: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7784_CMP
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7792_CMP
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7843_CMP
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7835_CMP
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7836_CMP
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7804_CMP
  found state code: 3'110
  found state code: 3'101
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:659$5513_Y
  found state code: 3'011
  found state code: 3'100
  found state code: 3'010
  found ctrl input: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$logic_and$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:629$5502_Y
  found state code: 3'001
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7884_CMP
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7843_CMP
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7836_CMP
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7835_CMP
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7804_CMP
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7792_CMP
  found ctrl output: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7784_CMP
  ctrl inputs: { \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$logic_and$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:629$5502_Y $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:659$5513_Y }
  ctrl outputs: { $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7784_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7792_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7804_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7835_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7836_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7843_CMP $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7884_CMP }
  transition:      3'000 3'0-- ->      3'000 10'0000010000
  transition:      3'000 3'10- ->      3'001 10'0010010000
  transition:      3'000 3'11- ->      3'110 10'1100010000
  transition:      3'100 3'0-- ->      3'100 10'1000100000
  transition:      3'100 3'1-- ->      3'101 10'1010100000
  transition:      3'010 3'0-- ->      3'010 10'0100001000
  transition:      3'010 3'1-- ->      3'011 10'0110001000
  transition:      3'110 3'0-- ->      3'110 10'1100000001
  transition:      3'110 3'1-- ->      3'000 10'0000000001
  transition:      3'001 3'0-- ->      3'001 10'0010000100
  transition:      3'001 3'1-- ->      3'010 10'0100000100
  transition:      3'101 3'0-- ->      3'101 10'1011000000
  transition:      3'101 3'1-- ->      3'110 10'1101000000
  transition:      3'011 3'0-- ->      3'011 10'0110000010
  transition:      3'011 3'1-0 ->      3'011 10'0110000010
  transition:      3'011 3'1-1 ->      3'100 10'1000000010
Extracting FSM `\core.ibex.core.load_store_unit_i.data_type_q' from module `\user_project_wrapper'.
  found $adff cell for state register: $flatten\core.\ibex.\core.\load_store_unit_i.$procdff$15297
  root of input selection tree: $flatten\core.\ibex.\core.\load_store_unit_i.$0\data_type_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \core.ibex.core.load_store_unit_i.ctrl_update
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$15607
  found ctrl input: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8975_CMP
  found ctrl input: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9471_CMP
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8294_CMP [0]
  found ctrl output: $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8294_CMP [1]
  found ctrl output: $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8295_CMP
  found ctrl output: $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8296_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$15607 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8975_CMP $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9471_CMP \core.ibex.core.load_store_unit_i.ctrl_update }
  ctrl outputs: { $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8296_CMP $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8295_CMP $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8294_CMP $flatten\core.\ibex.\core.\load_store_unit_i.$0\data_type_q[1:0] }
  transition:       2'00 4'---0 ->       2'00 6'100000
  transition:       2'00 4'0--1 ->       2'00 6'100000
  transition:       2'00 4'1001 ->       2'00 6'100000
  transition:       2'00 4'1-11 ->       2'10 6'100010
  transition:       2'00 4'11-1 ->       2'01 6'100001
  transition:       2'10 4'---0 ->       2'10 6'000110
  transition:       2'10 4'0--1 ->       2'00 6'000100
  transition:       2'10 4'1001 ->       2'00 6'000100
  transition:       2'10 4'1-11 ->       2'10 6'000110
  transition:       2'10 4'11-1 ->       2'01 6'000101
  transition:       2'01 4'---0 ->       2'01 6'010001
  transition:       2'01 4'0--1 ->       2'00 6'010000
  transition:       2'01 4'1001 ->       2'00 6'010000
  transition:       2'01 4'1-11 ->       2'10 6'010010
  transition:       2'01 4'11-1 ->       2'01 6'010001

57.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\core.ibex.core.load_store_unit_i.data_type_q$15675' from module `\user_project_wrapper'.
Optimizing FSM `$fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$15666' from module `\user_project_wrapper'.
Optimizing FSM `$fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$15660' from module `\user_project_wrapper'.
Optimizing FSM `$fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.core_cmd$15654' from module `\user_project_wrapper'.
  Merging pattern 14'----00-----1-- and 14'----10-----1-- from group (0 0 8'00000000).
  Merging pattern 14'----10-----1-- and 14'----00-----1-- from group (0 0 8'00000000).
Optimizing FSM `$fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.c_state$15646' from module `\user_project_wrapper'.

57.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 68 unused cells and 69 unused wires.
<suppressed ~72 debug messages>

57.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.c_state$15646' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\c_state[4:0] [0].
  Removing unused output signal $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\c_state[4:0] [1].
  Removing unused output signal $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\c_state[4:0] [2].
  Removing unused output signal $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\c_state[4:0] [3].
  Removing unused output signal $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\c_state[4:0] [4].
Optimizing FSM `$fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.core_cmd$15654' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\core_cmd[3:0] [0].
  Removing unused output signal $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\core_cmd[3:0] [1].
  Removing unused output signal $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\core_cmd[3:0] [2].
  Removing unused output signal $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\core_cmd[3:0] [3].
Optimizing FSM `$fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$15660' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [0].
  Removing unused output signal $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [1].
Optimizing FSM `$fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$15666' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [0].
  Removing unused output signal $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [1].
  Removing unused output signal $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [2].
Optimizing FSM `$fsm$\core.ibex.core.load_store_unit_i.data_type_q$15675' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\core.\ibex.\core.\load_store_unit_i.$0\data_type_q[1:0] [0].
  Removing unused output signal $flatten\core.\ibex.\core.\load_store_unit_i.$0\data_type_q[1:0] [1].

57.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.c_state$15646' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> -----1
  10000 -> ----1-
  01000 -> ---1--
  00100 -> --1---
  00010 -> -1----
  00001 -> 1-----
Recoding FSM `$fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.core_cmd$15654' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----1
  1000 -> ---1-
  0100 -> --1--
  0010 -> -1---
  0001 -> 1----
Recoding FSM `$fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$15660' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$15666' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------
Recoding FSM `$fsm$\core.ibex.core.load_store_unit_i.data_type_q$15675' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

57.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.c_state$15646' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.c_state$15646 (\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.c_state):

  Number of input signals:    8
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.go
    1: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$reduce_or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:565$559_Y
    2: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.al
    3: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.cmd_ack
    4: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [4]
    5: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [5]
    6: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [6]
    7: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [7]

  Output signals:
    0: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14755_CMP
    1: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14762_CMP
    2: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14773_CMP
    3: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14776_CMP
    4: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14785_CMP
    5: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14791_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'-----0-0   ->     0 6'001000
      1:     0 8'-----1--   ->     0 6'001000
      2:     0 8'0-00-0-1   ->     1 6'001000
      3:     0 8'0-01-0-1   ->     3 6'001000
      4:     0 8'0-1--0-1   ->     4 6'001000
      5:     0 8'1----0-1   ->     5 6'001000
      6:     1 8'----10--   ->     0 6'000001
      7:     1 8'-----1--   ->     0 6'000001
      8:     1 8'----00--   ->     1 6'000001
      9:     2 8'-0--10--   ->     0 6'000010
     10:     2 8'-----1--   ->     0 6'000010
     11:     2 8'-1--10--   ->     1 6'000010
     12:     2 8'----00--   ->     2 6'000010
     13:     3 8'-----1--   ->     0 6'100000
     14:     3 8'----100-   ->     2 6'100000
     15:     3 8'----101-   ->     3 6'100000
     16:     3 8'----00--   ->     3 6'100000
     17:     4 8'-----1--   ->     0 6'010000
     18:     4 8'----100-   ->     2 6'010000
     19:     4 8'----101-   ->     4 6'010000
     20:     4 8'----00--   ->     4 6'010000
     21:     5 8'-----1--   ->     0 6'000100
     22:     5 8'--0-10--   ->     3 6'000100
     23:     5 8'--1-10--   ->     4 6'000100
     24:     5 8'----00--   ->     5 6'000100

-------------------------------------

FSM `$fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.core_cmd$15654' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.core_cmd$15654 (\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.core_cmd):

  Number of input signals:   14
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.go
    1: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$reduce_or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:565$559_Y
    2: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14755_CMP
    3: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14762_CMP
    4: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14773_CMP
    5: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14776_CMP
    6: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14785_CMP
    7: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14791_CMP
    8: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.al
    9: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.cmd_ack
   10: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [4]
   11: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [5]
   12: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [6]
   13: \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [7]

  Output signals:
    0: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14947_CMP
    1: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14945_CMP
    2: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14944_CMP
    3: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:222$538_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'-----0--1----0   ->     0 4'0000
      1:     0 14'-----0000000--   ->     0 4'0000
      2:     0 14'-----0-----1--   ->     0 4'0000
      3:     0 14'----00----1---   ->     0 4'0000
      4:     0 14'-0--10----1---   ->     0 4'0000
      5:     0 14'----00---1----   ->     0 4'0000
      6:     0 14'----00-1------   ->     0 4'0000
      7:     0 14'----001-------   ->     0 4'0000
      8:     0 14'-----1--------   ->     0 4'0000
      9:     0 14'0-1--0--1----1   ->     1 4'0000
     10:     0 14'----101-----0-   ->     1 4'0000
     11:     0 14'----10-1----1-   ->     1 4'0000
     12:     0 14'--1-10---1----   ->     1 4'0000
     13:     0 14'0-01-0--1----1   ->     2 4'0000
     14:     0 14'----10-1----0-   ->     2 4'0000
     15:     0 14'----101-----1-   ->     2 4'0000
     16:     0 14'--0-10---1----   ->     2 4'0000
     17:     0 14'0-00-0--1----1   ->     3 4'0000
     18:     0 14'-1--10----1---   ->     3 4'0000
     19:     0 14'1----0--1----1   ->     4 4'0000
     20:     1 14'----10-----1--   ->     0 4'0100
     21:     1 14'-0--10----1---   ->     0 4'0100
     22:     1 14'-----1--------   ->     0 4'0100
     23:     1 14'-----0--1----0   ->     1 4'0100
     24:     1 14'0-1--0--1----1   ->     1 4'0100
     25:     1 14'----101-----0-   ->     1 4'0100
     26:     1 14'----10-1----1-   ->     1 4'0100
     27:     1 14'-----0000000--   ->     1 4'0100
     28:     1 14'----00-----1--   ->     1 4'0100
     29:     1 14'----00----1---   ->     1 4'0100
     30:     1 14'----00---1----   ->     1 4'0100
     31:     1 14'--1-10---1----   ->     1 4'0100
     32:     1 14'----00-1------   ->     1 4'0100
     33:     1 14'----001-------   ->     1 4'0100
     34:     1 14'0-01-0--1----1   ->     2 4'0100
     35:     1 14'----10-1----0-   ->     2 4'0100
     36:     1 14'----101-----1-   ->     2 4'0100
     37:     1 14'--0-10---1----   ->     2 4'0100
     38:     1 14'0-00-0--1----1   ->     3 4'0100
     39:     1 14'-1--10----1---   ->     3 4'0100
     40:     1 14'1----0--1----1   ->     4 4'0100
     41:     2 14'----10-----1--   ->     0 4'0010
     42:     2 14'-0--10----1---   ->     0 4'0010
     43:     2 14'-----1--------   ->     0 4'0010
     44:     2 14'0-1--0--1----1   ->     1 4'0010
     45:     2 14'----101-----0-   ->     1 4'0010
     46:     2 14'----10-1----1-   ->     1 4'0010
     47:     2 14'--1-10---1----   ->     1 4'0010
     48:     2 14'-----0--1----0   ->     2 4'0010
     49:     2 14'0-01-0--1----1   ->     2 4'0010
     50:     2 14'----10-1----0-   ->     2 4'0010
     51:     2 14'----101-----1-   ->     2 4'0010
     52:     2 14'-----0000000--   ->     2 4'0010
     53:     2 14'----00-----1--   ->     2 4'0010
     54:     2 14'----00----1---   ->     2 4'0010
     55:     2 14'----00---1----   ->     2 4'0010
     56:     2 14'--0-10---1----   ->     2 4'0010
     57:     2 14'----00-1------   ->     2 4'0010
     58:     2 14'----001-------   ->     2 4'0010
     59:     2 14'0-00-0--1----1   ->     3 4'0010
     60:     2 14'-1--10----1---   ->     3 4'0010
     61:     2 14'1----0--1----1   ->     4 4'0010
     62:     3 14'----10-----1--   ->     0 4'1000
     63:     3 14'-0--10----1---   ->     0 4'1000
     64:     3 14'-----1--------   ->     0 4'1000
     65:     3 14'0-1--0--1----1   ->     1 4'1000
     66:     3 14'----101-----0-   ->     1 4'1000
     67:     3 14'----10-1----1-   ->     1 4'1000
     68:     3 14'--1-10---1----   ->     1 4'1000
     69:     3 14'0-01-0--1----1   ->     2 4'1000
     70:     3 14'----10-1----0-   ->     2 4'1000
     71:     3 14'----101-----1-   ->     2 4'1000
     72:     3 14'--0-10---1----   ->     2 4'1000
     73:     3 14'-----0--1----0   ->     3 4'1000
     74:     3 14'0-00-0--1----1   ->     3 4'1000
     75:     3 14'-----0000000--   ->     3 4'1000
     76:     3 14'----00-----1--   ->     3 4'1000
     77:     3 14'----00----1---   ->     3 4'1000
     78:     3 14'-1--10----1---   ->     3 4'1000
     79:     3 14'----00---1----   ->     3 4'1000
     80:     3 14'----00-1------   ->     3 4'1000
     81:     3 14'----001-------   ->     3 4'1000
     82:     3 14'1----0--1----1   ->     4 4'1000
     83:     4 14'----10-----1--   ->     0 4'0001
     84:     4 14'-0--10----1---   ->     0 4'0001
     85:     4 14'-----1--------   ->     0 4'0001
     86:     4 14'0-1--0--1----1   ->     1 4'0001
     87:     4 14'----101-----0-   ->     1 4'0001
     88:     4 14'----10-1----1-   ->     1 4'0001
     89:     4 14'--1-10---1----   ->     1 4'0001
     90:     4 14'0-01-0--1----1   ->     2 4'0001
     91:     4 14'----10-1----0-   ->     2 4'0001
     92:     4 14'----101-----1-   ->     2 4'0001
     93:     4 14'--0-10---1----   ->     2 4'0001
     94:     4 14'0-00-0--1----1   ->     3 4'0001
     95:     4 14'-1--10----1---   ->     3 4'0001
     96:     4 14'-----0--1----0   ->     4 4'0001
     97:     4 14'1----0--1----1   ->     4 4'0001
     98:     4 14'-----0000000--   ->     4 4'0001
     99:     4 14'----00-----1--   ->     4 4'0001
    100:     4 14'----00----1---   ->     4 4'0001
    101:     4 14'----00---1----   ->     4 4'0001
    102:     4 14'----00-1------   ->     4 4'0001
    103:     4 14'----001-------   ->     4 4'0001

-------------------------------------

FSM `$fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$15660' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$15660 (\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:546$5528_Y
    1: \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal

  Output signals:
    0: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7695_CMP
    1: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7694_CMP
    2: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7693_CMP
    3: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7692_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 4'0001
      1:     0 2'1-   ->     2 4'0001
      2:     1 2'11   ->     0 4'0100
      3:     1 2'0-   ->     1 4'0100
      4:     1 2'10   ->     3 4'0100
      5:     2 2'1-   ->     1 4'0010
      6:     2 2'0-   ->     2 4'0010
      7:     3 2'1-   ->     0 4'1000
      8:     3 2'0-   ->     3 4'1000

-------------------------------------

FSM `$fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$15666' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$15666 (\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q):

  Number of input signals:    3
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:659$5513_Y
    1: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$logic_and$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:629$5502_Y
    2: \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal

  Output signals:
    0: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7884_CMP
    1: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7843_CMP
    2: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7836_CMP
    3: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7835_CMP
    4: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7804_CMP
    5: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7792_CMP
    6: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7784_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 7'0010000
      1:     0 3'11-   ->     3 7'0010000
      2:     0 3'10-   ->     4 7'0010000
      3:     1 3'0--   ->     1 7'0100000
      4:     1 3'1--   ->     5 7'0100000
      5:     2 3'0--   ->     2 7'0001000
      6:     2 3'1--   ->     6 7'0001000
      7:     3 3'1--   ->     0 7'0000001
      8:     3 3'0--   ->     3 7'0000001
      9:     4 3'1--   ->     2 7'0000100
     10:     4 3'0--   ->     4 7'0000100
     11:     5 3'1--   ->     3 7'1000000
     12:     5 3'0--   ->     5 7'1000000
     13:     6 3'1-1   ->     1 7'0000010
     14:     6 3'1-0   ->     6 7'0000010
     15:     6 3'0--   ->     6 7'0000010

-------------------------------------

FSM `$fsm$\core.ibex.core.load_store_unit_i.data_type_q$15675' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\core.ibex.core.load_store_unit_i.data_type_q$15675 (\core.ibex.core.load_store_unit_i.data_type_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: \core.ibex.core.load_store_unit_i.ctrl_update
    1: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9471_CMP
    2: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8975_CMP
    3: $auto$opt_reduce.cc:134:opt_mux$15607

  Output signals:
    0: $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8294_CMP [0]
    1: $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8294_CMP [1]
    2: $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8295_CMP
    3: $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8296_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'1000
      1:     0 4'1001   ->     0 4'1000
      2:     0 4'0--1   ->     0 4'1000
      3:     0 4'1-11   ->     1 4'1000
      4:     0 4'11-1   ->     2 4'1000
      5:     1 4'1001   ->     0 4'0001
      6:     1 4'0--1   ->     0 4'0001
      7:     1 4'---0   ->     1 4'0001
      8:     1 4'1-11   ->     1 4'0001
      9:     1 4'11-1   ->     2 4'0001
     10:     2 4'1001   ->     0 4'0100
     11:     2 4'0--1   ->     0 4'0100
     12:     2 4'1-11   ->     1 4'0100
     13:     2 4'---0   ->     2 4'0100
     14:     2 4'11-1   ->     2 4'0100

-------------------------------------

57.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.c_state$15646' from module `\user_project_wrapper'.
Mapping FSM `$fsm$\core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.core_cmd$15654' from module `\user_project_wrapper'.
Mapping FSM `$fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$15660' from module `\user_project_wrapper'.
Mapping FSM `$fsm$\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$15666' from module `\user_project_wrapper'.
Mapping FSM `$fsm$\core.ibex.core.load_store_unit_i.data_type_q$15675' from module `\user_project_wrapper'.

57.9. Executing OPT pass (performing simple optimizations).

57.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~36 debug messages>

57.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~129 debug messages>
Removed a total of 43 cells.

57.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~499 debug messages>

57.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15263 ($dff) from module user_project_wrapper (D = $flatten\core.\openstriVe_soc_mem_Sys0_S1.$memrd$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:14$4143_DATA, Q = \core.openstriVe_soc_mem_Sys0_S1.rdata).
Adding EN signal on $flatten\core.\ibex.\core.\load_store_unit_i.$procdff$15300 ($adff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:8], Q = \core.ibex.core.load_store_unit_i.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\load_store_unit_i.$procdff$15299 ($adff) from module user_project_wrapper (D = \core.ibex.core.load_store_unit_i.lsu_we_i, Q = \core.ibex.core.load_store_unit_i.data_we_q).
Adding EN signal on $flatten\core.\ibex.\core.\load_store_unit_i.$procdff$15298 ($adff) from module user_project_wrapper (D = \core.ibex.core.load_store_unit_i.lsu_sign_ext_i, Q = \core.ibex.core.load_store_unit_i.data_sign_ext_q).
Adding EN signal on $flatten\core.\ibex.\core.\load_store_unit_i.$procdff$15296 ($adff) from module user_project_wrapper (D = \core.ibex.core.ex_block_i.alu_adder_result_ext [2:1], Q = \core.ibex.core.load_store_unit_i.rdata_offset_q).
Adding EN signal on $flatten\core.\ibex.\core.\load_store_unit_i.$procdff$15295 ($adff) from module user_project_wrapper (D = \core.ibex.core.ex_block_i.alu_adder_result_ext [32:1], Q = \core.ibex.core.load_store_unit_i.addr_last_q).
Adding EN signal on $flatten\core.\ibex.\core.\load_store_unit_i.$procdff$15294 ($adff) from module user_project_wrapper (D = \core.ibex.core.load_store_unit_i.ls_fsm_ns, Q = \core.ibex.core.load_store_unit_i.ls_fsm_cs).
Adding EN signal on $flatten\core.\ibex.\core.\load_store_unit_i.$procdff$15293 ($adff) from module user_project_wrapper (D = \core.ibex.core.load_store_unit_i.lsu_err_d, Q = \core.ibex.core.load_store_unit_i.lsu_err_q).
Adding EN signal on $flatten\core.\ibex.\core.\load_store_unit_i.$procdff$15292 ($adff) from module user_project_wrapper (D = \core.ibex.core.load_store_unit_i.pmp_err_d, Q = \core.ibex.core.load_store_unit_i.pmp_err_q).
Adding EN signal on $flatten\core.\ibex.\core.\load_store_unit_i.$procdff$15291 ($adff) from module user_project_wrapper (D = \core.ibex.core.load_store_unit_i.handle_misaligned_d, Q = \core.ibex.core.load_store_unit_i.handle_misaligned_q).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15370 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d, Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15368 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15367 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [31:0], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:0]).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15366 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15365 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [63:32], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:32]).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15364 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_pmp_err_q [0], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2]).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15363 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i, Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:64]).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$15314 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [31:2], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:2]).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$15314 ($dff) from module user_project_wrapper (D = $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:149$5287_Y [1:0], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [1:0]).
Adding SRST signal on $auto$opt_dff.cc:764:run$16156 ($dffe) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [0], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [0], rval = 1'0).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$15313 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d, Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$15312 ($adff) from module user_project_wrapper (D = { 1'0 \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_pmp_err_q [1] }, Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_pmp_err_q).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$16159 ($adffe) from module user_project_wrapper.
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.$procdff$15322 ($dff) from module user_project_wrapper (D = { \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Q = \core.ibex.core.if_stage_i.pc_id_o).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16160 ($dffe) from module user_project_wrapper.
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.$procdff$15321 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.illegal_c_instr_out, Q = \core.ibex.core.if_stage_i.illegal_c_insn_id_o).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.$procdff$15320 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.fetch_err_plus2, Q = \core.ibex.core.if_stage_i.instr_fetch_err_plus2_o).
Adding SRST signal on $auto$opt_dff.cc:764:run$16162 ($dffe) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_plus2, Q = \core.ibex.core.if_stage_i.instr_fetch_err_plus2_o, rval = 1'0).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.$procdff$15319 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.instr_err_out, Q = \core.ibex.core.if_stage_i.instr_fetch_err_o).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.$procdff$15318 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.instr_is_compressed_out, Q = \core.ibex.core.if_stage_i.instr_is_compressed_id_o).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.$procdff$15317 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [15:0], Q = \core.ibex.core.if_stage_i.instr_rdata_c_id_o).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.$procdff$15316 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.instr_out, Q = \core.ibex.core.if_stage_i.instr_rdata_alu_id_o).
Adding EN signal on $flatten\core.\ibex.\core.\if_stage_i.$procdff$15315 ($dff) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.instr_out, Q = \core.ibex.core.if_stage_i.instr_rdata_id_o).
Adding EN signal on $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procdff$15303 ($adff) from module user_project_wrapper (D = \core.ibex.core.id_stage_i.controller_i.debug_mode_d, Q = \core.ibex.core.id_stage_i.controller_i.debug_mode_q).
Adding EN signal on $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procdff$15302 ($adff) from module user_project_wrapper (D = 1'0, Q = \core.ibex.core.id_stage_i.controller_i.nmi_mode_q).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16186 ($adffe) from module user_project_wrapper.
Adding EN signal on $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procdff$15301 ($adff) from module user_project_wrapper (D = \core.ibex.core.id_stage_i.controller_i.ctrl_fsm_ns, Q = \core.ibex.core.id_stage_i.controller_i.ctrl_fsm_cs).
Adding EN signal on $flatten\core.\ibex.\core.\id_stage_i.$procdff$15328 ($adff) from module user_project_wrapper (D = $flatten\core.\ibex.\core.\id_stage_i.$2\id_fsm_d[0:0], Q = \core.ibex.core.id_stage_i.id_fsm_q).
Adding EN signal on $flatten\core.\ibex.\core.\id_stage_i.$procdff$15327 ($adff) from module user_project_wrapper (D = \core.ibex.core.id_stage_i.imd_val_d_ex_i [67:34], Q = \core.ibex.core.id_stage_i.imd_val_q [67:34]).
Adding EN signal on $flatten\core.\ibex.\core.\id_stage_i.$procdff$15326 ($adff) from module user_project_wrapper (D = \core.ibex.core.id_stage_i.imd_val_d_ex_i [33:32], Q = \core.ibex.core.id_stage_i.imd_val_q [33:32]).
Adding EN signal on $flatten\core.\ibex.\core.\id_stage_i.$procdff$15326 ($adff) from module user_project_wrapper (D = \core.ibex.core.id_stage_i.imd_val_d_ex_i [31:0], Q = \core.ibex.core.id_stage_i.imd_val_q [31:0]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15361 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [31:0]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15360 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [63:32]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15359 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [95:64]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15358 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [127:96]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15357 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [159:128]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15356 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [191:160]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15355 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [223:192]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15354 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [255:224]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15353 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [287:256]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15352 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [319:288]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15351 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [351:320]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15350 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [383:352]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15349 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [415:384]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15348 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [447:416]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15347 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [479:448]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15346 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [511:480]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15345 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [543:512]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15344 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [575:544]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15343 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [607:576]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15342 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [639:608]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15341 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [671:640]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15340 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [703:672]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15339 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [735:704]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15338 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [767:736]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15337 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [799:768]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15336 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [831:800]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15335 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [863:832]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15334 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [895:864]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15333 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [927:896]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15332 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [959:928]).
Adding EN signal on $flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$procdff$15331 ($adff) from module user_project_wrapper (D = \core.ibex.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \core.ibex.core.gen_regfile_ff.register_file_i.rf_reg_q [991:960]).
Adding EN signal on $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$15289 ($adff) from module user_project_wrapper (D = \core.ibex.core.ex_block_i.alu_i.is_equal, Q = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q).
Adding EN signal on $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$15288 ($adff) from module user_project_wrapper (D = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_d, Q = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q).
Adding EN signal on $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$15287 ($adff) from module user_project_wrapper (D = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_d, Q = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q).
Adding EN signal on $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procdff$15286 ($adff) from module user_project_wrapper (D = $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:642$5508_Y, Q = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mtvec_csr.$procdff$15425 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.u_mtvec_csr.wr_data_i, Q = \core.ibex.core.cs_registers_i.u_mtvec_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mtval_csr.$procdff$15280 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.u_mtval_csr.wr_data_i, Q = \core.ibex.core.cs_registers_i.u_mtval_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mstatus_csr.$procdff$15381 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.u_mstatus_csr.wr_data_i [5:2], Q = \core.ibex.core.cs_registers_i.u_mstatus_csr.rdata_q [5:2]).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mstatus_csr.$procdff$15381 ($adff) from module user_project_wrapper (D = { \core.ibex.core.cs_registers_i.csr_wdata_int [17] \core.ibex.core.cs_registers_i.csr_wdata_int [21] }, Q = \core.ibex.core.cs_registers_i.u_mstatus_csr.rdata_q [1:0]).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mstack_epc_csr.$procdff$15280 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.u_mepc_csr.rdata_q, Q = \core.ibex.core.cs_registers_i.u_mstack_epc_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mstack_csr.$procdff$15279 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.u_mstatus_csr.rdata_q [4:2], Q = \core.ibex.core.cs_registers_i.u_mstack_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mstack_cause_csr.$procdff$15282 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.u_mcause_csr.rdata_q, Q = \core.ibex.core.cs_registers_i.u_mstack_cause_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mscratch_csr.$procdff$15280 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.csr_wdata_int, Q = \core.ibex.core.cs_registers_i.u_mscratch_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mie_csr.$procdff$15424 ($adff) from module user_project_wrapper (D = { \core.ibex.core.cs_registers_i.csr_wdata_int [3] \core.ibex.core.cs_registers_i.csr_wdata_int [7] \core.ibex.core.cs_registers_i.csr_wdata_int [11] \core.ibex.core.cs_registers_i.csr_wdata_int [30:16] }, Q = \core.ibex.core.cs_registers_i.u_mie_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mepc_csr.$procdff$15280 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.u_mepc_csr.wr_data_i, Q = \core.ibex.core.cs_registers_i.u_mepc_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_mcause_csr.$procdff$15282 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.u_mcause_csr.wr_data_i, Q = \core.ibex.core.cs_registers_i.u_mcause_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_dscratch1_csr.$procdff$15280 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.csr_wdata_int, Q = \core.ibex.core.cs_registers_i.u_dscratch1_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_dscratch0_csr.$procdff$15280 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.csr_wdata_int, Q = \core.ibex.core.cs_registers_i.u_dscratch0_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_depc_csr.$procdff$15280 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.u_depc_csr.wr_data_i, Q = \core.ibex.core.cs_registers_i.u_depc_csr.rdata_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_dcsr_csr.$procdff$15426 ($adff) from module user_project_wrapper (D = { \core.ibex.core.cs_registers_i.u_dcsr_csr.wr_data_i [8:6] \core.ibex.core.cs_registers_i.u_dcsr_csr.wr_data_i [1:0] }, Q = { \core.ibex.core.cs_registers_i.u_dcsr_csr.rdata_q [8:6] \core.ibex.core.cs_registers_i.u_dcsr_csr.rdata_q [1:0] }).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_dcsr_csr.$procdff$15426 ($adff) from module user_project_wrapper (D = { 16'0100000000000000 \core.ibex.core.cs_registers_i.csr_wdata_int [15] 1'0 \core.ibex.core.cs_registers_i.csr_wdata_int [13:11] 5'00000 \core.ibex.core.cs_registers_i.csr_wdata_int [2] }, Q = { \core.ibex.core.cs_registers_i.u_dcsr_csr.rdata_q [31:9] \core.ibex.core.cs_registers_i.u_dcsr_csr.rdata_q [5:2] }).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 1-bit at position 25 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$16272 ($adffe) from module user_project_wrapper.
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\u_cpuctrl_csr.$procdff$15282 ($adff) from module user_project_wrapper (D = 6'000000, Q = \core.ibex.core.cs_registers_i.u_cpuctrl_csr.rdata_q).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16273 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$16273 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$16273 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$16273 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$16273 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$16273 ($adffe) from module user_project_wrapper.
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\minstret_counter_i.$procdff$15281 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.minstret_counter_i.counter_d [63:32], Q = \core.ibex.core.cs_registers_i.minstret_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\minstret_counter_i.$procdff$15281 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.minstret_counter_i.counter_d [31:0], Q = \core.ibex.core.cs_registers_i.minstret_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\mcycle_counter_i.$procdff$15281 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.mcycle_counter_i.counter_d [63:32], Q = \core.ibex.core.cs_registers_i.mcycle_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.\mcycle_counter_i.$procdff$15281 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.mcycle_counter_i.counter_d [31:0], Q = \core.ibex.core.cs_registers_i.mcycle_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.$procdff$15330 ($adff) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.priv_lvl_d, Q = \core.ibex.core.cs_registers_i.priv_lvl_q).
Adding EN signal on $flatten\core.\ibex.\core.\cs_registers_i.$procdff$15329 ($adff) from module user_project_wrapper (D = { \core.ibex.core.cs_registers_i.csr_wdata_int [2] 1'0 \core.ibex.core.cs_registers_i.csr_wdata_int [0] }, Q = \core.ibex.core.cs_registers_i.mcountinhibit_q).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$16305 ($adffe) from module user_project_wrapper.
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$procdff$15443 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.PRE).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$procdff$15442 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.TMRCMP).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$procdff$15441 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.TMROVCLR).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$procdff$15440 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.TMREN).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$procdff$15439 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.IRQEN).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$procdff$15447 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S_2.PRE).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$procdff$15446 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S_2.TMRCMP1).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$procdff$15445 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S_2.TMRCMP2).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$procdff$15444 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S_2.TMREN).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procdff$15433 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$0\clkdiv[31:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S3.clkdiv).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procdff$15432 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$0\TMR[31:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S3.TMR).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procdff$15431 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$0\TMROV[0:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S3.TMROV).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procdff$15436 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$0\clkdiv[31:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S2.clkdiv).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procdff$15435 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$0\TMR[31:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S2.TMR).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procdff$15434 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$0\pwm[0:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S2.pwm).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.\sro[0].$procdff$15283 ($adff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.sro[0].datao [6:0] \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.sro[0].dout_s }, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.sro[0].datao).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.\sri[0].$procdff$15362 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.\sri[0].$0\sr_reg[7:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.sri[0].sr_reg).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procdff$15380 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.stop, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.stop_s).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procdff$15379 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$0\shift_count[4:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.shift_count).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procdff$15376 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14369_Y, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.sclk).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procdff$15375 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$0\csb[0:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.csb).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procdff$15374 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$0\busy[0:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.busy).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procdff$15373 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$0\done[0:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL.done).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$procdff$15430 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [1:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CTRL_REG).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$procdff$15429 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [9:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_CFG_REG).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$procdff$15428 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [7:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.SPI_DATAi_REG).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$procdff$15427 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$0\DONE[0:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S1.DONE).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procdff$15421 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$0\cnt[15:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.cnt).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procdff$15416 ($adff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.fSDA [1:0] \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.cSDA [1] }, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.fSDA).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procdff$15415 ($adff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.fSCL [1:0] \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.cSCL [1] }, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.fSCL).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procdff$15407 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.core_cmd [3], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.cmd_stop).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procdff$15405 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.sSDA, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.dout).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procdff$15404 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.c_state).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procdff$15403 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$0\sda_chk[0:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.sda_chk).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procdff$15402 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$0\sda_oen[0:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.sda_oen).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procdff$15401 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$0\scl_oen[0:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.bit_controller.scl_oen).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procdff$15399 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\sr[7:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.sr).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procdff$15398 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\dcnt[2:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.dcnt).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procdff$15393 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$0\ack_out[0:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.byte_controller.ack_out).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procdff$15390 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [7:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.txr).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procdff$15389 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [7:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.ctr).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procdff$15388 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [7:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.prer [15:8]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procdff$15388 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [7:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.prer [7:0]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procdff$15387 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [3], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [3]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procdff$15387 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$0\cr[7:0] [7:4], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [7:4]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procdff$15387 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$0\cr[7:0] [2:0], Q = \core.ahb_sys_0_uut.apb_sys_inst_0.S0.i2c.cr [2:0]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procdff$15470 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWRITE, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.last_HWRITE).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procdff$15469 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.HADDR, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.last_HADDR).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procdff$15466 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.HADDR_Mux, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.PADDR).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procdff$15464 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.PWRITE_next, Q = \core.ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.PWRITE).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S_3.$procdff$15448 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [3:0], Q = \core.ahb_sys_0_uut.S_3.db_reg).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S_2.$procdff$15458 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [15:0], Q = \core.ahb_sys_0_uut.S_2.WGPIODOUT).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S_2.$procdff$15457 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [15:0], Q = \core.ahb_sys_0_uut.S_2.WGPIOPU).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S_2.$procdff$15456 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [15:0], Q = \core.ahb_sys_0_uut.S_2.WGPIOPD).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S_2.$procdff$15455 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [15:0], Q = \core.ahb_sys_0_uut.S_2.WGPIODIR).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S1.$procdff$15478 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [31:24], Q = \core.ahb_sys_0_uut.S1.buf_data [31:24]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S1.$procdff$15477 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [23:16], Q = \core.ahb_sys_0_uut.S1.buf_data [23:16]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S1.$procdff$15476 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [15:8], Q = \core.ahb_sys_0_uut.S1.buf_data [15:8]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S1.$procdff$15475 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.HWDATA [7:0], Q = \core.ahb_sys_0_uut.S1.buf_data [7:0]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S1.$procdff$15474 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.buf_we_nxt, Q = \core.ahb_sys_0_uut.S1.buf_we).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S1.$procdff$15473 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.HADDR [13:2], Q = \core.ahb_sys_0_uut.S1.buf_addr).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S1.$procdff$15472 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S1.buf_hit_nxt, Q = \core.ahb_sys_0_uut.S1.buf_hit).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15257 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[31]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15256 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[30]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15255 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[29]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15254 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[28]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15253 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[27]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15252 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[26]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15251 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[25]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15250 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[24]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15249 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[23]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15248 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[22]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15247 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[21]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15246 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[20]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15245 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[19]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15244 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[18]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15243 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[17]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15242 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[16]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15241 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[15]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15240 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[14]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15239 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[13]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15238 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[12]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15237 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[11]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15236 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[10]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15235 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[9]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15234 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[8]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15233 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[7]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15232 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[6]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15231 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[5]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15230 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[4]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15229 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[3]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15228 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[2]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15227 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[1]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15226 ($dff) from module user_project_wrapper (D = { \core.ahb_sys_0_uut.S0.fData1 \core.ahb_sys_0_uut.S0.fData0 }, Q = \core.ahb_sys_0_uut.S0.CD[0]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15225 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[31]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15224 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[30]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15223 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[29]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15222 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[28]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15221 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[27]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15220 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[26]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15219 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[25]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15218 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[24]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15217 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[23]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15216 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[22]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15215 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[21]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15214 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[20]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15213 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[19]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15212 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[18]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15211 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[17]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15210 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[16]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15209 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[15]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15208 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[14]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15207 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[13]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15206 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[12]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15205 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[11]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15204 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[10]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15203 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[9]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15202 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[8]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15201 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[7]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15200 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[6]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15199 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[5]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15198 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[4]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15197 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[3]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15196 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[2]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15195 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[1]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15194 ($dff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.APhase_HADDR [23:8], Q = \core.ahb_sys_0_uut.S0.CT[0]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15191 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\S0.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4194_Y, Q = \core.ahb_sys_0_uut.S0.CV).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15190 ($adff) from module user_project_wrapper (D = \core.ahb_sys_0_uut.S0.HADDR, Q = \core.ahb_sys_0_uut.S0.APhase_HADDR).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15189 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\S0.$0\pending_flag[0:0], Q = \core.ahb_sys_0_uut.S0.pending_flag).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15188 ($adff) from module user_project_wrapper (D = 1'0, Q = \core.ahb_sys_0_uut.S0.start).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15187 ($adff) from module user_project_wrapper (D = $flatten\core.\ahb_sys_0_uut.\S0.$0\HREADYOUT[0:0], Q = \core.ahb_sys_0_uut.S0.HREADYOUT).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15180 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData1 [3:0]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15180 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData1 [7:4]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15180 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData1 [11:8]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15180 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData1 [15:12]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15180 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData1 [19:16]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15180 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData1 [23:20]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15180 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData1 [27:24]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15180 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData1 [31:28]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15179 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData0 [31:28]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15179 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData0 [3:0]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15179 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData0 [7:4]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15179 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData0 [11:8]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15179 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData0 [15:12]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15179 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData0 [19:16]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15179 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData0 [23:20]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\S0.$procdff$15179 ($adff) from module user_project_wrapper (D = \io_in [3:0], Q = \core.ahb_sys_0_uut.S0.fData0 [27:24]).
Adding EN signal on $flatten\core.\ahb_sys_0_uut.\AHB.$procdff$15454 ($adff) from module user_project_wrapper (D = { 1'0 \core.ahb_sys_0_uut.S0.HADDR [31:24] }, Q = \core.ahb_sys_0_uut.AHB.APAGE).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$16721 ($adffe) from module user_project_wrapper.

57.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 299 unused cells and 378 unused wires.
<suppressed ~311 debug messages>

57.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~54 debug messages>

57.9.9. Rerunning OPT passes. (Maybe there is more to do..)

57.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~323 debug messages>

57.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13347: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13477: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13563: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13611: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13788: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13834: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13880: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $auto$opt_reduce.cc:134:opt_mux$16723 $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13926: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13971: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 9 changes.

57.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~285 debug messages>
Removed a total of 95 cells.

57.9.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16159 ($adffe) from module user_project_wrapper.

57.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 6 unused cells and 114 unused wires.
<suppressed ~20 debug messages>

57.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~5 debug messages>

57.9.16. Rerunning OPT passes. (Maybe there is more to do..)

57.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~323 debug messages>

57.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.9.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16149 ($dffe) from module user_project_wrapper.
Adding SRST signal on $auto$opt_dff.cc:764:run$16147 ($dffe) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$16145 ($dffe) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0], rval = 1'0).

57.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 3 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

57.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

57.9.23. Rerunning OPT passes. (Maybe there is more to do..)

57.9.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~321 debug messages>

57.9.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.9.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.9.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$16724 ($sdffce) from module user_project_wrapper.
Adding SRST signal on $auto$opt_dff.cc:702:run$16163 ($sdffce) from module user_project_wrapper (D = $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$and$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:66$5666_Y, Q = \core.ibex.core.if_stage_i.instr_fetch_err_plus2_o, rval = 1'0).

57.9.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

57.9.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~3 debug messages>

57.9.30. Rerunning OPT passes. (Maybe there is more to do..)

57.9.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~320 debug messages>

57.9.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.9.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.9.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$16725 ($sdffce) from module user_project_wrapper.

57.9.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

57.9.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~7 debug messages>

57.9.37. Rerunning OPT passes. (Maybe there is more to do..)

57.9.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~318 debug messages>

57.9.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.9.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.9.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$16728 ($sdffce) from module user_project_wrapper.

57.9.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

57.9.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~1 debug messages>

57.9.44. Rerunning OPT passes. (Maybe there is more to do..)

57.9.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~318 debug messages>

57.9.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.9.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.9.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16164 ($dffe) from module user_project_wrapper.

57.9.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

57.9.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~19 debug messages>

57.9.51. Rerunning OPT passes. (Maybe there is more to do..)

57.9.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~317 debug messages>

57.9.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.9.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

57.9.55. Executing OPT_DFF pass (perform DFF optimizations).

57.9.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

57.9.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~3 debug messages>

57.9.58. Rerunning OPT passes. (Maybe there is more to do..)

57.9.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~315 debug messages>

57.9.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.9.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.9.62. Executing OPT_DFF pass (perform DFF optimizations).

57.9.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

57.9.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

57.9.65. Rerunning OPT passes. (Maybe there is more to do..)

57.9.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~315 debug messages>

57.9.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.9.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.9.69. Executing OPT_DFF pass (perform DFF optimizations).

57.9.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

57.9.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

57.9.72. Finished OPT passes. (There is nothing left to do.)

57.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5037 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5038 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5039 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5040 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5041 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5042 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5043 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5044 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5045 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5046 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5047 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5048 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5049 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5050 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5051 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5052 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:580$4901 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:581$4902 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:582$4903 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:583$4904 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:584$4905 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:585$4906 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:586$4907 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:587$4908 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:588$4909 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:589$4910 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:590$4911 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:591$4912 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:592$4913 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:593$4914 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:594$4915 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:595$4916 (core.ibex.core.cs_registers_i.pmp_addr_rdata).
Removed top 11 address bits (of 22) from memory read port user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memrd$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:14$4143 (core.openstriVe_soc_mem_Sys0_S1.mem).
Removed top 11 address bits (of 22) from memory write port user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4144 (core.openstriVe_soc_mem_Sys0_S1.mem).
Removed top 11 address bits (of 22) from memory write port user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4145 (core.openstriVe_soc_mem_Sys0_S1.mem).
Removed top 11 address bits (of 22) from memory write port user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4146 (core.openstriVe_soc_mem_Sys0_S1.mem).
Removed top 11 address bits (of 22) from memory write port user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4147 (core.openstriVe_soc_mem_Sys0_S1.mem).
Removed top 5 bits (of 7) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16200 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16206 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16289 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16343 ($ne).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16358 ($ne).
Removed top 2 bits (of 17) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16385 ($ne).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16392 ($ne).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16401 ($ne).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16408 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16443 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16667 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16669 ($ne).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15701 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15690 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15940 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15936 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15932 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15928 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15924 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15914 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15885 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15870 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15848 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16190 ($ne).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16174 ($ne).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15725 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15737 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$16074 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15742 ($eq).
Removed top 7 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ibex.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:63$4093 ($add).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:147$4099 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:148$4100 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:148$4102 ($mux).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:150$4103 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:151$4106 ($mux).
Removed top 1 bits (of 3) from mux cell user_project_wrapper.$flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:160$4119 ($mux).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:163$4122 ($mux).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.$procmux$7552_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.$procmux$7553_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell user_project_wrapper.$flatten\core.\ibex.$procmux$7555 ($pmux).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.$procmux$7558_CMP0 ($eq).
Removed top 2 bits (of 5) from mux cell user_project_wrapper.$flatten\core.\ibex.$procmux$7569 ($mux).
Removed top 3 bits (of 5) from mux cell user_project_wrapper.$flatten\core.\ibex.$procmux$7579 ($mux).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.$procmux$7585_CMP0 ($eq).
Removed top 1 bits (of 5) from mux cell user_project_wrapper.$flatten\core.\ibex.$procmux$7592 ($mux).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4608 ($eq).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4610 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4612 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4614 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4616 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4618 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4620 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4622 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4624 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4626 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4628 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4630 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4632 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4634 ($eq).
Removed top 21 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$shiftx$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:0$4670 ($shiftx).
Removed top 21 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$shiftx$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:0$4673 ($shiftx).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$shl$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4981 ($shl).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$and$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4983 ($and).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:791$5000 ($eq).
Removed top 1 bits (of 18) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$and$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:802$5005 ($and).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$12492 ($mux).
Removed top 1 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13057_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13294 ($mux).
Removed top 29 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13297 ($mux).
Removed top 30 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13315 ($mux).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP2 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP3 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP4 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP5 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP6 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP7 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP8 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP9 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP10 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP11 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP12 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP13 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP14 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP15 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP16 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP17 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP18 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP19 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP20 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP21 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP22 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP23 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP24 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP25 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP26 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP27 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CMP28 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13375_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13376_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13377_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13378_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13467_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13677_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13678_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13679_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13680_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13681_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13682_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13683_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13684_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13685_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13686_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13687_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13688_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13689_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13690_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13691_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$14022 ($pmux).
Removed top 1 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$14197_CMP0 ($eq).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.\mcycle_counter_i.$procmux$7626 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.\mcycle_counter_i.$procmux$7623 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.\mcycle_counter_i.$procmux$7614 ($mux).
Removed top 63 bits (of 64) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.\mcycle_counter_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:31$5636 ($add).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.\minstret_counter_i.$procmux$7626 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.\minstret_counter_i.$procmux$7623 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.\minstret_counter_i.$procmux$7614 ($mux).
Removed top 63 bits (of 64) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.\minstret_counter_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:31$5636 ($add).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:225$2655 ($eq).
Removed top 1 bits (of 3) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:256$2661 ($mux).
Removed top 1 bits (of 3) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:259$2662 ($mux).
Removed top 1 bits (of 3) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:278$2667 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7922 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7940 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7953 ($mux).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7956_CMP0 ($eq).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7960 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7982 ($mux).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7988_CMP0 ($eq).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7993 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8036 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8044 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8053 ($mux).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8056_CMP0 ($eq).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8062 ($mux).
Removed top 1 bits (of 3) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8091 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8104 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8142 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8152 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8202 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8239 ($pmux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8314_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8379_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8407 ($pmux).
Removed top 1 bits (of 4) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8420 ($pmux).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15811 ($eq).
Removed top 2 bits (of 34) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_ex_block.v:384$5078 ($mux).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7647_CMP1 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7647_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7646_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7645_CMP4 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7645_CMP3 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7645_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7645_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7643_CMP5 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7643_CMP4 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7643_CMP3 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7643_CMP2 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7643_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7643_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7642_CMP3 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7642_CMP2 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7642_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7642_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:483$5613 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:483$5612 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:482$5610 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:482$5609 ($eq).
Removed top 1 bits (of 33) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$sshr$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:454$5602 ($sshr).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:442$5597 ($eq).
Removed top 26 bits (of 32) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:422$5589 ($sub).
Removed top 27 bits (of 32) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:422$5589 ($sub).
Removed top 5 bits (of 6) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:422$5589 ($sub).
Removed top 1 bits (of 34) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:364$5574 ($add).
Removed top 1 bits (of 34) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:364$5574 ($add).
Removed top 1 bits (of 34) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:364$5574 ($add).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7905 ($mux).
Removed top 1 bits (of 34) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7789 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7768 ($mux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16105 ($ne).
Removed top 1 bits (of 35) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5525 ($add).
Removed top 1 bits (of 35) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5525 ($add).
Removed top 1 bits (of 35) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5525 ($add).
Removed top 18 bits (of 35) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5524 ($mul).
Removed top 18 bits (of 35) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5524 ($mul).
Removed top 1 bits (of 35) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5524 ($mul).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:677$5520 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:675$5519 ($mux).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:659$5513 ($eq).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:614$5498 ($sub).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$shl$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:597$5487 ($shl).
Removed top 1 bits (of 33) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:596$5485 ($or).
Removed top 1 bits (of 33) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:596$5485 ($or).
Removed top 1 bits (of 33) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:596$5485 ($or).
Removed top 27 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:615$5095 ($mux).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:760$5133 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:760$5134 ($eq).
Removed top 1 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5147 ($eq).
Removed top 1 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5148 ($eq).
Removed top 1 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5150 ($eq).
Removed top 1 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:764$5152 ($eq).
Removed top 29 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:668$5198 ($mux).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$procmux$11618_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$procmux$11619_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$procmux$11620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$procmux$12087_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9219_CMP3 ($eq).
Removed top 11 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9030_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9029_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$9027_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8975_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8917_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8905_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8904_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8855 ($mux).
Removed top 1 bits (of 3) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8747 ($mux).
Removed top 2 bits (of 3) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8691 ($mux).
Removed top 1 bits (of 7) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8681_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8665_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8664_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8625_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8555_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8549_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8548_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8547_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8546_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8545_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8544_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8543_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8542_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8541_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8540_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8539_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8538_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8537_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8536_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8535_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8534_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8477_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8475_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_decoder.v:923$5466 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:218:make_patterns_logic$16188 ($ne).
Removed top 3 bits (of 4) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11263 ($mux).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11109_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11086_CMP0 ($eq).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11083 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11071 ($mux).
Removed top 2 bits (of 4) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11060 ($mux).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11030_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10835_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10636_CMP0 ($eq).
Removed top 3 bits (of 6) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10622 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10556 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10478 ($mux).
Removed top 3 bits (of 6) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10292 ($mux).
Removed top 4 bits (of 6) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10256 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10105 ($mux).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10009_CMP0 ($eq).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9988 ($mux).
Removed top 2 bits (of 4) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9943 ($mux).
Removed top 4 bits (of 6) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:775$5411 ($mux).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$ne$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:487$5340 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.$procmux$11601_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.$procmux$11602_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.$procmux$11603_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.$procmux$11607_CMP0 ($eq).
Removed top 3 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14620 ($mux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14577_CMP1 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14552_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14545_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14544_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14543_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14522_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14522_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14505_CMP0 ($eq).
Removed top 7 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14456 ($mux).
Removed top 11 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14410 ($mux).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_compressed_decoder.v:343$717 ($eq).
Removed top 29 bits (of 31) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:88$5684 ($add).
Removed top 29 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:145$5284 ($add).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\gen_regfile_ff.register_file_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_register_file_ff.v:41$4606 ($eq).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7501 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7503 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7505 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7507 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7513 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7515 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7517 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7519 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7525 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7527 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7529 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7531 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7537 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7539 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7541 ($mux).
Removed cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7543 ($mux).
Removed top 11 bits (of 22) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15264 ($dff).
Removed top 24 bits (of 32) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15265 ($dff).
Removed top 7 bits (of 8) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff).
Removed top 11 bits (of 22) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15267 ($dff).
Removed top 16 bits (of 32) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15268 ($dff).
Removed top 7 bits (of 8) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff).
Removed top 11 bits (of 22) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15270 ($dff).
Removed top 8 bits (of 32) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff).
Removed top 7 bits (of 8) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff).
Removed top 11 bits (of 22) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15273 ($dff).
Removed top 7 bits (of 8) from FF cell user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5754_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5755_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5756_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5757_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5758_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5759_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5760_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5761_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5762_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5763_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5764_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5765_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5766_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5767_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5771_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5772_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5773_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5774_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5775_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5776_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5777_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5778_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5779_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5780_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5781_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5782_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5783_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5784_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5785_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5786_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5787_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5788_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5789_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5790_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5791_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5792_CMP0 ($eq).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6157 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6151 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6142 ($mux).
Removed top 1 bits (of 2) from mux cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6121 ($mux).
Removed top 1 bits (of 2) from mux cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6115 ($mux).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6106_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6093_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6075_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6056_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6040_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6023_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$6009_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5994_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5982_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5972_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5961_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5953_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5944_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5938_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5931_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5927_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5890_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5889_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5888_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5887_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5886_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5885_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5884_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5883_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5882_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5881_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5880_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5879_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5878_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5877_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5876_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5824_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5823_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5822_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5821_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5820_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5819_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5818_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5817_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5816_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5815_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5814_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5813_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5812_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5811_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$procmux$5810_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:208$4218 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:146$4210 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:111$4199 ($eq).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$shl$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:0$4191 ($shl).
Removed top 1 bits (of 12) from mux cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S1.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBSRAM.v:69$16 ($mux).
Removed top 19 bits (of 22) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$145 ($eq).
Removed top 20 bits (of 22) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$144 ($eq).
Removed top 20 bits (of 22) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$143 ($eq).
Removed top 21 bits (of 22) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$142 ($eq).
Removed top 17 bits (of 20) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:142$137 ($eq).
Removed top 18 bits (of 20) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:131$133 ($eq).
Removed top 18 bits (of 20) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:120$129 ($eq).
Removed top 19 bits (of 20) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:109$125 ($eq).
Removed top 1 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\AHB.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:55$162 ($eq).
Removed top 1 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\AHB.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:54$161 ($eq).
Removed top 1 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\AHB.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:53$160 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\AHB.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:52$159 ($eq).
Removed top 1 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\AHB.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:47$157 ($eq).
Removed top 1 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\AHB.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:46$156 ($eq).
Removed top 1 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\AHB.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:45$155 ($eq).
Removed top 2 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\AHB.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_bus0.v:44$154 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_bus0.v:154$4310 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_bus0.v:153$4311 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_bus0.v:152$4312 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_bus0.v:151$4313 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_bus0.v:150$4314 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_bus0.v:149$4315 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_bus0.v:148$4316 ($eq).
Removed top 24 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$and$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_bus0.v:218$4437 ($and).
Removed top 15 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:107$246 ($eq).
Removed top 11 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:120$250 ($eq).
Removed top 16 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$258 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:42$444 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:53$446 ($add).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procmux$15065 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procmux$15070 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procmux$15075 ($mux).
Removed top 15 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:106$222 ($eq).
Removed top 17 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:107$223 ($eq).
Removed top 16 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:108$224 ($eq).
Removed top 14 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$225 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:35$437 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:46$439 ($add).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procmux$15080 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procmux$15085 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procmux$15090 ($mux).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:73$4469 ($add).
Removed top 24 bits (of 32) from port Y of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:73$4469 ($add).
Removed top 24 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:122$482 ($mux).
Removed top 22 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:121$483 ($mux).
Removed top 22 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:120$484 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$procmux$15054 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.\sri[0].$procmux$14299 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14401 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14399 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14387 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14385 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14383 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14376 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14374 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14349 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14347 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$procmux$14344 ($mux).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:168$4480 ($add).
Removed top 27 bits (of 32) from port Y of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:168$4480 ($add).
Removed top 28 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$ge$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:97$4473 ($ge).
Removed top 1 bits (of 8) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:74$4471 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:563$558 ($sub).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15790 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$15782 ($eq).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14853 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14855 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14904 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$procmux$14909 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$15043 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$15018 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14996 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14973 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14949 ($mux).
Removed top 4 bits (of 18) from mux cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14943 ($pmux).
Removed top 17 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14941_CMP0 ($eq).
Removed top 16 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14940_CMP0 ($eq).
Removed top 15 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14939_CMP0 ($eq).
Removed top 14 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14938_CMP0 ($eq).
Removed top 12 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14936_CMP0 ($eq).
Removed top 11 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14935_CMP0 ($eq).
Removed top 10 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14934_CMP0 ($eq).
Removed top 8 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14932_CMP0 ($eq).
Removed top 7 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14931_CMP0 ($eq).
Removed top 6 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14930_CMP0 ($eq).
Removed top 4 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14928_CMP0 ($eq).
Removed top 3 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14927_CMP0 ($eq).
Removed top 2 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14926_CMP0 ($eq).
Removed top 1 bits (of 18) from mux cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14924 ($pmux).
Removed top 13 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14918_CMP0 ($eq).
Removed top 9 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14917_CMP0 ($eq).
Removed top 5 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14916_CMP0 ($eq).
Removed top 1 bits (of 18) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14915_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:155$511 ($sub).
Removed top 18 bits (of 32) from port Y of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:155$511 ($sub).
Removed top 15 bits (of 16) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:128$504 ($sub).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procmux$14711 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procmux$14706 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procmux$14696 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$procmux$14693 ($mux).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:754$573 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:753$571 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:753$569 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:752$567 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:752$565 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:751$563 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:157$95 ($eq).
Removed top 1 bits (of 2) from mux cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$15135 ($mux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$15159_CMP0 ($eq).
Removed top 8 bits (of 32) from FF cell user_project_wrapper.$auto$opt_dff.cc:764:run$16452 ($adffe).
Removed top 1 bits (of 3) from mux cell user_project_wrapper.$flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:161$4118 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$12565 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$12650 ($mux).
Removed cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$12689 ($mux).
Removed top 29 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13063 ($mux).
Removed top 29 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$procmux$13071 ($mux).
Removed top 8 bits (of 32) from mux cell user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHB_2_APB.v:157$96 ($mux).
Removed top 8 bits (of 32) from FF cell user_project_wrapper.$auto$opt_dff.cc:764:run$16451 ($adffe).
Removed top 29 bits (of 32) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4984 ($or).
Removed top 29 bits (of 32) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4984 ($or).
Removed top 29 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4984 ($or).
Removed top 29 bits (of 32) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$shl$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4981 ($shl).
Removed top 29 bits (of 32) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$and$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4983 ($and).
Removed top 29 bits (of 32) from port B of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$and$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4983 ($and).
Removed top 29 bits (of 32) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4982 ($not).
Removed top 29 bits (of 32) from port A of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4982 ($not).
Removed top 29 bits (of 32) from port Y of cell user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$shl$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4980 ($shl).
Removed top 1 bits (of 2) from wire user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$3\next_state[1:0].
Removed top 1 bits (of 2) from wire user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\S0.$4\next_state[1:0].
Removed top 1 bits (of 2) from wire user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$2\NextState[1:0].
Removed top 1 bits (of 18) from wire user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14924_Y.
Removed top 4 bits (of 18) from wire user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14943_Y.
Removed top 18 bits (of 32) from wire user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:155$511_Y.
Removed top 22 bits (of 32) from wire user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:121$483_Y.
Removed top 24 bits (of 32) from wire user_project_wrapper.$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/apb2spi.v:122$482_Y.
Removed top 1 bits (of 5) from wire user_project_wrapper.$flatten\core.\ibex.$2\nstate[4:0].
Removed top 3 bits (of 5) from wire user_project_wrapper.$flatten\core.\ibex.$3\nstate[4:0].
Removed top 1 bits (of 3) from wire user_project_wrapper.$flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:161$4118_Y.
Removed top 23 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$1\dcsr_d[31:0].
Removed top 29 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$2$mem2reg_rd$\mhpmevent$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:613$4859_DATA[31:0]$4921.
Removed top 23 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$2\dcsr_d[31:0].
Removed top 29 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$2\mhpmcounter_we[31:0].
Removed top 29 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$2\mhpmcounterh_we[31:0].
Removed top 29 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$and$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4983_Y.
Removed top 29 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4982_Y.
Removed top 29 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\cs_registers_i.$shl$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$4980_Y.
Removed top 27 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\alu_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:422$5589_Y.
Removed top 1 bits (of 34) from wire user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$3\op_remainder_d[33:0].
Removed top 1 bits (of 35) from wire user_project_wrapper.$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5524_Y.
Removed top 29 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:668$5198_Y.
Removed top 3 bits (of 4) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$14\mfip_id[3:0].
Removed top 2 bits (of 4) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$17\ctrl_fsm_ns[3:0].
Removed top 2 bits (of 4) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0].
Removed top 3 bits (of 6) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$6\exc_cause_o[5:0].
Removed top 4 bits (of 6) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$9\exc_cause_o[5:0].
Removed top 3 bits (of 6) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10292_Y.
Removed top 4 bits (of 6) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:775$5411_Y.
Removed top 2 bits (of 3) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$2\imm_b_mux_sel_o[2:0].
Removed top 1 bits (of 3) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$4\imm_b_mux_sel_o[2:0].
Removed top 2 bits (of 3) from wire user_project_wrapper.$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$5\imm_b_mux_sel_o[2:0].
Removed top 11 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$11\instr_o[31:0].
Removed top 7 bits (of 32) from wire user_project_wrapper.$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$9\instr_o[31:0].
Removed top 1 bits (of 3) from wire user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$2\ls_fsm_ns[2:0].
Removed top 1 bits (of 4) from wire user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$3\data_be[3:0].
Removed top 1 bits (of 3) from wire user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$3\ls_fsm_ns[2:0].
Removed top 1 bits (of 4) from wire user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$4\data_be[3:0].
Removed top 1 bits (of 3) from wire user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:256$2661_Y.
Removed top 1 bits (of 3) from wire user_project_wrapper.$flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:259$2662_Y.
Removed top 11 bits (of 22) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_ADDR[21:0]$4130.
Removed top 24 bits (of 32) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_DATA[31:0]$4131.
Removed top 24 bits (of 32) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN[31:0]$4132.
Removed top 11 bits (of 22) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_ADDR[21:0]$4133.
Removed top 16 bits (of 32) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_DATA[31:0]$4134.
Removed top 11 bits (of 22) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_ADDR[21:0]$4136.
Removed top 8 bits (of 32) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_DATA[31:0]$4137.
Removed top 11 bits (of 22) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$0$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_ADDR[21:0]$4139.
Removed top 11 bits (of 22) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_ADDR.
Removed top 24 bits (of 32) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_DATA.
Removed top 11 bits (of 22) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_ADDR.
Removed top 24 bits (of 32) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7497_Y.
Removed top 24 bits (of 32) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7501_Y.
Removed top 11 bits (of 22) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7505_Y.
Removed top 16 bits (of 32) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7513_Y.
Removed top 11 bits (of 22) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7517_Y.
Removed top 8 bits (of 32) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7521_Y.
Removed top 8 bits (of 32) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7525_Y.
Removed top 11 bits (of 22) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7529_Y.
Removed top 11 bits (of 22) from wire user_project_wrapper.$flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7541_Y.

57.11. Executing PEEPOPT pass (run peephole optimizers).

57.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 1 unused cells and 143 unused wires.
<suppressed ~2 debug messages>

57.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_project_wrapper:
  creating $macc model for $flatten\core.\ahb_sys_0_uut.\S0.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:237$4226 ($add).
  creating $macc model for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:563$558 ($sub).
  creating $macc model for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:128$504 ($sub).
  creating $macc model for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:155$511 ($sub).
  creating $macc model for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:168$4480 ($add).
  creating $macc model for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:73$4469 ($add).
  creating $macc model for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:35$437 ($add).
  creating $macc model for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:46$439 ($add).
  creating $macc model for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:42$444 ($add).
  creating $macc model for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:53$446 ($add).
  creating $macc model for $flatten\core.\ibex.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:63$4093 ($add).
  creating $macc model for $flatten\core.\ibex.\core.\cs_registers_i.\mcycle_counter_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:31$5636 ($add).
  creating $macc model for $flatten\core.\ibex.\core.\cs_registers_i.\minstret_counter_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:31$5636 ($add).
  creating $macc model for $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:364$5574 ($add).
  creating $macc model for $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:422$5589 ($sub).
  creating $macc model for $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5525 ($add).
  creating $macc model for $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5524 ($mul).
  creating $macc model for $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:614$5498 ($sub).
  creating $macc model for $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:145$5284 ($add).
  creating $macc model for $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:88$5684 ($add).
  merging $macc model for $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5524 into $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5525.
  creating $alu model for $macc $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:145$5284.
  creating $alu model for $macc $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:614$5498.
  creating $alu model for $macc $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:88$5684.
  creating $alu model for $macc $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:422$5589.
  creating $alu model for $macc $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:364$5574.
  creating $alu model for $macc $flatten\core.\ibex.\core.\cs_registers_i.\minstret_counter_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:31$5636.
  creating $alu model for $macc $flatten\core.\ibex.\core.\cs_registers_i.\mcycle_counter_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:31$5636.
  creating $alu model for $macc $flatten\core.\ibex.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:63$4093.
  creating $alu model for $macc $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:53$446.
  creating $alu model for $macc $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:42$444.
  creating $alu model for $macc $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:46$439.
  creating $alu model for $macc $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:35$437.
  creating $alu model for $macc $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:73$4469.
  creating $alu model for $macc $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:168$4480.
  creating $alu model for $macc $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:155$511.
  creating $alu model for $macc $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:128$504.
  creating $alu model for $macc $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:563$558.
  creating $alu model for $macc $flatten\core.\ahb_sys_0_uut.\S0.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:237$4226.
  creating $macc cell for $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5525: $auto$alumacc.cc:365:replace_macc$16790
  creating $alu model for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$ge$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:97$4473 ($ge): new $alu
  creating $alu model for $flatten\core.\ibex.\core.\cs_registers_i.$gt$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:536$4878 ($gt): new $alu
  creating $alu cell for $flatten\core.\ibex.\core.\cs_registers_i.$gt$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:536$4878: $auto$alumacc.cc:485:replace_alu$16793
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$ge$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:97$4473: $auto$alumacc.cc:485:replace_alu$16804
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\S0.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:237$4226: $auto$alumacc.cc:485:replace_alu$16813
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:563$558: $auto$alumacc.cc:485:replace_alu$16816
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:128$504: $auto$alumacc.cc:485:replace_alu$16819
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/i2c.v:155$511: $auto$alumacc.cc:485:replace_alu$16822
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:168$4480: $auto$alumacc.cc:485:replace_alu$16825
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\SPI_CTRL.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/spi_master.v:73$4469: $auto$alumacc.cc:485:replace_alu$16828
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:35$437: $auto$alumacc.cc:485:replace_alu$16831
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/PWM.v:46$439: $auto$alumacc.cc:485:replace_alu$16834
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:42$444: $auto$alumacc.cc:485:replace_alu$16837
  creating $alu cell for $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/TIMER32.v:53$446: $auto$alumacc.cc:485:replace_alu$16840
  creating $alu cell for $flatten\core.\ibex.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:63$4093: $auto$alumacc.cc:485:replace_alu$16843
  creating $alu cell for $flatten\core.\ibex.\core.\cs_registers_i.\mcycle_counter_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:31$5636: $auto$alumacc.cc:485:replace_alu$16846
  creating $alu cell for $flatten\core.\ibex.\core.\cs_registers_i.\minstret_counter_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_counter.v:31$5636: $auto$alumacc.cc:485:replace_alu$16849
  creating $alu cell for $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:364$5574: $auto$alumacc.cc:485:replace_alu$16852
  creating $alu cell for $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:422$5589: $auto$alumacc.cc:485:replace_alu$16855
  creating $alu cell for $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:88$5684: $auto$alumacc.cc:485:replace_alu$16858
  creating $alu cell for $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$sub$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:614$5498: $auto$alumacc.cc:485:replace_alu$16861
  creating $alu cell for $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:145$5284: $auto$alumacc.cc:485:replace_alu$16864
  created 20 $alu and 1 $macc cells.

57.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module user_project_wrapper that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$shl$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:597$5487 ($shl):
    Found 2 activation_patterns using ctrl signal { \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [6] \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [1] \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.is_greater_equal $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:627$5500_Y \core.ibex.core.ex_block_i.alu_i.multdiv_sel_i \core.ibex.core.ex_block_i.div_sel_i }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5524 ($mul):
    Found cell that is never activated: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5524
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$sshr$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:454$5602 ($sshr):
    Found 1 activation_patterns using ctrl signal { $flatten\core.\ibex.\core.\id_stage_i.$procmux$12083_CMP \core.ibex.core.id_stage_i.rf_we_id_o \core.ibex.core.ex_block_i.alu_i.multdiv_sel_i $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$procmux$7645_CTRL }.
    No candidates found.
Removing 1 cells in module user_project_wrapper:
  Removing cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$mul$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:517$5524 ($mul).

57.15. Executing OPT pass (performing simple optimizations).

57.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~3 debug messages>

57.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

57.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~303 debug messages>

57.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13347: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13391: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13435: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13467_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13477: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13522: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $auto$opt_reduce.cc:134:opt_mux$15633 $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13563: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13185_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13611: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13701: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13834: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12533_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13880: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $auto$opt_reduce.cc:134:opt_mux$16723 $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13926: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13971: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13239_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$14063: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13220_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13202_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13169_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13374_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13373_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13372_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13371_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13370_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13369_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13368_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13367_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13366_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13365_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13364_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13363_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13362_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13361_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13360_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13359_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12513_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13114_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13102_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13091_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13081_CMP $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11100: { $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11110_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11108_CMP $auto$opt_reduce.cc:134:opt_mux$16868 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11030_CMP $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10835_CMP $auto$opt_reduce.cc:134:opt_mux$15525 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10009_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11179: { $auto$opt_reduce.cc:134:opt_mux$16870 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10009_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8227: { $flatten\core.\ibex.\core.\load_store_unit_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:325$2685_Y $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8056_CMP $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7988_CMP }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8234: { $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7988_CMP $auto$opt_reduce.cc:134:opt_mux$16872 }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 17 changes.

57.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

57.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15275 ($dff) from module user_project_wrapper (D = $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7533_Y [31], Q = $flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:18$4128_EN [31], rval = 1'0).
Setting constant 1-bit at position 0 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 1 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 2 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 3 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 4 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 5 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 6 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 7 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 8 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 9 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 10 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 11 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 12 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 13 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 14 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 15 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 16 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 17 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 18 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 19 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 20 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 21 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 22 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 23 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15274 ($dff) from module user_project_wrapper.
Adding SRST signal on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15272 ($dff) from module user_project_wrapper (D = $auto$wreduce.cc:454:run$16786 [23], Q = $flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:17$4127_EN [23], rval = 1'0).
Setting constant 1-bit at position 0 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 1 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 2 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 3 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 4 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 5 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 6 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 7 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 8 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 9 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 10 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 11 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 12 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 13 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 14 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 15 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15271 ($dff) from module user_project_wrapper.
Adding SRST signal on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15269 ($dff) from module user_project_wrapper (D = $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procmux$7509_Y [15], Q = $flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:16$4126_EN [15], rval = 1'0).
Setting constant 1-bit at position 0 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15268 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 1 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15268 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 2 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15268 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 3 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15268 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 4 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15268 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 5 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15268 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 6 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15268 ($dff) from module user_project_wrapper.
Setting constant 1-bit at position 7 on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15268 ($dff) from module user_project_wrapper.
Adding SRST signal on $flatten\core.\openstriVe_soc_mem_Sys0_S1.$procdff$15266 ($dff) from module user_project_wrapper (D = $auto$wreduce.cc:454:run$16781 [7], Q = $flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:15$4125_EN [7], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:764:run$16269 ($adffe) from module user_project_wrapper (D = \core.ibex.core.cs_registers_i.debug_cause_i, Q = \core.ibex.core.cs_registers_i.u_dcsr_csr.rdata_q [8:6]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16128 ($adffe) from module user_project_wrapper.

57.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 7 unused cells and 24 unused wires.
<suppressed ~8 debug messages>

57.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~6 debug messages>

57.15.9. Rerunning OPT passes. (Maybe there is more to do..)

57.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~305 debug messages>

57.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8234: $auto$opt_reduce.cc:134:opt_mux$16881
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16880: { $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7988_CMP $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7925_CMP $flatten\core.\ibex.\core.\load_store_unit_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:325$2685_Y }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 2 changes.

57.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

57.15.13. Executing OPT_DFF pass (perform DFF optimizations).

57.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 1 unused cells and 10 unused wires.
<suppressed ~2 debug messages>

57.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

57.15.16. Rerunning OPT passes. (Maybe there is more to do..)

57.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~305 debug messages>

57.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8285: $auto$opt_reduce.cc:134:opt_mux$16883
  Optimizing cells in module \user_project_wrapper.
Performed a total of 1 changes.

57.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

57.15.20. Executing OPT_DFF pass (perform DFF optimizations).

57.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

57.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

57.15.23. Rerunning OPT passes. (Maybe there is more to do..)

57.15.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~305 debug messages>

57.15.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.15.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.15.27. Executing OPT_DFF pass (perform DFF optimizations).

57.15.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

57.15.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

57.15.30. Finished OPT passes. (There is nothing left to do.)

57.16. Executing MEMORY pass.

57.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

57.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4144' in module `\user_project_wrapper': merged $dff to cell.
Checking cell `$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4145' in module `\user_project_wrapper': merged $dff to cell.
Checking cell `$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4146' in module `\user_project_wrapper': merged $dff to cell.
Checking cell `$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4147' in module `\user_project_wrapper': merged $dff to cell.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:580$4901' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:581$4902' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:582$4903' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:583$4904' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:584$4905' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:585$4906' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:586$4907' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:587$4908' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:588$4909' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:589$4910' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:590$4911' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:591$4912' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:592$4913' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:593$4914' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:594$4915' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:595$4916' in module `\user_project_wrapper': no (compatible) $dff found.
Checking cell `$flatten\core.\openstriVe_soc_mem_Sys0_S1.$memrd$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:14$4143' in module `\user_project_wrapper': merged data $dff to cell.

57.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 10 unused cells and 11 unused wires.
<suppressed ~11 debug messages>

57.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory user_project_wrapper.core.openstriVe_soc_mem_Sys0_S1.mem by address:
  New clock domain: posedge \wb_clk_i
    Port 0 ($flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4144) has addr \core.openstriVe_soc_mem_Sys0_S1.addr [10:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4145) has addr \core.openstriVe_soc_mem_Sys0_S1.addr [10:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4146) has addr \core.openstriVe_soc_mem_Sys0_S1.addr [10:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4147) has addr \core.openstriVe_soc_mem_Sys0_S1.addr [10:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

57.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

57.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\core.ibex.core.cs_registers_i.pmp_addr_rdata' in module `\user_project_wrapper':
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5037 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5038 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5039 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5040 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5041 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5042 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5043 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5044 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5045 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5046 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5047 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5048 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5049 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5050 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5051 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:0$5052 ($meminit)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:580$4901 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:581$4902 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:582$4903 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:583$4904 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:584$4905 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:585$4906 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:586$4907 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:587$4908 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:588$4909 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:589$4910 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:590$4911 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:591$4912 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:592$4913 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:593$4914 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:594$4915 ($memrd)
  $flatten\core.\ibex.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:595$4916 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\core.openstriVe_soc_mem_Sys0_S1.mem' in module `\user_project_wrapper':
  $flatten\core.\openstriVe_soc_mem_Sys0_S1.$memwr$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:0$4147 ($memwr)
  $flatten\core.\openstriVe_soc_mem_Sys0_S1.$memrd$\mem$/project/openlane/user_project_wrapper/../../verilog/rtl/src/openstriVe_soc_mem.v:14$4143 ($memrd)

57.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

57.18. Executing OPT pass (performing simple optimizations).

57.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~593 debug messages>

57.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

57.18.3. Executing OPT_DFF pass (perform DFF optimizations).

57.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 23 unused cells and 197 unused wires.
<suppressed ~25 debug messages>

57.18.5. Finished fast OPT passes.

57.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \core.ibex.core.cs_registers_i.pmp_addr_rdata in module \user_project_wrapper:
  created 16 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 240 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \core.openstriVe_soc_mem_Sys0_S1.mem in module \user_project_wrapper:
  created 1096 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 2047 $mux cells.
  write interface: 4384 write mux blocks.

57.20. Executing OPT pass (performing simple optimizations).

57.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~2161 debug messages>

57.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4590 debug messages>

57.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\core.\ahb_sys_0_uut.\S0.\init_unit.$procmux$5769:
      Old ports: A=10'1011011111, B=100'0011011111011101111001110111110111110000011111101001111101010100000000010000101001000001011011011110, Y={ \core.ahb_sys_0_uut.S0.fcen_init \core.ahb_sys_0_uut.S0.clken_init \core.ahb_sys_0_uut.S0.fdoe_init \core.ahb_sys_0_uut.S0.fdo_init }
      New ports: A=7'1001111, B=70'0001111010111001011110111000011101001111010100000010001001001011001110, Y={ \core.ahb_sys_0_uut.S0.fcen_init \core.ahb_sys_0_uut.S0.clken_init \core.ahb_sys_0_uut.S0.fdoe_init [1:0] \core.ahb_sys_0_uut.S0.fdo_init [2:0] }
      New connections: { \core.ahb_sys_0_uut.S0.fdoe_init [3:2] \core.ahb_sys_0_uut.S0.fdo_init [3] } = { \core.ahb_sys_0_uut.S0.fdoe_init [0] \core.ahb_sys_0_uut.S0.fdoe_init [0] \core.ahb_sys_0_uut.S0.fdo_init [1] }
    Consolidated identical input bits for $pmux cell $flatten\core.\ahb_sys_0_uut.\S0.\run_unit.$procmux$5737:
      Old ports: A=10'1011011111, B={ 16'0011011111011111 \core.ahb_sys_0_uut.S0.APhase_HADDR [23:20] 6'011111 \core.ahb_sys_0_uut.S0.APhase_HADDR [19:16] 6'011111 \core.ahb_sys_0_uut.S0.APhase_HADDR [15:12] 6'011111 \core.ahb_sys_0_uut.S0.APhase_HADDR [11:8] 6'011111 \core.ahb_sys_0_uut.S0.APhase_HADDR [7:4] 6'011111 \core.ahb_sys_0_uut.S0.APhase_HADDR [3] 63'000011111101001111101010100000000010000101001000001011011011110 }, Y={ \core.ahb_sys_0_uut.S0.fcen_run \core.ahb_sys_0_uut.S0.clken_run \core.ahb_sys_0_uut.S0.fdoe_run \core.ahb_sys_0_uut.S0.fdo_run }
      New ports: A=8'10011111, B={ 12'000111110111 \core.ahb_sys_0_uut.S0.APhase_HADDR [23:20] 4'0111 \core.ahb_sys_0_uut.S0.APhase_HADDR [19:16] 4'0111 \core.ahb_sys_0_uut.S0.APhase_HADDR [15:12] 4'0111 \core.ahb_sys_0_uut.S0.APhase_HADDR [11:8] 4'0111 \core.ahb_sys_0_uut.S0.APhase_HADDR [7:4] 4'0111 \core.ahb_sys_0_uut.S0.APhase_HADDR [3] 51'000011110100111010101000000010010100100010110011110 }, Y={ \core.ahb_sys_0_uut.S0.fcen_run \core.ahb_sys_0_uut.S0.clken_run \core.ahb_sys_0_uut.S0.fdoe_run [1:0] \core.ahb_sys_0_uut.S0.fdo_run }
      New connections: \core.ahb_sys_0_uut.S0.fdoe_run [3:2] = { \core.ahb_sys_0_uut.S0.fdoe_run [0] \core.ahb_sys_0_uut.S0.fdoe_run [0] }
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146:
      Old ports: A=32'11011110101011011011111011101111, B={ 16'0000000000000000 \core.ahb_sys_0_uut.S_2.WGPIODIR }, Y=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y
      New ports: A=17'11011111011101111, B={ 1'0 \core.ahb_sys_0_uut.S_2.WGPIODIR }, Y=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [31:17] = { $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_db_reg.v:97$199:
      Old ports: A=32'11011110101011011011111011101111, B={ 28'0000000000000000000000000000 \core.ahb_sys_0_uut.S_3.db_reg }, Y=\core.ahb_sys_0_uut.AHB.HRDATA_S3
      New ports: A=5'11111, B={ 1'0 \core.ahb_sys_0_uut.S_3.db_reg }, Y={ \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [3:0] }
      New connections: { \core.ahb_sys_0_uut.AHB.HRDATA_S3 [31:6] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [4] } = { \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] \core.ahb_sys_0_uut.AHB.HRDATA_S3 [5] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14943:
      Old ports: A=14'00000000000000, B=56'00000000000001000000001000001000000000000000001000000000, Y=$auto$wreduce.cc:454:run$16733 [13:0]
      New ports: A=4'0000, B=16'0001001010000100, Y={ $auto$wreduce.cc:454:run$16733 [13] $auto$wreduce.cc:454:run$16733 [9] $auto$wreduce.cc:454:run$16733 [5] $auto$wreduce.cc:454:run$16733 [0] }
      New connections: { $auto$wreduce.cc:454:run$16733 [12:10] $auto$wreduce.cc:454:run$16733 [8:6] $auto$wreduce.cc:454:run$16733 [4:1] } = 10'0000000000
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$procmux$14952:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$16732 [16:0] }, B=18'000000000000000000, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0]
      New ports: A=$auto$wreduce.cc:454:run$16732 [16:0], B=17'00000000000000000, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0] [16:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0] [17] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226:
      Old ports: A=32'11011110101011011011111011101111, B={ 31'0000000000000000000000000000000 \core.ahb_sys_0_uut.apb_sys_inst_0.S_2.TMREN }, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y
      New ports: A=2'11, B={ 1'0 \core.ahb_sys_0_uut.apb_sys_inst_0.S_2.TMREN }, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [31:2] = { $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_PWM32.v:109$226_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262:
      Old ports: A=32'11011110101011011011111011101111, B={ 31'0000000000000000000000000000000 \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.IRQEN }, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y
      New ports: A=2'11, B={ 1'0 \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.IRQEN }, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [31:2] = { $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.$procmux$7561:
      Old ports: A=5'10000, B=5'00001, Y=$flatten\core.\ibex.$5\nstate[4:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\core.\ibex.$5\nstate[4:0] [4] $flatten\core.\ibex.$5\nstate[4:0] [0] }
      New connections: $flatten\core.\ibex.$5\nstate[4:0] [3:1] = 3'000
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.$procmux$7569:
      Old ports: A=3'100, B=3'001, Y=$flatten\core.\ibex.$4\nstate[4:0] [2:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\core.\ibex.$4\nstate[4:0] [2] $flatten\core.\ibex.$4\nstate[4:0] [0] }
      New connections: $flatten\core.\ibex.$4\nstate[4:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.$procmux$7592:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$16738 [1:0] }, B=4'1000, Y=$auto$wreduce.cc:454:run$16737 [3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$16738 [1:0] }, B=3'100, Y={ $auto$wreduce.cc:454:run$16737 [3] $auto$wreduce.cc:454:run$16737 [1:0] }
      New connections: $auto$wreduce.cc:454:run$16737 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:158$4114:
      Old ports: A=2'00, B=2'10, Y=$flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:158$4114_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:158$4114_Y [1]
      New connections: $flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:158$4114_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12401:
      Old ports: A={ \core.ibex.core.if_stage_i.pc_id_o [31:1] 1'0 }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Y=$flatten\core.\ibex.\core.\cs_registers_i.$2\exception_pc[31:0]
      New ports: A=\core.ibex.core.if_stage_i.pc_id_o [31:1], B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q, Y=$flatten\core.\ibex.\core.\cs_registers_i.$2\exception_pc[31:0] [31:1]
      New connections: $flatten\core.\ibex.\core.\cs_registers_i.$2\exception_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$14022:
      Old ports: A=3'001, B=6'100000, Y=$auto$wreduce.cc:454:run$16741 [2:0]
      New ports: A=2'01, B=4'1000, Y={ $auto$wreduce.cc:454:run$16741 [2] $auto$wreduce.cc:454:run$16741 [0] }
      New connections: $auto$wreduce.cc:454:run$16741 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\cs_registers_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_cs_registers.v:667$4941:
      Old ports: A={ \core.ibex.core.cs_registers_i.csr_wdata_int [31:8] 8'00000001 }, B=1, Y=\core.ibex.core.cs_registers_i.u_mtvec_csr.wr_data_i
      New ports: A=\core.ibex.core.cs_registers_i.csr_wdata_int [31:8], B=24'000000000000000000000000, Y=\core.ibex.core.cs_registers_i.u_mtvec_csr.wr_data_i [31:8]
      New connections: \core.ibex.core.cs_registers_i.u_mtvec_csr.wr_data_i [7:0] = 8'00000001
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7825:
      Old ports: A={ 2'00 \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i }, B=34'1111111111111111111111111111111111, Y=$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0]
      New ports: A={ 1'0 \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i }, B=33'111111111111111111111111111111111, Y=$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32:0]
      New connections: $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [33] = $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32]
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7840:
      Old ports: A={ $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:621$5499_Y 1'1 }, B={ $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:646$5509_Y 1'1 $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:661$5515_Y 1'1 $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:679$5521_Y 1'1 }, Y=\core.ibex.core.ex_block_i.alu_i.multdiv_operand_b_i
      New ports: A=$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:621$5499_Y, B={ $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:646$5509_Y $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:661$5515_Y $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$not$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:679$5521_Y }, Y=\core.ibex.core.ex_block_i.alu_i.multdiv_operand_b_i [32:1]
      New connections: \core.ibex.core.ex_block_i.alu_i.multdiv_operand_b_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7850:
      Old ports: A=33'000000000000000000000000000000001, B={ \core.ibex.core.id_stage_i.imd_val_q [65:34] 1'1 }, Y=\core.ibex.core.ex_block_i.alu_i.multdiv_operand_a_i
      New ports: A=0, B=\core.ibex.core.id_stage_i.imd_val_q [65:34], Y=\core.ibex.core.ex_block_i.alu_i.multdiv_operand_a_i [32:1]
      New connections: \core.ibex.core.ex_block_i.alu_i.multdiv_operand_a_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:596$5486:
      Old ports: A={ 1'0 \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q }, B={ 1'0 $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:596$5485_Y [31:0] }, Y=\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient
      New ports: A=\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q, B=$flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_multdiv_fast.v:596$5485_Y [31:0], Y=\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient [31:0]
      New connections: \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient [32] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_id_stage.v:668$5198:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$16751 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$16751 [2:1]
      New connections: $auto$wreduce.cc:454:run$16751 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10024:
      Old ports: A=3'000, B=3'100, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10156:
      Old ports: A=4'0101, B=4'1001, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0]
      New ports: A=2'01, B=2'10, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10256:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$16756 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$16756 [0]
      New connections: $auto$wreduce.cc:454:run$16756 [1] = $auto$wreduce.cc:454:run$16756 [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10292:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:454:run$16757 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16757 [0]
      New connections: $auto$wreduce.cc:454:run$16757 [2:1] = { $auto$wreduce.cc:454:run$16757 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294:
      Old ports: A={ 3'000 $auto$wreduce.cc:454:run$16757 [2:0] }, B=6'000111, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y
      New ports: A=$auto$wreduce.cc:454:run$16757 [2:0], B=3'111, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10564:
      Old ports: A=3'001, B=3'100, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [2] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [0] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10780:
      Old ports: A=6'000000, B=6'100111, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0]
      New ports: A=1'0, B=1'1, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [5:1] = { $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] 2'00 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11060:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$16754 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16754 [1]
      New connections: $auto$wreduce.cc:454:run$16754 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9943:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$16753 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16753 [1]
      New connections: $auto$wreduce.cc:454:run$16753 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9961:
      Old ports: A={ 2'01 $auto$wreduce.cc:454:run$16753 [1:0] }, B=4'0010, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0]
      New ports: A={ 1'1 $auto$wreduce.cc:454:run$16753 [1:0] }, B=3'010, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:757$5406:
      Old ports: A=2'00, B=2'11, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:757$5406_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:757$5406_Y [0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:757$5406_Y [1] = $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:757$5406_Y [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_controller.v:775$5411:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$16758 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16758 [0]
      New connections: $auto$wreduce.cc:454:run$16758 [1] = $auto$wreduce.cc:454:run$16758 [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8442:
      Old ports: A=2'00, B=2'11, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [1] = $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8517:
      Old ports: A=6'100110, B=6'000000, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0]
      New ports: A=1'1, B=1'0, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [1]
      New connections: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [5:2] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [0] } = { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [1] 2'00 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8525:
      Old ports: A=3'000, B=3'101, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8533:
      Old ports: A=6'100110, B=54'000001100101000010000011000100001010001001001000000000, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0]
      New ports: A=5'10110, B=45'000011010100010000110010001010010010100000000, Y={ $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [5] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [3:0] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8617:
      Old ports: A=6'100110, B=6'001000, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [3] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] }
      New connections: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [5:4] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [2] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [0] } = { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] 1'0 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8719:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:454:run$16760 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$16760 [1]
      New connections: $auto$wreduce.cc:454:run$16760 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8795:
      Old ports: A=3'101, B=3'000, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\if_stage_i.$procmux$11604:
      Old ports: A={ \core.ibex.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 8'00000000 }, B={ \core.ibex.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 1'0 \core.ibex.core.cs_registers_i.csr_mcause_i [4:0] 66'000001101000010001000010000000000000011010000100010000100000001000 }, Y=\core.ibex.core.if_stage_i.exc_pc
      New ports: A={ \core.ibex.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 5'00000 }, B={ \core.ibex.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] \core.ibex.core.cs_registers_i.csr_mcause_i [4:0] 58'0001101000010001000010000000000011010000100010000100000010 }, Y={ \core.ibex.core.if_stage_i.exc_pc [31:8] \core.ibex.core.if_stage_i.exc_pc [6:2] }
      New connections: { \core.ibex.core.if_stage_i.exc_pc [7] \core.ibex.core.if_stage_i.exc_pc [1:0] } = 3'000
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14410:
      Old ports: A={ 1'0 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000011100111 }, B=21'100000000000001110011, Y=$auto$wreduce.cc:454:run$16762 [20:0]
      New ports: A={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'01 }, B=7'0000010, Y={ $auto$wreduce.cc:454:run$16762 [19:15] $auto$wreduce.cc:454:run$16762 [4] $auto$wreduce.cc:454:run$16762 [2] }
      New connections: { $auto$wreduce.cc:454:run$16762 [20] $auto$wreduce.cc:454:run$16762 [14:5] $auto$wreduce.cc:454:run$16762 [3] $auto$wreduce.cc:454:run$16762 [1:0] } = { $auto$wreduce.cc:454:run$16762 [4] 7'0000000 $auto$wreduce.cc:454:run$16762 [2] 5'11011 }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14426:
      Old ports: A={ 11'00000000000 $auto$wreduce.cc:454:run$16762 [20:0] }, B={ 7'0000000 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:454:run$16762 [20:0] }, B={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New connections: $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14456:
      Old ports: A={ 5'00000 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000001100111 }, B={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 8'00000000 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$auto$wreduce.cc:454:run$16763 [24:0]
      New ports: A={ 5'00000 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0000001 }, B={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 5'00000 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'10 }, Y={ $auto$wreduce.cc:454:run$16763 [24:15] $auto$wreduce.cc:454:run$16763 [11:7] $auto$wreduce.cc:454:run$16763 [4] $auto$wreduce.cc:454:run$16763 [2] }
      New connections: { $auto$wreduce.cc:454:run$16763 [14:12] $auto$wreduce.cc:454:run$16763 [6:5] $auto$wreduce.cc:454:run$16763 [3] $auto$wreduce.cc:454:run$16763 [1:0] } = { 3'000 $auto$wreduce.cc:454:run$16763 [2] 4'1011 }
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14541:
      Old ports: A={ 9'010000001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'00001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 }, B={ 9'000000001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i }, Y=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0]
      New ports: A={ 9'010000001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'000010110011 }, B={ 9'000000001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'100010110011000000001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'110010110011000000001 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010110011 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [31:10] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:0] }, Y={ $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }
      New connections: $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [9:7] = \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14620:
      Old ports: A={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110111 }, B={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [4:3] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [5] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [2] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6] 24'000000010000000100010011 }, Y=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:0]
      New ports: A={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 1'1 }, B={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [4:3] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [5] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [2] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6] 12'010000000100 }, Y={ $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:24] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17:7] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] }
      New connections: { $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [23:18] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [6:3] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [1:0] } = { $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] 1'0 $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:145$5281:
      Old ports: A={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 2'00 }, B={ \core.ibex.core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y={ $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:145$5281_Y [31:2] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1:0] }
      New ports: A={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 1'0 }, B=\core.ibex.core.if_stage_i.fetch_addr_n [31:1], Y={ $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:145$5281_Y [31:2] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1] }
      New connections: \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_fetch_fifo.v:64$5654:
      Old ports: A={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, Y=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned
      New ports: A=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0], B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32], Y=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [31:16]
      New connections: \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [15:0] = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8298:
      Old ports: A={ 24'000000000000000000000000 \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:24] }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:24] }, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0]
      New ports: A=1'0, B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31], Y=$flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8]
      New connections: { $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [31:9] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [7:0] } = { $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:24] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8304:
      Old ports: A={ 24'000000000000000000000000 \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:16] }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:16] }, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0]
      New ports: A=1'0, B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23], Y=$flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8]
      New connections: { $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [31:9] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [7:0] } = { $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:16] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8311:
      Old ports: A={ 24'000000000000000000000000 \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:8] }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:8] }, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0]
      New ports: A=1'0, B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15], Y=$flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8]
      New connections: { $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [31:9] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [7:0] } = { $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:8] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8319:
      Old ports: A={ 24'000000000000000000000000 \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] }, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0]
      New ports: A=1'0, B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7], Y=$flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8]
      New connections: { $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [31:9] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [7:0] } = { $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8329:
      Old ports: A={ 16'0000000000000000 \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] \core.ibex.core.load_store_unit_i.rdata_q [23:16] }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] \core.ibex.core.load_store_unit_i.rdata_q [23:16] }, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0]
      New ports: A=1'0, B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7], Y=$flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16]
      New connections: { $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [31:17] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [15:0] } = { $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] \core.ibex.core.load_store_unit_i.rdata_q [23:16] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8335:
      Old ports: A={ 16'0000000000000000 \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:16] }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:16] }, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0]
      New ports: A=1'0, B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31], Y=$flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16]
      New connections: { $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [31:17] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [15:0] } = { $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:16] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8342:
      Old ports: A={ 16'0000000000000000 \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:8] }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:8] }, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0]
      New ports: A=1'0, B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23], Y=$flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16]
      New connections: { $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [31:17] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [15:0] } = { $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:8] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8350:
      Old ports: A={ 16'0000000000000000 \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0] }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0] }, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0]
      New ports: A=1'0, B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15], Y=$flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16]
      New connections: { $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [31:17] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [15:0] } = { $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:256$2661:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$16768 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16768 [1]
      New connections: $auto$wreduce.cc:454:run$16768 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:259$2662:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:454:run$16769 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$16769 [1]
      New connections: $auto$wreduce.cc:454:run$16769 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:278$2667:
      Old ports: A=2'11, B=2'00, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:278$2667_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:278$2667_Y [0]
      New connections: $flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:278$2667_Y [1] = $flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:278$2667_Y [0]
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\S0.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:271$4236:
      Old ports: A=4'1101, B=\core.ahb_sys_0_uut.S0.fdoe_run, Y=$flatten\core.\ahb_sys_0_uut.\S0.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:271$4236_Y
      New ports: A=2'01, B=\core.ahb_sys_0_uut.S0.fdoe_run [1:0], Y=$flatten\core.\ahb_sys_0_uut.\S0.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:271$4236_Y [1:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\S0.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:271$4236_Y [3:2] = { $flatten\core.\ahb_sys_0_uut.\S0.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:271$4236_Y [0] $flatten\core.\ahb_sys_0_uut.\S0.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:271$4236_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147:
      Old ports: A=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y, B={ 16'0000000000000000 \core.ahb_sys_0_uut.S_2.WGPIOPD }, Y=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y
      New ports: A=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:157$146_Y [16:0], B={ 1'0 \core.ahb_sys_0_uut.S_2.WGPIOPD }, Y=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [31:17] = { $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263:
      Old ports: A=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y, B={ 31'0000000000000000000000000000000 \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.TMREN }, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y
      New ports: A=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:139$262_Y [1:0], B={ 1'0 \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.TMREN }, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [31:2] = { $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:157$4115:
      Old ports: A=$flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:158$4114_Y, B=2'10, Y={ \core.ahb_sys_0_uut.S0.HTRANS [1] \core.HTRANS_Sys0 [0] }
      New ports: A=$flatten\core.\ibex.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_wrapper.v:158$4114_Y [1], B=1'1, Y=\core.ahb_sys_0_uut.S0.HTRANS [1]
      New connections: \core.HTRANS_Sys0 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12197:
      Old ports: A=$flatten\core.\ibex.\core.\cs_registers_i.$2\exception_pc[31:0], B={ \core.ibex.core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\core.\ibex.\core.\cs_registers_i.$3\mepc_d[31:0]
      New ports: A=$flatten\core.\ibex.\core.\cs_registers_i.$2\exception_pc[31:0] [31:1], B=\core.ibex.core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\core.\ibex.\core.\cs_registers_i.$3\mepc_d[31:0] [31:1]
      New connections: $flatten\core.\ibex.\core.\cs_registers_i.$3\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12293:
      Old ports: A={ \core.ibex.core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\core.\ibex.\core.\cs_registers_i.$2\exception_pc[31:0], Y=$flatten\core.\ibex.\core.\cs_registers_i.$2\depc_d[31:0]
      New ports: A=\core.ibex.core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\core.\ibex.\core.\cs_registers_i.$2\exception_pc[31:0] [31:1], Y=$flatten\core.\ibex.\core.\cs_registers_i.$2\depc_d[31:0] [31:1]
      New connections: $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\ex_block_i.\alu_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_alu.v:356$5571:
      Old ports: A={ \core.ibex.core.cs_registers_i.csr_wdata_i 1'1 }, B=\core.ibex.core.ex_block_i.alu_i.multdiv_operand_a_i, Y=\core.ibex.core.ex_block_i.alu_i.adder_in_a
      New ports: A=\core.ibex.core.cs_registers_i.csr_wdata_i, B=\core.ibex.core.ex_block_i.alu_i.multdiv_operand_a_i [32:1], Y=\core.ibex.core.ex_block_i.alu_i.adder_in_a [32:1]
      New connections: \core.ibex.core.ex_block_i.alu_i.adder_in_a [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\ex_block_i.\gen_multdiv_fast.multdiv_i.$procmux$7789:
      Old ports: A={ 1'0 \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.next_remainder }, B=\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient, Y=$auto$wreduce.cc:454:run$16749 [32:0]
      New ports: A=\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.next_remainder, B=\core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient [31:0], Y=$auto$wreduce.cc:454:run$16749 [31:0]
      New connections: $auto$wreduce.cc:454:run$16749 [32] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10036:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0], B=4'0101, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10096:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0], B=3'011, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0]
      New ports: A={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2] 1'0 }, B=2'01, Y={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [2] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [1] = $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294:
      Old ports: A=$auto$wreduce.cc:454:run$16757 [2:0], B=3'111, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$16757 [0] }, B=2'11, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [1:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2] = $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y, B={ 4'0000 $auto$wreduce.cc:454:run$16756 [1:0] }, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y
      New ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2:0], B={ 1'0 $auto$wreduce.cc:454:run$16756 [0] $auto$wreduce.cc:454:run$16756 [0] }, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [2:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10330:
      Old ports: A=4'0101, B=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0], Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10330_Y
      New ports: A=2'01, B=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2], Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10330_Y [3:2]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10330_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11038:
      Old ports: A={ 2'01 $auto$wreduce.cc:454:run$16754 [1:0] }, B=4'1000, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$16754 [1] 1'1 }, B=3'100, Y={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [3] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [1:0] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [2] = $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11233:
      Old ports: A=3'001, B=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0], Y=\core.ibex.core.cs_registers_i.debug_cause_i
      New ports: A=2'01, B={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [2] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [0] }, Y={ \core.ibex.core.cs_registers_i.debug_cause_i [2] \core.ibex.core.cs_registers_i.debug_cause_i [0] }
      New connections: \core.ibex.core.cs_registers_i.debug_cause_i [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9961:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$16753 [1:0] }, B=3'010, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [2:0]
      New ports: A={ $auto$wreduce.cc:454:run$16753 [1] 1'1 }, B=2'10, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [2] = $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8456:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0], B=2'00, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0]
      New ports: A=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0], B=1'0, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0] [1] = $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8608:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0], B=6'100110, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0]
      New ports: A={ $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [5] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [3:0] }, B=5'10110, Y={ $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0] [5] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0] [3:0] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8631:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0], B=6'001001, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0]
      New ports: A={ $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [3] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] 1'0 }, B=3'101, Y={ $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [3] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1:0] }
      New connections: { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [5:4] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [2] } = { $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] 1'0 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14426:
      Old ports: A={ 4'0000 $auto$wreduce.cc:454:run$16762 [20:0] }, B={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:454:run$16762 [4] $auto$wreduce.cc:454:run$16762 [19:15] 4'0000 $auto$wreduce.cc:454:run$16762 [2] 1'1 $auto$wreduce.cc:454:run$16762 [4] $auto$wreduce.cc:454:run$16762 [2] }, B={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'010 }, Y={ $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:15] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [11:6] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [4] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [2] }
      New connections: { $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [14:12] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [5] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [3] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14491:
      Old ports: A={ 7'0000000 $auto$wreduce.cc:454:run$16763 [24:0] }, B=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0], Y=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0]
      New ports: A={ $auto$wreduce.cc:454:run$16763 [24:15] 3'000 $auto$wreduce.cc:454:run$16763 [11:7] $auto$wreduce.cc:454:run$16763 [2] 1'1 $auto$wreduce.cc:454:run$16763 [4] 1'0 $auto$wreduce.cc:454:run$16763 [2] 2'11 }, B=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New connections: $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14596:
      Old ports: A={ 1'0 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10101 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 }, B={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] }, Y=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0]
      New ports: A={ 1'0 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'101010010011 }, B={ \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [12] \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010010011 $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }, Y={ $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [31:10] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [6:0] }
      New connections: $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [9:7] = \core.ibex.core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8020:
      Old ports: A=3'100, B={ 1'0 $flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:278$2667_Y [1:0] }, Y=$flatten\core.\ibex.\core.\load_store_unit_i.$5\ls_fsm_ns[2:0]
      New ports: A=2'10, B={ 1'0 $flatten\core.\ibex.\core.\load_store_unit_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:278$2667_Y [0] }, Y={ $flatten\core.\ibex.\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [2] $flatten\core.\ibex.\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0] }
      New connections: $flatten\core.\ibex.\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [1] = $flatten\core.\ibex.\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0]
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8323:
      Old ports: A=$flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0], B={ $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] }, Y=\core.ibex.core.load_store_unit_i.rdata_b_ext
      New ports: A={ $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] }, B={ $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:24] }, Y=\core.ibex.core.load_store_unit_i.rdata_b_ext [8:0]
      New connections: \core.ibex.core.load_store_unit_i.rdata_b_ext [31:9] = { \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] \core.ibex.core.load_store_unit_i.rdata_b_ext [8] }
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8354:
      Old ports: A=$flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0], B={ $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] }, Y=\core.ibex.core.load_store_unit_i.rdata_h_ext
      New ports: A={ $flatten\core.\ibex.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0] }, B={ $flatten\core.\ibex.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:8] $flatten\core.\ibex.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:16] $flatten\core.\ibex.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] \core.ibex.core.load_store_unit_i.rdata_q [23:16] }, Y=\core.ibex.core.load_store_unit_i.rdata_h_ext [16:0]
      New connections: \core.ibex.core.load_store_unit_i.rdata_h_ext [31:17] = { \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] \core.ibex.core.load_store_unit_i.rdata_h_ext [16] }
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\S0.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:270$4237:
      Old ports: A=$flatten\core.\ahb_sys_0_uut.\S0.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:271$4236_Y, B={ \core.ahb_sys_0_uut.S0.fdoe_init [0] \core.ahb_sys_0_uut.S0.fdoe_init [0] \core.ahb_sys_0_uut.S0.fdoe_init [1:0] }, Y=\core.ahb_sys_0_uut.S0.fdoe_mux
      New ports: A=$flatten\core.\ahb_sys_0_uut.\S0.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/qspi_xip_cache_ahb.v:271$4236_Y [1:0], B=\core.ahb_sys_0_uut.S0.fdoe_init [1:0], Y=\core.ahb_sys_0_uut.S0.fdoe_mux [1:0]
      New connections: \core.ahb_sys_0_uut.S0.fdoe_mux [3:2] = { \core.ahb_sys_0_uut.S0.fdoe_mux [0] \core.ahb_sys_0_uut.S0.fdoe_mux [0] }
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148:
      Old ports: A=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y, B={ 16'0000000000000000 \core.ahb_sys_0_uut.S_2.WGPIOPU }, Y=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y
      New ports: A=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:156$147_Y [16:0], B={ 1'0 \core.ahb_sys_0_uut.S_2.WGPIOPU }, Y=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [31:17] = { $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264:
      Old ports: A=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y, B={ 31'0000000000000000000000000000000 \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.TMROVCLR }, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y
      New ports: A=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:138$263_Y [1:0], B={ 1'0 \core.ahb_sys_0_uut.apb_sys_inst_0.S_3.TMROVCLR }, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [31:2] = { $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12373:
      Old ports: A=$flatten\core.\ibex.\core.\cs_registers_i.$3\mepc_d[31:0], B={ \core.ibex.core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_d[31:0]
      New ports: A=$flatten\core.\ibex.\core.\cs_registers_i.$3\mepc_d[31:0] [31:1], B=\core.ibex.core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_d[31:0] [31:1]
      New connections: $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12418:
      Old ports: A={ \core.ibex.core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\core.\ibex.\core.\cs_registers_i.$2\depc_d[31:0], Y=\core.ibex.core.cs_registers_i.u_depc_csr.wr_data_i
      New ports: A=\core.ibex.core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\core.\ibex.\core.\cs_registers_i.$2\depc_d[31:0] [31:1], Y=\core.ibex.core.cs_registers_i.u_depc_csr.wr_data_i [31:1]
      New connections: \core.ibex.core.cs_registers_i.u_depc_csr.wr_data_i [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10036:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0]
      New ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0] [1:0], B=2'01, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2] = $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10114:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0], B=4'0101, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y, B={ 4'0010 $auto$wreduce.cc:454:run$16758 [0] $auto$wreduce.cc:454:run$16758 [0] }, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y
      New ports: A={ 1'0 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [2:0] }, B={ 2'10 $auto$wreduce.cc:454:run$16758 [0] $auto$wreduce.cc:454:run$16758 [0] }, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [3:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [5:4] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10332:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10330_Y, B=4'0101, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10332_Y
      New ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10330_Y [3:2], B=2'01, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10332_Y [3:2]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10332_Y [1:0] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$procmux$8658:
      Old ports: A=6'000000, B={ 36'100101100110000010000011000100001010 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] }, Y=$flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0]
      New ports: A=5'00000, B={ 30'101011011000010000110010001010 $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [3] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1:0] }, Y={ $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0] [5] $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0] [3:0] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$procmux$14491:
      Old ports: A={ $auto$wreduce.cc:454:run$16763 [24:15] 3'000 $auto$wreduce.cc:454:run$16763 [11:7] $auto$wreduce.cc:454:run$16763 [2] 1'1 $auto$wreduce.cc:454:run$16763 [4] 1'0 $auto$wreduce.cc:454:run$16763 [2] 2'11 }, B=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$16763 [24:15] $auto$wreduce.cc:454:run$16763 [11:7] $auto$wreduce.cc:454:run$16763 [2] $auto$wreduce.cc:454:run$16763 [4] $auto$wreduce.cc:454:run$16763 [2] }, B={ $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:15] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [11:6] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [4] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [2] }, Y={ $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:15] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [11:6] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [4] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [2] }
      New connections: { $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [14:12] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [5] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [3] $flatten\core.\ibex.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [1:0] } = 7'0001011
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149:
      Old ports: A=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y, B={ 16'0000000000000000 \core.ahb_sys_0_uut.S_2.WGPIODOUT }, Y=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y
      New ports: A=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:155$148_Y [16:0], B={ 1'0 \core.ahb_sys_0_uut.S_2.WGPIODOUT }, Y=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [31:17] = { $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16] 1'0 $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16] $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265:
      Old ports: A=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y, B={ 31'0000000000000000000000000000000 \core.ahb_sys_0_uut.apb_sys_inst_0.S3.TMROV }, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y
      New ports: A=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:137$264_Y [1:0], B={ 1'0 \core.ahb_sys_0_uut.apb_sys_inst_0.S3.TMROV }, Y=$flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1:0]
      New connections: $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [31:2] = { $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] 1'0 $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] $flatten\core.\ahb_sys_0_uut.\apb_sys_inst_0.\S_3.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/APB_TIMER32.v:136$265_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$12471:
      Old ports: A={ \core.ibex.core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_d[31:0], Y=\core.ibex.core.cs_registers_i.u_mepc_csr.wr_data_i
      New ports: A=\core.ibex.core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_d[31:0] [31:1], Y=\core.ibex.core.cs_registers_i.u_mepc_csr.wr_data_i [31:1]
      New connections: \core.ibex.core.cs_registers_i.u_mepc_csr.wr_data_i [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10114:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2:0]
      New ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [1:0], B=2'01, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2] = $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10300:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y, B=6'000010, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0]
      New ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [3:0], B=4'0010, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [5:4] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10334:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10332_Y, B=4'0101, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10332_Y [3:2], B=2'01, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [1:0] = 2'01
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:153$150:
      Old ports: A=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y, B={ 16'0000000000000000 \io_in [21:6] }, Y=\core.ahb_sys_0_uut.AHB.HRDATA_S2
      New ports: A=$flatten\core.\ahb_sys_0_uut.\S_2.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/AHBlite_GPIO.v:154$149_Y [16:0], B={ 1'0 \io_in [21:6] }, Y=\core.ahb_sys_0_uut.AHB.HRDATA_S2 [16:0]
      New connections: \core.ahb_sys_0_uut.AHB.HRDATA_S2 [31:17] = { \core.ahb_sys_0_uut.AHB.HRDATA_S2 [16] \core.ahb_sys_0_uut.AHB.HRDATA_S2 [16] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S2 [16] \core.ahb_sys_0_uut.AHB.HRDATA_S2 [16] \core.ahb_sys_0_uut.AHB.HRDATA_S2 [16] \core.ahb_sys_0_uut.AHB.HRDATA_S2 [16] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S2 [16] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S2 [16] 1'0 \core.ahb_sys_0_uut.AHB.HRDATA_S2 [16] \core.ahb_sys_0_uut.AHB.HRDATA_S2 [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10448:
      Old ports: A=6'000000, B=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0], Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0]
      New ports: A=4'0000, B=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3:0], Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [3:0]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [5:4] = 2'00
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11237:
      Old ports: A=6'000000, B={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] 2'00 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] }, Y=\core.ibex.core.cs_registers_i.csr_mcause_i
      New ports: A=5'00000, B={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] 1'0 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$2\exc_cause_o[5:0] [0] 1'0 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [3:0] }, Y={ \core.ibex.core.cs_registers_i.csr_mcause_i [5] \core.ibex.core.cs_registers_i.csr_mcause_i [3:0] }
      New connections: \core.ibex.core.cs_registers_i.csr_mcause_i [4] = 1'0
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\if_stage_i.$procmux$11604:
      Old ports: A={ \core.ibex.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 5'00000 }, B={ \core.ibex.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] \core.ibex.core.cs_registers_i.csr_mcause_i [4:0] 58'0001101000010001000010000000000011010000100010000100000010 }, Y={ \core.ibex.core.if_stage_i.exc_pc [31:8] \core.ibex.core.if_stage_i.exc_pc [6:2] }
      New ports: A={ \core.ibex.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 4'0000 }, B={ \core.ibex.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] \core.ibex.core.cs_registers_i.csr_mcause_i [3:0] 56'00011010000100010000100000000001101000010001000010000010 }, Y={ \core.ibex.core.if_stage_i.exc_pc [31:8] \core.ibex.core.if_stage_i.exc_pc [5:2] }
      New connections: \core.ibex.core.if_stage_i.exc_pc [6] = 1'0
  Optimizing cells in module \user_project_wrapper.
Performed a total of 104 changes.

57.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

57.20.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8257 in front of them:
        $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7967
        $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8012

57.20.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$16158 ($dffe) from module user_project_wrapper (D = \core.ibex.core.if_stage_i.fetch_addr_n [1], Q = \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [1], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16119 ($adffe) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[0]$17048 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[1]$17050 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[2]$17052 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[3]$17054 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[4]$17056 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[5]$17058 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[6]$17060 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[7]$17062 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[8]$17064 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[9]$17066 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[10]$17068 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[11]$17070 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[12]$17072 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[13]$17074 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[14]$17076 ($dff) from module user_project_wrapper.
Handling const CLK on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 8 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 9 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 10 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 11 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 12 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 13 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 15 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 16 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 18 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 19 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 20 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 21 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 22 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 30 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Setting constant 0-bit at position 31 on $memory\core.ibex.core.cs_registers_i.pmp_addr_rdata[15]$17078 ($dff) from module user_project_wrapper.
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem$rdreg[0]$19992 ($dff) from module user_project_wrapper (D = $memory\core.openstriVe_soc_mem_Sys0_S1.mem$rdreg[0]$d$19993, Q = \core.openstriVe_soc_mem_Sys0_S1.rdata).

57.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 4 unused cells and 4625 unused wires.
<suppressed ~5 debug messages>

57.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~38 debug messages>

57.20.10. Rerunning OPT passes. (Maybe there is more to do..)

57.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4589 debug messages>

57.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13347: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13391: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13435: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13467_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13477: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13522: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $auto$opt_reduce.cc:134:opt_mux$15633 $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13563: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13611: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13701: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13788: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13353_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13834: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13880: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $auto$opt_reduce.cc:134:opt_mux$16723 $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13926: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13971: { $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13427_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$14063: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13154_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8257: { $flatten\core.\ibex.\core.\load_store_unit_i.$eq$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_load_store_unit.v:325$2685_Y $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$8056_CMP $auto$opt_reduce.cc:134:opt_mux$46121 $flatten\core.\ibex.\core.\load_store_unit_i.$procmux$7925_CMP }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 15 changes.

57.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

57.20.14. Executing OPT_SHARE pass.

57.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[9]$17818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[9] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[9]$17818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[9] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[9]$17818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[9] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[9]$17818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[9] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[99]$17998 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[99] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[99]$17998 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[99] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[99]$17998 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[99] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[99]$17998 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[99] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[999]$19798 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[999] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[999]$19798 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[999] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[999]$19798 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[999] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[999]$19798 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[999] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[998]$19796 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[998] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[998]$19796 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[998] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[998]$19796 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[998] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[998]$19796 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[998] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[997]$19794 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[997] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[997]$19794 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[997] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[997]$19794 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[997] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[997]$19794 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[997] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[996]$19792 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[996] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[996]$19792 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[996] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[996]$19792 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[996] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[996]$19792 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[996] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[995]$19790 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[995] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[995]$19790 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[995] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[995]$19790 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[995] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[995]$19790 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[995] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[994]$19788 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[994] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[994]$19788 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[994] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[994]$19788 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[994] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[994]$19788 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[994] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[993]$19786 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[993] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[993]$19786 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[993] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[993]$19786 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[993] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[993]$19786 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[993] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[992]$19784 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[992] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[992]$19784 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[992] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[992]$19784 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[992] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[992]$19784 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[992] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[991]$19782 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[991] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[991]$19782 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[991] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[991]$19782 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[991] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[991]$19782 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[991] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[990]$19780 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[990] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[990]$19780 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[990] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[990]$19780 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[990] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[990]$19780 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[990] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[98]$17996 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[98] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[98]$17996 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[98] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[98]$17996 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[98] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[98]$17996 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[98] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[989]$19778 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[989] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[989]$19778 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[989] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[989]$19778 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[989] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[989]$19778 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[989] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[988]$19776 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[988] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[988]$19776 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[988] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[988]$19776 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[988] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[988]$19776 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[988] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[987]$19774 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[987] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[987]$19774 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[987] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[987]$19774 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[987] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[987]$19774 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[987] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[986]$19772 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[986] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[986]$19772 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[986] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[986]$19772 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[986] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[986]$19772 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[986] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[985]$19770 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[985] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[985]$19770 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[985] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[985]$19770 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[985] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[985]$19770 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[985] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[984]$19768 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[984] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[984]$19768 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[984] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[984]$19768 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[984] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[984]$19768 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[984] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[983]$19766 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[983] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[983]$19766 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[983] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[983]$19766 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[983] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[983]$19766 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[983] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[982]$19764 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[982] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[982]$19764 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[982] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[982]$19764 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[982] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[982]$19764 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[982] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[981]$19762 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[981] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[981]$19762 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[981] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[981]$19762 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[981] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[981]$19762 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[981] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[980]$19760 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[980] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[980]$19760 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[980] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[980]$19760 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[980] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[980]$19760 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[980] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[97]$17994 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[97] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[97]$17994 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[97] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[97]$17994 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[97] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[97]$17994 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[97] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[979]$19758 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[979] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[979]$19758 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[979] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[979]$19758 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[979] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[979]$19758 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[979] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[978]$19756 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[978] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[978]$19756 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[978] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[978]$19756 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[978] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[978]$19756 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[978] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[977]$19754 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[977] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[977]$19754 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[977] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[977]$19754 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[977] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[977]$19754 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[977] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[976]$19752 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[976] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[976]$19752 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[976] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[976]$19752 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[976] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[976]$19752 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[976] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[975]$19750 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[975] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[975]$19750 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[975] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[975]$19750 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[975] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[975]$19750 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[975] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[974]$19748 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[974] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[974]$19748 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[974] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[974]$19748 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[974] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[974]$19748 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[974] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[973]$19746 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[973] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[973]$19746 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[973] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[973]$19746 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[973] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[973]$19746 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[973] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[972]$19744 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[972] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[972]$19744 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[972] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[972]$19744 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[972] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[972]$19744 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[972] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[971]$19742 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[971] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[971]$19742 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[971] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[971]$19742 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[971] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[971]$19742 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[971] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[970]$19740 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[970] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[970]$19740 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[970] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[970]$19740 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[970] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[970]$19740 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[970] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[96]$17992 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[96] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[96]$17992 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[96] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[96]$17992 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[96] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[96]$17992 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[96] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[969]$19738 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[969] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[969]$19738 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[969] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[969]$19738 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[969] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[969]$19738 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[969] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[968]$19736 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[968] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[968]$19736 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[968] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[968]$19736 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[968] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[968]$19736 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[968] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[967]$19734 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[967] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[967]$19734 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[967] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[967]$19734 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[967] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[967]$19734 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[967] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[966]$19732 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[966] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[966]$19732 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[966] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[966]$19732 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[966] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[966]$19732 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[966] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[965]$19730 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[965] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[965]$19730 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[965] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[965]$19730 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[965] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[965]$19730 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[965] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[964]$19728 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[964] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[964]$19728 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[964] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[964]$19728 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[964] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[964]$19728 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[964] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[963]$19726 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[963] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[963]$19726 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[963] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[963]$19726 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[963] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[963]$19726 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[963] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[962]$19724 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[962] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[962]$19724 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[962] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[962]$19724 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[962] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[962]$19724 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[962] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[961]$19722 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[961] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[961]$19722 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[961] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[961]$19722 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[961] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[961]$19722 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[961] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[960]$19720 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[960] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[960]$19720 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[960] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[960]$19720 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[960] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[960]$19720 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[960] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[95]$17990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[95] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[95]$17990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[95] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[95]$17990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[95] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[95]$17990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[95] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[959]$19718 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[959] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[959]$19718 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[959] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[959]$19718 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[959] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[959]$19718 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[959] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[958]$19716 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[958] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[958]$19716 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[958] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[958]$19716 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[958] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[958]$19716 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[958] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[957]$19714 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[957] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[957]$19714 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[957] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[957]$19714 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[957] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[957]$19714 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[957] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[956]$19712 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[956] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[956]$19712 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[956] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[956]$19712 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[956] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[956]$19712 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[956] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[955]$19710 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[955] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[955]$19710 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[955] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[955]$19710 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[955] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[955]$19710 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[955] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[954]$19708 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[954] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[954]$19708 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[954] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[954]$19708 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[954] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[954]$19708 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[954] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[953]$19706 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[953] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[953]$19706 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[953] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[953]$19706 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[953] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[953]$19706 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[953] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[952]$19704 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[952] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[952]$19704 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[952] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[952]$19704 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[952] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[952]$19704 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[952] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[951]$19702 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[951] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[951]$19702 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[951] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[951]$19702 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[951] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[951]$19702 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[951] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[950]$19700 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[950] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[950]$19700 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[950] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[950]$19700 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[950] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[950]$19700 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[950] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[94]$17988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[94] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[94]$17988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[94] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[94]$17988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[94] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[94]$17988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[94] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[949]$19698 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[949] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[949]$19698 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[949] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[949]$19698 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[949] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[949]$19698 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[949] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[948]$19696 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[948] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[948]$19696 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[948] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[948]$19696 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[948] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[948]$19696 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[948] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[947]$19694 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[947] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[947]$19694 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[947] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[947]$19694 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[947] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[947]$19694 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[947] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[946]$19692 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[946] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[946]$19692 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[946] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[946]$19692 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[946] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[946]$19692 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[946] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[945]$19690 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[945] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[945]$19690 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[945] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[945]$19690 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[945] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[945]$19690 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[945] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[944]$19688 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[944] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[944]$19688 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[944] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[944]$19688 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[944] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[944]$19688 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[944] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[943]$19686 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[943] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[943]$19686 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[943] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[943]$19686 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[943] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[943]$19686 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[943] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[942]$19684 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[942] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[942]$19684 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[942] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[942]$19684 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[942] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[942]$19684 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[942] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[941]$19682 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[941] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[941]$19682 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[941] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[941]$19682 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[941] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[941]$19682 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[941] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[940]$19680 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[940] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[940]$19680 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[940] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[940]$19680 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[940] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[940]$19680 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[940] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[93]$17986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[93] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[93]$17986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[93] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[93]$17986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[93] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[93]$17986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[93] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[939]$19678 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[939] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[939]$19678 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[939] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[939]$19678 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[939] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[939]$19678 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[939] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[938]$19676 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[938] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[938]$19676 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[938] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[938]$19676 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[938] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[938]$19676 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[938] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[937]$19674 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[937] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[937]$19674 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[937] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[937]$19674 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[937] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[937]$19674 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[937] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[936]$19672 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[936] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[936]$19672 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[936] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[936]$19672 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[936] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[936]$19672 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[936] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[935]$19670 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[935] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[935]$19670 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[935] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[935]$19670 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[935] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[935]$19670 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[935] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[934]$19668 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[934] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[934]$19668 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[934] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[934]$19668 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[934] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[934]$19668 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[934] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[933]$19666 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[933] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[933]$19666 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[933] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[933]$19666 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[933] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[933]$19666 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[933] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[932]$19664 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[932] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[932]$19664 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[932] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[932]$19664 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[932] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[932]$19664 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[932] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[931]$19662 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[931] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[931]$19662 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[931] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[931]$19662 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[931] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[931]$19662 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[931] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[930]$19660 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[930] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[930]$19660 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[930] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[930]$19660 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[930] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[930]$19660 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[930] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[92]$17984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[92] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[92]$17984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[92] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[92]$17984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[92] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[92]$17984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[92] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[929]$19658 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[929] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[929]$19658 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[929] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[929]$19658 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[929] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[929]$19658 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[929] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[928]$19656 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[928] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[928]$19656 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[928] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[928]$19656 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[928] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[928]$19656 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[928] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[927]$19654 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[927] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[927]$19654 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[927] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[927]$19654 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[927] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[927]$19654 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[927] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[926]$19652 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[926] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[926]$19652 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[926] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[926]$19652 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[926] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[926]$19652 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[926] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[925]$19650 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[925] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[925]$19650 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[925] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[925]$19650 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[925] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[925]$19650 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[925] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[924]$19648 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[924] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[924]$19648 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[924] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[924]$19648 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[924] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[924]$19648 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[924] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[923]$19646 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[923] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[923]$19646 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[923] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[923]$19646 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[923] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[923]$19646 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[923] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[922]$19644 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[922] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[922]$19644 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[922] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[922]$19644 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[922] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[922]$19644 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[922] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[921]$19642 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[921] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[921]$19642 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[921] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[921]$19642 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[921] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[921]$19642 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[921] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[920]$19640 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[920] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[920]$19640 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[920] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[920]$19640 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[920] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[920]$19640 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[920] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[91]$17982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[91] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[91]$17982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[91] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[91]$17982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[91] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[91]$17982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[91] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[919]$19638 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[919] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[919]$19638 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[919] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[919]$19638 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[919] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[919]$19638 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[919] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[918]$19636 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[918] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[918]$19636 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[918] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[918]$19636 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[918] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[918]$19636 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[918] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[917]$19634 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[917] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[917]$19634 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[917] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[917]$19634 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[917] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[917]$19634 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[917] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[916]$19632 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[916] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[916]$19632 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[916] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[916]$19632 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[916] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[916]$19632 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[916] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[915]$19630 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[915] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[915]$19630 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[915] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[915]$19630 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[915] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[915]$19630 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[915] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[914]$19628 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[914] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[914]$19628 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[914] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[914]$19628 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[914] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[914]$19628 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[914] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[913]$19626 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[913] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[913]$19626 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[913] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[913]$19626 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[913] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[913]$19626 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[913] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[912]$19624 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[912] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[912]$19624 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[912] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[912]$19624 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[912] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[912]$19624 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[912] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[911]$19622 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[911] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[911]$19622 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[911] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[911]$19622 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[911] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[911]$19622 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[911] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[910]$19620 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[910] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[910]$19620 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[910] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[910]$19620 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[910] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[910]$19620 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[910] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[90]$17980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[90] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[90]$17980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[90] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[90]$17980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[90] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[90]$17980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[90] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[909]$19618 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[909] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[909]$19618 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[909] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[909]$19618 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[909] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[909]$19618 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[909] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[908]$19616 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[908] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[908]$19616 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[908] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[908]$19616 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[908] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[908]$19616 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[908] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[907]$19614 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[907] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[907]$19614 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[907] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[907]$19614 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[907] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[907]$19614 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[907] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[906]$19612 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[906] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[906]$19612 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[906] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[906]$19612 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[906] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[906]$19612 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[906] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[905]$19610 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[905] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[905]$19610 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[905] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[905]$19610 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[905] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[905]$19610 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[905] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[904]$19608 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[904] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[904]$19608 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[904] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[904]$19608 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[904] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[904]$19608 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[904] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[903]$19606 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[903] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[903]$19606 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[903] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[903]$19606 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[903] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[903]$19606 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[903] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[902]$19604 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[902] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[902]$19604 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[902] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[902]$19604 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[902] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[902]$19604 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[902] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[901]$19602 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[901] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[901]$19602 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[901] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[901]$19602 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[901] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[901]$19602 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[901] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[900]$19600 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[900] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[900]$19600 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[900] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[900]$19600 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[900] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[900]$19600 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[900] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[8]$17816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[8] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[8]$17816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[8] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[8]$17816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[8] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[8]$17816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[8] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[89]$17978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[89] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[89]$17978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[89] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[89]$17978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[89] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[89]$17978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[89] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[899]$19598 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[899] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[899]$19598 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[899] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[899]$19598 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[899] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[899]$19598 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[899] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[898]$19596 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[898] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[898]$19596 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[898] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[898]$19596 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[898] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[898]$19596 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[898] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[897]$19594 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[897] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[897]$19594 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[897] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[897]$19594 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[897] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[897]$19594 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[897] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[896]$19592 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[896] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[896]$19592 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[896] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[896]$19592 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[896] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[896]$19592 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[896] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[895]$19590 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[895] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[895]$19590 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[895] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[895]$19590 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[895] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[895]$19590 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[895] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[894]$19588 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[894] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[894]$19588 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[894] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[894]$19588 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[894] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[894]$19588 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[894] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[893]$19586 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[893] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[893]$19586 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[893] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[893]$19586 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[893] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[893]$19586 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[893] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[892]$19584 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[892] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[892]$19584 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[892] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[892]$19584 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[892] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[892]$19584 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[892] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[891]$19582 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[891] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[891]$19582 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[891] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[891]$19582 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[891] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[891]$19582 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[891] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[890]$19580 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[890] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[890]$19580 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[890] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[890]$19580 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[890] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[890]$19580 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[890] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[88]$17976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[88] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[88]$17976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[88] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[88]$17976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[88] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[88]$17976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[88] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[889]$19578 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[889] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[889]$19578 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[889] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[889]$19578 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[889] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[889]$19578 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[889] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[888]$19576 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[888] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[888]$19576 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[888] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[888]$19576 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[888] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[888]$19576 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[888] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[887]$19574 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[887] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[887]$19574 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[887] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[887]$19574 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[887] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[887]$19574 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[887] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[886]$19572 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[886] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[886]$19572 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[886] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[886]$19572 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[886] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[886]$19572 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[886] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[885]$19570 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[885] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[885]$19570 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[885] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[885]$19570 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[885] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[885]$19570 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[885] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[884]$19568 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[884] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[884]$19568 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[884] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[884]$19568 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[884] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[884]$19568 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[884] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[883]$19566 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[883] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[883]$19566 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[883] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[883]$19566 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[883] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[883]$19566 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[883] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[882]$19564 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[882] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[882]$19564 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[882] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[882]$19564 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[882] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[882]$19564 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[882] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[881]$19562 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[881] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[881]$19562 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[881] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[881]$19562 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[881] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[881]$19562 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[881] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[880]$19560 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[880] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[880]$19560 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[880] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[880]$19560 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[880] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[880]$19560 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[880] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[87]$17974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[87] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[87]$17974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[87] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[87]$17974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[87] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[87]$17974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[87] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[879]$19558 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[879] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[879]$19558 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[879] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[879]$19558 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[879] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[879]$19558 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[879] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[878]$19556 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[878] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[878]$19556 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[878] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[878]$19556 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[878] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[878]$19556 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[878] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[877]$19554 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[877] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[877]$19554 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[877] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[877]$19554 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[877] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[877]$19554 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[877] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[876]$19552 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[876] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[876]$19552 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[876] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[876]$19552 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[876] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[876]$19552 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[876] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[875]$19550 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[875] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[875]$19550 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[875] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[875]$19550 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[875] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[875]$19550 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[875] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[874]$19548 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[874] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[874]$19548 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[874] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[874]$19548 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[874] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[874]$19548 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[874] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[873]$19546 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[873] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[873]$19546 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[873] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[873]$19546 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[873] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[873]$19546 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[873] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[872]$19544 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[872] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[872]$19544 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[872] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[872]$19544 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[872] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[872]$19544 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[872] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[871]$19542 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[871] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[871]$19542 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[871] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[871]$19542 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[871] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[871]$19542 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[871] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[870]$19540 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[870] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[870]$19540 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[870] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[870]$19540 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[870] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[870]$19540 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[870] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[86]$17972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[86] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[86]$17972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[86] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[86]$17972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[86] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[86]$17972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[86] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[869]$19538 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[869] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[869]$19538 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[869] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[869]$19538 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[869] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[869]$19538 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[869] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[868]$19536 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[868] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[868]$19536 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[868] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[868]$19536 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[868] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[868]$19536 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[868] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[867]$19534 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[867] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[867]$19534 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[867] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[867]$19534 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[867] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[867]$19534 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[867] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[866]$19532 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[866] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[866]$19532 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[866] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[866]$19532 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[866] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[866]$19532 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[866] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[865]$19530 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[865] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[865]$19530 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[865] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[865]$19530 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[865] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[865]$19530 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[865] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[864]$19528 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[864] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[864]$19528 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[864] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[864]$19528 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[864] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[864]$19528 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[864] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[863]$19526 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[863] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[863]$19526 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[863] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[863]$19526 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[863] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[863]$19526 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[863] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[862]$19524 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[862] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[862]$19524 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[862] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[862]$19524 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[862] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[862]$19524 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[862] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[861]$19522 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[861] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[861]$19522 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[861] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[861]$19522 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[861] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[861]$19522 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[861] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[860]$19520 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[860] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[860]$19520 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[860] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[860]$19520 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[860] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[860]$19520 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[860] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[85]$17970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[85] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[85]$17970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[85] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[85]$17970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[85] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[85]$17970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[85] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[859]$19518 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[859] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[859]$19518 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[859] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[859]$19518 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[859] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[859]$19518 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[859] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[858]$19516 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[858] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[858]$19516 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[858] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[858]$19516 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[858] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[858]$19516 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[858] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[857]$19514 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[857] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[857]$19514 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[857] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[857]$19514 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[857] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[857]$19514 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[857] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[856]$19512 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[856] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[856]$19512 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[856] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[856]$19512 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[856] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[856]$19512 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[856] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[855]$19510 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[855] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[855]$19510 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[855] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[855]$19510 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[855] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[855]$19510 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[855] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[854]$19508 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[854] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[854]$19508 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[854] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[854]$19508 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[854] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[854]$19508 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[854] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[853]$19506 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[853] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[853]$19506 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[853] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[853]$19506 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[853] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[853]$19506 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[853] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[852]$19504 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[852] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[852]$19504 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[852] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[852]$19504 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[852] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[852]$19504 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[852] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[851]$19502 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[851] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[851]$19502 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[851] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[851]$19502 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[851] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[851]$19502 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[851] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[850]$19500 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[850] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[850]$19500 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[850] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[850]$19500 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[850] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[850]$19500 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[850] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[84]$17968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[84] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[84]$17968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[84] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[84]$17968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[84] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[84]$17968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[84] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[849]$19498 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[849] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[849]$19498 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[849] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[849]$19498 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[849] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[849]$19498 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[849] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[848]$19496 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[848] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[848]$19496 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[848] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[848]$19496 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[848] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[848]$19496 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[848] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[847]$19494 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[847] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[847]$19494 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[847] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[847]$19494 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[847] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[847]$19494 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[847] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[846]$19492 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[846] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[846]$19492 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[846] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[846]$19492 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[846] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[846]$19492 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[846] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[845]$19490 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[845] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[845]$19490 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[845] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[845]$19490 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[845] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[845]$19490 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[845] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[844]$19488 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[844] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[844]$19488 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[844] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[844]$19488 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[844] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[844]$19488 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[844] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[843]$19486 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[843] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[843]$19486 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[843] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[843]$19486 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[843] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[843]$19486 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[843] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[842]$19484 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[842] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[842]$19484 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[842] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[842]$19484 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[842] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[842]$19484 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[842] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[841]$19482 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[841] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[841]$19482 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[841] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[841]$19482 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[841] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[841]$19482 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[841] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[840]$19480 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[840] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[840]$19480 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[840] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[840]$19480 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[840] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[840]$19480 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[840] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[83]$17966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[83] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[83]$17966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[83] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[83]$17966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[83] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[83]$17966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[83] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[839]$19478 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[839] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[839]$19478 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[839] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[839]$19478 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[839] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[839]$19478 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[839] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[838]$19476 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[838] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[838]$19476 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[838] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[838]$19476 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[838] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[838]$19476 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[838] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[837]$19474 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[837] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[837]$19474 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[837] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[837]$19474 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[837] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[837]$19474 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[837] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[836]$19472 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[836] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[836]$19472 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[836] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[836]$19472 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[836] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[836]$19472 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[836] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[835]$19470 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[835] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[835]$19470 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[835] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[835]$19470 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[835] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[835]$19470 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[835] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[834]$19468 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[834] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[834]$19468 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[834] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[834]$19468 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[834] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[834]$19468 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[834] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[833]$19466 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[833] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[833]$19466 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[833] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[833]$19466 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[833] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[833]$19466 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[833] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[832]$19464 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[832] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[832]$19464 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[832] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[832]$19464 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[832] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[832]$19464 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[832] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[831]$19462 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[831] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[831]$19462 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[831] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[831]$19462 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[831] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[831]$19462 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[831] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[830]$19460 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[830] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[830]$19460 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[830] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[830]$19460 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[830] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[830]$19460 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[830] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[82]$17964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[82] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[82]$17964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[82] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[82]$17964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[82] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[82]$17964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[82] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[829]$19458 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[829] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[829]$19458 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[829] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[829]$19458 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[829] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[829]$19458 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[829] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[828]$19456 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[828] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[828]$19456 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[828] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[828]$19456 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[828] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[828]$19456 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[828] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[827]$19454 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[827] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[827]$19454 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[827] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[827]$19454 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[827] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[827]$19454 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[827] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[826]$19452 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[826] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[826]$19452 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[826] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[826]$19452 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[826] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[826]$19452 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[826] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[825]$19450 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[825] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[825]$19450 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[825] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[825]$19450 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[825] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[825]$19450 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[825] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[824]$19448 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[824] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[824]$19448 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[824] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[824]$19448 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[824] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[824]$19448 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[824] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[823]$19446 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[823] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[823]$19446 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[823] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[823]$19446 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[823] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[823]$19446 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[823] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[822]$19444 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[822] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[822]$19444 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[822] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[822]$19444 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[822] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[822]$19444 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[822] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[821]$19442 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[821] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[821]$19442 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[821] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[821]$19442 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[821] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[821]$19442 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[821] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[820]$19440 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[820] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[820]$19440 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[820] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[820]$19440 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[820] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[820]$19440 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[820] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[81]$17962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[81] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[81]$17962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[81] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[81]$17962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[81] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[81]$17962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[81] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[819]$19438 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[819] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[819]$19438 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[819] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[819]$19438 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[819] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[819]$19438 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[819] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[818]$19436 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[818] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[818]$19436 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[818] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[818]$19436 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[818] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[818]$19436 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[818] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[817]$19434 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[817] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[817]$19434 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[817] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[817]$19434 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[817] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[817]$19434 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[817] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[816]$19432 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[816] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[816]$19432 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[816] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[816]$19432 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[816] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[816]$19432 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[816] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[815]$19430 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[815] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[815]$19430 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[815] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[815]$19430 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[815] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[815]$19430 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[815] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[814]$19428 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[814] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[814]$19428 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[814] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[814]$19428 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[814] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[814]$19428 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[814] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[813]$19426 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[813] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[813]$19426 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[813] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[813]$19426 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[813] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[813]$19426 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[813] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[812]$19424 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[812] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[812]$19424 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[812] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[812]$19424 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[812] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[812]$19424 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[812] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[811]$19422 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[811] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[811]$19422 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[811] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[811]$19422 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[811] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[811]$19422 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[811] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[810]$19420 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[810] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[810]$19420 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[810] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[810]$19420 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[810] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[810]$19420 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[810] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[80]$17960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[80] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[80]$17960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[80] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[80]$17960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[80] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[80]$17960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[80] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[809]$19418 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[809] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[809]$19418 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[809] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[809]$19418 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[809] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[809]$19418 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[809] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[808]$19416 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[808] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[808]$19416 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[808] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[808]$19416 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[808] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[808]$19416 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[808] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[807]$19414 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[807] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[807]$19414 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[807] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[807]$19414 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[807] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[807]$19414 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[807] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[806]$19412 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[806] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[806]$19412 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[806] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[806]$19412 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[806] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[806]$19412 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[806] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[805]$19410 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[805] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[805]$19410 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[805] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[805]$19410 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[805] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[805]$19410 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[805] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[804]$19408 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[804] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[804]$19408 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[804] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[804]$19408 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[804] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[804]$19408 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[804] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[803]$19406 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[803] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[803]$19406 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[803] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[803]$19406 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[803] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[803]$19406 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[803] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[802]$19404 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[802] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[802]$19404 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[802] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[802]$19404 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[802] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[802]$19404 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[802] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[801]$19402 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[801] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[801]$19402 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[801] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[801]$19402 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[801] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[801]$19402 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[801] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[800]$19400 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[800] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[800]$19400 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[800] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[800]$19400 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[800] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[800]$19400 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[800] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[7]$17814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[7] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[7]$17814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[7] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[7]$17814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[7] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[7]$17814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[7] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[79]$17958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[79] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[79]$17958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[79] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[79]$17958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[79] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[79]$17958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[79] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[799]$19398 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[799] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[799]$19398 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[799] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[799]$19398 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[799] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[799]$19398 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[799] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[798]$19396 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[798] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[798]$19396 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[798] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[798]$19396 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[798] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[798]$19396 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[798] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[797]$19394 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[797] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[797]$19394 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[797] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[797]$19394 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[797] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[797]$19394 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[797] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[796]$19392 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[796] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[796]$19392 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[796] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[796]$19392 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[796] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[796]$19392 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[796] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[795]$19390 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[795] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[795]$19390 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[795] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[795]$19390 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[795] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[795]$19390 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[795] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[794]$19388 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[794] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[794]$19388 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[794] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[794]$19388 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[794] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[794]$19388 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[794] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[793]$19386 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[793] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[793]$19386 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[793] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[793]$19386 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[793] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[793]$19386 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[793] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[792]$19384 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[792] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[792]$19384 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[792] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[792]$19384 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[792] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[792]$19384 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[792] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[791]$19382 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[791] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[791]$19382 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[791] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[791]$19382 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[791] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[791]$19382 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[791] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[790]$19380 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[790] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[790]$19380 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[790] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[790]$19380 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[790] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[790]$19380 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[790] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[78]$17956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[78] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[78]$17956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[78] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[78]$17956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[78] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[78]$17956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[78] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[789]$19378 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[789] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[789]$19378 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[789] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[789]$19378 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[789] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[789]$19378 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[789] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[788]$19376 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[788] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[788]$19376 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[788] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[788]$19376 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[788] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[788]$19376 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[788] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[787]$19374 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[787] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[787]$19374 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[787] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[787]$19374 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[787] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[787]$19374 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[787] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[786]$19372 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[786] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[786]$19372 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[786] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[786]$19372 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[786] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[786]$19372 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[786] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[785]$19370 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[785] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[785]$19370 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[785] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[785]$19370 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[785] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[785]$19370 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[785] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[784]$19368 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[784] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[784]$19368 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[784] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[784]$19368 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[784] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[784]$19368 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[784] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[783]$19366 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[783] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[783]$19366 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[783] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[783]$19366 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[783] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[783]$19366 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[783] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[782]$19364 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[782] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[782]$19364 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[782] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[782]$19364 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[782] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[782]$19364 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[782] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[781]$19362 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[781] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[781]$19362 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[781] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[781]$19362 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[781] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[781]$19362 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[781] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[780]$19360 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[780] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[780]$19360 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[780] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[780]$19360 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[780] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[780]$19360 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[780] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[77]$17954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[77] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[77]$17954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[77] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[77]$17954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[77] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[77]$17954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[77] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[779]$19358 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[779] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[779]$19358 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[779] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[779]$19358 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[779] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[779]$19358 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[779] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[778]$19356 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[778] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[778]$19356 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[778] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[778]$19356 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[778] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[778]$19356 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[778] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[777]$19354 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[777] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[777]$19354 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[777] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[777]$19354 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[777] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[777]$19354 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[777] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[776]$19352 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[776] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[776]$19352 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[776] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[776]$19352 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[776] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[776]$19352 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[776] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[775]$19350 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[775] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[775]$19350 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[775] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[775]$19350 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[775] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[775]$19350 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[775] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[774]$19348 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[774] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[774]$19348 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[774] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[774]$19348 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[774] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[774]$19348 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[774] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[773]$19346 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[773] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[773]$19346 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[773] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[773]$19346 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[773] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[773]$19346 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[773] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[772]$19344 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[772] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[772]$19344 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[772] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[772]$19344 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[772] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[772]$19344 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[772] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[771]$19342 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[771] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[771]$19342 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[771] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[771]$19342 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[771] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[771]$19342 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[771] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[770]$19340 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[770] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[770]$19340 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[770] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[770]$19340 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[770] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[770]$19340 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[770] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[76]$17952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[76] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[76]$17952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[76] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[76]$17952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[76] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[76]$17952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[76] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[769]$19338 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[769] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[769]$19338 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[769] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[769]$19338 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[769] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[769]$19338 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[769] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[768]$19336 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[768] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[768]$19336 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[768] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[768]$19336 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[768] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[768]$19336 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[768] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[767]$19334 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[767] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[767]$19334 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[767] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[767]$19334 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[767] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[767]$19334 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[767] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[766]$19332 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[766] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[766]$19332 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[766] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[766]$19332 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[766] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[766]$19332 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[766] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[765]$19330 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[765] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[765]$19330 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[765] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[765]$19330 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[765] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[765]$19330 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[765] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[764]$19328 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[764] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[764]$19328 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[764] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[764]$19328 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[764] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[764]$19328 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[764] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[763]$19326 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[763] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[763]$19326 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[763] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[763]$19326 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[763] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[763]$19326 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[763] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[762]$19324 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[762] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[762]$19324 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[762] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[762]$19324 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[762] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[762]$19324 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[762] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[761]$19322 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[761] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[761]$19322 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[761] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[761]$19322 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[761] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[761]$19322 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[761] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[760]$19320 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[760] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[760]$19320 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[760] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[760]$19320 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[760] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[760]$19320 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[760] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[75]$17950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[75] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[75]$17950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[75] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[75]$17950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[75] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[75]$17950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[75] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[759]$19318 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[759] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[759]$19318 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[759] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[759]$19318 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[759] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[759]$19318 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[759] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[758]$19316 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[758] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[758]$19316 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[758] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[758]$19316 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[758] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[758]$19316 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[758] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[757]$19314 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[757] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[757]$19314 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[757] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[757]$19314 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[757] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[757]$19314 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[757] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[756]$19312 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[756] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[756]$19312 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[756] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[756]$19312 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[756] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[756]$19312 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[756] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[755]$19310 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[755] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[755]$19310 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[755] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[755]$19310 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[755] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[755]$19310 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[755] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[754]$19308 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[754] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[754]$19308 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[754] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[754]$19308 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[754] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[754]$19308 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[754] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[753]$19306 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[753] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[753]$19306 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[753] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[753]$19306 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[753] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[753]$19306 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[753] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[752]$19304 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[752] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[752]$19304 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[752] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[752]$19304 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[752] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[752]$19304 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[752] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[751]$19302 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[751] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[751]$19302 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[751] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[751]$19302 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[751] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[751]$19302 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[751] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[750]$19300 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[750] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[750]$19300 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[750] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[750]$19300 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[750] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[750]$19300 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[750] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[74]$17948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[74] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[74]$17948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[74] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[74]$17948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[74] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[74]$17948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[74] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[749]$19298 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[749] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[749]$19298 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[749] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[749]$19298 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[749] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[749]$19298 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[749] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[748]$19296 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[748] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[748]$19296 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[748] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[748]$19296 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[748] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[748]$19296 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[748] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[747]$19294 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[747] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[747]$19294 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[747] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[747]$19294 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[747] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[747]$19294 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[747] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[746]$19292 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[746] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[746]$19292 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[746] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[746]$19292 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[746] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[746]$19292 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[746] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[745]$19290 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[745] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[745]$19290 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[745] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[745]$19290 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[745] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[745]$19290 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[745] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[744]$19288 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[744] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[744]$19288 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[744] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[744]$19288 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[744] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[744]$19288 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[744] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[743]$19286 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[743] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[743]$19286 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[743] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[743]$19286 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[743] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[743]$19286 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[743] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[742]$19284 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[742] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[742]$19284 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[742] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[742]$19284 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[742] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[742]$19284 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[742] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[741]$19282 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[741] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[741]$19282 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[741] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[741]$19282 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[741] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[741]$19282 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[741] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[740]$19280 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[740] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[740]$19280 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[740] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[740]$19280 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[740] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[740]$19280 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[740] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[73]$17946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[73] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[73]$17946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[73] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[73]$17946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[73] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[73]$17946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[73] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[739]$19278 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[739] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[739]$19278 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[739] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[739]$19278 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[739] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[739]$19278 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[739] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[738]$19276 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[738] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[738]$19276 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[738] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[738]$19276 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[738] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[738]$19276 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[738] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[737]$19274 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[737] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[737]$19274 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[737] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[737]$19274 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[737] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[737]$19274 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[737] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[736]$19272 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[736] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[736]$19272 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[736] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[736]$19272 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[736] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[736]$19272 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[736] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[735]$19270 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[735] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[735]$19270 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[735] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[735]$19270 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[735] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[735]$19270 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[735] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[734]$19268 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[734] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[734]$19268 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[734] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[734]$19268 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[734] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[734]$19268 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[734] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[733]$19266 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[733] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[733]$19266 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[733] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[733]$19266 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[733] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[733]$19266 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[733] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[732]$19264 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[732] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[732]$19264 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[732] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[732]$19264 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[732] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[732]$19264 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[732] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[731]$19262 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[731] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[731]$19262 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[731] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[731]$19262 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[731] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[731]$19262 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[731] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[730]$19260 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[730] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[730]$19260 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[730] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[730]$19260 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[730] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[730]$19260 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[730] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[72]$17944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[72] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[72]$17944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[72] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[72]$17944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[72] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[72]$17944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[72] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[729]$19258 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[729] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[729]$19258 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[729] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[729]$19258 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[729] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[729]$19258 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[729] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[728]$19256 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[728] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[728]$19256 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[728] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[728]$19256 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[728] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[728]$19256 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[728] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[727]$19254 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[727] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[727]$19254 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[727] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[727]$19254 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[727] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[727]$19254 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[727] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[726]$19252 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[726] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[726]$19252 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[726] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[726]$19252 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[726] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[726]$19252 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[726] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[725]$19250 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[725] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[725]$19250 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[725] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[725]$19250 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[725] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[725]$19250 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[725] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[724]$19248 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[724] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[724]$19248 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[724] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[724]$19248 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[724] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[724]$19248 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[724] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[723]$19246 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[723] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[723]$19246 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[723] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[723]$19246 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[723] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[723]$19246 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[723] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[722]$19244 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[722] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[722]$19244 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[722] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[722]$19244 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[722] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[722]$19244 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[722] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[721]$19242 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[721] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[721]$19242 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[721] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[721]$19242 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[721] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[721]$19242 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[721] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[720]$19240 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[720] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[720]$19240 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[720] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[720]$19240 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[720] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[720]$19240 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[720] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[71]$17942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[71] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[71]$17942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[71] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[71]$17942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[71] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[71]$17942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[71] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[719]$19238 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[719] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[719]$19238 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[719] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[719]$19238 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[719] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[719]$19238 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[719] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[718]$19236 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[718] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[718]$19236 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[718] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[718]$19236 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[718] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[718]$19236 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[718] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[717]$19234 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[717] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[717]$19234 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[717] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[717]$19234 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[717] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[717]$19234 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[717] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[716]$19232 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[716] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[716]$19232 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[716] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[716]$19232 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[716] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[716]$19232 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[716] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[715]$19230 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[715] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[715]$19230 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[715] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[715]$19230 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[715] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[715]$19230 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[715] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[714]$19228 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[714] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[714]$19228 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[714] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[714]$19228 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[714] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[714]$19228 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[714] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[713]$19226 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[713] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[713]$19226 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[713] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[713]$19226 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[713] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[713]$19226 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[713] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[712]$19224 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[712] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[712]$19224 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[712] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[712]$19224 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[712] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[712]$19224 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[712] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[711]$19222 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[711] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[711]$19222 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[711] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[711]$19222 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[711] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[711]$19222 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[711] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[710]$19220 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[710] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[710]$19220 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[710] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[710]$19220 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[710] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[710]$19220 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[710] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[70]$17940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[70] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[70]$17940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[70] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[70]$17940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[70] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[70]$17940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[70] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[709]$19218 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[709] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[709]$19218 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[709] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[709]$19218 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[709] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[709]$19218 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[709] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[708]$19216 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[708] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[708]$19216 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[708] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[708]$19216 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[708] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[708]$19216 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[708] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[707]$19214 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[707] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[707]$19214 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[707] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[707]$19214 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[707] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[707]$19214 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[707] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[706]$19212 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[706] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[706]$19212 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[706] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[706]$19212 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[706] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[706]$19212 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[706] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[705]$19210 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[705] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[705]$19210 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[705] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[705]$19210 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[705] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[705]$19210 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[705] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[704]$19208 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[704] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[704]$19208 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[704] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[704]$19208 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[704] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[704]$19208 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[704] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[703]$19206 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[703] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[703]$19206 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[703] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[703]$19206 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[703] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[703]$19206 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[703] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[702]$19204 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[702] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[702]$19204 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[702] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[702]$19204 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[702] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[702]$19204 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[702] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[701]$19202 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[701] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[701]$19202 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[701] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[701]$19202 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[701] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[701]$19202 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[701] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[700]$19200 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[700] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[700]$19200 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[700] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[700]$19200 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[700] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[700]$19200 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[700] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[6]$17812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[6] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[6]$17812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[6] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[6]$17812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[6] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[6]$17812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[6] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[69]$17938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[69] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[69]$17938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[69] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[69]$17938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[69] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[69]$17938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[69] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[699]$19198 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[699] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[699]$19198 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[699] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[699]$19198 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[699] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[699]$19198 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[699] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[698]$19196 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[698] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[698]$19196 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[698] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[698]$19196 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[698] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[698]$19196 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[698] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[697]$19194 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[697] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[697]$19194 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[697] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[697]$19194 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[697] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[697]$19194 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[697] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[696]$19192 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[696] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[696]$19192 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[696] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[696]$19192 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[696] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[696]$19192 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[696] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[695]$19190 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[695] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[695]$19190 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[695] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[695]$19190 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[695] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[695]$19190 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[695] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[694]$19188 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[694] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[694]$19188 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[694] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[694]$19188 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[694] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[694]$19188 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[694] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[693]$19186 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[693] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[693]$19186 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[693] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[693]$19186 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[693] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[693]$19186 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[693] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[692]$19184 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[692] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[692]$19184 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[692] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[692]$19184 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[692] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[692]$19184 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[692] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[691]$19182 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[691] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[691]$19182 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[691] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[691]$19182 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[691] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[691]$19182 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[691] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[690]$19180 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[690] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[690]$19180 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[690] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[690]$19180 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[690] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[690]$19180 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[690] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[68]$17936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[68] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[68]$17936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[68] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[68]$17936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[68] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[68]$17936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[68] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[689]$19178 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[689] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[689]$19178 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[689] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[689]$19178 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[689] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[689]$19178 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[689] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[688]$19176 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[688] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[688]$19176 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[688] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[688]$19176 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[688] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[688]$19176 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[688] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[687]$19174 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[687] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[687]$19174 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[687] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[687]$19174 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[687] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[687]$19174 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[687] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[686]$19172 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[686] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[686]$19172 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[686] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[686]$19172 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[686] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[686]$19172 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[686] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[685]$19170 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[685] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[685]$19170 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[685] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[685]$19170 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[685] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[685]$19170 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[685] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[684]$19168 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[684] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[684]$19168 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[684] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[684]$19168 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[684] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[684]$19168 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[684] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[683]$19166 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[683] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[683]$19166 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[683] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[683]$19166 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[683] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[683]$19166 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[683] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[682]$19164 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[682] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[682]$19164 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[682] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[682]$19164 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[682] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[682]$19164 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[682] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[681]$19162 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[681] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[681]$19162 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[681] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[681]$19162 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[681] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[681]$19162 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[681] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[680]$19160 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[680] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[680]$19160 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[680] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[680]$19160 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[680] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[680]$19160 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[680] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[67]$17934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[67] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[67]$17934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[67] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[67]$17934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[67] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[67]$17934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[67] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[679]$19158 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[679] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[679]$19158 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[679] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[679]$19158 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[679] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[679]$19158 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[679] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[678]$19156 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[678] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[678]$19156 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[678] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[678]$19156 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[678] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[678]$19156 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[678] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[677]$19154 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[677] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[677]$19154 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[677] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[677]$19154 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[677] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[677]$19154 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[677] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[676]$19152 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[676] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[676]$19152 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[676] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[676]$19152 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[676] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[676]$19152 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[676] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[675]$19150 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[675] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[675]$19150 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[675] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[675]$19150 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[675] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[675]$19150 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[675] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[674]$19148 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[674] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[674]$19148 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[674] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[674]$19148 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[674] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[674]$19148 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[674] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[673]$19146 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[673] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[673]$19146 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[673] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[673]$19146 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[673] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[673]$19146 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[673] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[672]$19144 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[672] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[672]$19144 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[672] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[672]$19144 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[672] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[672]$19144 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[672] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[671]$19142 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[671] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[671]$19142 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[671] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[671]$19142 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[671] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[671]$19142 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[671] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[670]$19140 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[670] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[670]$19140 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[670] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[670]$19140 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[670] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[670]$19140 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[670] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[66]$17932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[66] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[66]$17932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[66] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[66]$17932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[66] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[66]$17932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[66] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[669]$19138 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[669] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[669]$19138 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[669] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[669]$19138 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[669] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[669]$19138 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[669] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[668]$19136 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[668] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[668]$19136 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[668] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[668]$19136 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[668] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[668]$19136 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[668] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[667]$19134 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[667] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[667]$19134 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[667] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[667]$19134 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[667] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[667]$19134 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[667] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[666]$19132 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[666] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[666]$19132 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[666] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[666]$19132 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[666] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[666]$19132 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[666] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[665]$19130 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[665] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[665]$19130 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[665] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[665]$19130 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[665] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[665]$19130 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[665] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[664]$19128 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[664] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[664]$19128 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[664] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[664]$19128 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[664] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[664]$19128 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[664] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[663]$19126 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[663] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[663]$19126 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[663] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[663]$19126 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[663] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[663]$19126 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[663] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[662]$19124 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[662] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[662]$19124 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[662] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[662]$19124 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[662] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[662]$19124 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[662] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[661]$19122 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[661] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[661]$19122 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[661] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[661]$19122 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[661] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[661]$19122 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[661] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[660]$19120 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[660] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[660]$19120 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[660] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[660]$19120 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[660] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[660]$19120 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[660] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[65]$17930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[65] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[65]$17930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[65] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[65]$17930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[65] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[65]$17930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[65] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[659]$19118 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[659] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[659]$19118 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[659] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[659]$19118 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[659] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[659]$19118 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[659] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[658]$19116 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[658] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[658]$19116 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[658] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[658]$19116 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[658] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[658]$19116 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[658] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[657]$19114 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[657] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[657]$19114 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[657] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[657]$19114 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[657] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[657]$19114 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[657] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[656]$19112 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[656] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[656]$19112 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[656] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[656]$19112 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[656] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[656]$19112 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[656] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[655]$19110 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[655] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[655]$19110 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[655] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[655]$19110 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[655] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[655]$19110 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[655] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[654]$19108 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[654] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[654]$19108 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[654] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[654]$19108 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[654] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[654]$19108 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[654] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[653]$19106 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[653] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[653]$19106 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[653] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[653]$19106 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[653] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[653]$19106 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[653] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[652]$19104 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[652] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[652]$19104 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[652] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[652]$19104 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[652] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[652]$19104 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[652] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[651]$19102 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[651] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[651]$19102 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[651] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[651]$19102 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[651] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[651]$19102 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[651] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[650]$19100 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[650] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[650]$19100 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[650] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[650]$19100 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[650] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[650]$19100 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[650] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[64]$17928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[64] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[64]$17928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[64] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[64]$17928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[64] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[64]$17928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[64] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[649]$19098 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[649] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[649]$19098 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[649] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[649]$19098 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[649] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[649]$19098 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[649] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[648]$19096 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[648] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[648]$19096 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[648] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[648]$19096 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[648] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[648]$19096 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[648] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[647]$19094 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[647] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[647]$19094 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[647] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[647]$19094 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[647] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[647]$19094 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[647] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[646]$19092 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[646] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[646]$19092 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[646] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[646]$19092 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[646] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[646]$19092 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[646] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[645]$19090 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[645] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[645]$19090 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[645] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[645]$19090 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[645] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[645]$19090 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[645] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[644]$19088 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[644] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[644]$19088 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[644] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[644]$19088 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[644] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[644]$19088 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[644] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[643]$19086 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[643] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[643]$19086 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[643] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[643]$19086 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[643] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[643]$19086 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[643] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[642]$19084 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[642] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[642]$19084 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[642] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[642]$19084 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[642] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[642]$19084 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[642] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[641]$19082 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[641] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[641]$19082 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[641] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[641]$19082 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[641] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[641]$19082 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[641] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[640]$19080 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[640] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[640]$19080 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[640] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[640]$19080 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[640] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[640]$19080 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[640] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[63]$17926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[63] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[63]$17926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[63] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[63]$17926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[63] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[63]$17926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[63] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[639]$19078 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[639] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[639]$19078 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[639] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[639]$19078 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[639] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[639]$19078 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[639] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[638]$19076 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[638] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[638]$19076 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[638] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[638]$19076 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[638] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[638]$19076 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[638] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[637]$19074 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[637] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[637]$19074 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[637] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[637]$19074 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[637] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[637]$19074 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[637] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[636]$19072 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[636] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[636]$19072 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[636] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[636]$19072 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[636] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[636]$19072 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[636] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[635]$19070 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[635] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[635]$19070 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[635] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[635]$19070 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[635] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[635]$19070 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[635] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[634]$19068 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[634] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[634]$19068 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[634] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[634]$19068 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[634] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[634]$19068 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[634] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[633]$19066 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[633] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[633]$19066 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[633] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[633]$19066 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[633] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[633]$19066 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[633] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[632]$19064 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[632] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[632]$19064 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[632] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[632]$19064 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[632] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[632]$19064 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[632] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[631]$19062 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[631] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[631]$19062 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[631] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[631]$19062 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[631] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[631]$19062 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[631] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[630]$19060 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[630] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[630]$19060 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[630] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[630]$19060 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[630] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[630]$19060 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[630] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[62]$17924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[62] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[62]$17924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[62] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[62]$17924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[62] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[62]$17924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[62] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[629]$19058 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[629] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[629]$19058 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[629] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[629]$19058 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[629] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[629]$19058 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[629] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[628]$19056 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[628] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[628]$19056 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[628] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[628]$19056 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[628] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[628]$19056 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[628] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[627]$19054 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[627] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[627]$19054 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[627] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[627]$19054 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[627] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[627]$19054 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[627] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[626]$19052 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[626] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[626]$19052 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[626] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[626]$19052 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[626] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[626]$19052 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[626] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[625]$19050 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[625] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[625]$19050 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[625] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[625]$19050 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[625] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[625]$19050 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[625] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[624]$19048 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[624] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[624]$19048 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[624] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[624]$19048 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[624] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[624]$19048 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[624] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[623]$19046 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[623] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[623]$19046 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[623] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[623]$19046 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[623] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[623]$19046 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[623] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[622]$19044 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[622] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[622]$19044 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[622] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[622]$19044 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[622] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[622]$19044 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[622] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[621]$19042 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[621] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[621]$19042 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[621] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[621]$19042 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[621] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[621]$19042 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[621] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[620]$19040 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[620] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[620]$19040 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[620] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[620]$19040 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[620] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[620]$19040 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[620] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[61]$17922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[61] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[61]$17922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[61] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[61]$17922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[61] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[61]$17922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[61] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[619]$19038 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[619] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[619]$19038 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[619] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[619]$19038 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[619] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[619]$19038 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[619] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[618]$19036 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[618] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[618]$19036 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[618] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[618]$19036 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[618] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[618]$19036 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[618] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[617]$19034 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[617] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[617]$19034 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[617] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[617]$19034 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[617] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[617]$19034 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[617] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[616]$19032 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[616] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[616]$19032 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[616] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[616]$19032 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[616] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[616]$19032 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[616] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[615]$19030 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[615] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[615]$19030 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[615] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[615]$19030 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[615] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[615]$19030 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[615] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[614]$19028 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[614] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[614]$19028 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[614] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[614]$19028 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[614] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[614]$19028 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[614] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[613]$19026 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[613] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[613]$19026 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[613] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[613]$19026 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[613] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[613]$19026 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[613] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[612]$19024 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[612] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[612]$19024 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[612] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[612]$19024 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[612] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[612]$19024 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[612] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[611]$19022 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[611] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[611]$19022 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[611] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[611]$19022 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[611] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[611]$19022 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[611] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[610]$19020 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[610] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[610]$19020 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[610] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[610]$19020 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[610] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[610]$19020 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[610] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[60]$17920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[60] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[60]$17920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[60] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[60]$17920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[60] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[60]$17920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[60] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[609]$19018 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[609] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[609]$19018 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[609] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[609]$19018 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[609] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[609]$19018 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[609] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[608]$19016 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[608] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[608]$19016 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[608] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[608]$19016 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[608] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[608]$19016 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[608] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[607]$19014 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[607] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[607]$19014 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[607] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[607]$19014 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[607] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[607]$19014 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[607] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[606]$19012 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[606] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[606]$19012 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[606] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[606]$19012 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[606] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[606]$19012 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[606] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[605]$19010 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[605] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[605]$19010 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[605] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[605]$19010 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[605] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[605]$19010 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[605] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[604]$19008 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[604] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[604]$19008 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[604] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[604]$19008 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[604] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[604]$19008 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[604] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[603]$19006 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[603] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[603]$19006 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[603] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[603]$19006 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[603] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[603]$19006 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[603] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[602]$19004 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[602] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[602]$19004 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[602] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[602]$19004 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[602] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[602]$19004 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[602] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[601]$19002 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[601] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[601]$19002 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[601] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[601]$19002 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[601] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[601]$19002 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[601] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[600]$19000 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[600] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[600]$19000 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[600] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[600]$19000 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[600] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[600]$19000 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[600] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[5]$17810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[5] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[5]$17810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[5] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[5]$17810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[5] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[5]$17810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[5] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[59]$17918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[59] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[59]$17918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[59] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[59]$17918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[59] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[59]$17918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[59] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[599]$18998 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[599] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[599]$18998 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[599] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[599]$18998 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[599] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[599]$18998 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[599] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[598]$18996 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[598] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[598]$18996 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[598] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[598]$18996 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[598] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[598]$18996 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[598] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[597]$18994 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[597] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[597]$18994 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[597] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[597]$18994 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[597] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[597]$18994 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[597] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[596]$18992 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[596] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[596]$18992 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[596] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[596]$18992 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[596] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[596]$18992 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[596] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[595]$18990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[595] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[595]$18990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[595] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[595]$18990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[595] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[595]$18990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[595] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[594]$18988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[594] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[594]$18988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[594] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[594]$18988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[594] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[594]$18988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[594] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[593]$18986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[593] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[593]$18986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[593] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[593]$18986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[593] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[593]$18986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[593] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[592]$18984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[592] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[592]$18984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[592] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[592]$18984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[592] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[592]$18984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[592] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[591]$18982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[591] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[591]$18982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[591] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[591]$18982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[591] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[591]$18982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[591] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[590]$18980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[590] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[590]$18980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[590] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[590]$18980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[590] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[590]$18980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[590] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[58]$17916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[58] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[58]$17916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[58] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[58]$17916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[58] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[58]$17916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[58] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[589]$18978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[589] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[589]$18978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[589] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[589]$18978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[589] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[589]$18978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[589] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[588]$18976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[588] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[588]$18976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[588] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[588]$18976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[588] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[588]$18976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[588] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[587]$18974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[587] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[587]$18974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[587] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[587]$18974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[587] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[587]$18974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[587] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[586]$18972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[586] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[586]$18972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[586] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[586]$18972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[586] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[586]$18972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[586] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[585]$18970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[585] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[585]$18970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[585] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[585]$18970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[585] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[585]$18970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[585] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[584]$18968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[584] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[584]$18968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[584] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[584]$18968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[584] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[584]$18968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[584] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[583]$18966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[583] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[583]$18966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[583] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[583]$18966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[583] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[583]$18966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[583] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[582]$18964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[582] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[582]$18964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[582] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[582]$18964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[582] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[582]$18964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[582] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[581]$18962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[581] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[581]$18962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[581] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[581]$18962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[581] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[581]$18962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[581] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[580]$18960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[580] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[580]$18960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[580] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[580]$18960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[580] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[580]$18960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[580] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[57]$17914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[57] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[57]$17914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[57] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[57]$17914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[57] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[57]$17914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[57] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[579]$18958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[579] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[579]$18958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[579] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[579]$18958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[579] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[579]$18958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[579] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[578]$18956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[578] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[578]$18956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[578] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[578]$18956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[578] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[578]$18956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[578] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[577]$18954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[577] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[577]$18954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[577] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[577]$18954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[577] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[577]$18954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[577] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[576]$18952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[576] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[576]$18952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[576] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[576]$18952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[576] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[576]$18952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[576] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[575]$18950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[575] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[575]$18950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[575] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[575]$18950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[575] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[575]$18950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[575] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[574]$18948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[574] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[574]$18948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[574] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[574]$18948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[574] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[574]$18948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[574] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[573]$18946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[573] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[573]$18946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[573] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[573]$18946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[573] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[573]$18946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[573] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[572]$18944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[572] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[572]$18944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[572] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[572]$18944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[572] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[572]$18944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[572] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[571]$18942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[571] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[571]$18942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[571] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[571]$18942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[571] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[571]$18942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[571] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[570]$18940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[570] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[570]$18940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[570] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[570]$18940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[570] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[570]$18940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[570] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[56]$17912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[56] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[56]$17912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[56] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[56]$17912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[56] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[56]$17912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[56] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[569]$18938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[569] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[569]$18938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[569] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[569]$18938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[569] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[569]$18938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[569] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[568]$18936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[568] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[568]$18936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[568] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[568]$18936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[568] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[568]$18936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[568] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[567]$18934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[567] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[567]$18934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[567] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[567]$18934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[567] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[567]$18934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[567] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[566]$18932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[566] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[566]$18932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[566] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[566]$18932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[566] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[566]$18932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[566] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[565]$18930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[565] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[565]$18930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[565] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[565]$18930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[565] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[565]$18930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[565] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[564]$18928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[564] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[564]$18928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[564] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[564]$18928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[564] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[564]$18928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[564] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[563]$18926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[563] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[563]$18926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[563] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[563]$18926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[563] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[563]$18926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[563] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[562]$18924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[562] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[562]$18924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[562] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[562]$18924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[562] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[562]$18924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[562] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[561]$18922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[561] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[561]$18922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[561] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[561]$18922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[561] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[561]$18922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[561] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[560]$18920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[560] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[560]$18920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[560] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[560]$18920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[560] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[560]$18920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[560] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[55]$17910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[55] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[55]$17910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[55] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[55]$17910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[55] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[55]$17910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[55] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[559]$18918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[559] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[559]$18918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[559] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[559]$18918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[559] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[559]$18918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[559] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[558]$18916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[558] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[558]$18916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[558] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[558]$18916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[558] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[558]$18916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[558] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[557]$18914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[557] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[557]$18914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[557] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[557]$18914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[557] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[557]$18914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[557] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[556]$18912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[556] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[556]$18912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[556] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[556]$18912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[556] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[556]$18912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[556] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[555]$18910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[555] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[555]$18910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[555] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[555]$18910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[555] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[555]$18910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[555] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[554]$18908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[554] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[554]$18908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[554] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[554]$18908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[554] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[554]$18908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[554] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[553]$18906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[553] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[553]$18906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[553] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[553]$18906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[553] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[553]$18906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[553] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[552]$18904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[552] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[552]$18904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[552] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[552]$18904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[552] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[552]$18904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[552] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[551]$18902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[551] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[551]$18902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[551] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[551]$18902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[551] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[551]$18902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[551] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[550]$18900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[550] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[550]$18900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[550] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[550]$18900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[550] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[550]$18900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[550] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[54]$17908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[54] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[54]$17908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[54] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[54]$17908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[54] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[54]$17908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[54] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[549]$18898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[549] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[549]$18898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[549] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[549]$18898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[549] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[549]$18898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[549] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[548]$18896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[548] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[548]$18896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[548] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[548]$18896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[548] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[548]$18896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[548] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[547]$18894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[547] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[547]$18894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[547] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[547]$18894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[547] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[547]$18894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[547] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[546]$18892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[546] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[546]$18892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[546] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[546]$18892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[546] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[546]$18892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[546] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[545]$18890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[545] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[545]$18890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[545] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[545]$18890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[545] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[545]$18890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[545] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[544]$18888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[544] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[544]$18888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[544] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[544]$18888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[544] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[544]$18888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[544] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[543]$18886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[543] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[543]$18886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[543] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[543]$18886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[543] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[543]$18886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[543] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[542]$18884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[542] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[542]$18884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[542] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[542]$18884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[542] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[542]$18884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[542] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[541]$18882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[541] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[541]$18882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[541] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[541]$18882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[541] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[541]$18882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[541] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[540]$18880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[540] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[540]$18880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[540] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[540]$18880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[540] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[540]$18880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[540] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[53]$17906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[53] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[53]$17906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[53] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[53]$17906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[53] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[53]$17906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[53] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[539]$18878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[539] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[539]$18878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[539] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[539]$18878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[539] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[539]$18878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[539] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[538]$18876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[538] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[538]$18876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[538] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[538]$18876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[538] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[538]$18876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[538] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[537]$18874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[537] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[537]$18874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[537] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[537]$18874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[537] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[537]$18874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[537] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[536]$18872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[536] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[536]$18872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[536] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[536]$18872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[536] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[536]$18872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[536] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[535]$18870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[535] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[535]$18870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[535] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[535]$18870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[535] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[535]$18870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[535] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[534]$18868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[534] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[534]$18868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[534] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[534]$18868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[534] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[534]$18868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[534] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[533]$18866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[533] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[533]$18866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[533] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[533]$18866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[533] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[533]$18866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[533] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[532]$18864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[532] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[532]$18864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[532] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[532]$18864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[532] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[532]$18864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[532] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[531]$18862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[531] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[531]$18862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[531] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[531]$18862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[531] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[531]$18862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[531] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[530]$18860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[530] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[530]$18860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[530] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[530]$18860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[530] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[530]$18860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[530] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[52]$17904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[52] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[52]$17904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[52] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[52]$17904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[52] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[52]$17904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[52] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[529]$18858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[529] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[529]$18858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[529] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[529]$18858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[529] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[529]$18858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[529] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[528]$18856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[528] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[528]$18856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[528] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[528]$18856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[528] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[528]$18856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[528] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[527]$18854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[527] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[527]$18854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[527] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[527]$18854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[527] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[527]$18854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[527] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[526]$18852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[526] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[526]$18852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[526] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[526]$18852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[526] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[526]$18852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[526] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[525]$18850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[525] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[525]$18850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[525] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[525]$18850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[525] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[525]$18850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[525] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[524]$18848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[524] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[524]$18848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[524] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[524]$18848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[524] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[524]$18848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[524] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[523]$18846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[523] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[523]$18846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[523] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[523]$18846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[523] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[523]$18846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[523] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[522]$18844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[522] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[522]$18844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[522] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[522]$18844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[522] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[522]$18844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[522] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[521]$18842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[521] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[521]$18842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[521] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[521]$18842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[521] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[521]$18842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[521] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[520]$18840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[520] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[520]$18840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[520] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[520]$18840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[520] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[520]$18840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[520] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[51]$17902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[51] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[51]$17902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[51] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[51]$17902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[51] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[51]$17902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[51] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[519]$18838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[519] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[519]$18838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[519] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[519]$18838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[519] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[519]$18838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[519] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[518]$18836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[518] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[518]$18836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[518] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[518]$18836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[518] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[518]$18836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[518] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[517]$18834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[517] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[517]$18834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[517] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[517]$18834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[517] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[517]$18834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[517] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[516]$18832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[516] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[516]$18832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[516] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[516]$18832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[516] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[516]$18832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[516] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[515]$18830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[515] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[515]$18830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[515] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[515]$18830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[515] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[515]$18830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[515] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[514]$18828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[514] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[514]$18828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[514] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[514]$18828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[514] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[514]$18828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[514] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[513]$18826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[513] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[513]$18826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[513] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[513]$18826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[513] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[513]$18826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[513] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[512]$18824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[512] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[512]$18824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[512] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[512]$18824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[512] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[512]$18824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[512] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[511]$18822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[511] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[511]$18822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[511] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[511]$18822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[511] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[511]$18822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[511] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[510]$18820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[510] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[510]$18820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[510] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[510]$18820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[510] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[510]$18820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[510] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[50]$17900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[50] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[50]$17900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[50] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[50]$17900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[50] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[50]$17900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[50] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[509]$18818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[509] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[509]$18818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[509] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[509]$18818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[509] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[509]$18818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[509] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[508]$18816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[508] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[508]$18816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[508] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[508]$18816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[508] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[508]$18816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[508] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[507]$18814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[507] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[507]$18814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[507] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[507]$18814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[507] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[507]$18814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[507] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[506]$18812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[506] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[506]$18812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[506] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[506]$18812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[506] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[506]$18812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[506] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[505]$18810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[505] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[505]$18810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[505] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[505]$18810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[505] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[505]$18810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[505] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[504]$18808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[504] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[504]$18808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[504] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[504]$18808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[504] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[504]$18808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[504] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[503]$18806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[503] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[503]$18806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[503] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[503]$18806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[503] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[503]$18806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[503] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[502]$18804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[502] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[502]$18804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[502] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[502]$18804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[502] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[502]$18804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[502] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[501]$18802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[501] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[501]$18802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[501] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[501]$18802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[501] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[501]$18802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[501] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[500]$18800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[500] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[500]$18800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[500] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[500]$18800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[500] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[500]$18800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[500] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[4]$17808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[4] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[4]$17808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[4] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[4]$17808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[4] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[4]$17808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[4] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[49]$17898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[49] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[49]$17898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[49] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[49]$17898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[49] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[49]$17898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[49] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[499]$18798 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[499] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[499]$18798 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[499] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[499]$18798 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[499] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[499]$18798 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[499] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[498]$18796 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[498] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[498]$18796 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[498] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[498]$18796 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[498] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[498]$18796 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[498] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[497]$18794 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[497] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[497]$18794 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[497] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[497]$18794 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[497] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[497]$18794 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[497] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[496]$18792 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[496] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[496]$18792 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[496] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[496]$18792 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[496] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[496]$18792 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[496] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[495]$18790 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[495] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[495]$18790 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[495] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[495]$18790 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[495] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[495]$18790 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[495] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[494]$18788 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[494] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[494]$18788 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[494] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[494]$18788 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[494] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[494]$18788 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[494] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[493]$18786 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[493] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[493]$18786 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[493] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[493]$18786 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[493] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[493]$18786 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[493] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[492]$18784 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[492] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[492]$18784 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[492] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[492]$18784 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[492] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[492]$18784 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[492] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[491]$18782 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[491] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[491]$18782 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[491] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[491]$18782 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[491] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[491]$18782 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[491] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[490]$18780 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[490] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[490]$18780 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[490] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[490]$18780 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[490] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[490]$18780 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[490] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[48]$17896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[48] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[48]$17896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[48] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[48]$17896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[48] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[48]$17896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[48] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[489]$18778 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[489] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[489]$18778 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[489] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[489]$18778 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[489] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[489]$18778 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[489] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[488]$18776 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[488] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[488]$18776 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[488] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[488]$18776 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[488] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[488]$18776 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[488] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[487]$18774 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[487] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[487]$18774 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[487] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[487]$18774 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[487] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[487]$18774 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[487] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[486]$18772 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[486] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[486]$18772 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[486] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[486]$18772 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[486] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[486]$18772 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[486] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[485]$18770 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[485] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[485]$18770 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[485] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[485]$18770 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[485] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[485]$18770 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[485] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[484]$18768 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[484] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[484]$18768 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[484] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[484]$18768 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[484] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[484]$18768 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[484] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[483]$18766 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[483] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[483]$18766 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[483] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[483]$18766 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[483] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[483]$18766 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[483] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[482]$18764 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[482] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[482]$18764 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[482] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[482]$18764 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[482] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[482]$18764 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[482] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[481]$18762 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[481] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[481]$18762 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[481] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[481]$18762 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[481] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[481]$18762 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[481] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[480]$18760 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[480] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[480]$18760 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[480] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[480]$18760 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[480] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[480]$18760 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[480] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[47]$17894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[47] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[47]$17894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[47] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[47]$17894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[47] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[47]$17894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[47] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[479]$18758 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[479] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[479]$18758 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[479] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[479]$18758 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[479] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[479]$18758 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[479] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[478]$18756 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[478] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[478]$18756 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[478] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[478]$18756 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[478] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[478]$18756 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[478] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[477]$18754 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[477] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[477]$18754 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[477] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[477]$18754 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[477] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[477]$18754 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[477] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[476]$18752 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[476] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[476]$18752 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[476] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[476]$18752 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[476] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[476]$18752 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[476] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[475]$18750 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[475] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[475]$18750 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[475] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[475]$18750 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[475] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[475]$18750 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[475] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[474]$18748 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[474] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[474]$18748 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[474] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[474]$18748 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[474] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[474]$18748 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[474] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[473]$18746 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[473] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[473]$18746 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[473] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[473]$18746 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[473] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[473]$18746 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[473] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[472]$18744 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[472] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[472]$18744 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[472] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[472]$18744 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[472] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[472]$18744 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[472] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[471]$18742 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[471] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[471]$18742 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[471] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[471]$18742 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[471] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[471]$18742 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[471] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[470]$18740 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[470] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[470]$18740 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[470] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[470]$18740 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[470] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[470]$18740 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[470] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[46]$17892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[46] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[46]$17892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[46] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[46]$17892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[46] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[46]$17892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[46] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[469]$18738 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[469] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[469]$18738 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[469] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[469]$18738 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[469] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[469]$18738 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[469] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[468]$18736 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[468] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[468]$18736 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[468] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[468]$18736 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[468] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[468]$18736 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[468] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[467]$18734 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[467] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[467]$18734 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[467] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[467]$18734 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[467] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[467]$18734 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[467] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[466]$18732 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[466] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[466]$18732 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[466] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[466]$18732 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[466] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[466]$18732 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[466] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[465]$18730 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[465] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[465]$18730 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[465] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[465]$18730 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[465] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[465]$18730 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[465] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[464]$18728 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[464] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[464]$18728 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[464] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[464]$18728 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[464] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[464]$18728 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[464] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[463]$18726 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[463] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[463]$18726 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[463] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[463]$18726 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[463] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[463]$18726 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[463] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[462]$18724 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[462] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[462]$18724 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[462] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[462]$18724 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[462] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[462]$18724 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[462] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[461]$18722 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[461] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[461]$18722 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[461] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[461]$18722 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[461] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[461]$18722 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[461] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[460]$18720 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[460] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[460]$18720 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[460] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[460]$18720 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[460] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[460]$18720 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[460] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[45]$17890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[45] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[45]$17890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[45] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[45]$17890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[45] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[45]$17890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[45] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[459]$18718 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[459] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[459]$18718 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[459] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[459]$18718 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[459] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[459]$18718 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[459] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[458]$18716 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[458] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[458]$18716 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[458] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[458]$18716 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[458] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[458]$18716 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[458] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[457]$18714 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[457] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[457]$18714 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[457] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[457]$18714 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[457] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[457]$18714 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[457] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[456]$18712 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[456] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[456]$18712 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[456] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[456]$18712 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[456] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[456]$18712 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[456] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[455]$18710 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[455] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[455]$18710 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[455] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[455]$18710 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[455] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[455]$18710 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[455] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[454]$18708 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[454] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[454]$18708 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[454] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[454]$18708 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[454] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[454]$18708 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[454] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[453]$18706 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[453] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[453]$18706 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[453] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[453]$18706 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[453] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[453]$18706 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[453] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[452]$18704 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[452] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[452]$18704 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[452] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[452]$18704 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[452] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[452]$18704 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[452] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[451]$18702 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[451] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[451]$18702 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[451] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[451]$18702 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[451] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[451]$18702 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[451] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[450]$18700 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[450] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[450]$18700 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[450] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[450]$18700 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[450] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[450]$18700 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[450] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[44]$17888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[44] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[44]$17888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[44] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[44]$17888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[44] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[44]$17888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[44] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[449]$18698 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[449] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[449]$18698 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[449] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[449]$18698 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[449] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[449]$18698 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[449] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[448]$18696 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[448] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[448]$18696 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[448] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[448]$18696 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[448] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[448]$18696 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[448] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[447]$18694 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[447] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[447]$18694 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[447] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[447]$18694 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[447] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[447]$18694 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[447] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[446]$18692 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[446] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[446]$18692 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[446] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[446]$18692 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[446] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[446]$18692 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[446] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[445]$18690 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[445] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[445]$18690 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[445] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[445]$18690 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[445] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[445]$18690 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[445] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[444]$18688 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[444] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[444]$18688 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[444] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[444]$18688 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[444] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[444]$18688 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[444] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[443]$18686 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[443] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[443]$18686 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[443] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[443]$18686 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[443] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[443]$18686 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[443] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[442]$18684 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[442] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[442]$18684 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[442] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[442]$18684 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[442] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[442]$18684 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[442] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[441]$18682 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[441] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[441]$18682 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[441] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[441]$18682 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[441] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[441]$18682 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[441] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[440]$18680 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[440] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[440]$18680 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[440] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[440]$18680 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[440] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[440]$18680 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[440] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[43]$17886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[43] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[43]$17886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[43] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[43]$17886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[43] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[43]$17886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[43] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[439]$18678 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[439] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[439]$18678 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[439] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[439]$18678 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[439] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[439]$18678 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[439] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[438]$18676 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[438] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[438]$18676 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[438] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[438]$18676 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[438] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[438]$18676 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[438] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[437]$18674 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[437] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[437]$18674 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[437] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[437]$18674 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[437] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[437]$18674 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[437] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[436]$18672 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[436] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[436]$18672 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[436] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[436]$18672 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[436] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[436]$18672 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[436] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[435]$18670 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[435] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[435]$18670 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[435] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[435]$18670 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[435] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[435]$18670 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[435] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[434]$18668 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[434] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[434]$18668 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[434] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[434]$18668 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[434] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[434]$18668 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[434] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[433]$18666 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[433] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[433]$18666 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[433] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[433]$18666 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[433] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[433]$18666 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[433] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[432]$18664 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[432] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[432]$18664 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[432] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[432]$18664 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[432] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[432]$18664 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[432] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[431]$18662 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[431] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[431]$18662 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[431] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[431]$18662 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[431] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[431]$18662 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[431] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[430]$18660 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[430] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[430]$18660 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[430] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[430]$18660 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[430] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[430]$18660 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[430] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[42]$17884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[42] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[42]$17884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[42] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[42]$17884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[42] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[42]$17884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[42] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[429]$18658 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[429] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[429]$18658 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[429] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[429]$18658 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[429] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[429]$18658 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[429] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[428]$18656 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[428] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[428]$18656 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[428] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[428]$18656 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[428] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[428]$18656 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[428] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[427]$18654 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[427] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[427]$18654 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[427] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[427]$18654 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[427] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[427]$18654 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[427] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[426]$18652 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[426] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[426]$18652 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[426] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[426]$18652 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[426] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[426]$18652 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[426] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[425]$18650 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[425] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[425]$18650 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[425] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[425]$18650 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[425] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[425]$18650 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[425] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[424]$18648 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[424] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[424]$18648 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[424] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[424]$18648 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[424] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[424]$18648 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[424] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[423]$18646 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[423] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[423]$18646 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[423] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[423]$18646 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[423] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[423]$18646 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[423] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[422]$18644 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[422] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[422]$18644 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[422] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[422]$18644 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[422] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[422]$18644 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[422] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[421]$18642 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[421] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[421]$18642 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[421] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[421]$18642 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[421] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[421]$18642 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[421] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[420]$18640 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[420] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[420]$18640 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[420] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[420]$18640 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[420] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[420]$18640 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[420] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[41]$17882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[41] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[41]$17882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[41] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[41]$17882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[41] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[41]$17882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[41] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[419]$18638 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[419] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[419]$18638 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[419] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[419]$18638 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[419] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[419]$18638 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[419] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[418]$18636 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[418] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[418]$18636 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[418] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[418]$18636 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[418] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[418]$18636 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[418] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[417]$18634 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[417] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[417]$18634 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[417] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[417]$18634 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[417] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[417]$18634 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[417] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[416]$18632 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[416] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[416]$18632 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[416] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[416]$18632 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[416] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[416]$18632 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[416] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[415]$18630 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[415] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[415]$18630 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[415] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[415]$18630 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[415] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[415]$18630 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[415] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[414]$18628 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[414] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[414]$18628 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[414] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[414]$18628 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[414] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[414]$18628 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[414] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[413]$18626 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[413] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[413]$18626 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[413] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[413]$18626 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[413] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[413]$18626 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[413] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[412]$18624 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[412] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[412]$18624 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[412] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[412]$18624 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[412] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[412]$18624 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[412] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[411]$18622 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[411] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[411]$18622 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[411] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[411]$18622 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[411] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[411]$18622 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[411] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[410]$18620 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[410] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[410]$18620 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[410] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[410]$18620 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[410] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[410]$18620 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[410] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[40]$17880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[40] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[40]$17880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[40] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[40]$17880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[40] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[40]$17880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[40] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[409]$18618 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[409] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[409]$18618 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[409] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[409]$18618 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[409] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[409]$18618 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[409] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[408]$18616 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[408] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[408]$18616 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[408] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[408]$18616 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[408] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[408]$18616 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[408] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[407]$18614 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[407] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[407]$18614 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[407] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[407]$18614 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[407] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[407]$18614 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[407] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[406]$18612 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[406] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[406]$18612 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[406] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[406]$18612 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[406] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[406]$18612 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[406] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[405]$18610 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[405] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[405]$18610 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[405] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[405]$18610 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[405] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[405]$18610 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[405] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[404]$18608 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[404] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[404]$18608 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[404] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[404]$18608 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[404] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[404]$18608 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[404] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[403]$18606 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[403] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[403]$18606 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[403] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[403]$18606 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[403] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[403]$18606 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[403] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[402]$18604 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[402] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[402]$18604 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[402] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[402]$18604 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[402] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[402]$18604 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[402] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[401]$18602 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[401] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[401]$18602 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[401] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[401]$18602 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[401] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[401]$18602 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[401] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[400]$18600 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[400] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[400]$18600 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[400] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[400]$18600 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[400] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[400]$18600 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[400] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[3]$17806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[3] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[3]$17806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[3] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[3]$17806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[3] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[3]$17806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[3] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[39]$17878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[39] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[39]$17878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[39] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[39]$17878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[39] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[39]$17878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[39] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[399]$18598 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[399] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[399]$18598 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[399] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[399]$18598 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[399] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[399]$18598 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[399] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[398]$18596 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[398] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[398]$18596 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[398] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[398]$18596 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[398] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[398]$18596 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[398] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[397]$18594 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[397] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[397]$18594 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[397] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[397]$18594 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[397] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[397]$18594 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[397] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[396]$18592 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[396] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[396]$18592 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[396] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[396]$18592 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[396] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[396]$18592 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[396] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[395]$18590 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[395] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[395]$18590 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[395] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[395]$18590 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[395] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[395]$18590 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[395] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[394]$18588 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[394] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[394]$18588 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[394] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[394]$18588 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[394] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[394]$18588 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[394] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[393]$18586 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[393] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[393]$18586 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[393] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[393]$18586 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[393] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[393]$18586 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[393] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[392]$18584 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[392] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[392]$18584 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[392] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[392]$18584 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[392] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[392]$18584 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[392] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[391]$18582 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[391] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[391]$18582 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[391] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[391]$18582 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[391] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[391]$18582 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[391] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[390]$18580 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[390] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[390]$18580 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[390] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[390]$18580 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[390] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[390]$18580 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[390] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[38]$17876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[38] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[38]$17876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[38] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[38]$17876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[38] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[38]$17876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[38] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[389]$18578 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[389] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[389]$18578 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[389] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[389]$18578 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[389] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[389]$18578 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[389] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[388]$18576 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[388] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[388]$18576 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[388] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[388]$18576 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[388] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[388]$18576 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[388] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[387]$18574 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[387] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[387]$18574 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[387] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[387]$18574 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[387] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[387]$18574 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[387] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[386]$18572 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[386] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[386]$18572 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[386] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[386]$18572 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[386] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[386]$18572 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[386] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[385]$18570 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[385] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[385]$18570 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[385] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[385]$18570 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[385] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[385]$18570 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[385] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[384]$18568 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[384] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[384]$18568 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[384] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[384]$18568 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[384] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[384]$18568 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[384] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[383]$18566 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[383] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[383]$18566 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[383] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[383]$18566 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[383] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[383]$18566 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[383] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[382]$18564 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[382] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[382]$18564 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[382] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[382]$18564 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[382] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[382]$18564 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[382] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[381]$18562 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[381] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[381]$18562 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[381] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[381]$18562 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[381] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[381]$18562 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[381] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[380]$18560 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[380] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[380]$18560 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[380] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[380]$18560 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[380] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[380]$18560 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[380] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[37]$17874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[37] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[37]$17874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[37] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[37]$17874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[37] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[37]$17874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[37] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[379]$18558 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[379] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[379]$18558 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[379] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[379]$18558 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[379] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[379]$18558 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[379] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[378]$18556 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[378] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[378]$18556 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[378] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[378]$18556 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[378] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[378]$18556 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[378] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[377]$18554 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[377] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[377]$18554 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[377] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[377]$18554 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[377] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[377]$18554 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[377] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[376]$18552 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[376] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[376]$18552 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[376] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[376]$18552 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[376] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[376]$18552 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[376] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[375]$18550 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[375] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[375]$18550 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[375] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[375]$18550 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[375] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[375]$18550 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[375] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[374]$18548 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[374] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[374]$18548 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[374] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[374]$18548 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[374] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[374]$18548 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[374] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[373]$18546 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[373] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[373]$18546 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[373] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[373]$18546 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[373] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[373]$18546 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[373] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[372]$18544 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[372] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[372]$18544 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[372] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[372]$18544 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[372] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[372]$18544 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[372] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[371]$18542 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[371] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[371]$18542 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[371] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[371]$18542 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[371] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[371]$18542 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[371] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[370]$18540 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[370] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[370]$18540 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[370] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[370]$18540 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[370] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[370]$18540 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[370] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[36]$17872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[36] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[36]$17872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[36] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[36]$17872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[36] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[36]$17872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[36] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[369]$18538 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[369] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[369]$18538 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[369] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[369]$18538 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[369] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[369]$18538 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[369] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[368]$18536 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[368] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[368]$18536 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[368] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[368]$18536 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[368] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[368]$18536 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[368] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[367]$18534 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[367] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[367]$18534 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[367] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[367]$18534 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[367] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[367]$18534 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[367] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[366]$18532 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[366] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[366]$18532 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[366] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[366]$18532 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[366] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[366]$18532 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[366] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[365]$18530 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[365] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[365]$18530 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[365] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[365]$18530 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[365] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[365]$18530 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[365] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[364]$18528 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[364] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[364]$18528 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[364] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[364]$18528 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[364] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[364]$18528 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[364] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[363]$18526 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[363] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[363]$18526 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[363] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[363]$18526 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[363] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[363]$18526 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[363] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[362]$18524 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[362] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[362]$18524 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[362] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[362]$18524 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[362] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[362]$18524 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[362] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[361]$18522 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[361] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[361]$18522 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[361] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[361]$18522 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[361] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[361]$18522 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[361] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[360]$18520 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[360] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[360]$18520 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[360] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[360]$18520 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[360] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[360]$18520 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[360] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[35]$17870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[35] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[35]$17870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[35] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[35]$17870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[35] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[35]$17870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[35] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[359]$18518 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[359] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[359]$18518 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[359] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[359]$18518 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[359] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[359]$18518 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[359] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[358]$18516 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[358] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[358]$18516 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[358] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[358]$18516 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[358] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[358]$18516 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[358] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[357]$18514 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[357] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[357]$18514 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[357] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[357]$18514 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[357] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[357]$18514 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[357] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[356]$18512 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[356] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[356]$18512 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[356] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[356]$18512 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[356] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[356]$18512 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[356] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[355]$18510 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[355] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[355]$18510 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[355] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[355]$18510 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[355] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[355]$18510 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[355] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[354]$18508 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[354] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[354]$18508 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[354] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[354]$18508 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[354] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[354]$18508 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[354] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[353]$18506 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[353] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[353]$18506 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[353] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[353]$18506 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[353] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[353]$18506 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[353] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[352]$18504 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[352] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[352]$18504 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[352] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[352]$18504 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[352] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[352]$18504 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[352] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[351]$18502 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[351] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[351]$18502 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[351] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[351]$18502 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[351] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[351]$18502 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[351] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[350]$18500 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[350] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[350]$18500 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[350] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[350]$18500 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[350] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[350]$18500 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[350] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[34]$17868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[34] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[34]$17868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[34] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[34]$17868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[34] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[34]$17868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[34] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[349]$18498 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[349] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[349]$18498 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[349] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[349]$18498 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[349] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[349]$18498 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[349] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[348]$18496 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[348] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[348]$18496 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[348] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[348]$18496 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[348] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[348]$18496 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[348] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[347]$18494 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[347] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[347]$18494 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[347] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[347]$18494 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[347] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[347]$18494 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[347] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[346]$18492 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[346] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[346]$18492 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[346] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[346]$18492 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[346] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[346]$18492 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[346] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[345]$18490 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[345] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[345]$18490 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[345] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[345]$18490 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[345] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[345]$18490 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[345] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[344]$18488 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[344] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[344]$18488 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[344] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[344]$18488 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[344] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[344]$18488 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[344] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[343]$18486 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[343] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[343]$18486 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[343] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[343]$18486 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[343] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[343]$18486 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[343] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[342]$18484 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[342] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[342]$18484 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[342] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[342]$18484 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[342] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[342]$18484 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[342] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[341]$18482 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[341] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[341]$18482 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[341] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[341]$18482 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[341] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[341]$18482 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[341] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[340]$18480 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[340] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[340]$18480 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[340] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[340]$18480 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[340] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[340]$18480 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[340] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[33]$17866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[33] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[33]$17866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[33] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[33]$17866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[33] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[33]$17866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[33] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[339]$18478 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[339] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[339]$18478 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[339] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[339]$18478 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[339] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[339]$18478 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[339] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[338]$18476 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[338] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[338]$18476 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[338] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[338]$18476 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[338] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[338]$18476 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[338] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[337]$18474 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[337] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[337]$18474 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[337] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[337]$18474 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[337] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[337]$18474 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[337] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[336]$18472 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[336] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[336]$18472 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[336] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[336]$18472 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[336] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[336]$18472 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[336] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[335]$18470 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[335] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[335]$18470 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[335] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[335]$18470 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[335] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[335]$18470 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[335] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[334]$18468 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[334] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[334]$18468 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[334] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[334]$18468 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[334] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[334]$18468 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[334] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[333]$18466 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[333] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[333]$18466 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[333] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[333]$18466 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[333] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[333]$18466 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[333] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[332]$18464 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[332] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[332]$18464 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[332] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[332]$18464 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[332] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[332]$18464 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[332] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[331]$18462 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[331] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[331]$18462 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[331] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[331]$18462 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[331] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[331]$18462 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[331] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[330]$18460 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[330] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[330]$18460 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[330] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[330]$18460 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[330] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[330]$18460 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[330] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[32]$17864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[32] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[32]$17864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[32] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[32]$17864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[32] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[32]$17864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[32] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[329]$18458 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[329] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[329]$18458 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[329] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[329]$18458 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[329] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[329]$18458 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[329] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[328]$18456 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[328] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[328]$18456 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[328] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[328]$18456 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[328] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[328]$18456 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[328] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[327]$18454 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[327] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[327]$18454 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[327] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[327]$18454 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[327] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[327]$18454 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[327] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[326]$18452 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[326] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[326]$18452 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[326] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[326]$18452 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[326] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[326]$18452 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[326] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[325]$18450 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[325] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[325]$18450 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[325] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[325]$18450 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[325] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[325]$18450 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[325] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[324]$18448 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[324] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[324]$18448 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[324] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[324]$18448 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[324] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[324]$18448 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[324] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[323]$18446 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[323] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[323]$18446 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[323] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[323]$18446 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[323] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[323]$18446 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[323] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[322]$18444 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[322] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[322]$18444 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[322] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[322]$18444 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[322] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[322]$18444 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[322] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[321]$18442 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[321] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[321]$18442 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[321] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[321]$18442 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[321] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[321]$18442 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[321] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[320]$18440 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[320] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[320]$18440 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[320] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[320]$18440 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[320] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[320]$18440 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[320] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[31]$17862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[31] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[31]$17862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[31] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[31]$17862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[31] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[31]$17862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[31] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[319]$18438 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[319] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[319]$18438 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[319] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[319]$18438 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[319] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[319]$18438 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[319] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[318]$18436 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[318] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[318]$18436 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[318] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[318]$18436 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[318] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[318]$18436 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[318] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[317]$18434 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[317] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[317]$18434 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[317] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[317]$18434 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[317] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[317]$18434 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[317] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[316]$18432 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[316] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[316]$18432 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[316] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[316]$18432 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[316] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[316]$18432 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[316] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[315]$18430 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[315] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[315]$18430 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[315] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[315]$18430 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[315] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[315]$18430 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[315] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[314]$18428 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[314] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[314]$18428 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[314] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[314]$18428 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[314] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[314]$18428 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[314] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[313]$18426 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[313] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[313]$18426 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[313] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[313]$18426 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[313] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[313]$18426 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[313] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[312]$18424 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[312] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[312]$18424 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[312] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[312]$18424 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[312] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[312]$18424 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[312] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[311]$18422 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[311] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[311]$18422 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[311] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[311]$18422 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[311] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[311]$18422 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[311] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[310]$18420 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[310] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[310]$18420 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[310] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[310]$18420 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[310] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[310]$18420 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[310] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[30]$17860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[30] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[30]$17860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[30] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[30]$17860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[30] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[30]$17860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[30] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[309]$18418 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[309] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[309]$18418 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[309] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[309]$18418 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[309] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[309]$18418 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[309] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[308]$18416 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[308] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[308]$18416 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[308] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[308]$18416 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[308] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[308]$18416 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[308] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[307]$18414 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[307] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[307]$18414 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[307] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[307]$18414 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[307] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[307]$18414 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[307] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[306]$18412 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[306] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[306]$18412 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[306] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[306]$18412 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[306] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[306]$18412 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[306] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[305]$18410 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[305] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[305]$18410 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[305] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[305]$18410 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[305] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[305]$18410 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[305] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[304]$18408 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[304] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[304]$18408 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[304] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[304]$18408 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[304] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[304]$18408 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[304] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[303]$18406 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[303] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[303]$18406 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[303] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[303]$18406 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[303] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[303]$18406 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[303] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[302]$18404 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[302] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[302]$18404 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[302] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[302]$18404 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[302] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[302]$18404 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[302] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[301]$18402 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[301] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[301]$18402 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[301] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[301]$18402 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[301] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[301]$18402 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[301] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[300]$18400 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[300] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[300]$18400 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[300] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[300]$18400 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[300] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[300]$18400 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[300] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[2]$17804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[2] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[2]$17804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[2] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[2]$17804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[2] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[2]$17804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[2] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[29]$17858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[29] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[29]$17858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[29] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[29]$17858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[29] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[29]$17858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[29] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[299]$18398 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[299] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[299]$18398 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[299] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[299]$18398 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[299] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[299]$18398 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[299] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[298]$18396 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[298] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[298]$18396 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[298] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[298]$18396 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[298] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[298]$18396 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[298] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[297]$18394 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[297] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[297]$18394 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[297] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[297]$18394 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[297] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[297]$18394 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[297] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[296]$18392 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[296] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[296]$18392 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[296] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[296]$18392 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[296] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[296]$18392 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[296] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[295]$18390 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[295] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[295]$18390 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[295] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[295]$18390 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[295] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[295]$18390 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[295] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[294]$18388 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[294] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[294]$18388 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[294] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[294]$18388 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[294] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[294]$18388 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[294] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[293]$18386 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[293] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[293]$18386 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[293] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[293]$18386 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[293] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[293]$18386 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[293] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[292]$18384 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[292] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[292]$18384 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[292] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[292]$18384 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[292] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[292]$18384 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[292] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[291]$18382 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[291] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[291]$18382 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[291] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[291]$18382 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[291] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[291]$18382 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[291] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[290]$18380 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[290] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[290]$18380 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[290] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[290]$18380 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[290] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[290]$18380 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[290] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[28]$17856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[28] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[28]$17856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[28] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[28]$17856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[28] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[28]$17856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[28] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[289]$18378 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[289] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[289]$18378 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[289] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[289]$18378 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[289] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[289]$18378 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[289] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[288]$18376 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[288] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[288]$18376 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[288] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[288]$18376 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[288] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[288]$18376 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[288] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[287]$18374 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[287] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[287]$18374 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[287] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[287]$18374 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[287] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[287]$18374 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[287] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[286]$18372 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[286] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[286]$18372 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[286] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[286]$18372 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[286] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[286]$18372 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[286] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[285]$18370 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[285] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[285]$18370 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[285] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[285]$18370 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[285] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[285]$18370 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[285] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[284]$18368 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[284] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[284]$18368 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[284] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[284]$18368 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[284] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[284]$18368 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[284] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[283]$18366 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[283] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[283]$18366 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[283] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[283]$18366 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[283] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[283]$18366 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[283] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[282]$18364 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[282] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[282]$18364 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[282] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[282]$18364 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[282] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[282]$18364 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[282] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[281]$18362 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[281] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[281]$18362 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[281] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[281]$18362 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[281] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[281]$18362 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[281] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[280]$18360 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[280] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[280]$18360 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[280] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[280]$18360 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[280] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[280]$18360 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[280] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[27]$17854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[27] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[27]$17854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[27] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[27]$17854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[27] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[27]$17854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[27] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[279]$18358 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[279] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[279]$18358 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[279] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[279]$18358 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[279] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[279]$18358 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[279] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[278]$18356 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[278] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[278]$18356 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[278] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[278]$18356 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[278] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[278]$18356 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[278] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[277]$18354 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[277] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[277]$18354 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[277] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[277]$18354 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[277] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[277]$18354 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[277] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[276]$18352 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[276] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[276]$18352 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[276] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[276]$18352 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[276] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[276]$18352 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[276] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[275]$18350 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[275] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[275]$18350 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[275] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[275]$18350 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[275] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[275]$18350 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[275] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[274]$18348 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[274] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[274]$18348 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[274] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[274]$18348 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[274] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[274]$18348 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[274] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[273]$18346 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[273] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[273]$18346 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[273] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[273]$18346 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[273] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[273]$18346 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[273] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[272]$18344 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[272] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[272]$18344 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[272] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[272]$18344 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[272] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[272]$18344 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[272] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[271]$18342 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[271] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[271]$18342 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[271] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[271]$18342 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[271] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[271]$18342 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[271] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[270]$18340 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[270] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[270]$18340 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[270] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[270]$18340 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[270] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[270]$18340 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[270] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[26]$17852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[26] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[26]$17852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[26] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[26]$17852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[26] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[26]$17852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[26] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[269]$18338 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[269] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[269]$18338 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[269] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[269]$18338 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[269] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[269]$18338 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[269] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[268]$18336 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[268] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[268]$18336 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[268] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[268]$18336 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[268] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[268]$18336 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[268] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[267]$18334 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[267] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[267]$18334 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[267] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[267]$18334 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[267] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[267]$18334 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[267] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[266]$18332 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[266] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[266]$18332 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[266] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[266]$18332 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[266] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[266]$18332 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[266] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[265]$18330 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[265] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[265]$18330 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[265] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[265]$18330 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[265] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[265]$18330 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[265] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[264]$18328 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[264] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[264]$18328 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[264] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[264]$18328 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[264] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[264]$18328 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[264] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[263]$18326 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[263] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[263]$18326 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[263] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[263]$18326 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[263] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[263]$18326 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[263] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[262]$18324 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[262] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[262]$18324 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[262] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[262]$18324 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[262] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[262]$18324 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[262] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[261]$18322 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[261] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[261]$18322 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[261] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[261]$18322 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[261] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[261]$18322 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[261] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[260]$18320 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[260] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[260]$18320 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[260] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[260]$18320 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[260] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[260]$18320 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[260] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[25]$17850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[25] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[25]$17850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[25] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[25]$17850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[25] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[25]$17850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[25] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[259]$18318 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[259] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[259]$18318 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[259] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[259]$18318 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[259] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[259]$18318 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[259] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[258]$18316 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[258] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[258]$18316 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[258] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[258]$18316 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[258] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[258]$18316 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[258] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[257]$18314 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[257] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[257]$18314 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[257] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[257]$18314 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[257] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[257]$18314 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[257] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[256]$18312 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[256] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[256]$18312 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[256] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[256]$18312 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[256] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[256]$18312 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[256] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[255]$18310 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[255] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[255]$18310 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[255] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[255]$18310 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[255] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[255]$18310 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[255] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[254]$18308 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[254] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[254]$18308 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[254] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[254]$18308 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[254] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[254]$18308 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[254] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[253]$18306 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[253] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[253]$18306 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[253] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[253]$18306 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[253] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[253]$18306 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[253] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[252]$18304 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[252] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[252]$18304 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[252] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[252]$18304 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[252] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[252]$18304 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[252] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[251]$18302 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[251] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[251]$18302 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[251] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[251]$18302 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[251] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[251]$18302 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[251] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[250]$18300 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[250] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[250]$18300 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[250] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[250]$18300 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[250] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[250]$18300 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[250] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[24]$17848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[24] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[24]$17848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[24] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[24]$17848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[24] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[24]$17848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[24] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[249]$18298 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[249] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[249]$18298 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[249] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[249]$18298 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[249] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[249]$18298 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[249] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[248]$18296 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[248] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[248]$18296 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[248] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[248]$18296 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[248] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[248]$18296 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[248] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[247]$18294 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[247] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[247]$18294 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[247] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[247]$18294 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[247] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[247]$18294 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[247] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[246]$18292 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[246] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[246]$18292 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[246] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[246]$18292 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[246] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[246]$18292 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[246] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[245]$18290 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[245] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[245]$18290 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[245] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[245]$18290 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[245] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[245]$18290 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[245] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[244]$18288 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[244] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[244]$18288 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[244] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[244]$18288 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[244] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[244]$18288 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[244] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[243]$18286 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[243] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[243]$18286 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[243] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[243]$18286 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[243] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[243]$18286 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[243] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[242]$18284 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[242] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[242]$18284 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[242] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[242]$18284 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[242] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[242]$18284 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[242] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[241]$18282 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[241] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[241]$18282 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[241] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[241]$18282 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[241] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[241]$18282 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[241] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[240]$18280 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[240] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[240]$18280 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[240] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[240]$18280 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[240] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[240]$18280 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[240] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[23]$17846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[23] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[23]$17846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[23] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[23]$17846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[23] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[23]$17846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[23] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[239]$18278 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[239] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[239]$18278 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[239] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[239]$18278 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[239] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[239]$18278 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[239] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[238]$18276 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[238] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[238]$18276 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[238] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[238]$18276 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[238] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[238]$18276 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[238] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[237]$18274 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[237] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[237]$18274 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[237] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[237]$18274 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[237] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[237]$18274 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[237] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[236]$18272 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[236] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[236]$18272 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[236] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[236]$18272 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[236] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[236]$18272 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[236] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[235]$18270 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[235] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[235]$18270 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[235] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[235]$18270 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[235] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[235]$18270 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[235] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[234]$18268 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[234] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[234]$18268 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[234] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[234]$18268 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[234] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[234]$18268 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[234] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[233]$18266 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[233] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[233]$18266 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[233] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[233]$18266 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[233] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[233]$18266 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[233] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[232]$18264 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[232] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[232]$18264 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[232] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[232]$18264 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[232] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[232]$18264 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[232] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[231]$18262 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[231] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[231]$18262 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[231] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[231]$18262 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[231] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[231]$18262 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[231] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[230]$18260 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[230] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[230]$18260 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[230] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[230]$18260 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[230] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[230]$18260 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[230] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[22]$17844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[22] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[22]$17844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[22] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[22]$17844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[22] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[22]$17844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[22] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[229]$18258 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[229] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[229]$18258 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[229] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[229]$18258 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[229] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[229]$18258 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[229] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[228]$18256 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[228] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[228]$18256 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[228] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[228]$18256 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[228] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[228]$18256 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[228] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[227]$18254 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[227] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[227]$18254 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[227] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[227]$18254 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[227] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[227]$18254 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[227] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[226]$18252 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[226] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[226]$18252 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[226] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[226]$18252 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[226] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[226]$18252 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[226] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[225]$18250 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[225] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[225]$18250 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[225] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[225]$18250 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[225] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[225]$18250 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[225] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[224]$18248 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[224] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[224]$18248 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[224] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[224]$18248 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[224] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[224]$18248 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[224] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[223]$18246 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[223] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[223]$18246 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[223] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[223]$18246 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[223] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[223]$18246 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[223] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[222]$18244 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[222] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[222]$18244 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[222] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[222]$18244 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[222] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[222]$18244 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[222] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[221]$18242 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[221] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[221]$18242 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[221] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[221]$18242 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[221] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[221]$18242 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[221] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[220]$18240 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[220] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[220]$18240 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[220] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[220]$18240 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[220] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[220]$18240 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[220] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[21]$17842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[21] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[21]$17842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[21] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[21]$17842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[21] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[21]$17842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[21] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[219]$18238 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[219] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[219]$18238 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[219] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[219]$18238 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[219] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[219]$18238 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[219] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[218]$18236 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[218] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[218]$18236 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[218] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[218]$18236 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[218] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[218]$18236 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[218] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[217]$18234 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[217] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[217]$18234 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[217] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[217]$18234 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[217] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[217]$18234 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[217] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[216]$18232 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[216] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[216]$18232 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[216] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[216]$18232 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[216] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[216]$18232 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[216] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[215]$18230 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[215] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[215]$18230 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[215] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[215]$18230 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[215] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[215]$18230 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[215] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[214]$18228 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[214] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[214]$18228 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[214] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[214]$18228 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[214] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[214]$18228 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[214] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[213]$18226 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[213] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[213]$18226 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[213] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[213]$18226 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[213] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[213]$18226 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[213] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[212]$18224 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[212] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[212]$18224 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[212] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[212]$18224 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[212] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[212]$18224 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[212] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[211]$18222 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[211] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[211]$18222 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[211] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[211]$18222 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[211] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[211]$18222 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[211] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[210]$18220 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[210] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[210]$18220 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[210] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[210]$18220 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[210] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[210]$18220 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[210] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[20]$17840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[20] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[20]$17840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[20] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[20]$17840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[20] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[20]$17840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[20] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[209]$18218 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[209] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[209]$18218 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[209] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[209]$18218 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[209] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[209]$18218 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[209] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[208]$18216 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[208] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[208]$18216 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[208] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[208]$18216 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[208] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[208]$18216 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[208] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[207]$18214 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[207] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[207]$18214 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[207] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[207]$18214 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[207] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[207]$18214 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[207] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[206]$18212 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[206] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[206]$18212 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[206] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[206]$18212 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[206] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[206]$18212 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[206] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[205]$18210 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[205] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[205]$18210 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[205] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[205]$18210 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[205] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[205]$18210 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[205] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[204]$18208 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[204] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[204]$18208 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[204] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[204]$18208 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[204] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[204]$18208 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[204] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[203]$18206 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[203] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[203]$18206 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[203] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[203]$18206 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[203] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[203]$18206 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[203] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[202]$18204 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[202] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[202]$18204 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[202] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[202]$18204 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[202] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[202]$18204 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[202] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[201]$18202 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[201] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[201]$18202 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[201] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[201]$18202 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[201] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[201]$18202 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[201] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[200]$18200 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[200] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[200]$18200 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[200] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[200]$18200 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[200] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[200]$18200 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[200] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1]$17802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1]$17802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1]$17802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1]$17802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[19]$17838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[19] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[19]$17838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[19] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[19]$17838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[19] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[19]$17838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[19] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[199]$18198 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[199] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[199]$18198 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[199] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[199]$18198 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[199] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[199]$18198 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[199] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[198]$18196 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[198] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[198]$18196 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[198] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[198]$18196 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[198] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[198]$18196 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[198] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[197]$18194 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[197] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[197]$18194 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[197] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[197]$18194 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[197] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[197]$18194 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[197] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[196]$18192 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[196] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[196]$18192 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[196] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[196]$18192 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[196] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[196]$18192 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[196] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[195]$18190 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[195] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[195]$18190 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[195] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[195]$18190 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[195] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[195]$18190 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[195] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[194]$18188 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[194] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[194]$18188 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[194] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[194]$18188 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[194] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[194]$18188 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[194] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[193]$18186 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[193] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[193]$18186 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[193] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[193]$18186 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[193] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[193]$18186 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[193] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[192]$18184 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[192] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[192]$18184 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[192] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[192]$18184 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[192] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[192]$18184 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[192] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[191]$18182 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[191] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[191]$18182 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[191] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[191]$18182 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[191] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[191]$18182 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[191] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[190]$18180 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[190] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[190]$18180 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[190] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[190]$18180 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[190] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[190]$18180 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[190] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[18]$17836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[18] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[18]$17836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[18] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[18]$17836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[18] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[18]$17836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[18] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[189]$18178 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[189] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[189]$18178 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[189] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[189]$18178 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[189] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[189]$18178 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[189] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[188]$18176 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[188] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[188]$18176 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[188] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[188]$18176 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[188] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[188]$18176 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[188] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[187]$18174 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[187] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[187]$18174 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[187] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[187]$18174 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[187] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[187]$18174 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[187] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[186]$18172 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[186] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[186]$18172 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[186] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[186]$18172 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[186] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[186]$18172 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[186] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[185]$18170 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[185] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[185]$18170 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[185] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[185]$18170 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[185] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[185]$18170 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[185] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[184]$18168 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[184] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[184]$18168 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[184] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[184]$18168 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[184] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[184]$18168 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[184] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[183]$18166 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[183] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[183]$18166 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[183] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[183]$18166 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[183] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[183]$18166 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[183] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[182]$18164 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[182] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[182]$18164 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[182] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[182]$18164 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[182] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[182]$18164 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[182] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[181]$18162 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[181] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[181]$18162 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[181] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[181]$18162 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[181] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[181]$18162 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[181] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[180]$18160 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[180] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[180]$18160 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[180] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[180]$18160 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[180] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[180]$18160 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[180] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[17]$17834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[17] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[17]$17834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[17] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[17]$17834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[17] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[17]$17834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[17] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[179]$18158 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[179] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[179]$18158 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[179] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[179]$18158 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[179] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[179]$18158 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[179] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[178]$18156 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[178] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[178]$18156 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[178] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[178]$18156 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[178] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[178]$18156 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[178] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[177]$18154 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[177] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[177]$18154 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[177] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[177]$18154 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[177] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[177]$18154 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[177] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[176]$18152 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[176] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[176]$18152 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[176] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[176]$18152 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[176] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[176]$18152 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[176] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[175]$18150 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[175] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[175]$18150 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[175] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[175]$18150 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[175] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[175]$18150 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[175] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[174]$18148 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[174] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[174]$18148 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[174] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[174]$18148 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[174] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[174]$18148 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[174] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[173]$18146 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[173] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[173]$18146 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[173] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[173]$18146 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[173] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[173]$18146 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[173] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[172]$18144 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[172] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[172]$18144 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[172] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[172]$18144 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[172] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[172]$18144 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[172] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[171]$18142 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[171] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[171]$18142 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[171] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[171]$18142 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[171] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[171]$18142 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[171] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[170]$18140 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[170] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[170]$18140 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[170] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[170]$18140 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[170] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[170]$18140 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[170] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[16]$17832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[16] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[16]$17832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[16] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[16]$17832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[16] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[16]$17832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[16] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[169]$18138 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[169] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[169]$18138 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[169] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[169]$18138 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[169] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[169]$18138 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[169] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[168]$18136 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[168] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[168]$18136 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[168] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[168]$18136 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[168] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[168]$18136 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[168] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[167]$18134 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[167] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[167]$18134 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[167] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[167]$18134 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[167] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[167]$18134 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[167] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[166]$18132 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[166] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[166]$18132 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[166] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[166]$18132 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[166] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[166]$18132 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[166] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[165]$18130 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[165] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[165]$18130 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[165] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[165]$18130 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[165] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[165]$18130 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[165] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[164]$18128 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[164] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[164]$18128 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[164] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[164]$18128 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[164] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[164]$18128 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[164] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[163]$18126 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[163] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[163]$18126 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[163] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[163]$18126 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[163] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[163]$18126 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[163] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[162]$18124 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[162] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[162]$18124 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[162] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[162]$18124 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[162] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[162]$18124 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[162] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[161]$18122 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[161] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[161]$18122 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[161] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[161]$18122 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[161] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[161]$18122 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[161] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[160]$18120 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[160] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[160]$18120 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[160] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[160]$18120 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[160] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[160]$18120 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[160] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[15]$17830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[15] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[15]$17830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[15] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[15]$17830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[15] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[15]$17830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[15] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[159]$18118 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[159] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[159]$18118 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[159] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[159]$18118 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[159] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[159]$18118 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[159] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[158]$18116 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[158] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[158]$18116 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[158] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[158]$18116 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[158] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[158]$18116 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[158] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[157]$18114 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[157] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[157]$18114 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[157] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[157]$18114 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[157] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[157]$18114 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[157] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[156]$18112 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[156] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[156]$18112 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[156] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[156]$18112 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[156] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[156]$18112 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[156] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[155]$18110 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[155] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[155]$18110 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[155] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[155]$18110 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[155] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[155]$18110 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[155] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[154]$18108 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[154] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[154]$18108 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[154] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[154]$18108 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[154] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[154]$18108 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[154] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[153]$18106 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[153] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[153]$18106 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[153] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[153]$18106 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[153] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[153]$18106 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[153] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[152]$18104 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[152] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[152]$18104 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[152] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[152]$18104 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[152] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[152]$18104 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[152] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[151]$18102 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[151] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[151]$18102 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[151] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[151]$18102 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[151] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[151]$18102 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[151] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[150]$18100 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[150] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[150]$18100 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[150] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[150]$18100 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[150] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[150]$18100 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[150] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[14]$17828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[14] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[14]$17828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[14] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[14]$17828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[14] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[14]$17828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[14] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[149]$18098 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[149] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[149]$18098 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[149] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[149]$18098 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[149] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[149]$18098 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[149] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[148]$18096 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[148] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[148]$18096 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[148] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[148]$18096 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[148] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[148]$18096 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[148] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[147]$18094 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[147] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[147]$18094 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[147] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[147]$18094 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[147] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[147]$18094 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[147] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[146]$18092 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[146] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[146]$18092 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[146] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[146]$18092 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[146] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[146]$18092 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[146] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[145]$18090 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[145] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[145]$18090 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[145] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[145]$18090 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[145] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[145]$18090 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[145] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[144]$18088 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[144] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[144]$18088 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[144] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[144]$18088 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[144] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[144]$18088 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[144] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[143]$18086 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[143] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[143]$18086 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[143] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[143]$18086 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[143] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[143]$18086 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[143] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[142]$18084 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[142] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[142]$18084 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[142] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[142]$18084 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[142] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[142]$18084 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[142] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[141]$18082 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[141] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[141]$18082 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[141] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[141]$18082 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[141] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[141]$18082 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[141] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[140]$18080 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[140] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[140]$18080 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[140] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[140]$18080 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[140] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[140]$18080 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[140] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[13]$17826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[13] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[13]$17826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[13] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[13]$17826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[13] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[13]$17826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[13] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[139]$18078 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[139] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[139]$18078 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[139] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[139]$18078 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[139] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[139]$18078 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[139] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[138]$18076 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[138] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[138]$18076 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[138] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[138]$18076 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[138] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[138]$18076 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[138] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[137]$18074 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[137] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[137]$18074 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[137] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[137]$18074 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[137] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[137]$18074 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[137] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[136]$18072 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[136] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[136]$18072 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[136] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[136]$18072 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[136] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[136]$18072 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[136] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[135]$18070 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[135] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[135]$18070 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[135] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[135]$18070 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[135] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[135]$18070 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[135] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[134]$18068 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[134] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[134]$18068 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[134] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[134]$18068 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[134] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[134]$18068 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[134] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[133]$18066 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[133] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[133]$18066 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[133] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[133]$18066 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[133] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[133]$18066 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[133] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[132]$18064 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[132] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[132]$18064 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[132] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[132]$18064 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[132] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[132]$18064 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[132] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[131]$18062 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[131] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[131]$18062 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[131] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[131]$18062 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[131] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[131]$18062 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[131] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[130]$18060 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[130] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[130]$18060 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[130] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[130]$18060 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[130] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[130]$18060 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[130] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[12]$17824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[12] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[12]$17824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[12] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[12]$17824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[12] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[12]$17824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[12] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[129]$18058 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[129] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[129]$18058 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[129] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[129]$18058 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[129] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[129]$18058 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[129] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[128]$18056 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[128] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[128]$18056 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[128] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[128]$18056 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[128] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[128]$18056 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[128] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[127]$18054 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[127] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[127]$18054 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[127] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[127]$18054 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[127] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[127]$18054 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[127] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[126]$18052 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[126] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[126]$18052 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[126] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[126]$18052 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[126] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[126]$18052 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[126] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[125]$18050 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[125] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[125]$18050 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[125] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[125]$18050 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[125] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[125]$18050 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[125] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[124]$18048 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[124] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[124]$18048 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[124] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[124]$18048 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[124] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[124]$18048 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[124] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[123]$18046 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[123] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[123]$18046 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[123] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[123]$18046 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[123] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[123]$18046 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[123] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[122]$18044 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[122] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[122]$18044 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[122] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[122]$18044 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[122] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[122]$18044 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[122] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[121]$18042 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[121] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[121]$18042 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[121] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[121]$18042 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[121] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[121]$18042 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[121] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[120]$18040 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[120] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[120]$18040 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[120] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[120]$18040 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[120] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[120]$18040 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[120] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[11]$17822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[11] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[11]$17822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[11] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[11]$17822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[11] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[11]$17822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[11] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[119]$18038 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[119] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[119]$18038 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[119] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[119]$18038 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[119] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[119]$18038 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[119] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[118]$18036 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[118] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[118]$18036 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[118] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[118]$18036 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[118] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[118]$18036 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[118] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[117]$18034 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[117] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[117]$18034 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[117] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[117]$18034 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[117] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[117]$18034 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[117] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[116]$18032 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[116] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[116]$18032 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[116] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[116]$18032 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[116] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[116]$18032 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[116] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[115]$18030 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[115] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[115]$18030 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[115] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[115]$18030 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[115] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[115]$18030 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[115] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[114]$18028 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[114] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[114]$18028 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[114] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[114]$18028 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[114] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[114]$18028 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[114] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[113]$18026 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[113] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[113]$18026 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[113] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[113]$18026 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[113] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[113]$18026 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[113] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[112]$18024 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[112] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[112]$18024 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[112] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[112]$18024 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[112] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[112]$18024 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[112] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[111]$18022 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[111] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[111]$18022 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[111] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[111]$18022 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[111] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[111]$18022 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[111] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[110]$18020 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[110] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[110]$18020 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[110] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[110]$18020 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[110] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[110]$18020 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[110] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[10]$17820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[10] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[10]$17820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[10] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[10]$17820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[10] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[10]$17820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[10] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[109]$18018 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[109] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[109]$18018 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[109] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[109]$18018 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[109] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[109]$18018 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[109] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1095]$19990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1095] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1095]$19990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1095] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1095]$19990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1095] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1095]$19990 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1095] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1094]$19988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1094] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1094]$19988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1094] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1094]$19988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1094] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1094]$19988 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1094] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1093]$19986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1093] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1093]$19986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1093] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1093]$19986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1093] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1093]$19986 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1093] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1092]$19984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1092] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1092]$19984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1092] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1092]$19984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1092] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1092]$19984 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1092] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1091]$19982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1091] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1091]$19982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1091] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1091]$19982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1091] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1091]$19982 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1091] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1090]$19980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1090] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1090]$19980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1090] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1090]$19980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1090] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1090]$19980 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1090] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[108]$18016 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[108] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[108]$18016 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[108] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[108]$18016 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[108] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[108]$18016 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[108] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1089]$19978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1089] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1089]$19978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1089] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1089]$19978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1089] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1089]$19978 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1089] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1088]$19976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1088] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1088]$19976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1088] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1088]$19976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1088] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1088]$19976 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1088] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1087]$19974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1087] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1087]$19974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1087] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1087]$19974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1087] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1087]$19974 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1087] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1086]$19972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1086] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1086]$19972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1086] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1086]$19972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1086] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1086]$19972 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1086] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1085]$19970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1085] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1085]$19970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1085] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1085]$19970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1085] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1085]$19970 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1085] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1084]$19968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1084] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1084]$19968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1084] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1084]$19968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1084] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1084]$19968 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1084] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1083]$19966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1083] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1083]$19966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1083] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1083]$19966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1083] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1083]$19966 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1083] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1082]$19964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1082] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1082]$19964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1082] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1082]$19964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1082] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1082]$19964 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1082] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1081]$19962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1081] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1081]$19962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1081] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1081]$19962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1081] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1081]$19962 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1081] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1080]$19960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1080] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1080]$19960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1080] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1080]$19960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1080] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1080]$19960 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1080] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[107]$18014 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[107] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[107]$18014 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[107] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[107]$18014 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[107] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[107]$18014 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[107] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1079]$19958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1079] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1079]$19958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1079] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1079]$19958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1079] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1079]$19958 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1079] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1078]$19956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1078] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1078]$19956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1078] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1078]$19956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1078] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1078]$19956 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1078] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1077]$19954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1077] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1077]$19954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1077] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1077]$19954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1077] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1077]$19954 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1077] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1076]$19952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1076] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1076]$19952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1076] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1076]$19952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1076] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1076]$19952 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1076] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1075]$19950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1075] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1075]$19950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1075] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1075]$19950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1075] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1075]$19950 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1075] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1074]$19948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1074] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1074]$19948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1074] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1074]$19948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1074] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1074]$19948 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1074] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1073]$19946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1073] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1073]$19946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1073] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1073]$19946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1073] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1073]$19946 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1073] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1072]$19944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1072] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1072]$19944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1072] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1072]$19944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1072] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1072]$19944 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1072] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1071]$19942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1071] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1071]$19942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1071] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1071]$19942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1071] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1071]$19942 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1071] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1070]$19940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1070] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1070]$19940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1070] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1070]$19940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1070] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1070]$19940 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1070] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[106]$18012 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[106] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[106]$18012 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[106] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[106]$18012 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[106] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[106]$18012 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[106] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1069]$19938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1069] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1069]$19938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1069] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1069]$19938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1069] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1069]$19938 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1069] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1068]$19936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1068] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1068]$19936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1068] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1068]$19936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1068] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1068]$19936 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1068] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1067]$19934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1067] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1067]$19934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1067] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1067]$19934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1067] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1067]$19934 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1067] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1066]$19932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1066] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1066]$19932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1066] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1066]$19932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1066] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1066]$19932 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1066] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1065]$19930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1065] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1065]$19930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1065] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1065]$19930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1065] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1065]$19930 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1065] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1064]$19928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1064] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1064]$19928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1064] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1064]$19928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1064] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1064]$19928 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1064] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1063]$19926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1063] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1063]$19926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1063] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1063]$19926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1063] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1063]$19926 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1063] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1062]$19924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1062] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1062]$19924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1062] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1062]$19924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1062] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1062]$19924 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1062] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1061]$19922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1061] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1061]$19922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1061] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1061]$19922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1061] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1061]$19922 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1061] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1060]$19920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1060] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1060]$19920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1060] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1060]$19920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1060] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1060]$19920 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1060] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[105]$18010 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[105] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[105]$18010 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[105] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[105]$18010 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[105] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[105]$18010 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[105] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1059]$19918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1059] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1059]$19918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1059] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1059]$19918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1059] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1059]$19918 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1059] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1058]$19916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1058] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1058]$19916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1058] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1058]$19916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1058] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1058]$19916 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1058] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1057]$19914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1057] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1057]$19914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1057] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1057]$19914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1057] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1057]$19914 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1057] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1056]$19912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1056] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1056]$19912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1056] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1056]$19912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1056] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1056]$19912 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1056] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1055]$19910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1055] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1055]$19910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1055] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1055]$19910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1055] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1055]$19910 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1055] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1054]$19908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1054] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1054]$19908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1054] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1054]$19908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1054] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1054]$19908 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1054] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1053]$19906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1053] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1053]$19906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1053] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1053]$19906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1053] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1053]$19906 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1053] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1052]$19904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1052] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1052]$19904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1052] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1052]$19904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1052] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1052]$19904 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1052] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1051]$19902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1051] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1051]$19902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1051] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1051]$19902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1051] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1051]$19902 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1051] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1050]$19900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1050] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1050]$19900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1050] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1050]$19900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1050] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1050]$19900 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1050] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[104]$18008 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[104] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[104]$18008 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[104] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[104]$18008 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[104] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[104]$18008 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[104] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1049]$19898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1049] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1049]$19898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1049] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1049]$19898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1049] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1049]$19898 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1049] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1048]$19896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1048] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1048]$19896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1048] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1048]$19896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1048] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1048]$19896 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1048] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1047]$19894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1047] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1047]$19894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1047] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1047]$19894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1047] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1047]$19894 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1047] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1046]$19892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1046] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1046]$19892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1046] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1046]$19892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1046] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1046]$19892 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1046] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1045]$19890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1045] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1045]$19890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1045] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1045]$19890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1045] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1045]$19890 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1045] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1044]$19888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1044] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1044]$19888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1044] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1044]$19888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1044] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1044]$19888 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1044] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1043]$19886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1043] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1043]$19886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1043] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1043]$19886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1043] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1043]$19886 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1043] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1042]$19884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1042] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1042]$19884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1042] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1042]$19884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1042] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1042]$19884 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1042] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1041]$19882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1041] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1041]$19882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1041] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1041]$19882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1041] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1041]$19882 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1041] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1040]$19880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1040] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1040]$19880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1040] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1040]$19880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1040] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1040]$19880 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1040] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[103]$18006 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[103] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[103]$18006 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[103] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[103]$18006 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[103] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[103]$18006 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[103] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1039]$19878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1039] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1039]$19878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1039] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1039]$19878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1039] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1039]$19878 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1039] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1038]$19876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1038] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1038]$19876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1038] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1038]$19876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1038] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1038]$19876 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1038] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1037]$19874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1037] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1037]$19874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1037] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1037]$19874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1037] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1037]$19874 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1037] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1036]$19872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1036] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1036]$19872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1036] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1036]$19872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1036] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1036]$19872 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1036] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1035]$19870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1035] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1035]$19870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1035] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1035]$19870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1035] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1035]$19870 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1035] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1034]$19868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1034] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1034]$19868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1034] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1034]$19868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1034] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1034]$19868 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1034] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1033]$19866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1033] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1033]$19866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1033] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1033]$19866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1033] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1033]$19866 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1033] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1032]$19864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1032] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1032]$19864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1032] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1032]$19864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1032] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1032]$19864 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1032] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1031]$19862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1031] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1031]$19862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1031] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1031]$19862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1031] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1031]$19862 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1031] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1030]$19860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1030] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1030]$19860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1030] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1030]$19860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1030] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1030]$19860 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1030] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[102]$18004 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[102] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[102]$18004 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[102] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[102]$18004 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[102] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[102]$18004 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[102] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1029]$19858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1029] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1029]$19858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1029] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1029]$19858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1029] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1029]$19858 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1029] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1028]$19856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1028] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1028]$19856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1028] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1028]$19856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1028] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1028]$19856 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1028] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1027]$19854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1027] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1027]$19854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1027] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1027]$19854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1027] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1027]$19854 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1027] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1026]$19852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1026] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1026]$19852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1026] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1026]$19852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1026] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1026]$19852 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1026] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1025]$19850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1025] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1025]$19850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1025] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1025]$19850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1025] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1025]$19850 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1025] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1024]$19848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1024] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1024]$19848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1024] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1024]$19848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1024] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1024]$19848 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1024] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1023]$19846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1023] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1023]$19846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1023] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1023]$19846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1023] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1023]$19846 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1023] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1022]$19844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1022] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1022]$19844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1022] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1022]$19844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1022] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1022]$19844 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1022] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1021]$19842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1021] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1021]$19842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1021] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1021]$19842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1021] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1021]$19842 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1021] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1020]$19840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1020] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1020]$19840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1020] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1020]$19840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1020] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1020]$19840 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1020] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[101]$18002 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[101] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[101]$18002 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[101] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[101]$18002 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[101] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[101]$18002 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[101] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1019]$19838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1019] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1019]$19838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1019] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1019]$19838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1019] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1019]$19838 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1019] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1018]$19836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1018] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1018]$19836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1018] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1018]$19836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1018] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1018]$19836 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1018] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1017]$19834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1017] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1017]$19834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1017] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1017]$19834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1017] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1017]$19834 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1017] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1016]$19832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1016] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1016]$19832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1016] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1016]$19832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1016] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1016]$19832 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1016] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1015]$19830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1015] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1015]$19830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1015] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1015]$19830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1015] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1015]$19830 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1015] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1014]$19828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1014] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1014]$19828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1014] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1014]$19828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1014] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1014]$19828 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1014] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1013]$19826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1013] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1013]$19826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1013] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1013]$19826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1013] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1013]$19826 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1013] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1012]$19824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1012] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1012]$19824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1012] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1012]$19824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1012] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1012]$19824 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1012] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1011]$19822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1011] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1011]$19822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1011] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1011]$19822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1011] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1011]$19822 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1011] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1010]$19820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1010] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1010]$19820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1010] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1010]$19820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1010] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1010]$19820 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1010] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[100]$18000 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[100] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[100]$18000 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[100] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[100]$18000 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[100] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[100]$18000 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[100] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1009]$19818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1009] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1009]$19818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1009] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1009]$19818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1009] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1009]$19818 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1009] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1008]$19816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1008] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1008]$19816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1008] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1008]$19816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1008] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1008]$19816 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1008] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1007]$19814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1007] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1007]$19814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1007] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1007]$19814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1007] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1007]$19814 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1007] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1006]$19812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1006] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1006]$19812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1006] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1006]$19812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1006] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1006]$19812 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1006] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1005]$19810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1005] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1005]$19810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1005] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1005]$19810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1005] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1005]$19810 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1005] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1004]$19808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1004] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1004]$19808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1004] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1004]$19808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1004] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1004]$19808 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1004] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1003]$19806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1003] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1003]$19806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1003] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1003]$19806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1003] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1003]$19806 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1003] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1002]$19804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1002] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1002]$19804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1002] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1002]$19804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1002] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1002]$19804 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1002] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1001]$19802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1001] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1001]$19802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1001] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1001]$19802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1001] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1001]$19802 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1001] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1000]$19800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1000] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1000]$19800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1000] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1000]$19800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1000] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[1000]$19800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[1000] [7:0]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[0]$17800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [31:24], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[0] [31:24]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[0]$17800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [23:16], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[0] [23:16]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[0]$17800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [15:8], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[0] [15:8]).
Adding EN signal on $memory\core.openstriVe_soc_mem_Sys0_S1.mem[0]$17800 ($dff) from module user_project_wrapper (D = \core.openstriVe_soc_mem_Sys0_S1.wdata [7:0], Q = \core.openstriVe_soc_mem_Sys0_S1.mem[0] [7:0]).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$16879 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$16390 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16268 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16264 ($adffe) from module user_project_wrapper.
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$16253 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$16253 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$16253 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$16253 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$16253 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$16253 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$16253 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$16253 ($adffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16158 ($dffe) from module user_project_wrapper.

57.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 4384 unused cells and 4412 unused wires.
<suppressed ~4385 debug messages>

57.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~3 debug messages>

57.20.18. Rerunning OPT passes. (Maybe there is more to do..)

57.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9801: \core.ibex.core.id_stage_i.controller_i.load_err_q -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~204 debug messages>

57.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13435: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13467_CMP $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13477: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    New ctrl vector for $pmux cell $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13563: { $flatten\core.\ibex.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13072_CTRL $flatten\core.\ibex.\core.\cs_registers_i.$procmux$13064_CTRL }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9801:
      Old ports: A=1'0, B=1'0, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$5\load_err_prio[0:0]
      New ports: A={ }, B={ }, Y={ }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$5\load_err_prio[0:0] = 1'0
    New ctrl vector for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9801: { }
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:149$5287:
      Old ports: A={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1] 1'0 }, B={ \core.ibex.core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y=$flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:149$5287_Y
      New ports: A=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1], B=\core.ibex.core.if_stage_i.fetch_addr_n [31:1], Y=$flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:149$5287_Y [31:1]
      New connections: $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:149$5287_Y [0] = 1'0
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9828:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$5\load_err_prio[0:0], B=1'0, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$4\load_err_prio[0:0]
      New ports: A={ }, B={ }, Y={ }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$4\load_err_prio[0:0] = 1'0
    New ctrl vector for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9828: { }
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9861:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$4\load_err_prio[0:0], B=1'0, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$3\load_err_prio[0:0]
      New ports: A={ }, B={ }, Y={ }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$3\load_err_prio[0:0] = 1'0
    New ctrl vector for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9861: { }
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9894:
      Old ports: A=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$3\load_err_prio[0:0], B=1'0, Y=\core.ibex.core.id_stage_i.controller_i.load_err_prio
      New ports: A={ }, B={ }, Y={ }
      New connections: \core.ibex.core.id_stage_i.controller_i.load_err_prio = 1'0
    New ctrl vector for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$9894: { }
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294:
      Old ports: A={ 1'0 \core.ibex.core.id_stage_i.controller_i.load_err_prio }, B=2'11, Y={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [1] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2] }
      New ports: A=1'0, B=1'1, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [1] = $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2]
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296:
      Old ports: A={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2:1] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2] }, B={ 1'0 $auto$wreduce.cc:454:run$16756 [1] $auto$wreduce.cc:454:run$16756 [1] }, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [2:0]
      New ports: A={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2] }, B={ 1'0 $auto$wreduce.cc:454:run$16756 [1] }, Y={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [2] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [0] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [1] = $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [0]
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298:
      Old ports: A={ 1'0 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [2:0] }, B={ 2'10 $auto$wreduce.cc:454:run$16758 [1] $auto$wreduce.cc:454:run$16758 [1] }, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [3:0]
      New ports: A={ 1'0 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [2] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [0] }, B={ 2'10 $auto$wreduce.cc:454:run$16758 [1] }, Y={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [3:2] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [0] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [1] = $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [0]
  Optimizing cells in module \user_project_wrapper.
Performed a total of 15 changes.

57.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.20.22. Executing OPT_SHARE pass.

57.20.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procdff$15304 ($adff) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$16157 ($sdffce) from module user_project_wrapper.

57.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

57.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~10 debug messages>

57.20.26. Rerunning OPT passes. (Maybe there is more to do..)

57.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~202 debug messages>

57.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296:
      Old ports: A={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10294_Y [2] }, B={ 1'0 $auto$wreduce.cc:454:run$16756 [1] }, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [2:1]
      New ports: A=1'0, B=$auto$wreduce.cc:454:run$16756 [1], Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [1]
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:149$5288:
      Old ports: A={ $flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:149$5287_Y [31:1] 1'0 }, B={ \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1] 1'0 }, Y=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d
      New ports: A=$flatten\core.\ibex.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/src/ibex_prefetch_buffer.v:149$5287_Y [31:1], B=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1], Y=\core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [31:1]
      New connections: \core.ibex.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [0] = 1'0
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298:
      Old ports: A={ 1'0 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [2:1] }, B={ 2'10 $auto$wreduce.cc:454:run$16758 [1] }, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [3:1]
      New ports: A={ 1'0 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10296_Y [1] }, B={ 1'1 $auto$wreduce.cc:454:run$16758 [1] }, Y={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [3] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [1] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [2] = 1'0
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10300:
      Old ports: A={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [3:1] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [1] }, B=4'0010, Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3:0]
      New ports: A={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [3] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [1] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10298_Y [1] }, B=3'010, Y={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [1:0] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [2] = 1'0
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$10448:
      Old ports: A=4'0000, B=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3:0], Y=$flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [3:0]
      New ports: A=3'000, B={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [3] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0] [1:0] }, Y={ $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [3] $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [1:0] }
      New connections: $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [2] = 1'0
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$procmux$11237:
      Old ports: A=5'00000, B={ \core.ibex.core.id_stage_i.controller_i.handle_irq 1'0 \core.ibex.core.id_stage_i.controller_i.handle_irq \core.ibex.core.id_stage_i.controller_i.handle_irq \core.ibex.core.id_stage_i.controller_i.handle_irq 1'0 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [3:0] }, Y={ \core.ibex.core.cs_registers_i.csr_mcause_i [5] \core.ibex.core.cs_registers_i.csr_mcause_i [3:0] }
      New ports: A=4'0000, B={ 1'0 \core.ibex.core.id_stage_i.controller_i.handle_irq \core.ibex.core.id_stage_i.controller_i.handle_irq \core.ibex.core.id_stage_i.controller_i.handle_irq $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [3] 1'0 $flatten\core.\ibex.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0] [1:0] }, Y=\core.ibex.core.cs_registers_i.csr_mcause_i [3:0]
      New connections: \core.ibex.core.cs_registers_i.csr_mcause_i [5] = \core.ibex.core.cs_registers_i.csr_mcause_i [2]
  Optimizing cells in module \user_project_wrapper.
Performed a total of 6 changes.

57.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.20.30. Executing OPT_SHARE pass.

57.20.31. Executing OPT_DFF pass (perform DFF optimizations).

57.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

57.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~1 debug messages>

57.20.34. Rerunning OPT passes. (Maybe there is more to do..)

57.20.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~202 debug messages>

57.20.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

57.20.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

57.20.38. Executing OPT_SHARE pass.

57.20.39. Executing OPT_DFF pass (perform DFF optimizations).

57.20.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

57.20.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

57.20.42. Finished OPT passes. (There is nothing left to do.)

57.21. Executing TECHMAP pass (map to technology primitives).

57.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

57.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper maccmap for cells of type $macc.
  add { \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_a \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_a } * { \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_b \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_b } (17x17 bits, signed)
  add \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.accum (34 bits, signed)
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=5 for cells of type $pmux.
Using template $paramod$constmap:27416298eff2bef5b024d2c6ba87bd3d61407e73$paramod$82cc366d01f8fe741c66522b043725b812342daf\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:087bfedf5adb861684835f4fd4823e581f87d305$paramod$6e7719328f2d94689b6b8e5526363af5462deb90\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=64\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=13 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=17\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$70c4eba548f8011e647fa410bb9937e224a61f0e\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=34\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=18\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod$constmap:dbcddb7b4524c1c5fa25e15435f3b9049e3d7d7a$paramod$7ef3ad10a9687337780288b591d283c11b1fd9ea\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=28\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=29\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=29\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=13 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=31 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=64\S_WIDTH=31 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=17\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=14\B_WIDTH=1\Y_WIDTH=14 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=30 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=64 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=34 for cells of type $fa.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=34\B_WIDTH=34\Y_WIDTH=34 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=5 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=31 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=33 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=8 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=16 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=14 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=34 for cells of type $lcu.
No more expansions possible.
<suppressed ~21044 debug messages>

57.22. Executing OPT pass (performing simple optimizations).

57.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~21110 debug messages>

57.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~15774 debug messages>
Removed a total of 5258 cells.

57.22.3. Executing OPT_DFF pass (perform DFF optimizations).

57.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 9206 unused cells and 10230 unused wires.
<suppressed ~9207 debug messages>

57.22.5. Finished fast OPT passes.

57.23. Executing ABC pass (technology mapping using ABC).

57.23.1. Extracting gate netlist of module `\user_project_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 64703 gates and 105079 wires to a netlist network with 40374 inputs and 5822 outputs.

57.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

57.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      798
ABC RESULTS:            ANDNOT cells:    12006
ABC RESULTS:               MUX cells:    39802
ABC RESULTS:              NAND cells:      565
ABC RESULTS:               NOR cells:     1084
ABC RESULTS:               NOT cells:     1936
ABC RESULTS:                OR cells:     6912
ABC RESULTS:             ORNOT cells:      702
ABC RESULTS:              XNOR cells:      439
ABC RESULTS:               XOR cells:     1092
ABC RESULTS:        internal signals:    58883
ABC RESULTS:           input signals:    40374
ABC RESULTS:          output signals:     5822
Removing temp directory.

57.24. Executing OPT pass (performing simple optimizations).

57.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~19994 debug messages>

57.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

57.24.3. Executing OPT_DFF pass (perform DFF optimizations).

57.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 22 unused cells and 53290 unused wires.
<suppressed ~555 debug messages>

57.24.5. Finished fast OPT passes.

57.25. Executing HIERARCHY pass (managing design hierarchy).

57.25.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper

57.25.2. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Removed 0 unused modules.

57.26. Printing statistics.

=== user_project_wrapper ===

   Number of wires:              67043
   Number of wire bits:         124106
   Number of public wires:        2727
   Number of public wire bits:   59790
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             105676
     $_ANDNOT_                   11997
     $_AND_                        798
     $_DFFE_NN0P_                   64
     $_DFFE_PN0N_                   31
     $_DFFE_PN0P_                 2159
     $_DFFE_PN1P_                   33
     $_DFFE_PN_                     81
     $_DFFE_PP_                  37884
     $_DFF_NN0_                      9
     $_DFF_NN1_                      7
     $_DFF_PN0_                    121
     $_DFF_PN1_                     11
     $_DFF_P_                        2
     $_MUX_                      39802
     $_NAND_                       564
     $_NOR_                       1064
     $_NOT_                       1914
     $_ORNOT_                      701
     $_OR_                        6904
     $_XNOR_                       439
     $_XOR_                       1091

57.27. Executing CHECK pass (checking for obvious problems).
checking module user_project_wrapper..
found and reported 0 problems.

58. Executing SHARE pass (SAT-based resource sharing).

59. Executing OPT pass (performing simple optimizations).

59.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~1 debug messages>

59.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

59.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

59.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

59.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

59.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$99564 ($_DFF_PN0_) from module user_project_wrapper (D = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [1], Q = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [5]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$99561 ($_DFF_PN0_) from module user_project_wrapper (D = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [4], Q = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [2]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$99559 ($_DFF_PN1_) from module user_project_wrapper (D = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [3], Q = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [0]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$83852 ($_DFF_PN0_) from module user_project_wrapper (D = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [0], Q = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2]).
Adding EN signal on $auto$simplemap.cc:527:simplemap_adff_sdff$83851 ($_DFF_PN0_) from module user_project_wrapper (D = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2], Q = \core.ibex.core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [1]).

59.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 5 unused cells and 6 unused wires.
<suppressed ~6 debug messages>

59.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

59.9. Rerunning OPT passes. (Maybe there is more to do..)

59.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

59.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

59.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

59.13. Executing OPT_DFF pass (perform DFF optimizations).

59.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

59.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

59.16. Finished OPT passes. (There is nothing left to do.)

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 1240 unused wires.
<suppressed ~1240 debug messages>

61. Printing statistics.

=== user_project_wrapper ===

   Number of wires:              65797
   Number of wire bits:         106628
   Number of public wires:        1487
   Number of public wire bits:   42318
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             105670
     $_ANDNOT_                   11997
     $_AND_                        798
     $_DFFE_NN0P_                   64
     $_DFFE_PN0N_                   31
     $_DFFE_PN0P_                 2163
     $_DFFE_PN1P_                   34
     $_DFFE_PN_                     81
     $_DFFE_PP_                  37884
     $_DFF_NN0_                      9
     $_DFF_NN1_                      7
     $_DFF_PN0_                    117
     $_DFF_PN1_                     10
     $_DFF_P_                        2
     $_MUX_                      39796
     $_NAND_                       564
     $_NOR_                       1064
     $_NOT_                       1914
     $_ORNOT_                      701
     $_OR_                        6904
     $_XNOR_                       439
     $_XOR_                       1091

62. Executing TECHMAP pass (map to technology primitives).

62.1. Executing Verilog-2005 frontend: /pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

62.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

63. Executing SIMPLEMAP pass (map simple cells to gate primitives).

64. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

64.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_project_wrapper':
  mapped 2384 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_4 cells.
  mapped 51 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_4 cells.
  mapped 37967 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_4 cells.

65. Printing statistics.

=== user_project_wrapper ===

   Number of wires:             106134
   Number of wire bits:         146965
   Number of public wires:        1487
   Number of public wire bits:   42318
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             146007
     $_ANDNOT_                   11997
     $_AND_                        798
     $_MUX_                      80053
     $_NAND_                       564
     $_NOR_                       1064
     $_NOT_                       1994
     $_ORNOT_                      701
     $_OR_                        6904
     $_XNOR_                       439
     $_XOR_                       1091
     sky130_fd_sc_hd__dfrtp_4     2384
     sky130_fd_sc_hd__dfstp_4       51
     sky130_fd_sc_hd__dfxtp_4    37967

66. Executing ABC pass (technology mapping using ABC).

66.1. Extracting gate netlist of module `\user_project_wrapper' to `/tmp/yosys-abc-kv0mxh/input.blif'..
Extracted 105605 gates and 146022 wires to a netlist network with 40416 inputs and 40477 outputs.

66.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-kv0mxh/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-kv0mxh/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-kv0mxh/input.blif 
ABC: + read_lib -w /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/trimmed.lib" has 43 cells (6 skipped: 6 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.02 sec
ABC: Memory =    1.82 MB. Time =     0.02 sec
ABC: + read_constr -v /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: + upsize -D 10000 
ABC: Current delay (7963.13 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates = 277796 ( 40.2 %)   Cap = 16.4 ff (  0.0 %)   Area =  3334914.75 (100.0 %)   Delay =  8566.74 ps  ( 19.6 %)               
ABC: Path  0 --   30137 : 0    2 pi                        A =   0.00  Df =  13.5   -9.1 ps  S =  27.0 ps  Cin =  0.0 ff  Cout =  11.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   80926 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df = 229.4  -53.1 ps  S = 207.7 ps  Cin =  1.7 ff  Cout =  41.7 ff  Cmax = 315.9 ff  G = 2295  
ABC: Path  2 --   80927 : 3    2 sky130_fd_sc_hd__nand3_4  A =  17.52  Df = 330.6  -51.8 ps  S =  73.9 ps  Cin =  8.7 ff  Cout =  11.1 ff  Cmax = 469.7 ff  G =  118  
ABC: Path  3 --   80928 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df = 515.9  -27.6 ps  S = 173.6 ps  Cin =  1.7 ff  Cout =  34.5 ff  Cmax = 315.9 ff  G = 1861  
ABC: Path  4 --   81234 : 4    2 sky130_fd_sc_hd__or4_4    A =  11.26  Df = 945.0 -300.6 ps  S =  89.6 ps  Cin =  2.4 ff  Cout =   7.4 ff  Cmax = 534.7 ff  G =  298  
ABC: Path  5 --   81236 : 4    2 sky130_fd_sc_hd__and4_4   A =  11.26  Df =1121.4 -254.5 ps  S =  78.7 ps  Cin =  2.4 ff  Cout =  13.7 ff  Cmax = 531.9 ff  G =  553  
ABC: Path  6 --   81237 : 1    4 sky130_fd_sc_hd__inv_2    A =   3.75  Df =1211.3 -281.4 ps  S =  89.5 ps  Cin =  4.5 ff  Cout =  18.3 ff  Cmax = 331.4 ff  G =  394  
ABC: Path  7 --   81583 : 4    1 sky130_fd_sc_hd__and4_4   A =  11.26  Df =1403.6 -148.8 ps  S =  43.0 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 531.9 ff  G =   73  
ABC: Path  8 --   81584 : 1    4 sky130_fd_sc_hd__buf_2    A =   5.00  Df =1589.7 -172.7 ps  S = 156.3 ps  Cin =  1.7 ff  Cout =  30.8 ff  Cmax = 315.9 ff  G = 1694  
ABC: Path  9 --   81587 : 3    5 sky130_fd_sc_hd__a21boi_4 A =  18.77  Df =1932.8 -331.8 ps  S = 301.2 ps  Cin =  6.8 ff  Cout =  37.1 ff  Cmax = 215.2 ff  G =  513  
ABC: Path 10 --   81632 : 1    5 sky130_fd_sc_hd__inv_2    A =   3.75  Df =2079.7 -316.2 ps  S = 159.0 ps  Cin =  4.5 ff  Cout =  33.7 ff  Cmax = 331.4 ff  G =  712  
ABC: Path 11 --   81633 : 4    2 sky130_fd_sc_hd__nor4_4   A =  21.27  Df =2391.6 -553.2 ps  S = 304.9 ps  Cin =  8.5 ff  Cout =  13.9 ff  Cmax = 112.6 ff  G =  153  
ABC: Path 12 --   81634 : 1    1 sky130_fd_sc_hd__inv_2    A =   3.75  Df =2467.3 -560.6 ps  S =  68.9 ps  Cin =  4.5 ff  Cout =   9.2 ff  Cmax = 331.4 ff  G =  196  
ABC: Path 13 --   81635 : 3    4 sky130_fd_sc_hd__nand3_4  A =  17.52  Df =2586.7 -209.6 ps  S = 106.8 ps  Cin =  8.7 ff  Cout =  22.0 ff  Cmax = 469.7 ff  G =  237  
ABC: Path 14 --   81942 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =2795.6 -223.7 ps  S = 156.8 ps  Cin =  1.7 ff  Cout =  30.8 ff  Cmax = 315.9 ff  G = 1671  
ABC: Path 15 --   81943 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =3044.7 -281.6 ps  S = 191.2 ps  Cin =  1.7 ff  Cout =  38.1 ff  Cmax = 315.9 ff  G = 2056  
ABC: Path 16 --   84377 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =3303.7 -344.0 ps  S = 192.1 ps  Cin =  1.7 ff  Cout =  38.3 ff  Cmax = 315.9 ff  G = 2061  
ABC: Path 17 --   85779 : 5    1 sky130_fd_sc_hd__o32ai_4  A =  27.53  Df =3400.6 -228.6 ps  S = 194.7 ps  Cin =  8.4 ff  Cout =   4.8 ff  Cmax = 153.8 ff  G =   52  
ABC: Path 18 --   85780 : 3    2 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =3612.3 -298.2 ps  S =  63.0 ps  Cin =  4.5 ff  Cout =  17.8 ff  Cmax = 568.6 ff  G =  379  
ABC: Path 19 --   85840 : 3    3 sky130_fd_sc_hd__a21oi_4  A =  16.27  Df =3818.6 -430.4 ps  S = 215.2 ps  Cin =  8.8 ff  Cout =  24.0 ff  Cmax = 221.6 ff  G =  259  
ABC: Path 20 --   85841 : 1    3 sky130_fd_sc_hd__inv_2    A =   3.75  Df =3903.3 -425.3 ps  S =  72.6 ps  Cin =  4.5 ff  Cout =  14.0 ff  Cmax = 331.4 ff  G =  301  
ABC: Path 21 --   85973 : 4    2 sky130_fd_sc_hd__and4_4   A =  11.26  Df =4066.0 -150.9 ps  S =  71.9 ps  Cin =  2.4 ff  Cout =  11.3 ff  Cmax = 531.9 ff  G =  460  
ABC: Path 22 --   86118 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =4191.0 -149.8 ps  S =  29.0 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 539.3 ff  G =   72  
ABC: Path 23 --   86119 : 1    3 sky130_fd_sc_hd__buf_2    A =   5.00  Df =4347.2 -133.5 ps  S = 144.6 ps  Cin =  1.7 ff  Cout =  28.3 ff  Cmax = 315.9 ff  G = 1557  
ABC: Path 24 --   86120 : 2    2 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =4443.8  -14.2 ps  S =  73.7 ps  Cin =  8.7 ff  Cout =  17.6 ff  Cmax = 530.1 ff  G =  198  
ABC: Path 25 --   86124 : 2    2 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =4512.9   -5.1 ps  S =  74.2 ps  Cin =  8.7 ff  Cout =  17.6 ff  Cmax = 530.1 ff  G =  196  
ABC: Path 26 --   86476 : 2    2 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =4593.2  -15.8 ps  S =  72.8 ps  Cin =  8.7 ff  Cout =  17.6 ff  Cmax = 530.1 ff  G =  198  
ABC: Path 27 --   86479 : 2    1 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =4642.3   -5.5 ps  S =  53.7 ps  Cin =  8.7 ff  Cout =   8.8 ff  Cmax = 530.1 ff  G =   98  
ABC: Path 28 --   86613 : 2    3 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =4724.7  -27.3 ps  S =  79.0 ps  Cin =  8.7 ff  Cout =  19.4 ff  Cmax = 530.1 ff  G =  217  
ABC: Path 29 --   86614 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =4967.6  -65.3 ps  S = 218.3 ps  Cin =  1.7 ff  Cout =  43.9 ff  Cmax = 315.9 ff  G = 2488  
ABC: Path 30 --   88023 : 3    1 sky130_fd_sc_hd__nand3_4  A =  17.52  Df =5062.7  -76.1 ps  S =  80.0 ps  Cin =  8.7 ff  Cout =   8.8 ff  Cmax = 469.7 ff  G =   98  
ABC: Path 31 --   88029 : 2    2 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =5144.4 -100.7 ps  S =  61.6 ps  Cin =  8.7 ff  Cout =  13.4 ff  Cmax = 530.1 ff  G =  147  
ABC: Path 32 --   88030 : 2    1 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =5191.2  -91.4 ps  S =  51.0 ps  Cin =  8.7 ff  Cout =   8.8 ff  Cmax = 530.1 ff  G =   98  
ABC: Path 33 --   88032 : 2    3 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =5256.0 -105.9 ps  S =  60.6 ps  Cin =  8.7 ff  Cout =  13.2 ff  Cmax = 530.1 ff  G =  145  
ABC: Path 34 --   88034 : 3    2 sky130_fd_sc_hd__a21boi_4 A =  18.77  Df =5332.2  -12.0 ps  S = 182.0 ps  Cin =  6.8 ff  Cout =  18.4 ff  Cmax = 215.2 ff  G =  253  
ABC: Path 35 --   88036 : 3    4 sky130_fd_sc_hd__o21ai_4  A =  16.27  Df =5540.8 -101.4 ps  S = 238.2 ps  Cin =  8.8 ff  Cout =  26.7 ff  Cmax = 224.3 ff  G =  295  
ABC: Path 36 --   99569 : 4    1 sky130_fd_sc_hd__nand4_4  A =  21.27  Df =5654.9 -126.1 ps  S = 102.2 ps  Cin =  8.6 ff  Cout =   9.3 ff  Cmax = 358.0 ff  G =  101  
ABC: Path 37 --   99570 : 2    3 sky130_fd_sc_hd__nor2_4   A =  11.26  Df =5813.3 -232.1 ps  S = 150.9 ps  Cin =  8.7 ff  Cout =  19.7 ff  Cmax = 251.8 ff  G =  217  
ABC: Path 38 --   99609 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =6062.4 -297.9 ps  S = 193.5 ps  Cin =  1.7 ff  Cout =  38.6 ff  Cmax = 315.9 ff  G = 2124  
ABC: Path 39 --  111123 : 4    2 sky130_fd_sc_hd__nand4_4  A =  21.27  Df =6192.2 -308.9 ps  S =  93.5 ps  Cin =  8.6 ff  Cout =  11.1 ff  Cmax = 358.0 ff  G =  123  
ABC: Path 40 --  111124 : 2    5 sky130_fd_sc_hd__nand2_4  A =  11.26  Df =6287.3 -113.5 ps  S =  60.6 ps  Cin =  8.7 ff  Cout =  11.9 ff  Cmax = 530.1 ff  G =  130  
ABC: Path 41 --  111602 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =6407.0 -106.7 ps  S =  55.5 ps  Cin =  1.7 ff  Cout =   9.0 ff  Cmax = 315.9 ff  G =  500  
ABC: Path 42 --  111603 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =6524.7  -99.1 ps  S =  55.5 ps  Cin =  1.7 ff  Cout =   9.0 ff  Cmax = 315.9 ff  G =  500  
ABC: Path 43 --  111604 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =6642.5  -91.5 ps  S =  55.5 ps  Cin =  1.7 ff  Cout =   9.0 ff  Cmax = 315.9 ff  G =  500  
ABC: Path 44 --  111605 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =6760.2  -83.9 ps  S =  55.5 ps  Cin =  1.7 ff  Cout =   9.0 ff  Cmax = 315.9 ff  G =  500  
ABC: Path 45 --  111606 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =6977.2 -125.4 ps  S = 193.2 ps  Cin =  1.7 ff  Cout =  38.7 ff  Cmax = 315.9 ff  G = 2089  
ABC: Path 46 --  277714 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =7198.2 -167.5 ps  S = 138.0 ps  Cin =  1.7 ff  Cout =  26.7 ff  Cmax = 315.9 ff  G = 1441  
ABC: Path 47 --  280621 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =7344.9 -175.6 ps  S =  56.2 ps  Cin =  1.7 ff  Cout =   9.0 ff  Cmax = 315.9 ff  G =  500  
ABC: Path 48 --  280622 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df =7586.7 -230.7 ps  S = 228.6 ps  Cin =  1.7 ff  Cout =  46.1 ff  Cmax = 315.9 ff  G = 2488  
ABC: Path 49 --  357509 : 3    1 sky130_fd_sc_hd__a21oi_4  A =  16.27  Df =7627.2  -20.1 ps  S =  92.7 ps  Cin =  8.8 ff  Cout =   4.6 ff  Cmax = 221.6 ff  G =   48  
ABC: Path 50 --  357510 : 5    1 sky130_fd_sc_hd__a32o_4   A =  21.27  Df =7893.4 -141.8 ps  S =  47.5 ps  Cin =  4.3 ff  Cout =   4.5 ff  Cmax = 536.5 ff  G =  100  
ABC: Path 51 --  357516 : 4    1 sky130_fd_sc_hd__a211o_4  A =  17.52  Df =8216.2 -283.0 ps  S =  56.0 ps  Cin =  4.6 ff  Cout =   9.0 ff  Cmax = 559.4 ff  G =  184  
ABC: Path 52 --  357517 : 5    1 sky130_fd_sc_hd__a32oi_4  A =  27.53  Df =8463.8 -422.1 ps  S = 196.4 ps  Cin =  8.4 ff  Cout =   9.7 ff  Cmax = 251.8 ff  G =  110  
ABC: Path 53 --  357520 : 3    1 sky130_fd_sc_hd__a21oi_4  A =  16.27  Df =8566.7 -313.8 ps  S = 175.3 ps  Cin =  8.8 ff  Cout =  17.6 ff  Cmax = 221.6 ff  G =  200  
ABC: Start-point = pi30136 (\core.ibex.core.id_stage_i.controller_i.instr_i [5]).  End-point = po40090 ($auto$rtlil.cc:2290:MuxGate$269601).
ABC: + print_stats -m 
ABC: netlist                       : i/o =40416/40477  lat =    0  nd =277796  edge = 638872  area =1518308.51  delay =5479.32  lev = 63
ABC: + write_blif /tmp/yosys-abc-kv0mxh/output.blif 

66.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_4 cells:      423
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_4 cells:      302
ABC RESULTS:   sky130_fd_sc_hd__a211o_4 cells:     1141
ABC RESULTS:   sky130_fd_sc_hd__a21bo_4 cells:      219
ABC RESULTS:   sky130_fd_sc_hd__a21boi_4 cells:      332
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:    10607
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:     4246
ABC RESULTS:   sky130_fd_sc_hd__a22oi_4 cells:     3279
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_4 cells:      236
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_4 cells:       61
ABC RESULTS:   sky130_fd_sc_hd__a32o_4 cells:      354
ABC RESULTS:   sky130_fd_sc_hd__a32oi_4 cells:       80
ABC RESULTS:   sky130_fd_sc_hd__a41o_4 cells:      126
ABC RESULTS:   sky130_fd_sc_hd__a41oi_4 cells:      218
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:      552
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:      709
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:     5918
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:    75197
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:    36378
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:    14362
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:    44202
ABC RESULTS:   sky130_fd_sc_hd__nand4_4 cells:    33300
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:     3393
ABC RESULTS:   sky130_fd_sc_hd__nor3_4 cells:     2553
ABC RESULTS:   sky130_fd_sc_hd__nor4_4 cells:      275
ABC RESULTS:   sky130_fd_sc_hd__o21a_4 cells:     1192
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:    37138
ABC RESULTS:   sky130_fd_sc_hd__o22a_4 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__o32a_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32ai_4 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__o41a_4 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__o41ai_4 cells:       72
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:      241
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__xnor2_4 cells:      232
ABC RESULTS:   sky130_fd_sc_hd__xor2_4 cells:      216
ABC RESULTS:        internal signals:    65129
ABC RESULTS:           input signals:    40416
ABC RESULTS:          output signals:    40477
Removing temp directory.

67. Executing SETUNDEF pass (replace undef values with defined constants).

68. Executing HILOMAP pass (mapping to constant drivers).

69. Executing SPLITNETS pass (splitting up multi-bit signals).

70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 175 unused cells and 146745 unused wires.
<suppressed ~1426 debug messages>

71. Executing INSBUF pass (insert buffer cells for connected wires).
Added user_project_wrapper.$auto$insbuf.cc:79:execute$628253: \io_oeb [3] -> \io_oeb [0]
Added user_project_wrapper.$auto$insbuf.cc:79:execute$628254: \io_oeb [3] -> \io_oeb [2]

72. Executing CHECK pass (checking for obvious problems).
checking module user_project_wrapper..
Warning: Wire user_project_wrapper.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_ack_o is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [127] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [126] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [125] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [124] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [123] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [122] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [121] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [120] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [119] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [118] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [117] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [116] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [115] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [114] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [113] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [112] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [111] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [110] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [109] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [108] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [107] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [106] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [105] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [104] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [103] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [102] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [101] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [100] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [99] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [98] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [97] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [96] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [95] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [94] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [93] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [92] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [91] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [90] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [89] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [88] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [87] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [86] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [85] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [84] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [83] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [82] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [81] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [80] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [79] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [78] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [77] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [76] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [75] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [74] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [73] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [72] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [71] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [70] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [69] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [68] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [67] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [66] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [65] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [64] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [63] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [62] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [61] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [60] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [59] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [58] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [57] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [56] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [55] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [54] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [53] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [52] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [51] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [50] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [49] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [48] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [47] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [46] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [45] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [44] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [43] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [42] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [41] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [40] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [39] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [38] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [37] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [36] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [35] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [34] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [33] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [32] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [31] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [30] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [29] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [28] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [27] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [26] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [25] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [24] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [23] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [22] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [21] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [20] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [19] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [18] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [17] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [16] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [15] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [14] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [13] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [12] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [11] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [10] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [9] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [8] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [7] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [6] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [5] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [4] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [3] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [2] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [1] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [0] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [37] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [36] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [35] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [34] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [33] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [32] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [31] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [30] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [29] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [28] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [27] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [26] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [25] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [24] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [23] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [22] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [21] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [20] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [19] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [18] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [17] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [16] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [15] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [14] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [13] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [12] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [11] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [10] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [9] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [8] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [7] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [6] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [5] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [4] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [3] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [2] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [1] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [0] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [37] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [36] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [35] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [34] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [33] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [32] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [31] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [30] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [29] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [28] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [27] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [26] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [25] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [24] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [23] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [22] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [21] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [20] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [19] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [18] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [17] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [16] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [15] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [14] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [13] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [12] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [11] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [10] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [9] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [8] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [7] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [6] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [5] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [4] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [3] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [2] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [1] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [0] is used but has no driver.
found and reported 237 problems.

73. Printing statistics.

=== user_project_wrapper ===

   Number of wires:             318174
   Number of wire bits:         318792
   Number of public wires:       40450
   Number of public wire bits:   41068
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             318385
     sky130_fd_sc_hd__a2111o_4     423
     sky130_fd_sc_hd__a2111oi_4    302
     sky130_fd_sc_hd__a211o_4     1141
     sky130_fd_sc_hd__a21bo_4      219
     sky130_fd_sc_hd__a21boi_4     332
     sky130_fd_sc_hd__a21o_4     10607
     sky130_fd_sc_hd__a21oi_4     4246
     sky130_fd_sc_hd__a22oi_4     3279
     sky130_fd_sc_hd__a2bb2o_4     236
     sky130_fd_sc_hd__a2bb2oi_4     61
     sky130_fd_sc_hd__a32o_4       354
     sky130_fd_sc_hd__a32oi_4       80
     sky130_fd_sc_hd__a41o_4       126
     sky130_fd_sc_hd__a41oi_4      218
     sky130_fd_sc_hd__and2_4       552
     sky130_fd_sc_hd__and3_4       709
     sky130_fd_sc_hd__and4_4      5918
     sky130_fd_sc_hd__buf_2      75199
     sky130_fd_sc_hd__conb_1       185
     sky130_fd_sc_hd__dfrtp_4     2384
     sky130_fd_sc_hd__dfstp_4       51
     sky130_fd_sc_hd__dfxtp_4    37967
     sky130_fd_sc_hd__inv_2      36378
     sky130_fd_sc_hd__nand2_4    14362
     sky130_fd_sc_hd__nand3_4    44202
     sky130_fd_sc_hd__nand4_4    33300
     sky130_fd_sc_hd__nor2_4      3393
     sky130_fd_sc_hd__nor3_4      2553
     sky130_fd_sc_hd__nor4_4       275
     sky130_fd_sc_hd__o21a_4      1192
     sky130_fd_sc_hd__o21ai_4    37138
     sky130_fd_sc_hd__o22a_4        63
     sky130_fd_sc_hd__o32a_4         2
     sky130_fd_sc_hd__o32ai_4       47
     sky130_fd_sc_hd__o41a_4        47
     sky130_fd_sc_hd__o41ai_4       72
     sky130_fd_sc_hd__or2_4        241
     sky130_fd_sc_hd__or3_4         68
     sky130_fd_sc_hd__or4_4         15
     sky130_fd_sc_hd__xnor2_4      232
     sky130_fd_sc_hd__xor2_4       216

   Chip area for module '\user_project_wrapper': 4308338.287996

74. Executing Verilog backend.
Dumping module `\user_project_wrapper'.

Warnings: 251 unique messages, 425 total
End of script. Logfile hash: 7685815a14, CPU: user 184.01s system 0.46s, MEM: 913.82 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 66% 2x abc (353 sec), 13% 2x write_verilog (69 sec), ...
