clock_pll_et017qc4_clk_wiz.v,verilog,xil_defaultlib,../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll_et017qc4/clock_pll_et017qc4_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clock_pll_et017qc4.v,verilog,xil_defaultlib,../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll_et017qc4/clock_pll_et017qc4.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
