module top_module();
    
    reg clk;
    reg in;
    reg s;
    wire out;
    
    initial begin
       clk = 0;
        in = 0;
        s = 2;
      /*  #10 s = 6;
        #10 in = 1;
        #0 s = 2;
        #10 in = 0;
        #0 s = 7;
        #10 in = 1;
        #0 s = 0;
        #30 in = 0; */
    end
    
    always begin
       #5 clk = ~clk; 
    end

endmodule
