# TCL File Generated by Component Editor 12.0
# Thu Feb 14 13:06:06 EST 2013
# DO NOT MODIFY


# 
# compute_system "compute_system" v1.0
# null 2013.02.14.13:06:06
# 
# 

# 
# request TCL package from ACDS 12.0
# 
package require -exact qsys 12.0


# 
# module compute_system
# 
set_module_property NAME compute_system
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME compute_system
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL compute_system
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file compute_system.v SYSTEM_VERILOG PATH compute_system.sv


# 
# parameters
# 
add_parameter DATA_WIDTH INTEGER 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH TYPE INTEGER
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
add_parameter MAX_NUM_PROCS INTEGER 4
set_parameter_property MAX_NUM_PROCS DEFAULT_VALUE 4
set_parameter_property MAX_NUM_PROCS DISPLAY_NAME MAX_NUM_PROCS
set_parameter_property MAX_NUM_PROCS TYPE INTEGER
set_parameter_property MAX_NUM_PROCS UNITS None
set_parameter_property MAX_NUM_PROCS ALLOWED_RANGES 0:16
add_parameter WORKER_ADDR_WIDTH INTEGER 2
set_parameter_property WORKER_ADDR_WIDTH DEFAULT_VALUE 2
set_parameter_property WORKER_ADDR_WIDTH DISPLAY_NAME MAX_NUM_PROCS
set_parameter_property WORKER_ADDR_WIDTH TYPE INTEGER
set_parameter_property WORKER_ADDR_WIDTH UNITS None
set_parameter_property WORKER_ADDR_WIDTH ALLOWED_RANGES 0:4
add_parameter WORKER_FIFO_DEPTH INTEGER 256
set_parameter_property WORKER_FIFO_DEPTH DEFAULT_VALUE 256
set_parameter_property WORKER_FIFO_DEPTH DISPLAY_NAME WORKER_FIFO_DEPTH
set_parameter_property WORKER_FIFO_DEPTH TYPE INTEGER
set_parameter_property WORKER_FIFO_DEPTH UNITS None
set_parameter_property WORKER_FIFO_DEPTH ALLOWED_RANGES -2147483648:2147483647
add_parameter ADDRESS_WIDTH INTEGER 31
set_parameter_property ADDRESS_WIDTH DEFAULT_VALUE 31
set_parameter_property ADDRESS_WIDTH DISPLAY_NAME ADDRESS_WIDTH
set_parameter_property ADDRESS_WIDTH TYPE INTEGER
set_parameter_property ADDRESS_WIDTH UNITS None
set_parameter_property ADDRESS_WIDTH ALLOWED_RANGES 0:1073741824
add_parameter DDR_BASE STD_LOGIC_VECTOR 1073741824
set_parameter_property DDR_BASE DEFAULT_VALUE 1073741824
set_parameter_property DDR_BASE DISPLAY_NAME DDR_BASE
set_parameter_property DDR_BASE WIDTH 31
set_parameter_property DDR_BASE TYPE STD_LOGIC_VECTOR
set_parameter_property DDR_BASE UNITS None
set_parameter_property DDR_BASE ALLOWED_RANGES 0:1073741824
add_parameter DDR_SIZE INTEGER 1073741824
set_parameter_property DDR_SIZE DEFAULT_VALUE 1073741824
set_parameter_property DDR_SIZE DISPLAY_NAME DDR_SIZE
set_parameter_property DDR_SIZE TYPE INTEGER
set_parameter_property DDR_SIZE UNITS None
set_parameter_property DDR_SIZE ALLOWED_RANGES -2147483648:2147483647
add_parameter MAX_K_VALUES INTEGER 4 ""
set_parameter_property MAX_K_VALUES DEFAULT_VALUE 4
set_parameter_property MAX_K_VALUES DISPLAY_NAME MAX_K_VALUES
set_parameter_property MAX_K_VALUES TYPE INTEGER
set_parameter_property MAX_K_VALUES UNITS None
set_parameter_property MAX_K_VALUES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MAX_K_VALUES DESCRIPTION ""
add_parameter MAX_N_VALUES INTEGER 32
set_parameter_property MAX_N_VALUES DEFAULT_VALUE 32
set_parameter_property MAX_N_VALUES DISPLAY_NAME MAX_N_VALUES
set_parameter_property MAX_N_VALUES TYPE INTEGER
set_parameter_property MAX_N_VALUES UNITS None
set_parameter_property MAX_N_VALUES ALLOWED_RANGES -2147483648:2147483647
add_parameter TOTAL_KEYS INTEGER 8 ""
set_parameter_property TOTAL_KEYS DEFAULT_VALUE 8
set_parameter_property TOTAL_KEYS DISPLAY_NAME TOTAL_KEYS
set_parameter_property TOTAL_KEYS TYPE INTEGER
set_parameter_property TOTAL_KEYS UNITS None
set_parameter_property TOTAL_KEYS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TOTAL_KEYS DESCRIPTION ""


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true

add_interface_port reset reset reset Input 1


# 
# connection point start_update
# 
add_interface start_update conduit end
set_interface_property start_update associatedClock ""
set_interface_property start_update associatedReset ""
set_interface_property start_update ENABLED true

add_interface_port start_update start_update export Input 1


# 
# connection point compute_system_reset
# 
add_interface compute_system_reset conduit end
set_interface_property compute_system_reset associatedClock ""
set_interface_property compute_system_reset associatedReset ""
set_interface_property compute_system_reset ENABLED true

add_interface_port compute_system_reset compute_system_reset export Input 1

# 
# connection point iteration_accum_value
# 
add_interface iteration_accum_value conduit end
set_interface_property iteration_accum_value associatedClock ""
set_interface_property iteration_accum_value associatedReset ""
set_interface_property iteration_accum_value ENABLED true

add_interface_port iteration_accum_value iteration_accum_value export Output 32


# 
# connection point num_keys_out
# 
add_interface num_keys_out conduit end
set_interface_property num_keys_out associatedClock clock
set_interface_property num_keys_out associatedReset ""
set_interface_property num_keys_out ENABLED true

add_interface_port num_keys_out num_keys_out export Output 32


# 
# connection point num_keys_in
# 
add_interface num_keys_in conduit end
set_interface_property num_keys_in associatedClock clock
set_interface_property num_keys_in associatedReset ""
set_interface_property num_keys_in ENABLED true

add_interface_port num_keys_in num_keys_in export Input 32


# 
# connection point tx_ext_update_0
# 
add_interface tx_ext_update_0 conduit end
set_interface_property tx_ext_update_0 associatedClock clock
set_interface_property tx_ext_update_0 associatedReset ""
set_interface_property tx_ext_update_0 ENABLED true

add_interface_port tx_ext_update_0 tx_ext_update_0_q export Output 64
add_interface_port tx_ext_update_0 tx_ext_update_0_empty export Output 1
add_interface_port tx_ext_update_0 tx_ext_update_0_rdreq export Input 1
add_interface_port tx_ext_update_0 tx_ext_update_0_almost_full export Output 1

# 
# connection point tx_ext_update_1
# 
add_interface tx_ext_update_1 conduit end
set_interface_property tx_ext_update_1 associatedClock clock
set_interface_property tx_ext_update_1 associatedReset ""
set_interface_property tx_ext_update_1 ENABLED true

add_interface_port tx_ext_update_1 tx_ext_update_1_q export Output 64
add_interface_port tx_ext_update_1 tx_ext_update_1_empty export Output 1
add_interface_port tx_ext_update_1 tx_ext_update_1_rdreq export Input 1
add_interface_port tx_ext_update_1 tx_ext_update_1_almost_full export Output 1

# 
# connection point tx_ext_update_2
# 
add_interface tx_ext_update_2 conduit end
set_interface_property tx_ext_update_2 associatedClock clock
set_interface_property tx_ext_update_2 associatedReset ""
set_interface_property tx_ext_update_2 ENABLED true

add_interface_port tx_ext_update_2 tx_ext_update_2_q export Output 64
add_interface_port tx_ext_update_2 tx_ext_update_2_empty export Output 1
add_interface_port tx_ext_update_2 tx_ext_update_2_rdreq export Input 1
add_interface_port tx_ext_update_2 tx_ext_update_2_almost_full export Output 1

# 
# connection point tx_ext_update_3
# 
add_interface tx_ext_update_3 conduit end
set_interface_property tx_ext_update_3 associatedClock clock
set_interface_property tx_ext_update_3 associatedReset ""
set_interface_property tx_ext_update_3 ENABLED true

add_interface_port tx_ext_update_3 tx_ext_update_3_q export Output 64
add_interface_port tx_ext_update_3 tx_ext_update_3_empty export Output 1
add_interface_port tx_ext_update_3 tx_ext_update_3_rdreq export Input 1
add_interface_port tx_ext_update_3 tx_ext_update_3_almost_full export Output 1

# 
# connection point rx_ext_update
# 
add_interface rx_ext_update conduit end
set_interface_property rx_ext_update associatedClock clock
set_interface_property rx_ext_update associatedReset ""
set_interface_property rx_ext_update ENABLED true

add_interface_port rx_ext_update rx_ext_update_data export Input 64
add_interface_port rx_ext_update rx_ext_update_0_full export Output 1
add_interface_port rx_ext_update rx_ext_update_0_wrreq export Input 1
add_interface_port rx_ext_update rx_ext_update_1_full export Output 1
add_interface_port rx_ext_update rx_ext_update_1_wrreq export Input 1
add_interface_port rx_ext_update rx_ext_update_2_full export Output 1
add_interface_port rx_ext_update rx_ext_update_2_wrreq export Input 1
add_interface_port rx_ext_update rx_ext_update_3_full export Output 1
add_interface_port rx_ext_update rx_ext_update_3_wrreq export Input 1
add_interface_port rx_ext_update rx_ext_update_4_full export Output 1
add_interface_port rx_ext_update rx_ext_update_4_wrreq export Input 1
add_interface_port rx_ext_update rx_ext_update_5_full export Output 1
add_interface_port rx_ext_update rx_ext_update_5_wrreq export Input 1
add_interface_port rx_ext_update rx_ext_update_6_full export Output 1
add_interface_port rx_ext_update rx_ext_update_6_wrreq export Input 1
add_interface_port rx_ext_update rx_ext_update_7_full export Output 1
add_interface_port rx_ext_update rx_ext_update_7_wrreq export Input 1


# 
# connection point log_2_num_workers_in
# 
add_interface log_2_num_workers_in conduit end
set_interface_property log_2_num_workers_in associatedClock clock
set_interface_property log_2_num_workers_in associatedReset ""
set_interface_property log_2_num_workers_in ENABLED true

add_interface_port log_2_num_workers_in log_2_num_workers_in export Input 32


# 
# connection point log_2_num_workers_out
# 
add_interface log_2_num_workers_out conduit end
set_interface_property log_2_num_workers_out associatedClock clock
set_interface_property log_2_num_workers_out associatedReset ""
set_interface_property log_2_num_workers_out ENABLED true

add_interface_port log_2_num_workers_out log_2_num_workers_out export Output 32


# 
# connection point shard_id
# 
add_interface shard_id conduit end
set_interface_property shard_id associatedClock clock
set_interface_property shard_id associatedReset ""
set_interface_property shard_id ENABLED true

add_interface_port shard_id shard_id export Input 32


# 
# connection point max_n_values
# 
add_interface max_n_values conduit end
set_interface_property max_n_values associatedClock clock
set_interface_property max_n_values associatedReset ""
set_interface_property max_n_values ENABLED true

add_interface_port max_n_values max_n_values export Input 32

# 
# connection point filter_threshold
# 
add_interface filter_threshold conduit end
set_interface_property filter_threshold associatedClock clock
set_interface_property filter_threshold associatedReset ""
set_interface_property filter_threshold ENABLED true

add_interface_port filter_threshold filter_threshold export Input 32

# 
# connection point max_fpga_procs
# 
add_interface max_fpga_procs conduit end
set_interface_property max_fpga_procs associatedClock clock
set_interface_property max_fpga_procs associatedReset ""
set_interface_property max_fpga_procs ENABLED true

add_interface_port max_fpga_procs max_fpga_procs export Input 4

# 
# connection point proc_bit_mask
# 
add_interface proc_bit_mask conduit end
set_interface_property proc_bit_mask associatedClock clock
set_interface_property proc_bit_mask associatedReset ""
set_interface_property proc_bit_mask ENABLED true

add_interface_port proc_bit_mask proc_bit_mask export Input 8


# 
# connection point algo_selection
# 
add_interface algo_selection conduit end
set_interface_property algo_selection associatedClock clock
set_interface_property algo_selection associatedReset ""
set_interface_property algo_selection ENABLED true

add_interface_port algo_selection algo_selection export Input 1


# 
# connection point topk_user
# 
add_interface topk_user conduit end
set_interface_property topk_user associatedClock clock
set_interface_property topk_user associatedReset reset
set_interface_property topk_user ENABLED true

add_interface_port topk_user topk_user_read_buffer export Output 1
add_interface_port topk_user topk_user_buffer_output_data export Input 256
add_interface_port topk_user topk_user_data_available export Input 1


# 
# connection point topk_control
# 
add_interface topk_control conduit end
set_interface_property topk_control associatedClock clock
set_interface_property topk_control associatedReset reset
set_interface_property topk_control ENABLED true

add_interface_port topk_control topk_control_fixed_location export Output 1
add_interface_port topk_control topk_control_read_base export Output ADDRESS_WIDTH
add_interface_port topk_control topk_control_read_length export Output ADDRESS_WIDTH
add_interface_port topk_control topk_control_go export Output 1
add_interface_port topk_control topk_control_done export Input 1




# 
# connection point avalon_wr_master_0
# 
add_interface avalon_wr_master_0 avalon start
set_interface_property avalon_wr_master_0 addressUnits SYMBOLS
set_interface_property avalon_wr_master_0 associatedClock clock
set_interface_property avalon_wr_master_0 associatedReset reset
set_interface_property avalon_wr_master_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_wr_master_0 doStreamReads false
set_interface_property avalon_wr_master_0 doStreamWrites false
set_interface_property avalon_wr_master_0 linewrapBursts false
set_interface_property avalon_wr_master_0 readLatency 0
set_interface_property avalon_wr_master_0 ENABLED true

add_interface_port avalon_wr_master_0 accumulator_wr_0_avalon_master_address address Output 31
add_interface_port avalon_wr_master_0 accumulator_wr_0_avalon_master_waitrequest waitrequest Input 1
add_interface_port avalon_wr_master_0 accumulator_wr_0_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_wr_master_0 accumulator_wr_0_avalon_master_writedata writedata Output 256
add_interface_port avalon_wr_master_0 accumulator_wr_0_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_wr_master_0 accumulator_wr_0_avalon_master_write write Output 1


# 
# connection point avalon_rd_master_0
# 
add_interface avalon_rd_master_0 avalon start
set_interface_property avalon_rd_master_0 addressUnits SYMBOLS
set_interface_property avalon_rd_master_0 associatedClock clock
set_interface_property avalon_rd_master_0 associatedReset reset
set_interface_property avalon_rd_master_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_rd_master_0 doStreamReads false
set_interface_property avalon_rd_master_0 doStreamWrites false
set_interface_property avalon_rd_master_0 linewrapBursts false
set_interface_property avalon_rd_master_0 readLatency 0
set_interface_property avalon_rd_master_0 ENABLED true

add_interface_port avalon_rd_master_0 accumulator_rd_0_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_rd_master_0 accumulator_rd_0_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_rd_master_0 accumulator_rd_0_avalon_master_readdata readdata Input 256
add_interface_port avalon_rd_master_0 accumulator_rd_0_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_rd_master_0 accumulator_rd_0_avalon_master_read read Output 1
add_interface_port avalon_rd_master_0 accumulator_rd_0_avalon_master_address address Output 31
add_interface_port avalon_rd_master_0 accumulator_rd_0_avalon_master_waitrequest waitrequest Input 1


# 
# connection point avalon_link_rd_master_0
# 
add_interface avalon_link_rd_master_0 avalon start
set_interface_property avalon_link_rd_master_0 addressUnits SYMBOLS
set_interface_property avalon_link_rd_master_0 associatedClock clock
set_interface_property avalon_link_rd_master_0 associatedReset reset
set_interface_property avalon_link_rd_master_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_link_rd_master_0 doStreamReads false
set_interface_property avalon_link_rd_master_0 doStreamWrites false
set_interface_property avalon_link_rd_master_0 linewrapBursts false
set_interface_property avalon_link_rd_master_0 readLatency 0
set_interface_property avalon_link_rd_master_0 ENABLED true

add_interface_port avalon_link_rd_master_0 link_rd_0_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_link_rd_master_0 link_rd_0_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_link_rd_master_0 link_rd_0_avalon_master_readdata readdata Input 256
add_interface_port avalon_link_rd_master_0 link_rd_0_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_link_rd_master_0 link_rd_0_avalon_master_read read Output 1
add_interface_port avalon_link_rd_master_0 link_rd_0_avalon_master_address address Output 31
add_interface_port avalon_link_rd_master_0 link_rd_0_avalon_master_waitrequest waitrequest Input 1


# 
# connection point avalon_wr_master_1
# 
add_interface avalon_wr_master_1 avalon start
set_interface_property avalon_wr_master_1 addressUnits SYMBOLS
set_interface_property avalon_wr_master_1 associatedClock clock
set_interface_property avalon_wr_master_1 associatedReset reset
set_interface_property avalon_wr_master_1 burstOnBurstBoundariesOnly false
set_interface_property avalon_wr_master_1 doStreamReads false
set_interface_property avalon_wr_master_1 doStreamWrites false
set_interface_property avalon_wr_master_1 linewrapBursts false
set_interface_property avalon_wr_master_1 readLatency 0
set_interface_property avalon_wr_master_1 ENABLED true

add_interface_port avalon_wr_master_1 accumulator_wr_1_avalon_master_address address Output 31
add_interface_port avalon_wr_master_1 accumulator_wr_1_avalon_master_waitrequest waitrequest Input 1
add_interface_port avalon_wr_master_1 accumulator_wr_1_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_wr_master_1 accumulator_wr_1_avalon_master_writedata writedata Output 256
add_interface_port avalon_wr_master_1 accumulator_wr_1_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_wr_master_1 accumulator_wr_1_avalon_master_write write Output 1


# 
# connection point avalon_rd_master_1
# 
add_interface avalon_rd_master_1 avalon start
set_interface_property avalon_rd_master_1 addressUnits SYMBOLS
set_interface_property avalon_rd_master_1 associatedClock clock
set_interface_property avalon_rd_master_1 associatedReset reset
set_interface_property avalon_rd_master_1 burstOnBurstBoundariesOnly false
set_interface_property avalon_rd_master_1 doStreamReads false
set_interface_property avalon_rd_master_1 doStreamWrites false
set_interface_property avalon_rd_master_1 linewrapBursts false
set_interface_property avalon_rd_master_1 readLatency 0
set_interface_property avalon_rd_master_1 ENABLED true

add_interface_port avalon_rd_master_1 accumulator_rd_1_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_rd_master_1 accumulator_rd_1_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_rd_master_1 accumulator_rd_1_avalon_master_readdata readdata Input 256
add_interface_port avalon_rd_master_1 accumulator_rd_1_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_rd_master_1 accumulator_rd_1_avalon_master_read read Output 1
add_interface_port avalon_rd_master_1 accumulator_rd_1_avalon_master_address address Output 31
add_interface_port avalon_rd_master_1 accumulator_rd_1_avalon_master_waitrequest waitrequest Input 1

# 
# connection point avalon_link_rd_master_1
# 
add_interface avalon_link_rd_master_1 avalon start
set_interface_property avalon_link_rd_master_1 addressUnits SYMBOLS
set_interface_property avalon_link_rd_master_1 associatedClock clock
set_interface_property avalon_link_rd_master_1 associatedReset reset
set_interface_property avalon_link_rd_master_1 burstOnBurstBoundariesOnly false
set_interface_property avalon_link_rd_master_1 doStreamReads false
set_interface_property avalon_link_rd_master_1 doStreamWrites false
set_interface_property avalon_link_rd_master_1 linewrapBursts false
set_interface_property avalon_link_rd_master_1 readLatency 0
set_interface_property avalon_link_rd_master_1 ENABLED true

add_interface_port avalon_link_rd_master_1 link_rd_1_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_link_rd_master_1 link_rd_1_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_link_rd_master_1 link_rd_1_avalon_master_readdata readdata Input 256
add_interface_port avalon_link_rd_master_1 link_rd_1_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_link_rd_master_1 link_rd_1_avalon_master_read read Output 1
add_interface_port avalon_link_rd_master_1 link_rd_1_avalon_master_address address Output 31
add_interface_port avalon_link_rd_master_1 link_rd_1_avalon_master_waitrequest waitrequest Input 1


# 
# connection point avalon_wr_master_2
# 
add_interface avalon_wr_master_2 avalon start
set_interface_property avalon_wr_master_2 addressUnits SYMBOLS
set_interface_property avalon_wr_master_2 associatedClock clock
set_interface_property avalon_wr_master_2 associatedReset reset
set_interface_property avalon_wr_master_2 burstOnBurstBoundariesOnly false
set_interface_property avalon_wr_master_2 doStreamReads false
set_interface_property avalon_wr_master_2 doStreamWrites false
set_interface_property avalon_wr_master_2 linewrapBursts false
set_interface_property avalon_wr_master_2 readLatency 0
set_interface_property avalon_wr_master_2 ENABLED true

add_interface_port avalon_wr_master_2 accumulator_wr_2_avalon_master_address address Output 31
add_interface_port avalon_wr_master_2 accumulator_wr_2_avalon_master_waitrequest waitrequest Input 1
add_interface_port avalon_wr_master_2 accumulator_wr_2_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_wr_master_2 accumulator_wr_2_avalon_master_writedata writedata Output 256
add_interface_port avalon_wr_master_2 accumulator_wr_2_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_wr_master_2 accumulator_wr_2_avalon_master_write write Output 1


# 
# connection point avalon_rd_master_2
# 
add_interface avalon_rd_master_2 avalon start
set_interface_property avalon_rd_master_2 addressUnits SYMBOLS
set_interface_property avalon_rd_master_2 associatedClock clock
set_interface_property avalon_rd_master_2 associatedReset reset
set_interface_property avalon_rd_master_2 burstOnBurstBoundariesOnly false
set_interface_property avalon_rd_master_2 doStreamReads false
set_interface_property avalon_rd_master_2 doStreamWrites false
set_interface_property avalon_rd_master_2 linewrapBursts false
set_interface_property avalon_rd_master_2 readLatency 0
set_interface_property avalon_rd_master_2 ENABLED true

add_interface_port avalon_rd_master_2 accumulator_rd_2_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_rd_master_2 accumulator_rd_2_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_rd_master_2 accumulator_rd_2_avalon_master_readdata readdata Input 256
add_interface_port avalon_rd_master_2 accumulator_rd_2_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_rd_master_2 accumulator_rd_2_avalon_master_read read Output 1
add_interface_port avalon_rd_master_2 accumulator_rd_2_avalon_master_address address Output 31
add_interface_port avalon_rd_master_2 accumulator_rd_2_avalon_master_waitrequest waitrequest Input 1

# 
# connection point avalon_link_rd_master_2
# 
add_interface avalon_link_rd_master_2 avalon start
set_interface_property avalon_link_rd_master_2 addressUnits SYMBOLS
set_interface_property avalon_link_rd_master_2 associatedClock clock
set_interface_property avalon_link_rd_master_2 associatedReset reset
set_interface_property avalon_link_rd_master_2 burstOnBurstBoundariesOnly false
set_interface_property avalon_link_rd_master_2 doStreamReads false
set_interface_property avalon_link_rd_master_2 doStreamWrites false
set_interface_property avalon_link_rd_master_2 linewrapBursts false
set_interface_property avalon_link_rd_master_2 readLatency 0
set_interface_property avalon_link_rd_master_2 ENABLED true

add_interface_port avalon_link_rd_master_2 link_rd_2_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_link_rd_master_2 link_rd_2_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_link_rd_master_2 link_rd_2_avalon_master_readdata readdata Input 256
add_interface_port avalon_link_rd_master_2 link_rd_2_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_link_rd_master_2 link_rd_2_avalon_master_read read Output 1
add_interface_port avalon_link_rd_master_2 link_rd_2_avalon_master_address address Output 31
add_interface_port avalon_link_rd_master_2 link_rd_2_avalon_master_waitrequest waitrequest Input 1


# 
# connection point avalon_wr_master_3
# 
add_interface avalon_wr_master_3 avalon start
set_interface_property avalon_wr_master_3 addressUnits SYMBOLS
set_interface_property avalon_wr_master_3 associatedClock clock
set_interface_property avalon_wr_master_3 associatedReset reset
set_interface_property avalon_wr_master_3 burstOnBurstBoundariesOnly false
set_interface_property avalon_wr_master_3 doStreamReads false
set_interface_property avalon_wr_master_3 doStreamWrites false
set_interface_property avalon_wr_master_3 linewrapBursts false
set_interface_property avalon_wr_master_3 readLatency 0
set_interface_property avalon_wr_master_3 ENABLED true

add_interface_port avalon_wr_master_3 accumulator_wr_3_avalon_master_address address Output 31
add_interface_port avalon_wr_master_3 accumulator_wr_3_avalon_master_waitrequest waitrequest Input 1
add_interface_port avalon_wr_master_3 accumulator_wr_3_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_wr_master_3 accumulator_wr_3_avalon_master_writedata writedata Output 256
add_interface_port avalon_wr_master_3 accumulator_wr_3_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_wr_master_3 accumulator_wr_3_avalon_master_write write Output 1


# 
# connection point avalon_rd_master_3
# 
add_interface avalon_rd_master_3 avalon start
set_interface_property avalon_rd_master_3 addressUnits SYMBOLS
set_interface_property avalon_rd_master_3 associatedClock clock
set_interface_property avalon_rd_master_3 associatedReset reset
set_interface_property avalon_rd_master_3 burstOnBurstBoundariesOnly false
set_interface_property avalon_rd_master_3 doStreamReads false
set_interface_property avalon_rd_master_3 doStreamWrites false
set_interface_property avalon_rd_master_3 linewrapBursts false
set_interface_property avalon_rd_master_3 readLatency 0
set_interface_property avalon_rd_master_3 ENABLED true

add_interface_port avalon_rd_master_3 accumulator_rd_3_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_rd_master_3 accumulator_rd_3_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_rd_master_3 accumulator_rd_3_avalon_master_readdata readdata Input 256
add_interface_port avalon_rd_master_3 accumulator_rd_3_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_rd_master_3 accumulator_rd_3_avalon_master_read read Output 1
add_interface_port avalon_rd_master_3 accumulator_rd_3_avalon_master_address address Output 31
add_interface_port avalon_rd_master_3 accumulator_rd_3_avalon_master_waitrequest waitrequest Input 1

# 
# connection point avalon_link_rd_master_3
# 
add_interface avalon_link_rd_master_3 avalon start
set_interface_property avalon_link_rd_master_3 addressUnits SYMBOLS
set_interface_property avalon_link_rd_master_3 associatedClock clock
set_interface_property avalon_link_rd_master_3 associatedReset reset
set_interface_property avalon_link_rd_master_3 burstOnBurstBoundariesOnly false
set_interface_property avalon_link_rd_master_3 doStreamReads false
set_interface_property avalon_link_rd_master_3 doStreamWrites false
set_interface_property avalon_link_rd_master_3 linewrapBursts false
set_interface_property avalon_link_rd_master_3 readLatency 0
set_interface_property avalon_link_rd_master_3 ENABLED true

add_interface_port avalon_link_rd_master_3 link_rd_3_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_link_rd_master_3 link_rd_3_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_link_rd_master_3 link_rd_3_avalon_master_readdata readdata Input 256
add_interface_port avalon_link_rd_master_3 link_rd_3_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_link_rd_master_3 link_rd_3_avalon_master_read read Output 1
add_interface_port avalon_link_rd_master_3 link_rd_3_avalon_master_address address Output 31
add_interface_port avalon_link_rd_master_3 link_rd_3_avalon_master_waitrequest waitrequest Input 1


# 
# connection point avalon_wr_master_4
# 
add_interface avalon_wr_master_4 avalon start
set_interface_property avalon_wr_master_4 addressUnits SYMBOLS
set_interface_property avalon_wr_master_4 associatedClock clock
set_interface_property avalon_wr_master_4 associatedReset reset
set_interface_property avalon_wr_master_4 burstOnBurstBoundariesOnly false
set_interface_property avalon_wr_master_4 doStreamReads false
set_interface_property avalon_wr_master_4 doStreamWrites false
set_interface_property avalon_wr_master_4 linewrapBursts false
set_interface_property avalon_wr_master_4 readLatency 0
set_interface_property avalon_wr_master_4 ENABLED true

add_interface_port avalon_wr_master_4 accumulator_wr_4_avalon_master_address address Output 31
add_interface_port avalon_wr_master_4 accumulator_wr_4_avalon_master_waitrequest waitrequest Input 1
add_interface_port avalon_wr_master_4 accumulator_wr_4_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_wr_master_4 accumulator_wr_4_avalon_master_writedata writedata Output 256
add_interface_port avalon_wr_master_4 accumulator_wr_4_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_wr_master_4 accumulator_wr_4_avalon_master_write write Output 1


# 
# connection point avalon_rd_master_4
# 
add_interface avalon_rd_master_4 avalon start
set_interface_property avalon_rd_master_4 addressUnits SYMBOLS
set_interface_property avalon_rd_master_4 associatedClock clock
set_interface_property avalon_rd_master_4 associatedReset reset
set_interface_property avalon_rd_master_4 burstOnBurstBoundariesOnly false
set_interface_property avalon_rd_master_4 doStreamReads false
set_interface_property avalon_rd_master_4 doStreamWrites false
set_interface_property avalon_rd_master_4 linewrapBursts false
set_interface_property avalon_rd_master_4 readLatency 0
set_interface_property avalon_rd_master_4 ENABLED true

add_interface_port avalon_rd_master_4 accumulator_rd_4_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_rd_master_4 accumulator_rd_4_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_rd_master_4 accumulator_rd_4_avalon_master_readdata readdata Input 256
add_interface_port avalon_rd_master_4 accumulator_rd_4_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_rd_master_4 accumulator_rd_4_avalon_master_read read Output 1
add_interface_port avalon_rd_master_4 accumulator_rd_4_avalon_master_address address Output 31
add_interface_port avalon_rd_master_4 accumulator_rd_4_avalon_master_waitrequest waitrequest Input 1

# 
# connection point avalon_link_rd_master_4
# 
add_interface avalon_link_rd_master_4 avalon start
set_interface_property avalon_link_rd_master_4 addressUnits SYMBOLS
set_interface_property avalon_link_rd_master_4 associatedClock clock
set_interface_property avalon_link_rd_master_4 associatedReset reset
set_interface_property avalon_link_rd_master_4 burstOnBurstBoundariesOnly false
set_interface_property avalon_link_rd_master_4 doStreamReads false
set_interface_property avalon_link_rd_master_4 doStreamWrites false
set_interface_property avalon_link_rd_master_4 linewrapBursts false
set_interface_property avalon_link_rd_master_4 readLatency 0
set_interface_property avalon_link_rd_master_4 ENABLED true

add_interface_port avalon_link_rd_master_4 link_rd_4_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_link_rd_master_4 link_rd_4_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_link_rd_master_4 link_rd_4_avalon_master_readdata readdata Input 256
add_interface_port avalon_link_rd_master_4 link_rd_4_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_link_rd_master_4 link_rd_4_avalon_master_read read Output 1
add_interface_port avalon_link_rd_master_4 link_rd_4_avalon_master_address address Output 31
add_interface_port avalon_link_rd_master_4 link_rd_4_avalon_master_waitrequest waitrequest Input 1


# 
# connection point avalon_wr_master_5
# 
add_interface avalon_wr_master_5 avalon start
set_interface_property avalon_wr_master_5 addressUnits SYMBOLS
set_interface_property avalon_wr_master_5 associatedClock clock
set_interface_property avalon_wr_master_5 associatedReset reset
set_interface_property avalon_wr_master_5 burstOnBurstBoundariesOnly false
set_interface_property avalon_wr_master_5 doStreamReads false
set_interface_property avalon_wr_master_5 doStreamWrites false
set_interface_property avalon_wr_master_5 linewrapBursts false
set_interface_property avalon_wr_master_5 readLatency 0
set_interface_property avalon_wr_master_5 ENABLED true

add_interface_port avalon_wr_master_5 accumulator_wr_5_avalon_master_address address Output 31
add_interface_port avalon_wr_master_5 accumulator_wr_5_avalon_master_waitrequest waitrequest Input 1
add_interface_port avalon_wr_master_5 accumulator_wr_5_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_wr_master_5 accumulator_wr_5_avalon_master_writedata writedata Output 256
add_interface_port avalon_wr_master_5 accumulator_wr_5_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_wr_master_5 accumulator_wr_5_avalon_master_write write Output 1


# 
# connection point avalon_rd_master_5
# 
add_interface avalon_rd_master_5 avalon start
set_interface_property avalon_rd_master_5 addressUnits SYMBOLS
set_interface_property avalon_rd_master_5 associatedClock clock
set_interface_property avalon_rd_master_5 associatedReset reset
set_interface_property avalon_rd_master_5 burstOnBurstBoundariesOnly false
set_interface_property avalon_rd_master_5 doStreamReads false
set_interface_property avalon_rd_master_5 doStreamWrites false
set_interface_property avalon_rd_master_5 linewrapBursts false
set_interface_property avalon_rd_master_5 readLatency 0
set_interface_property avalon_rd_master_5 ENABLED true

add_interface_port avalon_rd_master_5 accumulator_rd_5_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_rd_master_5 accumulator_rd_5_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_rd_master_5 accumulator_rd_5_avalon_master_readdata readdata Input 256
add_interface_port avalon_rd_master_5 accumulator_rd_5_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_rd_master_5 accumulator_rd_5_avalon_master_read read Output 1
add_interface_port avalon_rd_master_5 accumulator_rd_5_avalon_master_address address Output 31
add_interface_port avalon_rd_master_5 accumulator_rd_5_avalon_master_waitrequest waitrequest Input 1

# 
# connection point avalon_link_rd_master_5
# 
add_interface avalon_link_rd_master_5 avalon start
set_interface_property avalon_link_rd_master_5 addressUnits SYMBOLS
set_interface_property avalon_link_rd_master_5 associatedClock clock
set_interface_property avalon_link_rd_master_5 associatedReset reset
set_interface_property avalon_link_rd_master_5 burstOnBurstBoundariesOnly false
set_interface_property avalon_link_rd_master_5 doStreamReads false
set_interface_property avalon_link_rd_master_5 doStreamWrites false
set_interface_property avalon_link_rd_master_5 linewrapBursts false
set_interface_property avalon_link_rd_master_5 readLatency 0
set_interface_property avalon_link_rd_master_5 ENABLED true

add_interface_port avalon_link_rd_master_5 link_rd_5_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_link_rd_master_5 link_rd_5_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_link_rd_master_5 link_rd_5_avalon_master_readdata readdata Input 256
add_interface_port avalon_link_rd_master_5 link_rd_5_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_link_rd_master_5 link_rd_5_avalon_master_read read Output 1
add_interface_port avalon_link_rd_master_5 link_rd_5_avalon_master_address address Output 31
add_interface_port avalon_link_rd_master_5 link_rd_5_avalon_master_waitrequest waitrequest Input 1


# 
# connection point avalon_wr_master_6
# 
add_interface avalon_wr_master_6 avalon start
set_interface_property avalon_wr_master_6 addressUnits SYMBOLS
set_interface_property avalon_wr_master_6 associatedClock clock
set_interface_property avalon_wr_master_6 associatedReset reset
set_interface_property avalon_wr_master_6 burstOnBurstBoundariesOnly false
set_interface_property avalon_wr_master_6 doStreamReads false
set_interface_property avalon_wr_master_6 doStreamWrites false
set_interface_property avalon_wr_master_6 linewrapBursts false
set_interface_property avalon_wr_master_6 readLatency 0
set_interface_property avalon_wr_master_6 ENABLED true

add_interface_port avalon_wr_master_6 accumulator_wr_6_avalon_master_address address Output 31
add_interface_port avalon_wr_master_6 accumulator_wr_6_avalon_master_waitrequest waitrequest Input 1
add_interface_port avalon_wr_master_6 accumulator_wr_6_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_wr_master_6 accumulator_wr_6_avalon_master_writedata writedata Output 256
add_interface_port avalon_wr_master_6 accumulator_wr_6_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_wr_master_6 accumulator_wr_6_avalon_master_write write Output 1


# 
# connection point avalon_rd_master_6
# 
add_interface avalon_rd_master_6 avalon start
set_interface_property avalon_rd_master_6 addressUnits SYMBOLS
set_interface_property avalon_rd_master_6 associatedClock clock
set_interface_property avalon_rd_master_6 associatedReset reset
set_interface_property avalon_rd_master_6 burstOnBurstBoundariesOnly false
set_interface_property avalon_rd_master_6 doStreamReads false
set_interface_property avalon_rd_master_6 doStreamWrites false
set_interface_property avalon_rd_master_6 linewrapBursts false
set_interface_property avalon_rd_master_6 readLatency 0
set_interface_property avalon_rd_master_6 ENABLED true

add_interface_port avalon_rd_master_6 accumulator_rd_6_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_rd_master_6 accumulator_rd_6_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_rd_master_6 accumulator_rd_6_avalon_master_readdata readdata Input 256
add_interface_port avalon_rd_master_6 accumulator_rd_6_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_rd_master_6 accumulator_rd_6_avalon_master_read read Output 1
add_interface_port avalon_rd_master_6 accumulator_rd_6_avalon_master_address address Output 31
add_interface_port avalon_rd_master_6 accumulator_rd_6_avalon_master_waitrequest waitrequest Input 1

# 
# connection point avalon_link_rd_master_6
# 
add_interface avalon_link_rd_master_6 avalon start
set_interface_property avalon_link_rd_master_6 addressUnits SYMBOLS
set_interface_property avalon_link_rd_master_6 associatedClock clock
set_interface_property avalon_link_rd_master_6 associatedReset reset
set_interface_property avalon_link_rd_master_6 burstOnBurstBoundariesOnly false
set_interface_property avalon_link_rd_master_6 doStreamReads false
set_interface_property avalon_link_rd_master_6 doStreamWrites false
set_interface_property avalon_link_rd_master_6 linewrapBursts false
set_interface_property avalon_link_rd_master_6 readLatency 0
set_interface_property avalon_link_rd_master_6 ENABLED true

add_interface_port avalon_link_rd_master_6 link_rd_6_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_link_rd_master_6 link_rd_6_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_link_rd_master_6 link_rd_6_avalon_master_readdata readdata Input 256
add_interface_port avalon_link_rd_master_6 link_rd_6_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_link_rd_master_6 link_rd_6_avalon_master_read read Output 1
add_interface_port avalon_link_rd_master_6 link_rd_6_avalon_master_address address Output 31
add_interface_port avalon_link_rd_master_6 link_rd_6_avalon_master_waitrequest waitrequest Input 1


# 
# connection point avalon_wr_master_7
# 
add_interface avalon_wr_master_7 avalon start
set_interface_property avalon_wr_master_7 addressUnits SYMBOLS
set_interface_property avalon_wr_master_7 associatedClock clock
set_interface_property avalon_wr_master_7 associatedReset reset
set_interface_property avalon_wr_master_7 burstOnBurstBoundariesOnly false
set_interface_property avalon_wr_master_7 doStreamReads false
set_interface_property avalon_wr_master_7 doStreamWrites false
set_interface_property avalon_wr_master_7 linewrapBursts false
set_interface_property avalon_wr_master_7 readLatency 0
set_interface_property avalon_wr_master_7 ENABLED true

add_interface_port avalon_wr_master_7 accumulator_wr_7_avalon_master_address address Output 31
add_interface_port avalon_wr_master_7 accumulator_wr_7_avalon_master_waitrequest waitrequest Input 1
add_interface_port avalon_wr_master_7 accumulator_wr_7_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_wr_master_7 accumulator_wr_7_avalon_master_writedata writedata Output 256
add_interface_port avalon_wr_master_7 accumulator_wr_7_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_wr_master_7 accumulator_wr_7_avalon_master_write write Output 1


# 
# connection point avalon_rd_master_7
# 
add_interface avalon_rd_master_7 avalon start
set_interface_property avalon_rd_master_7 addressUnits SYMBOLS
set_interface_property avalon_rd_master_7 associatedClock clock
set_interface_property avalon_rd_master_7 associatedReset reset
set_interface_property avalon_rd_master_7 burstOnBurstBoundariesOnly false
set_interface_property avalon_rd_master_7 doStreamReads false
set_interface_property avalon_rd_master_7 doStreamWrites false
set_interface_property avalon_rd_master_7 linewrapBursts false
set_interface_property avalon_rd_master_7 readLatency 0
set_interface_property avalon_rd_master_7 ENABLED true

add_interface_port avalon_rd_master_7 accumulator_rd_7_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_rd_master_7 accumulator_rd_7_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_rd_master_7 accumulator_rd_7_avalon_master_readdata readdata Input 256
add_interface_port avalon_rd_master_7 accumulator_rd_7_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_rd_master_7 accumulator_rd_7_avalon_master_read read Output 1
add_interface_port avalon_rd_master_7 accumulator_rd_7_avalon_master_address address Output 31
add_interface_port avalon_rd_master_7 accumulator_rd_7_avalon_master_waitrequest waitrequest Input 1

# 
# connection point avalon_link_rd_master_7
# 
add_interface avalon_link_rd_master_7 avalon start
set_interface_property avalon_link_rd_master_7 addressUnits SYMBOLS
set_interface_property avalon_link_rd_master_7 associatedClock clock
set_interface_property avalon_link_rd_master_7 associatedReset reset
set_interface_property avalon_link_rd_master_7 burstOnBurstBoundariesOnly false
set_interface_property avalon_link_rd_master_7 doStreamReads false
set_interface_property avalon_link_rd_master_7 doStreamWrites false
set_interface_property avalon_link_rd_master_7 linewrapBursts false
set_interface_property avalon_link_rd_master_7 readLatency 0
set_interface_property avalon_link_rd_master_7 ENABLED true

add_interface_port avalon_link_rd_master_7 link_rd_7_avalon_master_burstcount burstcount Output 3
add_interface_port avalon_link_rd_master_7 link_rd_7_avalon_master_readdatavalid readdatavalid Input 1
add_interface_port avalon_link_rd_master_7 link_rd_7_avalon_master_readdata readdata Input 256
add_interface_port avalon_link_rd_master_7 link_rd_7_avalon_master_byteenable byteenable Output 32
add_interface_port avalon_link_rd_master_7 link_rd_7_avalon_master_read read Output 1
add_interface_port avalon_link_rd_master_7 link_rd_7_avalon_master_address address Output 31
add_interface_port avalon_link_rd_master_7 link_rd_7_avalon_master_waitrequest waitrequest Input 1

