// Seed: 3460562271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    id_11,
    output tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input logic id_5,
    output logic id_6,
    input logic id_7,
    input logic id_8,
    output supply0 id_9
);
  assign id_6 = id_5;
  nor primCall (id_6, id_4, id_0, id_1, id_5, id_3, id_7);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  id_12(
      .id_0(id_0)
  );
  always id_6 <= id_7.id_8;
  id_13(
      id_0, 1
  );
  wire id_14 = -1;
endmodule
