// Copyright The Rusted Firmware-A Contributors.
//
// SPDX-License-Identifier: BSD-3-Clause

use super::{DummyService, Platform};
use crate::{
    aarch64::{dsb_sy, sev, wfi},
    context::{CoresImpl, EntryPointInfo},
    cpu::aem_generic::AemGeneric,
    debug::DEBUG,
    define_cpu_ops,
    gicv3::{self, GIC, GicConfig, InterruptConfig},
    logger::{self, HybridLogger, LockedWriter, inmemory::PerCoreMemoryLogger},
    pagetable::{IdMap, MT_DEVICE, disable_mmu_el3, map_region},
    semihosting::{AdpStopped, semihosting_exit},
    services::{
        arch::WorkaroundSupport,
        psci::{
            PlatformPowerStateInterface, PowerStateType, PsciCompositePowerState,
            PsciPlatformInterface, PsciPlatformOptionalFeatures, bl31_warm_entrypoint,
            try_get_cpu_index_by_mpidr,
        },
        trng::NotSupportedTrngPlatformImpl,
    },
    sysregs::{IccSre, MpidrEl1, Spsr},
};
use aarch64_paging::paging::MemoryRegion;
use arm_gic::{
    IntId, Trigger,
    gicv3::{
        GicV3, Group, SecureIntGroup,
        registers::{Gicd, GicrSgi},
    },
};
use arm_pl011_uart::{PL011Registers, Uart, UniqueMmioPointer};
use arm_psci::{ErrorCode, Mpidr, PowerState};
use core::{arch::global_asm, mem::offset_of, ptr::NonNull};
use percore::Cores;

#[cfg(feature = "rme")]
compile_error!("RME is not supported on QEMU");

const DEVICE0_BASE: usize = 0x0800_0000;
const DEVICE0_SIZE: usize = 0x0100_0000;
const DEVICE1_BASE: usize = 0x0900_0000;
const DEVICE1_SIZE: usize = 0x00c0_0000;
const SEC_SRAM_BASE: usize = 0x0e00_0000;
const SHARED_RAM_BASE: usize = SEC_SRAM_BASE;
const SHARED_RAM_SIZE: usize = 0x0000_1000;
const SHARED_RAM: MemoryRegion =
    MemoryRegion::new(SHARED_RAM_BASE, SHARED_RAM_BASE + SHARED_RAM_SIZE);
const DEVICE0: MemoryRegion = MemoryRegion::new(DEVICE0_BASE, DEVICE0_BASE + DEVICE0_SIZE);
const DEVICE1: MemoryRegion = MemoryRegion::new(DEVICE1_BASE, DEVICE1_BASE + DEVICE1_SIZE);

const GICD_BASE: usize = 0x0800_0000;
const GICR_BASE: usize = 0x080A_0000;

/// Base address of the trusted mailbox.
/// The mailbox has a storage buffer at its base, and a doorbell for each CPU.
/// The size of the mailbox (TRUSTED_MAILBOX_SIZE) is 8 for the buffer plus memory reserved for the
/// doorbells, or holding pens, (HOLD_SIZE) which is equal to Qemu::CORE_COUNT * 8.
const TRUSTED_MAILBOX_BASE: usize = SHARED_RAM_BASE;
/// Location to which to write the address that secondary cores should jump to after being released
/// from their holding pens.
const HOLD_ENTRYPOINT: *mut unsafe extern "C" fn() = TRUSTED_MAILBOX_BASE as _;
/// Base address of hold entries for secondary cores. Writing `HOLD_STATE_GO` to the entry for a
/// secondary core will cause it to be released from its holding pen and jump to `*HOLD_ENTRYPOINT`.
const HOLD_BASE: usize = TRUSTED_MAILBOX_BASE + 8;
const HOLD_ENTRY_SHIFT: u64 = 3;
const HOLD_STATE_WAIT: u64 = 0;
const HOLD_STATE_GO: u64 = 1;

/// Base address of the secure world PL011 UART, aka. UART1.
const UART1_BASE: usize = 0x0904_0000;
const PL011_BASE_ADDRESS: *mut PL011Registers = UART1_BASE as _;
/// Base address of GICv3 distributor.
const GICD_BASE_ADDRESS: *mut Gicd = GICD_BASE as _;
/// Base address of the first GICv3 redistributor frame.
const GICR_BASE_ADDRESS: *mut GicrSgi = GICR_BASE as _;

// TODO: Use the correct addresses here.
/// The physical address of the SPMC manifest blob.
const TOS_FW_CONFIG_ADDRESS: u64 = 0;
const HW_CONFIG_ADDRESS: u64 = 0;

/// The number of CPU clusters.
const CLUSTER_COUNT: usize = 1;
const PLATFORM_CPU_PER_CLUSTER_SHIFT: usize = 2;
/// The maximum number of CPUs in each cluster.
const MAX_CPUS_PER_CLUSTER: usize = 1 << PLATFORM_CPU_PER_CLUSTER_SHIFT;

/// The per-core log buffer size in bytes.
const LOG_BUFFER_SIZE: usize = 1024;

/// The per-core in-memory logger.
///
/// This is here in a static rather than on the stack because it will be quite large, and we may
/// want to move it to DRAM rather than SRAM.
static MEMORY_LOGGER: PerCoreMemoryLogger<LOG_BUFFER_SIZE> = PerCoreMemoryLogger::new();

/// Secure timers' interrupt IDs.
const SEL2_TIMER_ID: IntId = IntId::ppi(4);
const SEL1_TIMER_ID: IntId = IntId::ppi(13);

define_cpu_ops!(AemGeneric);

/// The aarch64 'virt' machine of the QEMU emulator.
pub struct Qemu;

impl Platform for Qemu {
    const CORE_COUNT: usize = CLUSTER_COUNT * MAX_CPUS_PER_CLUSTER;
    const CACHE_WRITEBACK_GRANULE: usize = 1 << 6;

    type LogSinkImpl =
        HybridLogger<&'static PerCoreMemoryLogger<LOG_BUFFER_SIZE>, LockedWriter<Uart<'static>>>;
    type PsciPlatformImpl = QemuPsciPlatformImpl;
    // QEMU does not have a TRNG.
    type TrngPlatformImpl = NotSupportedTrngPlatformImpl;

    type PlatformServiceImpl = DummyService;

    const GIC_CONFIG: GicConfig = GicConfig {
        interrupts_config: &[
            (
                SEL2_TIMER_ID,
                InterruptConfig {
                    priority: 0x80,
                    group: Group::Secure(SecureIntGroup::Group1S),
                    trigger: Trigger::Level,
                },
            ),
            (
                SEL1_TIMER_ID,
                InterruptConfig {
                    priority: 0x80,
                    group: Group::Secure(SecureIntGroup::Group1S),
                    trigger: Trigger::Level,
                },
            ),
        ],
    };

    fn init_before_mmu() {
        // SAFETY: `PL011_BASE_ADDRESS` is the base address of a PL011 device, and nothing else
        // accesses that address range. The address remains valid after turning on the MMU
        // because of the identity mapping of the `DEVICE1` region.
        let uart_pointer =
            unsafe { UniqueMmioPointer::new(NonNull::new(PL011_BASE_ADDRESS).unwrap()) };
        logger::init(HybridLogger::new(
            &MEMORY_LOGGER,
            LockedWriter::new(Uart::new(uart_pointer)),
        ))
        .expect("Failed to initialise logger");
    }

    fn map_extra_regions(idmap: &mut IdMap) {
        map_region(idmap, &SHARED_RAM, MT_DEVICE);
        map_region(idmap, &DEVICE0, MT_DEVICE);
        map_region(idmap, &DEVICE1, MT_DEVICE);
    }

    unsafe fn create_gic() -> GicV3<'static> {
        // SAFETY: `GICD_BASE_ADDRESS` and `GICR_BASE_ADDRESS` are base addresses of a GIC device,
        // and nothing else accesses that address range.
        // TODO: Powering on-off secondary cores will also access their GIC Redistributors.
        unsafe {
            GicV3::new(
                GICD_BASE_ADDRESS,
                GICR_BASE_ADDRESS,
                Qemu::CORE_COUNT,
                false,
            )
        }
    }

    fn create_service() -> Self::PlatformServiceImpl {
        DummyService
    }

    fn handle_group0_interrupt(int_id: IntId) {
        todo!("Handle group0 interrupt {:?}", int_id)
    }

    fn secure_entry_point() -> EntryPointInfo {
        let core_linear_id = CoresImpl::core_index() as u64;
        EntryPointInfo {
            pc: 0x0e10_0000,
            #[cfg(feature = "sel2")]
            spsr: Spsr::D | Spsr::A | Spsr::I | Spsr::F | Spsr::M_AARCH64_EL2H,
            #[cfg(not(feature = "sel2"))]
            spsr: Spsr::D | Spsr::A | Spsr::I | Spsr::F | Spsr::M_AARCH64_EL1H,
            args: [
                TOS_FW_CONFIG_ADDRESS,
                HW_CONFIG_ADDRESS,
                0,
                0,
                core_linear_id,
                0,
                0,
                0,
            ],
        }
    }

    fn non_secure_entry_point() -> EntryPointInfo {
        EntryPointInfo {
            pc: 0x6000_0000,
            spsr: Spsr::D | Spsr::A | Spsr::I | Spsr::F | Spsr::M_AARCH64_EL2H,
            args: Default::default(),
        }
    }

    fn mpidr_is_valid(mpidr: MpidrEl1) -> bool {
        mpidr.aff3() == 0
            && mpidr.aff2() == 0
            && usize::from(mpidr.aff1()) < CLUSTER_COUNT
            && usize::from(mpidr.aff0()) < MAX_CPUS_PER_CLUSTER
    }

    fn psci_platform() -> Option<Self::PsciPlatformImpl> {
        Some(QemuPsciPlatformImpl)
    }

    fn arch_workaround_1_supported() -> WorkaroundSupport {
        WorkaroundSupport::SafeButNotRequired
    }

    fn arch_workaround_1() {}

    fn arch_workaround_2_supported() -> WorkaroundSupport {
        WorkaroundSupport::SafeButNotRequired
    }

    fn arch_workaround_2() {}

    fn arch_workaround_3_supported() -> WorkaroundSupport {
        WorkaroundSupport::SafeButNotRequired
    }

    fn arch_workaround_3() {}

    fn arch_workaround_4_supported() -> WorkaroundSupport {
        WorkaroundSupport::SafeButNotRequired
    }
}

#[derive(PartialEq, PartialOrd, Debug, Eq, Ord, Clone, Copy)]
pub enum QemuPowerState {
    PowerDown,
    Standby,
    On,
}

impl PlatformPowerStateInterface for QemuPowerState {
    const OFF: Self = Self::PowerDown;
    const RUN: Self = Self::On;

    fn power_state_type(&self) -> PowerStateType {
        match self {
            Self::PowerDown => PowerStateType::PowerDown,
            Self::Standby => PowerStateType::StandbyOrRetention,
            Self::On => PowerStateType::Run,
        }
    }
}

impl From<QemuPowerState> for usize {
    fn from(_value: QemuPowerState) -> Self {
        todo!()
    }
}

pub struct QemuPsciPlatformImpl;

impl PsciPlatformInterface for QemuPsciPlatformImpl {
    const POWER_DOMAIN_COUNT: usize = 1 + CLUSTER_COUNT + Qemu::CORE_COUNT;
    const MAX_POWER_LEVEL: usize = 2;

    const FEATURES: PsciPlatformOptionalFeatures = PsciPlatformOptionalFeatures::empty();

    type PlatformPowerState = QemuPowerState;

    fn topology() -> &'static [usize] {
        &[1, CLUSTER_COUNT, MAX_CPUS_PER_CLUSTER]
    }

    fn try_parse_power_state(_power_state: PowerState) -> Option<PsciCompositePowerState> {
        todo!()
    }

    fn cpu_standby(&self, cpu_state: QemuPowerState) {
        assert_eq!(cpu_state, QemuPowerState::Standby);

        dsb_sy();
        wfi();
    }

    fn power_domain_suspend(&self, _target_state: &PsciCompositePowerState) {
        todo!()
    }

    fn power_domain_suspend_finish(&self, _target_state: &PsciCompositePowerState) {
        todo!()
    }

    fn power_domain_off(&self, target_state: &PsciCompositePowerState) {
        assert_eq!(target_state.cpu_level_state(), QemuPowerState::PowerDown);

        let mut gic = GIC
            .get()
            .expect("GIC must be initialized before CPU interface is disabled.")
            .gic
            .lock();
        gicv3::disable_cpu_interface(&mut gic).expect("CPU interface already disabled.");
    }

    fn power_domain_power_down_wfi(&self, _target_state: &PsciCompositePowerState) -> ! {
        // SAFETY: `disable_mmu_el3` is safe to call here as the CPU is about to be switched off.
        // `plat_secondary_cold_boot_setup` is trusted assembly.
        unsafe {
            disable_mmu_el3();
            plat_secondary_cold_boot_setup();
        }
    }

    fn power_domain_on(&self, mpidr: Mpidr) -> Result<(), ErrorCode> {
        let cpu_index = try_get_cpu_index_by_mpidr(mpidr).ok_or(ErrorCode::InvalidParameters)?;
        debug_assert!(cpu_index < Qemu::CORE_COUNT);
        // SAFETY: HOLD_BASE is a valid address and adding cpu_index does not make it go out of
        // bounds of HOLD_BASE + HOLD_SIZE, since cpu_index is guaranteed to be smaller than
        // CORE_COUNT. Additionally, writing the warm boot entry point to the mailbox base address
        // and writing HOLD_STATE_GO to the hold address of the appropriate CPU doesn't violate
        // Rust's safety guarantees, as this memory region is only used for the trusted mailbox.
        unsafe {
            *HOLD_ENTRYPOINT = bl31_warm_entrypoint;
            let cpu_hold_addr = (HOLD_BASE as *mut u64).add(cpu_index);
            *cpu_hold_addr = HOLD_STATE_GO;
        }
        sev();
        Ok(())
    }

    fn power_domain_on_finish(&self, _target_state: &PsciCompositePowerState) {
        todo!()
    }

    fn system_off(&self) -> ! {
        semihosting_exit(AdpStopped::ApplicationExit, 0);
        panic!("Semihosting system off call unexpectedly returned.");
    }

    fn system_reset(&self) -> ! {
        todo!()
    }
}

global_asm!(
    include_str!("../asm_macros_common.S"),
    include_str!("../arm_macros.S"),
    // With this function: CorePos = (ClusterId * 4) + CoreId
    ".globl plat_calc_core_pos",
    "func plat_calc_core_pos",
        "and	x1, x0, #{MPIDR_CPU_MASK}",
        "and	x0, x0, #{MPIDR_CLUSTER_MASK}",
        "add	x0, x1, x0, LSR #({MPIDR_AFFINITY_BITS} - {PLATFORM_CPU_PER_CLUSTER_SHIFT})",
        "ret",
    "endfunc plat_calc_core_pos",

    /* -----------------------------------------------------
     * void plat_secondary_cold_boot_setup (void);
     *
     * This function sets up the holding pen mechanism on
     * this core. It waits for an event and then checks the
     * value in the core's holding pen. If the core receives
     * a HOLD_STATE_GO signal, it jumps to the location
     * provided in the mailbox (TRUSTED_MAILBOX_BASE).
     * -----------------------------------------------------
     */

    ".globl plat_secondary_cold_boot_setup",
    "func plat_secondary_cold_boot_setup",
        "bl  plat_my_core_pos",
        "lsl x0, x0, #{HOLD_ENTRY_SHIFT}",
        "ldr x2, ={HOLD_BASE}",
    "poll_mailbox:",
        "ldr x1, [x2, x0]",
        "cbz x1, 1f",
        "ldr x1, ={HOLD_STATE_WAIT}",
        "str x1, [x2, x0]",
        "ldr x0, ={TRUSTED_MAILBOX_BASE}",
        "ldr x1, [x0]",
        "br  x1",
    "1:",
        "wfe",
        "b   poll_mailbox",
    "endfunc plat_secondary_cold_boot_setup",

    include_str!("qemu/crash_print_regs.S"),
    include_str!("qemu/plat_helpers.S"),
    include_str!("../arm_macros_purge.S"),
    include_str!("../asm_macros_common_purge.S"),
    DEBUG = const DEBUG as i32,
    MPIDR_CPU_MASK = const MpidrEl1::AFF0_MASK,
    MPIDR_CLUSTER_MASK = const MpidrEl1::AFF1_MASK,
    MPIDR_AFFINITY_BITS = const MpidrEl1::AFFINITY_BITS,
    PLATFORM_CPU_PER_CLUSTER_SHIFT = const PLATFORM_CPU_PER_CLUSTER_SHIFT,
    ICC_SRE_SRE_BIT = const IccSre::SRE.bits(),
    GICD_BASE = const GICD_BASE,
    GICD_ISPENDR = const offset_of!(Gicd, ispendr),
    TRUSTED_MAILBOX_BASE = const SHARED_RAM_BASE,
    HOLD_BASE = const HOLD_BASE,
    HOLD_ENTRY_SHIFT = const HOLD_ENTRY_SHIFT,
    HOLD_STATE_WAIT = const HOLD_STATE_WAIT,
    PLAT_QEMU_CRASH_UART_BASE = const UART1_BASE,
    PLAT_QEMU_CRASH_UART_CLK_IN_HZ = const 1,
    PLAT_QEMU_CONSOLE_BAUDRATE = const 115_200,
);

unsafe extern "C" {
    pub unsafe fn plat_secondary_cold_boot_setup() -> !;
}
