

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_265_2'
================================================================
* Date:           Wed Dec 20 21:42:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.130 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_265_2  |       64|       64|         1|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     439|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     202|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     202|     493|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln265_fu_166_p2       |         +|   0|  0|  14|           7|           1|
    |icmp_ln265_fu_160_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln268_fu_187_p2      |      icmp|   0|  0|  10|           7|           2|
    |icmp_ln269_1_fu_203_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln269_fu_197_p2      |      icmp|   0|  0|   8|           2|           1|
    |or_ln269_fu_209_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln268_1_fu_247_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln268_2_fu_255_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln268_fu_239_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln269_1_fu_223_p3  |    select|   0|  0|  64|           1|           1|
    |select_ln269_2_fu_231_p3  |    select|   0|  0|  64|           1|           1|
    |select_ln269_fu_215_p3    |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 439|          33|         274|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |activations3_0_1_fu_58   |   9|          2|   64|        128|
    |activations3_1_1_fu_62   |   9|          2|   64|        128|
    |activations3_2_1_fu_66   |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_54                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  201|        402|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |activations3_0_1_fu_58   |  64|   0|   64|          0|
    |activations3_1_1_fu_62   |  64|   0|   64|          0|
    |activations3_2_1_fu_66   |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_54                  |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 202|   0|  202|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_265_2|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_265_2|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_265_2|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_265_2|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_265_2|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_265_2|  return value|
|activations3_2_0             |   in|   64|     ap_none|                    activations3_2_0|        scalar|
|activations3_1_0             |   in|   64|     ap_none|                    activations3_1_0|        scalar|
|activations3_0_0             |   in|   64|     ap_none|                    activations3_0_0|        scalar|
|activations1_address0        |  out|    6|   ap_memory|                        activations1|         array|
|activations1_ce0             |  out|    1|   ap_memory|                        activations1|         array|
|activations1_we0             |  out|    1|   ap_memory|                        activations1|         array|
|activations1_d0              |  out|   64|   ap_memory|                        activations1|         array|
|activations2_address0        |  out|    6|   ap_memory|                        activations2|         array|
|activations2_ce0             |  out|    1|   ap_memory|                        activations2|         array|
|activations2_we0             |  out|    1|   ap_memory|                        activations2|         array|
|activations2_d0              |  out|   64|   ap_memory|                        activations2|         array|
|activations3_2_1_out         |  out|   64|      ap_vld|                activations3_2_1_out|       pointer|
|activations3_2_1_out_ap_vld  |  out|    1|      ap_vld|                activations3_2_1_out|       pointer|
|activations3_1_1_out         |  out|   64|      ap_vld|                activations3_1_1_out|       pointer|
|activations3_1_1_out_ap_vld  |  out|    1|      ap_vld|                activations3_1_1_out|       pointer|
|activations3_0_1_out         |  out|   64|      ap_vld|                activations3_0_1_out|       pointer|
|activations3_0_1_out_ap_vld  |  out|    1|      ap_vld|                activations3_0_1_out|       pointer|
+-----------------------------+-----+-----+------------+------------------------------------+--------------+

