Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Sep  1 17:55:22 2020
Info: Command: quartus_sh --flow compile jtbubl
Info: Quartus(args): compile jtbubl
Info: Project Name = /home/vtrucco/FPGA/jtbubl/mist/jtbubl
Info: Revision Name = jtbubl
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Sep  1 17:55:37 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jtbubl -c jtbubl
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/mist/pll48/jtframe_pll0.v
    Info (12023): Found entity 1: jtframe_pll0
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/mist/pll48/jtframe_pll1.v
    Info (12023): Found entity 1: jtframe_pll1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/mist/pll48/jtframe_pll96.v
    Info (12023): Found entity 1: jtframe_pll96
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/mist/jtframe_mist_top.sv
    Info (12023): Found entity 1: mist_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/mist/jtframe_mist.sv
    Info (12023): Found entity 1: jtframe_mist
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/mist/jtframe_mist_base.v
    Info (12023): Found entity 1: jtframe_mist_base
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/mist/osd.sv
    Info (12023): Found entity 1: osd
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/mist/user_io.v
    Info (12023): Found entity 1: user_io
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/mist/data_io.v
    Info (12023): Found entity 1: data_io
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/mist/rgb2ypbpr.sv
    Info (12023): Found entity 1: rgb2ypbpr
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/sound/hybrid_pwm_sd.v
    Info (12023): Found entity 1: hybrid_pwm_sd
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/sound/hifi_1bit_dac.v
    Info (12023): Found entity 1: hifi_1bit_dac
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/sdram/jtframe_sdram.v
    Info (12023): Found entity 1: jtframe_sdram
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/ram/jtframe_dual_clk_ram.v
    Info (12023): Found entity 1: jtframe_dual_clk_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/keyboard/jtframe_keyboard.v
    Info (12023): Found entity 1: jtframe_keyboard
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/keyboard/jtframe_4wayjoy.v
    Info (12023): Found entity 1: jtframe_4wayjoy
Info (12021): Found 2 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/keyboard/ps2_intf.vhd
    Info (12022): Found design unit 1: ps2_intf-ps2_intf_arch
    Info (12023): Found entity 1: ps2_intf
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/jtframe_board.v
    Info (12023): Found entity 1: jtframe_board
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/jtframe_dip.v
    Info (12023): Found entity 1: jtframe_dip
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/video/jtframe_credits.v
    Info (12023): Found entity 1: jtframe_credits
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/video/jtframe_scan2x.v
    Info (12023): Found entity 1: jtframe_scan2x
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/ram/jtframe_dual_ram.v
    Info (12023): Found entity 1: jtframe_dual_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/hdl/jtbubl_game.v
    Info (12023): Found entity 1: jtbubl_game
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/hdl/jtbubl_main.v
    Info (12023): Found entity 1: jtbubl_main
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/hdl/jtbubl_colmix.v
    Info (12023): Found entity 1: jtbubl_colmix
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/hdl/jtbubl_video.v
    Info (12023): Found entity 1: jtbubl_video
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/hdl/jtbubl_gfx.v
    Info (12023): Found entity 1: jtbubl_gfx
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/hdl/jtbubl_sound.v
    Info (12023): Found entity 1: jtbubl_sound
Info (12021): Found 4 design units, including 4 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/clocking/jtframe_cen48.v
    Info (12023): Found entity 1: jtframe_cen48
    Info (12023): Found entity 2: jtframe_cen3p57
    Info (12023): Found entity 3: jtframe_cenp384
    Info (12023): Found entity 4: jtframe_cen10
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/clocking/jtframe_cen24.v
    Info (12023): Found entity 1: jtframe_cen24
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/clocking/jtframe_frac_cen.v
    Info (12023): Found entity 1: jtframe_frac_cen
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/jtframe_sh.v
    Info (12023): Found entity 1: jtframe_sh
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/jtframe_ff.v
    Info (12023): Found entity 1: jtframe_ff
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/ram/jtframe_ram.v
    Info (12023): Found entity 1: jtframe_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/ram/jtframe_obj_buffer.v
    Info (12023): Found entity 1: jtframe_obj_buffer
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/ram/jtframe_prom.v
    Info (12023): Found entity 1: jtframe_prom
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/video/jtframe_vtimer.v
    Info (12023): Found entity 1: jtframe_vtimer
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/video/jtframe_blank.v
    Info (12023): Found entity 1: jtframe_blank
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/sdram/jtframe_rom.v
    Info (12023): Found entity 1: jtframe_rom
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/sdram/jtframe_romrq.v
    Info (12023): Found entity 1: jtframe_romrq
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/sdram/jtframe_dwnld.v
    Info (12023): Found entity 1: jtframe_dwnld
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/sdram/jtframe_gatecen.v
    Info (12023): Found entity 1: jtframe_gatecen
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/cpu/tv80/tv80n.v
    Info (12023): Found entity 1: tv80n
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/cpu/tv80/tv80_reg.v
    Info (12023): Found entity 1: tv80_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/cpu/tv80/tv80_mcode.v
    Info (12023): Found entity 1: tv80_mcode
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/cpu/tv80/tv80_core.v
    Info (12023): Found entity 1: tv80_core
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/cpu/tv80/tv80_alu.v
    Info (12023): Found entity 1: tv80_alu
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/cpu/tv80/tv80s.v
    Info (12023): Found entity 1: tv80s
Info (12021): Found 3 design units, including 3 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/jtframe_z80wait.v
    Info (12023): Found entity 1: jtframe_rom_wait
    Info (12023): Found entity 2: jtframe_dual_wait
    Info (12023): Found entity 3: jtframe_z80wait
Info (12021): Found 3 design units, including 3 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/cpu/jtframe_z80.v
    Info (12023): Found entity 1: jtframe_sysz80
    Info (12023): Found entity 2: jtframe_z80_romwait
    Info (12023): Found entity 3: jtframe_z80
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/mixer/jt12_mixer.v
    Info (12023): Found entity 1: jt12_mixer
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/jt49/hdl/filter/jt49_dcrm2.v
    Info (12023): Found entity 1: jt49_dcrm2
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt03.v
    Info (12023): Found entity 1: jt03
Info (12021): Found 1 design units, including 0 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12.vhd
    Info (12022): Found design unit 1: jt12
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_top.v
    Info (12023): Found entity 1: jt12_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt03_acc.v
    Info (12023): Found entity 1: jt03_acc
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_single_acc.v
    Info (12023): Found entity 1: jt12_single_acc
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_eg.v
    Info (12023): Found entity 1: jt12_eg
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_eg_cnt.v
    Info (12023): Found entity 1: jt12_eg_cnt
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_eg_comb.v
    Info (12023): Found entity 1: jt12_eg_comb
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_eg_step.v
    Info (12023): Found entity 1: jt12_eg_step
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_eg_pure.v
    Info (12023): Found entity 1: jt12_eg_pure
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_eg_final.v
    Info (12023): Found entity 1: jt12_eg_final
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_eg_ctrl.v
    Info (12023): Found entity 1: jt12_eg_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_exprom.v
    Info (12023): Found entity 1: jt12_exprom
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_kon.v
    Info (12023): Found entity 1: jt12_kon
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_lfo.v
    Info (12023): Found entity 1: jt12_lfo
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_mmr.v
    Info (12023): Found entity 1: jt12_mmr
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_div.v
    Info (12023): Found entity 1: jt12_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_mod.v
    Info (12023): Found entity 1: jt12_mod
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_op.v
    Info (12023): Found entity 1: jt12_op
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_csr.v
    Info (12023): Found entity 1: jt12_csr
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_pg.v
    Info (12023): Found entity 1: jt12_pg
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_pg_inc.v
    Info (12023): Found entity 1: jt12_pg_inc
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_pg_dt.v
    Info (12023): Found entity 1: jt12_pg_dt
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_pg_sum.v
    Info (12023): Found entity 1: jt12_pg_sum
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_pg_comb.v
    Info (12023): Found entity 1: jt12_pg_comb
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_pm.v
    Info (12023): Found entity 1: jt12_pm
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_logsin.v
    Info (12023): Found entity 1: jt12_logsin
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_reg.v
    Info (12023): Found entity 1: jt12_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_sh.v
    Info (12023): Found entity 1: jt12_sh
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_sh_rst.v
    Info (12023): Found entity 1: jt12_sh_rst
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_sh24.v
    Info (12023): Found entity 1: jt12_sh24
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_sumch.v
    Info (12023): Found entity 1: jt12_sumch
Info (12021): Found 2 design units, including 2 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_timers.v
    Info (12023): Found entity 1: jt12_timers
    Info (12023): Found entity 2: jt12_timer
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/hdl/jt12_dout.v
    Info (12023): Found entity 1: jt12_dout
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/jt49/hdl/jt49.v
    Info (12023): Found entity 1: jt49
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/jt49/hdl/jt49_bus.v
    Info (12023): Found entity 1: jt49_bus
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/jt49/hdl/jt49_div.v
    Info (12023): Found entity 1: jt49_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/jt49/hdl/jt49_cen.v
    Info (12023): Found entity 1: jt49_cen
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/jt49/hdl/jt49_eg.v
    Info (12023): Found entity 1: jt49_eg
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/jt49/hdl/jt49_exp.v
    Info (12023): Found entity 1: jt49_exp
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jt12/jt49/hdl/jt49_noise.v
    Info (12023): Found entity 1: jt49_noise
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_acc.v
    Info (12023): Found entity 1: jtopl_acc
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_csr.v
    Info (12023): Found entity 1: jtopl_csr
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_div.v
    Info (12023): Found entity 1: jtopl_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_lfo.v
    Info (12023): Found entity 1: jtopl_lfo
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_pm.v
    Info (12023): Found entity 1: jtopl_pm
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_eg_cnt.v
    Info (12023): Found entity 1: jtopl_eg_cnt
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_eg_comb.v
    Info (12023): Found entity 1: jtopl_eg_comb
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_eg_ctrl.v
    Info (12023): Found entity 1: jtopl_eg_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_eg_final.v
    Info (12023): Found entity 1: jtopl_eg_final
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_eg_pure.v
    Info (12023): Found entity 1: jtopl_eg_pure
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_eg_step.v
    Info (12023): Found entity 1: jtopl_eg_step
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_eg.v
    Info (12023): Found entity 1: jtopl_eg
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_exprom.v
    Info (12023): Found entity 1: jtopl_exprom
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_logsin.v
    Info (12023): Found entity 1: jtopl_logsin
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_mmr.v
    Info (12023): Found entity 1: jtopl_mmr
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_op.v
    Info (12023): Found entity 1: jtopl_op
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_pg_comb.v
    Info (12023): Found entity 1: jtopl_pg_comb
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_pg_inc.v
    Info (12023): Found entity 1: jtopl_pg_inc
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_pg_sum.v
    Info (12023): Found entity 1: jtopl_pg_sum
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_pg_rhy.v
    Info (12023): Found entity 1: jtopl_pg_rhy
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_pg.v
    Info (12023): Found entity 1: jtopl_pg
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_reg.v
    Info (12023): Found entity 1: jtopl_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_sh_rst.v
    Info (12023): Found entity 1: jtopl_sh_rst
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_sh.v
    Info (12023): Found entity 1: jtopl_sh
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_single_acc.v
    Info (12023): Found entity 1: jtopl_single_acc
Info (12021): Found 2 design units, including 2 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_timers.v
    Info (12023): Found entity 1: jtopl_timers
    Info (12023): Found entity 2: jtopl_timer
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl_noise.v
    Info (12023): Found entity 1: jtopl_noise
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtopl/hdl/jtopl.v
    Info (12023): Found entity 1: jtopl
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/cpu/6801_core.sv
    Info (12023): Found entity 1: m6801
Info (12021): Found 1 design units, including 1 entities, in source file /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/cpu/jtframe_6801mcu.v
    Info (12023): Found entity 1: jtframe_6801mcu
Warning (10236): Verilog HDL Implicit Net warning at jtbubl_game.v(181): created implicit net for "snd_flag"
Info (12127): Elaborating entity "mist_top" for the top level hierarchy
Info (12128): Elaborating entity "jtframe_pll0" for hierarchy "jtframe_pll0:u_pll_game"
Info (12128): Elaborating entity "altpll" for hierarchy "jtframe_pll0:u_pll_game|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "jtframe_pll0:u_pll_game|altpll:altpll_component"
Info (12133): Instantiated megafunction "jtframe_pll0:u_pll_game|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk1_divide_by" = "9"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "16"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "9"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "16"
    Info (12134): Parameter "clk2_phase_shift" = "10417"
    Info (12134): Parameter "clk3_divide_by" = "9"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "8"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "9"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "2"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=jtframe_pll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/jtframe_pll0_altpll.v
    Info (12023): Found entity 1: jtframe_pll0_altpll
Info (12128): Elaborating entity "jtframe_pll0_altpll" for hierarchy "jtframe_pll0:u_pll_game|altpll:altpll_component|jtframe_pll0_altpll:auto_generated"
Info (12128): Elaborating entity "jtframe_pll1" for hierarchy "jtframe_pll1:u_pll_vga"
Info (12128): Elaborating entity "altpll" for hierarchy "jtframe_pll1:u_pll_vga|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "jtframe_pll1:u_pll_vga|altpll:altpll_component"
Info (12133): Instantiated megafunction "jtframe_pll1:u_pll_vga|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "48"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=jtframe_pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/jtframe_pll1_altpll.v
    Info (12023): Found entity 1: jtframe_pll1_altpll
Info (12128): Elaborating entity "jtframe_pll1_altpll" for hierarchy "jtframe_pll1:u_pll_vga|altpll:altpll_component|jtframe_pll1_altpll:auto_generated"
Info (12128): Elaborating entity "jtframe_mist" for hierarchy "jtframe_mist:u_frame"
Info (12128): Elaborating entity "jtframe_mist_base" for hierarchy "jtframe_mist:u_frame|jtframe_mist_base:u_base"
Info (12128): Elaborating entity "hifi_1bit_dac" for hierarchy "jtframe_mist:u_frame|jtframe_mist_base:u_base|hifi_1bit_dac:u_dac_left"
Info (12128): Elaborating entity "user_io" for hierarchy "jtframe_mist:u_frame|jtframe_mist_base:u_base|user_io:u_userio"
Info (12128): Elaborating entity "data_io" for hierarchy "jtframe_mist:u_frame|jtframe_mist_base:u_base|data_io:u_datain"
Info (12128): Elaborating entity "osd" for hierarchy "jtframe_mist:u_frame|jtframe_mist_base:u_base|osd:osd"
Warning (10030): Net "back_buffer.data_a" at osd.sv(213) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "back_buffer.waddr_a" at osd.sv(213) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "back_buffer.we_a" at osd.sv(213) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "rgb2ypbpr" for hierarchy "jtframe_mist:u_frame|jtframe_mist_base:u_base|rgb2ypbpr:u_rgb2ypbpr"
Info (12128): Elaborating entity "jtframe_board" for hierarchy "jtframe_mist:u_frame|jtframe_board:u_board"
Warning (10036): Verilog HDL or VHDL warning at jtframe_board.v(145): object "scandoubler" assigned a value but never read
Info (12128): Elaborating entity "jtframe_keyboard" for hierarchy "jtframe_mist:u_frame|jtframe_board:u_board|jtframe_keyboard:u_keyboard"
Info (12128): Elaborating entity "ps2_intf" for hierarchy "jtframe_mist:u_frame|jtframe_board:u_board|jtframe_keyboard:u_keyboard|ps2_intf:ps2_keyboard"
Info (12128): Elaborating entity "jtframe_4wayjoy" for hierarchy "jtframe_mist:u_frame|jtframe_board:u_board|jtframe_4wayjoy:u_4way_1p"
Info (12128): Elaborating entity "jtframe_dip" for hierarchy "jtframe_mist:u_frame|jtframe_board:u_board|jtframe_dip:u_dip"
Info (12128): Elaborating entity "jtframe_sdram" for hierarchy "jtframe_mist:u_frame|jtframe_board:u_board|jtframe_sdram:u_sdram"
Info (12128): Elaborating entity "jtframe_credits" for hierarchy "jtframe_mist:u_frame|jtframe_board:u_board|jtframe_credits:u_credits"
Warning (10230): Verilog HDL assignment warning at jtframe_credits.v(53): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at jtframe_credits.v(335): truncated value with size 24 to match size of target (12)
Info (12128): Elaborating entity "jtframe_ram" for hierarchy "jtframe_mist:u_frame|jtframe_board:u_board|jtframe_credits:u_credits|jtframe_ram:u_msg"
Error (10054): Verilog HDL File I/O error at jtframe_ram.v(75): can't open Verilog Design File "msg.bin" File: /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/ram/jtframe_ram.v Line: 75
Error (12152): Can't elaborate user hierarchy "jtframe_mist:u_frame|jtframe_board:u_board|jtframe_credits:u_credits|jtframe_ram:u_msg" File: /home/vtrucco/FPGA/jtbubl/modules/jtframe/hdl/video/jtframe_credits.v Line: 72
Info (144001): Generated suppressed messages file /home/vtrucco/FPGA/jtbubl/mist/jtbubl.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings
    Error: Peak virtual memory: 425 megabytes
    Error: Processing ended: Tue Sep  1 17:55:53 2020
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:13
Error (293001): Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings
Error: Flow compile (for project /home/vtrucco/FPGA/jtbubl/mist/jtbubl) was not successful
Error: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.

