#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d15567c510 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55d1556ab8d0_0 .var "clk", 0 0;
v0x55d1556ab970_0 .var "reset", 0 0;
S_0x55d15567c1b0 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x55d15567c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x55d1556ab010_0 .net "clk", 0 0, v0x55d1556ab8d0_0;  1 drivers
v0x55d1556ab0d0_0 .net "op_alu", 2 0, v0x55d1556aa5a0_0;  1 drivers
v0x55d1556ab190_0 .net "opcode", 5 0, L_0x55d1556bd4f0;  1 drivers
v0x55d1556ab280_0 .net "pop", 0 0, v0x55d1556aa790_0;  1 drivers
v0x55d1556ab320_0 .net "push", 0 0, v0x55d1556aa880_0;  1 drivers
v0x55d1556ab410_0 .net "reset", 0 0, v0x55d1556ab970_0;  1 drivers
v0x55d1556ab4b0_0 .net "s_inc", 0 0, v0x55d1556aa970_0;  1 drivers
v0x55d1556ab550_0 .net "s_inm", 0 0, v0x55d1556aaab0_0;  1 drivers
v0x55d1556ab5f0_0 .net "s_pila", 0 0, v0x55d1556aaba0_0;  1 drivers
v0x55d1556ab690_0 .net "we3", 0 0, v0x55d1556aac90_0;  1 drivers
v0x55d1556ab730_0 .net "wez", 0 0, v0x55d1556aad80_0;  1 drivers
v0x55d1556ab7d0_0 .net "z", 0 0, v0x55d1556a5a30_0;  1 drivers
S_0x55d15567bea0 .scope module, "cd_1" "cd" 3 8, 4 1 0, S_0x55d15567c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 1 "s_pila"
    .port_info 7 /INPUT 1 "push"
    .port_info 8 /INPUT 1 "pop"
    .port_info 9 /INPUT 3 "op_alu"
    .port_info 10 /OUTPUT 1 "z"
    .port_info 11 /OUTPUT 6 "opcode"
v0x55d1556a8f20_0 .net "alu_to_mux", 7 0, v0x55d1556a3910_0;  1 drivers
v0x55d1556a9030_0 .net "clk", 0 0, v0x55d1556ab8d0_0;  alias, 1 drivers
v0x55d1556a90f0_0 .net "mux_to_mux", 9 0, L_0x55d1556aba30;  1 drivers
v0x55d1556a91e0_0 .net "mux_to_pc", 9 0, L_0x55d1556bd330;  1 drivers
v0x55d1556a92d0_0 .net "op_alu", 2 0, v0x55d1556aa5a0_0;  alias, 1 drivers
v0x55d1556a93e0_0 .net "opcode", 5 0, L_0x55d1556bd4f0;  alias, 1 drivers
v0x55d1556a94a0_0 .net "pc_to_mem", 9 0, v0x55d1556a7e40_0;  1 drivers
v0x55d1556a9560_0 .net "pila_to_mux", 9 0, v0x55d1556a8530_0;  1 drivers
v0x55d1556a9620_0 .net "pop", 0 0, v0x55d1556aa790_0;  alias, 1 drivers
v0x55d1556a96c0_0 .net "push", 0 0, v0x55d1556aa880_0;  alias, 1 drivers
v0x55d1556a9760_0 .net "rd1", 7 0, L_0x55d1556bc2e0;  1 drivers
v0x55d1556a9800_0 .net "rd2", 7 0, L_0x55d1556bc9f0;  1 drivers
v0x55d1556a98f0_0 .net "reset", 0 0, v0x55d1556ab970_0;  alias, 1 drivers
v0x55d1556a9990_0 .net "s_inc", 0 0, v0x55d1556aa970_0;  alias, 1 drivers
v0x55d1556a9a30_0 .net "s_inm", 0 0, v0x55d1556aaab0_0;  alias, 1 drivers
v0x55d1556a9ad0_0 .net "s_pila", 0 0, v0x55d1556aaba0_0;  alias, 1 drivers
v0x55d1556a9b70_0 .net "sal_mem_pro", 15 0, L_0x55d1556564e0;  1 drivers
v0x55d1556a9c40_0 .net "sum_to_mux", 9 0, L_0x55d1556bd190;  1 drivers
v0x55d1556a9d30_0 .net "wd3", 7 0, L_0x55d1556bcdb0;  1 drivers
v0x55d1556a9e20_0 .net "we3", 0 0, v0x55d1556aac90_0;  alias, 1 drivers
v0x55d1556a9ec0_0 .net "wez", 0 0, v0x55d1556aad80_0;  alias, 1 drivers
v0x55d1556a9f60_0 .net "z", 0 0, v0x55d1556a5a30_0;  alias, 1 drivers
v0x55d1556aa030_0 .net "zalu", 0 0, L_0x55d1556bd120;  1 drivers
L_0x55d1556abb80 .part L_0x55d1556564e0, 0, 10;
L_0x55d1556bcb40 .part L_0x55d1556564e0, 8, 4;
L_0x55d1556bcc70 .part L_0x55d1556564e0, 4, 4;
L_0x55d1556bcd10 .part L_0x55d1556564e0, 0, 4;
L_0x55d1556bcee0 .part L_0x55d1556564e0, 4, 8;
L_0x55d1556bd4f0 .part L_0x55d1556564e0, 10, 6;
S_0x55d155651970 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x55d15567bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55d1556bd120 .functor NOT 1, L_0x55d1556bd080, C4<0>, C4<0>, C4<0>;
v0x55d1556757f0_0 .net *"_s3", 0 0, L_0x55d1556bd080;  1 drivers
v0x55d1556758c0_0 .net "a", 7 0, L_0x55d1556bc2e0;  alias, 1 drivers
v0x55d1556a3770_0 .net "b", 7 0, L_0x55d1556bc9f0;  alias, 1 drivers
v0x55d1556a3830_0 .net "op_alu", 2 0, v0x55d1556aa5a0_0;  alias, 1 drivers
v0x55d1556a3910_0 .var "s", 7 0;
v0x55d1556a3a40_0 .net "y", 7 0, v0x55d1556a3910_0;  alias, 1 drivers
v0x55d1556a3b20_0 .net "zero", 0 0, L_0x55d1556bd120;  alias, 1 drivers
E_0x55d15565f7f0 .event edge, v0x55d1556a3830_0, v0x55d1556a3770_0, v0x55d1556758c0_0;
L_0x55d1556bd080 .reduce/or v0x55d1556a3910_0;
S_0x55d1556a3c80 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x55d15567bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55d1556a3fb0_0 .net *"_s0", 31 0, L_0x55d1556abe20;  1 drivers
v0x55d1556a40b0_0 .net *"_s10", 5 0, L_0x55d1556bc100;  1 drivers
L_0x7f506b05f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d1556a4190_0 .net *"_s13", 1 0, L_0x7f506b05f0f0;  1 drivers
L_0x7f506b05f138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d1556a4250_0 .net/2u *"_s14", 7 0, L_0x7f506b05f138;  1 drivers
v0x55d1556a4330_0 .net *"_s18", 31 0, L_0x55d1556bc470;  1 drivers
L_0x7f506b05f180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1556a4460_0 .net *"_s21", 27 0, L_0x7f506b05f180;  1 drivers
L_0x7f506b05f1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1556a4540_0 .net/2u *"_s22", 31 0, L_0x7f506b05f1c8;  1 drivers
v0x55d1556a4620_0 .net *"_s24", 0 0, L_0x55d1556bc5a0;  1 drivers
v0x55d1556a46e0_0 .net *"_s26", 7 0, L_0x55d1556bc6e0;  1 drivers
v0x55d1556a47c0_0 .net *"_s28", 5 0, L_0x55d1556bc7d0;  1 drivers
L_0x7f506b05f060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1556a48a0_0 .net *"_s3", 27 0, L_0x7f506b05f060;  1 drivers
L_0x7f506b05f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d1556a4980_0 .net *"_s31", 1 0, L_0x7f506b05f210;  1 drivers
L_0x7f506b05f258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d1556a4a60_0 .net/2u *"_s32", 7 0, L_0x7f506b05f258;  1 drivers
L_0x7f506b05f0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1556a4b40_0 .net/2u *"_s4", 31 0, L_0x7f506b05f0a8;  1 drivers
v0x55d1556a4c20_0 .net *"_s6", 0 0, L_0x55d1556bbf20;  1 drivers
v0x55d1556a4ce0_0 .net *"_s8", 7 0, L_0x55d1556bc060;  1 drivers
v0x55d1556a4dc0_0 .net "clk", 0 0, v0x55d1556ab8d0_0;  alias, 1 drivers
v0x55d1556a4e80_0 .net "ra1", 3 0, L_0x55d1556bcb40;  1 drivers
v0x55d1556a4f60_0 .net "ra2", 3 0, L_0x55d1556bcc70;  1 drivers
v0x55d1556a5040_0 .net "rd1", 7 0, L_0x55d1556bc2e0;  alias, 1 drivers
v0x55d1556a5100_0 .net "rd2", 7 0, L_0x55d1556bc9f0;  alias, 1 drivers
v0x55d1556a51a0 .array "regb", 15 0, 7 0;
v0x55d1556a5240_0 .net "wa3", 3 0, L_0x55d1556bcd10;  1 drivers
v0x55d1556a5320_0 .net "wd3", 7 0, L_0x55d1556bcdb0;  alias, 1 drivers
v0x55d1556a5400_0 .net "we3", 0 0, v0x55d1556aac90_0;  alias, 1 drivers
E_0x55d1556864e0 .event posedge, v0x55d1556a4dc0_0;
L_0x55d1556abe20 .concat [ 4 28 0 0], L_0x55d1556bcb40, L_0x7f506b05f060;
L_0x55d1556bbf20 .cmp/ne 32, L_0x55d1556abe20, L_0x7f506b05f0a8;
L_0x55d1556bc060 .array/port v0x55d1556a51a0, L_0x55d1556bc100;
L_0x55d1556bc100 .concat [ 4 2 0 0], L_0x55d1556bcb40, L_0x7f506b05f0f0;
L_0x55d1556bc2e0 .functor MUXZ 8, L_0x7f506b05f138, L_0x55d1556bc060, L_0x55d1556bbf20, C4<>;
L_0x55d1556bc470 .concat [ 4 28 0 0], L_0x55d1556bcc70, L_0x7f506b05f180;
L_0x55d1556bc5a0 .cmp/ne 32, L_0x55d1556bc470, L_0x7f506b05f1c8;
L_0x55d1556bc6e0 .array/port v0x55d1556a51a0, L_0x55d1556bc7d0;
L_0x55d1556bc7d0 .concat [ 4 2 0 0], L_0x55d1556bcc70, L_0x7f506b05f210;
L_0x55d1556bc9f0 .functor MUXZ 8, L_0x7f506b05f258, L_0x55d1556bc6e0, L_0x55d1556bc5a0, C4<>;
S_0x55d1556a55c0 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x55d15567bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55d1556a5760_0 .net "carga", 0 0, v0x55d1556aad80_0;  alias, 1 drivers
v0x55d1556a5840_0 .net "clk", 0 0, v0x55d1556ab8d0_0;  alias, 1 drivers
v0x55d1556a5930_0 .net "d", 0 0, L_0x55d1556bd120;  alias, 1 drivers
v0x55d1556a5a30_0 .var "q", 0 0;
v0x55d1556a5ad0_0 .net "reset", 0 0, v0x55d1556ab970_0;  alias, 1 drivers
E_0x55d1556862f0 .event posedge, v0x55d1556a5ad0_0, v0x55d1556a4dc0_0;
S_0x55d1556a5c20 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x55d15567bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55d1556564e0 .functor BUFZ 16, L_0x55d1556abc20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d1556a5e60_0 .net *"_s0", 15 0, L_0x55d1556abc20;  1 drivers
v0x55d1556a5f60_0 .net *"_s2", 11 0, L_0x55d1556abce0;  1 drivers
L_0x7f506b05f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d1556a6040_0 .net *"_s5", 1 0, L_0x7f506b05f018;  1 drivers
v0x55d1556a6100_0 .net "a", 9 0, v0x55d1556a7e40_0;  alias, 1 drivers
v0x55d1556a61e0_0 .net "clk", 0 0, v0x55d1556ab8d0_0;  alias, 1 drivers
v0x55d1556a6320 .array "mem", 1023 0, 15 0;
v0x55d1556a63e0_0 .net "rd", 15 0, L_0x55d1556564e0;  alias, 1 drivers
L_0x55d1556abc20 .array/port v0x55d1556a6320, L_0x55d1556abce0;
L_0x55d1556abce0 .concat [ 10 2 0 0], v0x55d1556a7e40_0, L_0x7f506b05f018;
S_0x55d1556a6540 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x55d15567bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55d1556a6760 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55d1556a6800_0 .net "d0", 9 0, L_0x55d1556abb80;  1 drivers
v0x55d1556a68e0_0 .net "d1", 9 0, L_0x55d1556bd190;  alias, 1 drivers
v0x55d1556a69c0_0 .net "s", 0 0, v0x55d1556aa970_0;  alias, 1 drivers
v0x55d1556a6a60_0 .net "y", 9 0, L_0x55d1556aba30;  alias, 1 drivers
L_0x55d1556aba30 .functor MUXZ 10, L_0x55d1556abb80, L_0x55d1556bd190, v0x55d1556aa970_0, C4<>;
S_0x55d1556a6bf0 .scope module, "mux_2" "mux2" 4 17, 6 50 0, S_0x55d15567bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55d1556a6dc0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55d1556a6e90_0 .net "d0", 7 0, v0x55d1556a3910_0;  alias, 1 drivers
v0x55d1556a6fa0_0 .net "d1", 7 0, L_0x55d1556bcee0;  1 drivers
v0x55d1556a7060_0 .net "s", 0 0, v0x55d1556aaab0_0;  alias, 1 drivers
v0x55d1556a7130_0 .net "y", 7 0, L_0x55d1556bcdb0;  alias, 1 drivers
L_0x55d1556bcdb0 .functor MUXZ 8, v0x55d1556a3910_0, L_0x55d1556bcee0, v0x55d1556aaab0_0, C4<>;
S_0x55d1556a72b0 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x55d15567bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55d1556a7480 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55d1556a7550_0 .net "d0", 9 0, L_0x55d1556aba30;  alias, 1 drivers
v0x55d1556a7660_0 .net "d1", 9 0, v0x55d1556a8530_0;  alias, 1 drivers
v0x55d1556a7720_0 .net "s", 0 0, v0x55d1556aaba0_0;  alias, 1 drivers
v0x55d1556a77f0_0 .net "y", 9 0, L_0x55d1556bd330;  alias, 1 drivers
L_0x55d1556bd330 .functor MUXZ 10, L_0x55d1556aba30, v0x55d1556a8530_0, v0x55d1556aaba0_0, C4<>;
S_0x55d1556a7980 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x55d15567bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55d1556a7b50 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55d1556a7c90_0 .net "clk", 0 0, v0x55d1556ab8d0_0;  alias, 1 drivers
v0x55d1556a7d50_0 .net "d", 9 0, L_0x55d1556bd330;  alias, 1 drivers
v0x55d1556a7e40_0 .var "q", 9 0;
v0x55d1556a7f40_0 .net "reset", 0 0, v0x55d1556ab970_0;  alias, 1 drivers
S_0x55d1556a8060 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x55d15567bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x55d1556a8310_0 .net "clk", 0 0, v0x55d1556ab8d0_0;  alias, 1 drivers
v0x55d1556a83d0_0 .net "inpush", 9 0, v0x55d1556a7e40_0;  alias, 1 drivers
v0x55d1556a8490 .array "mem", 7 0, 9 0;
v0x55d1556a8530_0 .var "outpop", 9 0;
v0x55d1556a85f0_0 .net "pop", 0 0, v0x55d1556aa790_0;  alias, 1 drivers
v0x55d1556a8690_0 .net "push", 0 0, v0x55d1556aa880_0;  alias, 1 drivers
v0x55d1556a8750_0 .net "reset", 0 0, v0x55d1556ab970_0;  alias, 1 drivers
v0x55d1556a8840_0 .var "sp", 2 0;
E_0x55d1556862b0/0 .event edge, v0x55d1556a5ad0_0;
E_0x55d1556862b0/1 .event posedge, v0x55d1556a4dc0_0;
E_0x55d1556862b0 .event/or E_0x55d1556862b0/0, E_0x55d1556862b0/1;
S_0x55d1556a8a20 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x55d15567bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55d1556a8c60_0 .net "a", 9 0, v0x55d1556a7e40_0;  alias, 1 drivers
L_0x7f506b05f2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55d1556a8d40_0 .net "b", 9 0, L_0x7f506b05f2a0;  1 drivers
v0x55d1556a8e20_0 .net "y", 9 0, L_0x55d1556bd190;  alias, 1 drivers
L_0x55d1556bd190 .arith/sum 10, v0x55d1556a7e40_0, L_0x7f506b05f2a0;
S_0x55d1556aa290 .scope module, "uc_1" "uc" 3 9, 8 1 0, S_0x55d15567c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 1 "s_pila"
    .port_info 7 /OUTPUT 1 "push"
    .port_info 8 /OUTPUT 1 "pop"
    .port_info 9 /OUTPUT 3 "op_alu"
v0x55d1556aa5a0_0 .var "op_alu", 2 0;
v0x55d1556aa6d0_0 .net "opcode", 5 0, L_0x55d1556bd4f0;  alias, 1 drivers
v0x55d1556aa790_0 .var "pop", 0 0;
v0x55d1556aa880_0 .var "push", 0 0;
v0x55d1556aa970_0 .var "s_inc", 0 0;
v0x55d1556aaab0_0 .var "s_inm", 0 0;
v0x55d1556aaba0_0 .var "s_pila", 0 0;
v0x55d1556aac90_0 .var "we3", 0 0;
v0x55d1556aad80_0 .var "wez", 0 0;
v0x55d1556aae20_0 .net "z", 0 0, v0x55d1556a5a30_0;  alias, 1 drivers
E_0x55d155686060 .event edge, v0x55d1556a93e0_0;
    .scope S_0x55d1556a7980;
T_0 ;
    %wait E_0x55d1556862f0;
    %load/vec4 v0x55d1556a7f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55d1556a7e40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d1556a7d50_0;
    %assign/vec4 v0x55d1556a7e40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d1556a5c20;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55d1556a6320 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55d1556a3c80;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55d1556a51a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55d1556a3c80;
T_3 ;
    %wait E_0x55d1556864e0;
    %load/vec4 v0x55d1556a5400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55d1556a5320_0;
    %load/vec4 v0x55d1556a5240_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1556a51a0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d155651970;
T_4 ;
    %wait E_0x55d15565f7f0;
    %load/vec4 v0x55d1556a3830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55d1556a3910_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55d1556758c0_0;
    %store/vec4 v0x55d1556a3910_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55d1556758c0_0;
    %inv;
    %store/vec4 v0x55d1556a3910_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55d1556758c0_0;
    %load/vec4 v0x55d1556a3770_0;
    %add;
    %store/vec4 v0x55d1556a3910_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55d1556758c0_0;
    %load/vec4 v0x55d1556a3770_0;
    %sub;
    %store/vec4 v0x55d1556a3910_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55d1556758c0_0;
    %load/vec4 v0x55d1556a3770_0;
    %and;
    %store/vec4 v0x55d1556a3910_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55d1556758c0_0;
    %load/vec4 v0x55d1556a3770_0;
    %or;
    %store/vec4 v0x55d1556a3910_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55d1556758c0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55d1556a3910_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55d1556a3770_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55d1556a3910_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d1556a55c0;
T_5 ;
    %wait E_0x55d1556862f0;
    %load/vec4 v0x55d1556a5ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1556a5a30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d1556a5760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55d1556a5930_0;
    %assign/vec4 v0x55d1556a5a30_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d1556a8060;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d1556a8840_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x55d1556a8060;
T_7 ;
    %wait E_0x55d1556862b0;
    %load/vec4 v0x55d1556a8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d1556a8840_0, 0, 3;
T_7.0 ;
    %load/vec4 v0x55d1556a8690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55d1556a83d0_0;
    %load/vec4 v0x55d1556a8840_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55d1556a8490, 4, 0;
    %load/vec4 v0x55d1556a8840_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55d1556a8840_0, 0, 3;
T_7.2 ;
    %load/vec4 v0x55d1556a85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55d1556a8840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55d1556a8490, 4;
    %store/vec4 v0x55d1556a8530_0, 0, 10;
    %load/vec4 v0x55d1556a8840_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55d1556a8840_0, 0, 3;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d1556aa290;
T_8 ;
    %wait E_0x55d155686060;
    %load/vec4 v0x55d1556aa6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_8.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_8.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_8.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_8.6, 4;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x55d1556aa6d0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x55d1556aa5a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aaab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aac90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aa970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa790_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aaab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aac90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aa970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa790_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa790_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa790_0, 0, 1;
    %load/vec4 v0x55d1556aae20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa970_0, 0, 1;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aa970_0, 0, 1;
T_8.10 ;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa790_0, 0, 1;
    %load/vec4 v0x55d1556aae20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa970_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aa970_0, 0, 1;
T_8.12 ;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aa970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aa880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aad80_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aa790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aa880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556aad80_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55d15567c510;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556ab8d0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556ab8d0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d15567c510;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1556ab970_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1556ab970_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55d15567c510;
T_11 ;
    %delay 54000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
