Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\QuartusProjects\ForthMicro\TargetHardware\Max10_DE10_Lite\Minimum_Featured\internal_oscillator.qsys --block-symbol-file --output-directory=D:\QuartusProjects\ForthMicro\TargetHardware\Max10_DE10_Lite\Minimum_Featured\internal_oscillator --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Minimum_Featured/internal_oscillator.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 18.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\QuartusProjects\ForthMicro\TargetHardware\Max10_DE10_Lite\Minimum_Featured\internal_oscillator.qsys --synthesis=VERILOG --output-directory=D:\QuartusProjects\ForthMicro\TargetHardware\Max10_DE10_Lite\Minimum_Featured\internal_oscillator\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Minimum_Featured/internal_oscillator.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 18.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: internal_oscillator: Generating internal_oscillator "internal_oscillator" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "internal_oscillator" instantiated altera_int_osc "int_osc_0"
Info: internal_oscillator: Done "internal_oscillator" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
