static void pxa2xx_spi_dma_transfer_complete(struct driver_data *drv_data,\r\nbool error)\r\n{\r\nstruct spi_message *msg = drv_data->master->cur_msg;\r\nif (atomic_dec_and_test(&drv_data->dma_running)) {\r\nif (!error) {\r\nu32 status = pxa2xx_spi_read(drv_data, SSSR)\r\n& drv_data->mask_sr;\r\nerror = status & SSSR_ROR;\r\n}\r\npxa2xx_spi_write(drv_data, SSCR1,\r\npxa2xx_spi_read(drv_data, SSCR1)\r\n& ~drv_data->dma_cr1);\r\nwrite_SSSR_CS(drv_data, drv_data->clear_sr);\r\nif (!pxa25x_ssp_comp(drv_data))\r\npxa2xx_spi_write(drv_data, SSTO, 0);\r\nif (!error) {\r\nmsg->actual_length += drv_data->len;\r\nmsg->state = pxa2xx_spi_next_transfer(drv_data);\r\n} else {\r\npxa2xx_spi_write(drv_data, SSCR0,\r\npxa2xx_spi_read(drv_data, SSCR0)\r\n& ~SSCR0_SSE);\r\nmsg->state = ERROR_STATE;\r\n}\r\ntasklet_schedule(&drv_data->pump_transfers);\r\n}\r\n}\r\nstatic void pxa2xx_spi_dma_callback(void *data)\r\n{\r\npxa2xx_spi_dma_transfer_complete(data, false);\r\n}\r\nstatic struct dma_async_tx_descriptor *\r\npxa2xx_spi_dma_prepare_one(struct driver_data *drv_data,\r\nenum dma_transfer_direction dir)\r\n{\r\nstruct chip_data *chip =\r\nspi_get_ctldata(drv_data->master->cur_msg->spi);\r\nstruct spi_transfer *xfer = drv_data->cur_transfer;\r\nenum dma_slave_buswidth width;\r\nstruct dma_slave_config cfg;\r\nstruct dma_chan *chan;\r\nstruct sg_table *sgt;\r\nint ret;\r\nswitch (drv_data->n_bytes) {\r\ncase 1:\r\nwidth = DMA_SLAVE_BUSWIDTH_1_BYTE;\r\nbreak;\r\ncase 2:\r\nwidth = DMA_SLAVE_BUSWIDTH_2_BYTES;\r\nbreak;\r\ndefault:\r\nwidth = DMA_SLAVE_BUSWIDTH_4_BYTES;\r\nbreak;\r\n}\r\nmemset(&cfg, 0, sizeof(cfg));\r\ncfg.direction = dir;\r\nif (dir == DMA_MEM_TO_DEV) {\r\ncfg.dst_addr = drv_data->ssdr_physical;\r\ncfg.dst_addr_width = width;\r\ncfg.dst_maxburst = chip->dma_burst_size;\r\nsgt = &xfer->tx_sg;\r\nchan = drv_data->master->dma_tx;\r\n} else {\r\ncfg.src_addr = drv_data->ssdr_physical;\r\ncfg.src_addr_width = width;\r\ncfg.src_maxburst = chip->dma_burst_size;\r\nsgt = &xfer->rx_sg;\r\nchan = drv_data->master->dma_rx;\r\n}\r\nret = dmaengine_slave_config(chan, &cfg);\r\nif (ret) {\r\ndev_warn(&drv_data->pdev->dev, "DMA slave config failed\n");\r\nreturn NULL;\r\n}\r\nreturn dmaengine_prep_slave_sg(chan, sgt->sgl, sgt->nents, dir,\r\nDMA_PREP_INTERRUPT | DMA_CTRL_ACK);\r\n}\r\nirqreturn_t pxa2xx_spi_dma_transfer(struct driver_data *drv_data)\r\n{\r\nu32 status;\r\nstatus = pxa2xx_spi_read(drv_data, SSSR) & drv_data->mask_sr;\r\nif (status & SSSR_ROR) {\r\ndev_err(&drv_data->pdev->dev, "FIFO overrun\n");\r\ndmaengine_terminate_async(drv_data->master->dma_rx);\r\ndmaengine_terminate_async(drv_data->master->dma_tx);\r\npxa2xx_spi_dma_transfer_complete(drv_data, true);\r\nreturn IRQ_HANDLED;\r\n}\r\nreturn IRQ_NONE;\r\n}\r\nint pxa2xx_spi_dma_prepare(struct driver_data *drv_data, u32 dma_burst)\r\n{\r\nstruct dma_async_tx_descriptor *tx_desc, *rx_desc;\r\nint err;\r\ntx_desc = pxa2xx_spi_dma_prepare_one(drv_data, DMA_MEM_TO_DEV);\r\nif (!tx_desc) {\r\ndev_err(&drv_data->pdev->dev,\r\n"failed to get DMA TX descriptor\n");\r\nerr = -EBUSY;\r\ngoto err_tx;\r\n}\r\nrx_desc = pxa2xx_spi_dma_prepare_one(drv_data, DMA_DEV_TO_MEM);\r\nif (!rx_desc) {\r\ndev_err(&drv_data->pdev->dev,\r\n"failed to get DMA RX descriptor\n");\r\nerr = -EBUSY;\r\ngoto err_rx;\r\n}\r\nrx_desc->callback = pxa2xx_spi_dma_callback;\r\nrx_desc->callback_param = drv_data;\r\ndmaengine_submit(rx_desc);\r\ndmaengine_submit(tx_desc);\r\nreturn 0;\r\nerr_rx:\r\ndmaengine_terminate_async(drv_data->master->dma_tx);\r\nerr_tx:\r\nreturn err;\r\n}\r\nvoid pxa2xx_spi_dma_start(struct driver_data *drv_data)\r\n{\r\ndma_async_issue_pending(drv_data->master->dma_rx);\r\ndma_async_issue_pending(drv_data->master->dma_tx);\r\natomic_set(&drv_data->dma_running, 1);\r\n}\r\nint pxa2xx_spi_dma_setup(struct driver_data *drv_data)\r\n{\r\nstruct pxa2xx_spi_master *pdata = drv_data->master_info;\r\nstruct device *dev = &drv_data->pdev->dev;\r\nstruct spi_master *master = drv_data->master;\r\ndma_cap_mask_t mask;\r\ndma_cap_zero(mask);\r\ndma_cap_set(DMA_SLAVE, mask);\r\nmaster->dma_tx = dma_request_slave_channel_compat(mask,\r\npdata->dma_filter, pdata->tx_param, dev, "tx");\r\nif (!master->dma_tx)\r\nreturn -ENODEV;\r\nmaster->dma_rx = dma_request_slave_channel_compat(mask,\r\npdata->dma_filter, pdata->rx_param, dev, "rx");\r\nif (!master->dma_rx) {\r\ndma_release_channel(master->dma_tx);\r\nmaster->dma_tx = NULL;\r\nreturn -ENODEV;\r\n}\r\nreturn 0;\r\n}\r\nvoid pxa2xx_spi_dma_release(struct driver_data *drv_data)\r\n{\r\nstruct spi_master *master = drv_data->master;\r\nif (master->dma_rx) {\r\ndmaengine_terminate_sync(master->dma_rx);\r\ndma_release_channel(master->dma_rx);\r\nmaster->dma_rx = NULL;\r\n}\r\nif (master->dma_tx) {\r\ndmaengine_terminate_sync(master->dma_tx);\r\ndma_release_channel(master->dma_tx);\r\nmaster->dma_tx = NULL;\r\n}\r\n}\r\nint pxa2xx_spi_set_dma_burst_and_threshold(struct chip_data *chip,\r\nstruct spi_device *spi,\r\nu8 bits_per_word, u32 *burst_code,\r\nu32 *threshold)\r\n{\r\nstruct pxa2xx_spi_chip *chip_info = spi->controller_data;\r\n*burst_code = chip_info ? chip_info->dma_burst_size : 1;\r\n*threshold = SSCR1_RxTresh(RX_THRESH_DFLT)\r\n| SSCR1_TxTresh(TX_THRESH_DFLT);\r\nreturn 0;\r\n}
