Analysis & Synthesis report for mips_pipe
Wed Feb 24 11:12:21 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|altsyncram_pot2:altsyncram1
 15. Source assignments for IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|altsyncram_pot2:altsyncram1|altsyncram_s5f2:altsyncram3
 16. Source assignments for IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 17. Source assignments for MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|altsyncram_k1v2:altsyncram1
 18. Source assignments for MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|altsyncram_k1v2:altsyncram1|altsyncram_66f2:altsyncram3
 19. Source assignments for MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 20. Source assignments for sld_hub:auto_hub
 21. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 22. Parameter Settings for User Entity Instance: pll:CLOCKS|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: IFetch:IFE|altsyncram:inst_memory
 24. Parameter Settings for User Entity Instance: IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2
 25. Parameter Settings for User Entity Instance: MEMory:MEM|altsyncram:data_memory
 26. Parameter Settings for User Entity Instance: MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2
 27. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 28. altpll Parameter Settings by Entity Instance
 29. altsyncram Parameter Settings by Entity Instance
 30. In-System Memory Content Editor Settings
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 24 11:12:21 2021   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; mips_pipe                               ;
; Top-level Entity Name              ; MIPS_pipe                               ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 3,889                                   ;
;     Total combinational functions  ; 2,774                                   ;
;     Dedicated logic registers      ; 1,595                                   ;
; Total registers                    ; 1595                                    ;
; Total pins                         ; 199                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 131,072                                 ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; mips_pipe          ; mips_pipe          ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                              ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+
; control.vhd                      ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/control.vhd            ;
; ex_mem.vhd                       ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/ex_mem.vhd             ;
; execute.vhd                      ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/execute.vhd            ;
; fu.vhd                           ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/fu.vhd                 ;
; hdu.vhd                          ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/hdu.vhd                ;
; id_ex.vhd                        ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/id_ex.vhd              ;
; idecode.vhd                      ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/idecode.vhd            ;
; if_id.vhd                        ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/if_id.vhd              ;
; ifetch.vhd                       ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/ifetch.vhd             ;
; mem_wb.vhd                       ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/mem_wb.vhd             ;
; memory.vhd                       ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/memory.vhd             ;
; mips_pipe.vhd                    ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/mips_pipe.vhd          ;
; writeback.vhd                    ; yes             ; User VHDL File                         ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/writeback.vhd          ;
; pll.vhd                          ; yes             ; User Wizard-Generated File             ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/pll.vhd                ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                                                   ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                                               ;
; db/altsyncram_7fq3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/db/altsyncram_7fq3.tdf ;
; db/altsyncram_pot2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/db/altsyncram_pot2.tdf ;
; db/altsyncram_s5f2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/db/altsyncram_s5f2.tdf ;
; program.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/program.mif            ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                          ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;
; db/altsyncram_mhs3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/db/altsyncram_mhs3.tdf ;
; db/altsyncram_k1v2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/db/altsyncram_k1v2.tdf ;
; db/altsyncram_66f2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/db/altsyncram_66f2.tdf ;
; dmemory.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/USER/Desktop/lab4_final/Lab-04-Informe-Final-Barrera_Alderete/lab_4_final/dmemory.mif            ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd                                                  ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                            ;
+---------------------------------------------+------------------------------------------+
; Resource                                    ; Usage                                    ;
+---------------------------------------------+------------------------------------------+
; Estimated Total logic elements              ; 3,889                                    ;
;                                             ;                                          ;
; Total combinational functions               ; 2774                                     ;
; Logic element usage by number of LUT inputs ;                                          ;
;     -- 4 input functions                    ; 1949                                     ;
;     -- 3 input functions                    ; 669                                      ;
;     -- <=2 input functions                  ; 156                                      ;
;                                             ;                                          ;
; Logic elements by mode                      ;                                          ;
;     -- normal mode                          ; 2442                                     ;
;     -- arithmetic mode                      ; 332                                      ;
;                                             ;                                          ;
; Total registers                             ; 1595                                     ;
;     -- Dedicated logic registers            ; 1595                                     ;
;     -- I/O registers                        ; 0                                        ;
;                                             ;                                          ;
; I/O pins                                    ; 199                                      ;
; Total memory bits                           ; 131072                                   ;
; Total PLLs                                  ; 1                                        ;
; Maximum fan-out node                        ; pll:CLOCKS|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1457                                     ;
; Total fan-out                               ; 17978                                    ;
; Average fan-out                             ; 3.88                                     ;
+---------------------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                      ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MIPS_pipe                                                          ; 2774 (2)          ; 1595 (0)     ; 131072      ; 0            ; 0       ; 0         ; 199  ; 0            ; |MIPS_pipe                                                                                                                                               ; work         ;
;    |EXEcute:EXE|                                                    ; 775 (775)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|EXEcute:EXE                                                                                                                                   ;              ;
;    |FU:FWD|                                                         ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|FU:FWD                                                                                                                                        ;              ;
;    |HDU:HAZ|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|HDU:HAZ                                                                                                                                       ;              ;
;    |IDecode:ID|                                                     ; 1450 (1450)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|IDecode:ID                                                                                                                                    ;              ;
;    |IFetch:IFE|                                                     ; 147 (60)          ; 93 (30)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|IFetch:IFE                                                                                                                                    ;              ;
;       |altsyncram:inst_memory|                                      ; 87 (0)            ; 63 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|IFetch:IFE|altsyncram:inst_memory                                                                                                             ;              ;
;          |altsyncram_7fq3:auto_generated|                           ; 87 (0)            ; 63 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated                                                                              ;              ;
;             |altsyncram_pot2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|altsyncram_pot2:altsyncram1                                                  ;              ;
;                |altsyncram_s5f2:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|altsyncram_pot2:altsyncram1|altsyncram_s5f2:altsyncram3                      ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 87 (65)           ; 63 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;              ;
;    |MEMory:MEM|                                                     ; 86 (1)            ; 63 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|MEMory:MEM                                                                                                                                    ;              ;
;       |altsyncram:data_memory|                                      ; 85 (0)            ; 63 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|MEMory:MEM|altsyncram:data_memory                                                                                                             ;              ;
;          |altsyncram_mhs3:auto_generated|                           ; 85 (0)            ; 63 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated                                                                              ;              ;
;             |altsyncram_k1v2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|altsyncram_k1v2:altsyncram1                                                  ;              ;
;                |altsyncram_66f2:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|altsyncram_k1v2:altsyncram1|altsyncram_66f2:altsyncram3                      ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 85 (65)           ; 63 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;              ;
;    |WriteBack:WB|                                                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|WriteBack:WB                                                                                                                                  ;              ;
;    |control:CTL|                                                    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|control:CTL                                                                                                                                   ;              ;
;    |ex_mem:EXMEM|                                                   ; 30 (30)           ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|ex_mem:EXMEM                                                                                                                                  ;              ;
;    |id_ex:IDEX|                                                     ; 0 (0)             ; 134 (134)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|id_ex:IDEX                                                                                                                                    ;              ;
;    |if_id:IFID|                                                     ; 63 (63)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|if_id:IFID                                                                                                                                    ;              ;
;    |mem_wb:MEMWB|                                                   ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|mem_wb:MEMWB                                                                                                                                  ;              ;
;    |pll:CLOCKS|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|pll:CLOCKS                                                                                                                                    ;              ;
;       |altpll:altpll_component|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|pll:CLOCKS|altpll:altpll_component                                                                                                            ;              ;
;    |sld_hub:auto_hub|                                               ; 117 (80)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|sld_hub:auto_hub                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                     ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_pipe|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                    ;              ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                                                ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+
; IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|altsyncram_pot2:altsyncram1|altsyncram_s5f2:altsyncram3|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; program.mif ;
; MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|altsyncram_k1v2:altsyncram1|altsyncram_66f2:altsyncram3|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; dmemory.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+----------------------------------------+------------------------------------------------+
; Register name                          ; Reason for Removal                             ;
+----------------------------------------+------------------------------------------------+
; ex_mem:EXMEM|Add_Result_mem[0..1]      ; Stuck at GND due to stuck port data_in         ;
; id_ex:IDEX|write_register_rd_ex[4]     ; Merged with id_ex:IDEX|Sign_extend_ex[31]      ;
; id_ex:IDEX|Sign_extend_ex[15..30]      ; Merged with id_ex:IDEX|Sign_extend_ex[31]      ;
; id_ex:IDEX|write_register_rd_ex[3]     ; Merged with id_ex:IDEX|Sign_extend_ex[14]      ;
; id_ex:IDEX|write_register_rd_ex[2]     ; Merged with id_ex:IDEX|Sign_extend_ex[13]      ;
; id_ex:IDEX|write_register_rd_ex[1]     ; Merged with id_ex:IDEX|Sign_extend_ex[12]      ;
; id_ex:IDEX|write_register_rd_ex[0]     ; Merged with id_ex:IDEX|Sign_extend_ex[11]      ;
; id_ex:IDEX|read_register_rt_ex[4]      ; Merged with id_ex:IDEX|write_register_rt_ex[4] ;
; id_ex:IDEX|read_register_rt_ex[3]      ; Merged with id_ex:IDEX|write_register_rt_ex[3] ;
; id_ex:IDEX|read_register_rt_ex[2]      ; Merged with id_ex:IDEX|write_register_rt_ex[2] ;
; id_ex:IDEX|read_register_rt_ex[1]      ; Merged with id_ex:IDEX|write_register_rt_ex[1] ;
; id_ex:IDEX|read_register_rt_ex[0]      ; Merged with id_ex:IDEX|write_register_rt_ex[0] ;
; IFetch:IFE|PC[0]                       ; Merged with IFetch:IFE|PC[1]                   ;
; IFetch:IFE|PC[1]                       ; Stuck at GND due to stuck port data_in         ;
; id_ex:IDEX|MemRead_ex                  ; Merged with id_ex:IDEX|MemtoReg_ex             ;
; IDecode:ID|register_array[0][0]        ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][1]        ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][2]        ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][3]        ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][4]        ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][5]        ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][6]        ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][7]        ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][8]        ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][9]        ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][10]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][11]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][12]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][13]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][14]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][15]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][16]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][17]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][18]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][19]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][20]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][21]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][22]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][23]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][24]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][25]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][26]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][27]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][28]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][29]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][30]       ; Stuck at GND due to stuck port clock_enable    ;
; IDecode:ID|register_array[0][31]       ; Stuck at GND due to stuck port clock_enable    ;
; Total Number of Removed Registers = 63 ;                                                ;
+----------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1595  ;
; Number of registers using Synchronous Clear  ; 34    ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 1482  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1221  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sld_hub:auto_hub|tdo                   ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_pipe|IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_pipe|MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |MIPS_pipe|if_id:IFID|PC_plus_4_id[22]                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS_pipe|IFetch:IFE|PC[31]                                                                                                                                             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |MIPS_pipe|IFetch:IFE|PC[22]                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MIPS_pipe|IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MIPS_pipe|MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |MIPS_pipe|IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |MIPS_pipe|MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_pipe|EXEcute:EXE|write_data_ex[1]                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_pipe|EXEcute:EXE|alu_input_A[29]                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_pipe|EXEcute:EXE|Mux8                                                                                                                                              ;
; 16:1               ; 15 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |MIPS_pipe|EXEcute:EXE|Mux43                                                                                                                                             ;
; 16:1               ; 16 bits   ; 160 LEs       ; 112 LEs              ; 48 LEs                 ; No         ; |MIPS_pipe|EXEcute:EXE|Mux18                                                                                                                                             ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |MIPS_pipe|IDecode:ID|read_data_2_id[7]                                                                                                                                  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |MIPS_pipe|IDecode:ID|read_data_1_id[24]                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|altsyncram_pot2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|altsyncram_pot2:altsyncram1|altsyncram_s5f2:altsyncram3 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                             ;
+----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|altsyncram_k1v2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|altsyncram_k1v2:altsyncram1|altsyncram_66f2:altsyncram3 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                             ;
+----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:CLOCKS|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------+
; Parameter Name                ; Value             ; Type                        ;
+-------------------------------+-------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                     ;
; PLL_TYPE                      ; AUTO              ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                     ;
; LOCK_LOW                      ; 1                 ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                     ;
; SKIP_VCO                      ; OFF               ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                     ;
; BANDWIDTH                     ; 0                 ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 5                 ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; VCO_MIN                       ; 0                 ; Untyped                     ;
; VCO_MAX                       ; 0                 ; Untyped                     ;
; VCO_CENTER                    ; 0                 ; Untyped                     ;
; PFD_MIN                       ; 0                 ; Untyped                     ;
; PFD_MAX                       ; 0                 ; Untyped                     ;
; M_INITIAL                     ; 0                 ; Untyped                     ;
; M                             ; 0                 ; Untyped                     ;
; N                             ; 1                 ; Untyped                     ;
; M2                            ; 1                 ; Untyped                     ;
; N2                            ; 1                 ; Untyped                     ;
; SS                            ; 1                 ; Untyped                     ;
; C0_HIGH                       ; 0                 ; Untyped                     ;
; C1_HIGH                       ; 0                 ; Untyped                     ;
; C2_HIGH                       ; 0                 ; Untyped                     ;
; C3_HIGH                       ; 0                 ; Untyped                     ;
; C4_HIGH                       ; 0                 ; Untyped                     ;
; C5_HIGH                       ; 0                 ; Untyped                     ;
; C6_HIGH                       ; 0                 ; Untyped                     ;
; C7_HIGH                       ; 0                 ; Untyped                     ;
; C8_HIGH                       ; 0                 ; Untyped                     ;
; C9_HIGH                       ; 0                 ; Untyped                     ;
; C0_LOW                        ; 0                 ; Untyped                     ;
; C1_LOW                        ; 0                 ; Untyped                     ;
; C2_LOW                        ; 0                 ; Untyped                     ;
; C3_LOW                        ; 0                 ; Untyped                     ;
; C4_LOW                        ; 0                 ; Untyped                     ;
; C5_LOW                        ; 0                 ; Untyped                     ;
; C6_LOW                        ; 0                 ; Untyped                     ;
; C7_LOW                        ; 0                 ; Untyped                     ;
; C8_LOW                        ; 0                 ; Untyped                     ;
; C9_LOW                        ; 0                 ; Untyped                     ;
; C0_INITIAL                    ; 0                 ; Untyped                     ;
; C1_INITIAL                    ; 0                 ; Untyped                     ;
; C2_INITIAL                    ; 0                 ; Untyped                     ;
; C3_INITIAL                    ; 0                 ; Untyped                     ;
; C4_INITIAL                    ; 0                 ; Untyped                     ;
; C5_INITIAL                    ; 0                 ; Untyped                     ;
; C6_INITIAL                    ; 0                 ; Untyped                     ;
; C7_INITIAL                    ; 0                 ; Untyped                     ;
; C8_INITIAL                    ; 0                 ; Untyped                     ;
; C9_INITIAL                    ; 0                 ; Untyped                     ;
; C0_MODE                       ; BYPASS            ; Untyped                     ;
; C1_MODE                       ; BYPASS            ; Untyped                     ;
; C2_MODE                       ; BYPASS            ; Untyped                     ;
; C3_MODE                       ; BYPASS            ; Untyped                     ;
; C4_MODE                       ; BYPASS            ; Untyped                     ;
; C5_MODE                       ; BYPASS            ; Untyped                     ;
; C6_MODE                       ; BYPASS            ; Untyped                     ;
; C7_MODE                       ; BYPASS            ; Untyped                     ;
; C8_MODE                       ; BYPASS            ; Untyped                     ;
; C9_MODE                       ; BYPASS            ; Untyped                     ;
; C0_PH                         ; 0                 ; Untyped                     ;
; C1_PH                         ; 0                 ; Untyped                     ;
; C2_PH                         ; 0                 ; Untyped                     ;
; C3_PH                         ; 0                 ; Untyped                     ;
; C4_PH                         ; 0                 ; Untyped                     ;
; C5_PH                         ; 0                 ; Untyped                     ;
; C6_PH                         ; 0                 ; Untyped                     ;
; C7_PH                         ; 0                 ; Untyped                     ;
; C8_PH                         ; 0                 ; Untyped                     ;
; C9_PH                         ; 0                 ; Untyped                     ;
; L0_HIGH                       ; 1                 ; Untyped                     ;
; L1_HIGH                       ; 1                 ; Untyped                     ;
; G0_HIGH                       ; 1                 ; Untyped                     ;
; G1_HIGH                       ; 1                 ; Untyped                     ;
; G2_HIGH                       ; 1                 ; Untyped                     ;
; G3_HIGH                       ; 1                 ; Untyped                     ;
; E0_HIGH                       ; 1                 ; Untyped                     ;
; E1_HIGH                       ; 1                 ; Untyped                     ;
; E2_HIGH                       ; 1                 ; Untyped                     ;
; E3_HIGH                       ; 1                 ; Untyped                     ;
; L0_LOW                        ; 1                 ; Untyped                     ;
; L1_LOW                        ; 1                 ; Untyped                     ;
; G0_LOW                        ; 1                 ; Untyped                     ;
; G1_LOW                        ; 1                 ; Untyped                     ;
; G2_LOW                        ; 1                 ; Untyped                     ;
; G3_LOW                        ; 1                 ; Untyped                     ;
; E0_LOW                        ; 1                 ; Untyped                     ;
; E1_LOW                        ; 1                 ; Untyped                     ;
; E2_LOW                        ; 1                 ; Untyped                     ;
; E3_LOW                        ; 1                 ; Untyped                     ;
; L0_INITIAL                    ; 1                 ; Untyped                     ;
; L1_INITIAL                    ; 1                 ; Untyped                     ;
; G0_INITIAL                    ; 1                 ; Untyped                     ;
; G1_INITIAL                    ; 1                 ; Untyped                     ;
; G2_INITIAL                    ; 1                 ; Untyped                     ;
; G3_INITIAL                    ; 1                 ; Untyped                     ;
; E0_INITIAL                    ; 1                 ; Untyped                     ;
; E1_INITIAL                    ; 1                 ; Untyped                     ;
; E2_INITIAL                    ; 1                 ; Untyped                     ;
; E3_INITIAL                    ; 1                 ; Untyped                     ;
; L0_MODE                       ; BYPASS            ; Untyped                     ;
; L1_MODE                       ; BYPASS            ; Untyped                     ;
; G0_MODE                       ; BYPASS            ; Untyped                     ;
; G1_MODE                       ; BYPASS            ; Untyped                     ;
; G2_MODE                       ; BYPASS            ; Untyped                     ;
; G3_MODE                       ; BYPASS            ; Untyped                     ;
; E0_MODE                       ; BYPASS            ; Untyped                     ;
; E1_MODE                       ; BYPASS            ; Untyped                     ;
; E2_MODE                       ; BYPASS            ; Untyped                     ;
; E3_MODE                       ; BYPASS            ; Untyped                     ;
; L0_PH                         ; 0                 ; Untyped                     ;
; L1_PH                         ; 0                 ; Untyped                     ;
; G0_PH                         ; 0                 ; Untyped                     ;
; G1_PH                         ; 0                 ; Untyped                     ;
; G2_PH                         ; 0                 ; Untyped                     ;
; G3_PH                         ; 0                 ; Untyped                     ;
; E0_PH                         ; 0                 ; Untyped                     ;
; E1_PH                         ; 0                 ; Untyped                     ;
; E2_PH                         ; 0                 ; Untyped                     ;
; E3_PH                         ; 0                 ; Untyped                     ;
; M_PH                          ; 0                 ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                     ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                     ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE              ;
+-------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFetch:IFE|altsyncram:inst_memory ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; ROM                  ; Untyped            ;
; WIDTH_A                            ; 32                   ; Signed Integer     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Signed Integer     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; program.mif          ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_7fq3      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                       ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                        ; Signed Integer                                                             ;
; SLD_AUTO_INSTANCE_INDEX ; yes                              ; String                                                                     ;
; SLD_IP_VERSION          ; 1                                ; Signed Integer                                                             ;
; SLD_IP_MINOR_VERSION    ; 3                                ; Signed Integer                                                             ;
; SLD_COMMON_IP_VERSION   ; 0                                ; Signed Integer                                                             ;
; width_word              ; 32                               ; Untyped                                                                    ;
; numwords                ; 1024                             ; Untyped                                                                    ;
; widthad                 ; 10                               ; Untyped                                                                    ;
; shift_count_bits        ; 6                                ; Untyped                                                                    ;
; cvalue                  ; 00000000000000000000000000000000 ; Untyped                                                                    ;
; is_data_in_ram          ; 1                                ; Untyped                                                                    ;
; is_readable             ; 1                                ; Untyped                                                                    ;
; node_name               ; 1768846196                       ; Untyped                                                                    ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMory:MEM|altsyncram:data_memory ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Signed Integer     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Signed Integer     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; dmemory.mif          ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_mhs3      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                       ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                        ; Signed Integer                                                             ;
; SLD_AUTO_INSTANCE_INDEX ; yes                              ; String                                                                     ;
; SLD_IP_VERSION          ; 1                                ; Signed Integer                                                             ;
; SLD_IP_MINOR_VERSION    ; 3                                ; Signed Integer                                                             ;
; SLD_COMMON_IP_VERSION   ; 0                                ; Signed Integer                                                             ;
; width_word              ; 32                               ; Untyped                                                                    ;
; numwords                ; 1024                             ; Untyped                                                                    ;
; widthad                 ; 10                               ; Untyped                                                                    ;
; shift_count_bits        ; 6                                ; Untyped                                                                    ;
; cvalue                  ; 00000000000000000000000000000000 ; Untyped                                                                    ;
; is_data_in_ram          ; 1                                ; Untyped                                                                    ;
; is_readable             ; 1                                ; Untyped                                                                    ;
; node_name               ; 1684108385                       ; Untyped                                                                    ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000100000011000011011100000000100001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll:CLOCKS|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                              ;
+-------------------------------------------+-----------------------------------+
; Name                                      ; Value                             ;
+-------------------------------------------+-----------------------------------+
; Number of entity instances                ; 2                                 ;
; Entity Instance                           ; IFetch:IFE|altsyncram:inst_memory ;
;     -- OPERATION_MODE                     ; ROM                               ;
;     -- WIDTH_A                            ; 32                                ;
;     -- NUMWORDS_A                         ; 1024                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                      ;
;     -- WIDTH_B                            ; 1                                 ;
;     -- NUMWORDS_B                         ; 0                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ;
; Entity Instance                           ; MEMory:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                       ;
;     -- WIDTH_A                            ; 32                                ;
;     -- NUMWORDS_A                         ; 1024                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                      ;
;     -- WIDTH_B                            ; 1                                 ;
;     -- NUMWORDS_B                         ; 0                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ;
+-------------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                     ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                               ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------+
; 0              ; inst        ; 32    ; 1024  ; Read/Write ; IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated ;
; 1              ; data        ; 32    ; 1024  ; Read/Write ; MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Feb 24 11:11:54 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_pipe -c mips_pipe
Info: Found 2 design units, including 1 entities, in source file control.vhd
    Info: Found design unit 1: control-behavior
    Info: Found entity 1: control
Info: Found 2 design units, including 1 entities, in source file ex_mem.vhd
    Info: Found design unit 1: ex_mem-behavior
    Info: Found entity 1: ex_mem
Info: Found 2 design units, including 1 entities, in source file execute.vhd
    Info: Found design unit 1: EXEcute-behavior
    Info: Found entity 1: EXEcute
Info: Found 2 design units, including 1 entities, in source file fu.vhd
    Info: Found design unit 1: FU-behav
    Info: Found entity 1: FU
Info: Found 2 design units, including 1 entities, in source file hdu.vhd
    Info: Found design unit 1: HDU-behav
    Info: Found entity 1: HDU
Info: Found 2 design units, including 1 entities, in source file id_ex.vhd
    Info: Found design unit 1: id_ex-behavior
    Info: Found entity 1: id_ex
Info: Found 2 design units, including 1 entities, in source file idecode.vhd
    Info: Found design unit 1: IDecode-behavior
    Info: Found entity 1: IDecode
Info: Found 2 design units, including 1 entities, in source file if_id.vhd
    Info: Found design unit 1: if_id-behavior
    Info: Found entity 1: if_id
Info: Found 2 design units, including 1 entities, in source file ifetch.vhd
    Info: Found design unit 1: Ifetch-behavior
    Info: Found entity 1: IFetch
Info: Found 2 design units, including 1 entities, in source file mem_wb.vhd
    Info: Found design unit 1: mem_wb-behavior
    Info: Found entity 1: mem_wb
Info: Found 2 design units, including 1 entities, in source file memory.vhd
    Info: Found design unit 1: MEMory-behavior
    Info: Found entity 1: MEMory
Info: Found 2 design units, including 1 entities, in source file mips_pipe.vhd
    Info: Found design unit 1: MIPS_pipe-structure
    Info: Found entity 1: MIPS_pipe
Info: Found 2 design units, including 1 entities, in source file writeback.vhd
    Info: Found design unit 1: WriteBack-behavior
    Info: Found entity 1: WriteBack
Info: Found 2 design units, including 1 entities, in source file pll.vhd
    Info: Found design unit 1: pll-SYN
    Info: Found entity 1: pll
Info: Elaborating entity "mips_pipe" for the top level hierarchy
Info: Elaborating entity "pll" for hierarchy "pll:CLOCKS"
Info: Elaborating entity "altpll" for hierarchy "pll:CLOCKS|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:CLOCKS|altpll:altpll_component"
Info: Instantiated megafunction "pll:CLOCKS|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "5"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "5"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "4"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "IFetch" for hierarchy "IFetch:IFE"
Info: Elaborating entity "altsyncram" for hierarchy "IFetch:IFE|altsyncram:inst_memory"
Info: Elaborated megafunction instantiation "IFetch:IFE|altsyncram:inst_memory"
Info: Instantiated megafunction "IFetch:IFE|altsyncram:inst_memory" with the following parameter:
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "program.mif"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "0"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=inst"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7fq3.tdf
    Info: Found entity 1: altsyncram_7fq3
Info: Elaborating entity "altsyncram_7fq3" for hierarchy "IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pot2.tdf
    Info: Found entity 1: altsyncram_pot2
Info: Elaborating entity "altsyncram_pot2" for hierarchy "IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|altsyncram_pot2:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s5f2.tdf
    Info: Found entity 1: altsyncram_s5f2
Info: Elaborating entity "altsyncram_s5f2" for hierarchy "IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|altsyncram_pot2:altsyncram1|altsyncram_s5f2:altsyncram3"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1768846196"
    Info: Parameter "NUMWORDS" = "1024"
    Info: Parameter "SHIFT_COUNT_BITS" = "6"
    Info: Parameter "WIDTH_WORD" = "32"
    Info: Parameter "WIDTHAD" = "10"
Info: Elaborating entity "sld_rom_sr" for hierarchy "IFetch:IFE|altsyncram:inst_memory|altsyncram_7fq3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "if_id" for hierarchy "if_id:IFID"
Info: Elaborating entity "IDecode" for hierarchy "IDecode:ID"
Info: Elaborating entity "id_ex" for hierarchy "id_ex:IDEX"
Info: Elaborating entity "control" for hierarchy "control:CTL"
Info: Elaborating entity "EXEcute" for hierarchy "EXEcute:EXE"
Info: Elaborating entity "ex_mem" for hierarchy "ex_mem:EXMEM"
Info: Elaborating entity "MEMory" for hierarchy "MEMory:MEM"
Info: Elaborating entity "altsyncram" for hierarchy "MEMory:MEM|altsyncram:data_memory"
Info: Elaborated megafunction instantiation "MEMory:MEM|altsyncram:data_memory"
Info: Instantiated megafunction "MEMory:MEM|altsyncram:data_memory" with the following parameter:
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "dmemory.mif"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "0"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=data"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mhs3.tdf
    Info: Found entity 1: altsyncram_mhs3
Info: Elaborating entity "altsyncram_mhs3" for hierarchy "MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k1v2.tdf
    Info: Found entity 1: altsyncram_k1v2
Info: Elaborating entity "altsyncram_k1v2" for hierarchy "MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|altsyncram_k1v2:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_66f2.tdf
    Info: Found entity 1: altsyncram_66f2
Info: Elaborating entity "altsyncram_66f2" for hierarchy "MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|altsyncram_k1v2:altsyncram1|altsyncram_66f2:altsyncram3"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1684108385"
    Info: Parameter "NUMWORDS" = "1024"
    Info: Parameter "SHIFT_COUNT_BITS" = "6"
    Info: Parameter "WIDTH_WORD" = "32"
    Info: Parameter "WIDTHAD" = "10"
Info: Elaborating entity "sld_rom_sr" for hierarchy "MEMory:MEM|altsyncram:data_memory|altsyncram_mhs3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "mem_wb" for hierarchy "mem_wb:MEMWB"
Info: Elaborating entity "WriteBack" for hierarchy "WriteBack:WB"
Info: Elaborating entity "FU" for hierarchy "FU:FWD"
Info: Elaborating entity "HDU" for hierarchy "HDU:HAZ"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC[0]" is stuck at GND
    Warning (13410): Pin "PC[1]" is stuck at GND
Info: Implemented 4313 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 198 output pins
    Info: Implemented 4044 logic cells
    Info: Implemented 64 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 272 megabytes
    Info: Processing ended: Wed Feb 24 11:12:21 2021
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:27


