// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Pipeline_21(
  input         clock,
  input         reset,
  input         io_in_valid,
  input  [7:0]  io_in_bits_errCode,
  input  [63:0] io_in_bits_addr,
  input         io_out_ready,
  output        io_out_valid,
  output [7:0]  io_out_bits_errCode,
  output [63:0] io_out_bits_addr
);

  wire        _stages_1_io_enq_ready;
  wire        _stages_0_io_deq_valid;
  wire [7:0]  _stages_0_io_deq_bits_errCode;
  wire [63:0] _stages_0_io_deq_bits_addr;
  Queue1_EccInfo stages_0 (
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (/* unused */),
    .io_enq_valid        (io_in_valid),
    .io_enq_bits_errCode (io_in_bits_errCode),
    .io_enq_bits_addr    (io_in_bits_addr),
    .io_deq_ready        (_stages_1_io_enq_ready),
    .io_deq_valid        (_stages_0_io_deq_valid),
    .io_deq_bits_errCode (_stages_0_io_deq_bits_errCode),
    .io_deq_bits_addr    (_stages_0_io_deq_bits_addr)
  );
  Queue1_EccInfo stages_1 (
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_stages_1_io_enq_ready),
    .io_enq_valid        (_stages_0_io_deq_valid),
    .io_enq_bits_errCode (_stages_0_io_deq_bits_errCode),
    .io_enq_bits_addr    (_stages_0_io_deq_bits_addr),
    .io_deq_ready        (io_out_ready),
    .io_deq_valid        (io_out_valid),
    .io_deq_bits_errCode (io_out_bits_errCode),
    .io_deq_bits_addr    (io_out_bits_addr)
  );
endmodule

