# vllm-spark-omni-q36:v1
# Source-built vLLM HEAD targeting GB10 / sm_120 / DGX Spark
#
# Strategy:
#   FROM AWQ base — already has CUDA 13.2 toolkit, PyTorch nightly cu130,
#                   modelopt patches baked in, and a working sm_120 kernel build chain.
#   Then:
#     1. Add ccache (huge speedup on rebuilds)
#     2. Clone vLLM HEAD
#     3. python use_existing_torch.py  (tell vLLM to keep OUR torch nightly cu130)
#     4. Install build deps from requirements/build/cuda.txt (not build.txt)
#     5. Compile with TORCH_CUDA_ARCH_LIST="12.0+PTX" (sm_120 + PTX → driver JITs to sm_121a)
#     6. uv pip install --no-build-isolation .   (preserves torch + flashinfer)
#     7. Upgrade flashinfer to 0.6.8 (sm_120 NVFP4 KV decode kernels)
#     8. Apply registry patch for Qwen3_5MoeForCausalLM
#
# Build time on Spark: 45-75 min clean / much faster on rebuilds via ccache
# Build env: MAX_JOBS=14, NVCC_THREADS=2 (sweet spot for 121GB/20-core)
#
# Known runtime gotchas (NOT build issues):
#   - #39761: NVFP4 decode "illegal instruction" → workaround --enforce-eager
#   - #30163: Triton bundled ptxas may lack sm_121a → symlink fix at runtime if needed
#
# Build:  docker build -t vllm-spark-omni-q36:v1 -f Dockerfile .
# Push:   docker tag vllm-spark-omni-q36:v1 ghcr.io/aeon-7/vllm-spark-omni-q36:v1 && \
#         docker push ghcr.io/aeon-7/vllm-spark-omni-q36:v1

ARG BASE_IMAGE=ghcr.io/aeon-7/vllm-spark-omni-q36:v1.2
FROM ${BASE_IMAGE}

# Build extras
RUN apt-get update && apt-get install -y --no-install-recommends \
      ccache \
 && rm -rf /var/lib/apt/lists/*

# Build env — preserves PyTorch nightly cu130, targets sm_120 (PTX → JITs to sm_121a)
ENV PIP_NO_CACHE_DIR=1 \
    UV_SYSTEM_PYTHON=1 \
    TORCH_CUDA_ARCH_LIST="12.0+PTX" \
    MAX_JOBS=14 \
    NVCC_THREADS=2 \
    CMAKE_BUILD_PARALLEL_LEVEL=14 \
    CCACHE_DIR=/root/.ccache \
    USE_CCACHE=1 \
    CUDA_HOME=/usr/local/cuda \
    PATH=/usr/local/cuda/bin:$PATH \
    VLLM_TEST_FORCE_FP8_MARLIN=1
    # VLLM_TEST_FORCE_FP8_MARLIN=1 baked in as default — defensive pin for the
    # NVFP4 MoE backend on Qwen3.6-style 256-expert × 512-intermediate shapes.
    # As of 2026-04-21, every non-Marlin NVFP4 MoE backend (FLASHINFER_TRTLLM,
    # FLASHINFER_CUTEDSL{,_BATCHED}, FLASHINFER_CUTLASS, VLLM_CUTLASS) rejects
    # our shape in is_supported_config(); auto-selector arrives at MARLIN anyway.
    # The env is redundant on this build but defends against future vLLM releases
    # that add a half-broken backend the auto-selector would pick.
    # NOTE: the LINEAR NVFP4 path is unaffected — it uses FlashInferCutlassNvFp4Linear
    # (native FP4 tensor cores on SM121, autotuned at boot). Only MoE falls back.

# Pre-build snapshot
RUN python3 -c "import torch; print(f'torch={torch.__version__} CUDA={torch.version.cuda}')" && \
    nvcc --version | tail -1 && \
    ccache --version | head -1

# Clone current upstream vLLM, then apply the rebased DFlash SWA/KV-sharing patch.
# VLLM_REF is pinned to the current main commit validated when this branch was cut.
ARG VLLM_REPO=https://github.com/vllm-project/vllm.git
ARG VLLM_REF=9bbf42be266f88a4fabc65a0c3336edc442821cf
COPY patches/vllm-dflash-current.patch /opt/patches/vllm-dflash-current.patch
COPY patches/vllm-dflash-current.meta /opt/patches/vllm-dflash-current.meta
RUN git clone ${VLLM_REPO} /workspace/vllm-src && \
    cd /workspace/vllm-src && \
    git checkout ${VLLM_REF} && \
    git apply /opt/patches/vllm-dflash-current.patch

WORKDIR /workspace/vllm-src

# Tell vLLM to use OUR pre-installed PyTorch (not download/replace it)
RUN python3 use_existing_torch.py

# Install build deps (CUDA-specific build requirements)
RUN uv pip install --system -r requirements/build.txt 2>/dev/null || \
    uv pip install --system -r requirements/build/cuda.txt
# THE BUILD — single-arch sm_120 build via --no-build-isolation (preserves torch + flashinfer)
# Capture build log to /tmp/vllm-build.log inside image for post-mortem if needed
RUN uv pip install --system --no-build-isolation --no-deps . 2>&1 | tee /tmp/vllm-build.log | tail -100

# Runtime dependency expected by current upstream vLLM; base v1.2 image carries 0.14.0.1.
RUN uv pip install --system --no-deps "compressed-tensors==0.17.0"

# FlashInfer 0.6.8 (sm_120 NVFP4 KV decode)
RUN uv pip install --system --no-deps \
      "flashinfer-python>=0.6.8,<0.7" \
      "flashinfer-cubin>=0.6.8,<0.7" \
 && uv pip uninstall --system flashinfer-jit-cache 2>/dev/null || true

# Reset WORKDIR away from source tree, then nuke source.
# Without this, `import vllm` resolves to /workspace/vllm-src/vllm/ (no compiled .so → fails)
# instead of the installed /usr/local/lib/python3.12/dist-packages/vllm/.
WORKDIR /
RUN rm -rf /workspace/vllm-src

# Registry patch — Qwen3_5MoeForCausalLM (needed until upstream lands #36289/#36607/#36850 equivalent)
COPY patches/register_qwen3_5_text.py /opt/patches/
RUN python3 /opt/patches/register_qwen3_5_text.py

# Optional-import patch for vllm._C_stable_libtorch
# HEAD vLLM's _C_stable_libtorch.abi3.so depends on SM100-only kernels (mxfp4_experts_quant,
# silu_and_mul_mxfp4_experts_quant) for gpt-oss MXFP4 MoE. These don't exist on sm_120/sm_121a
# (GB10/DGX Spark), so the .so fails to load. cuda.py does an unconditional import at init,
# which cascades into vLLM being unusable. This wraps the import in RTLD_LAZY so the
# undefined MXFP4 symbols are tolerated until first call (never happens for Qwen3.6 NVFP4).
COPY patches/patch_cuda_optional_import.py /opt/patches/
RUN python3 /opt/patches/patch_cuda_optional_import.py

# KV-cache hybrid-attention patches
# Qwen3.6 has 30 linear_attention + 10 full_attention layers. Multiple sites in vLLM HEAD
# crash on None block_size for Mamba groups. Root-cause fix: default mamba_block_size to
# cache_config.block_size (typically 16) at MambaSpec construction; plus None-safe guards
# at downstream min()/cdiv() sites.
COPY patches/patch_kv_cache_utils.py /opt/patches/
RUN python3 /opt/patches/patch_kv_cache_utils.py

# M-RoPE text-only fallback patch
# Qwen3.6 declares M-RoPE in config but no model class in vLLM HEAD implements the
# SupportsMRoPE protocol. For text-only inference, M-RoPE positions are trivial
# (T=arange, H=W=0). This patch adds an inline fallback when the model doesn't
# implement the protocol.
COPY patches/patch_mrope_text_fallback.py /opt/patches/
RUN python3 /opt/patches/patch_mrope_text_fallback.py

# CUDA graph capture-size alignment patch (SM121 stability)
# vLLM gates the spec-decode capture-size alignment filter to cudagraph_mode=FULL only;
# default PIECEWISE silently skips it. Result: capture sizes [1,2,4,8,16,24,32,40,...]
# contain non-multiples of (1+spec_tokens), causing cudaErrorIllegalAddress on
# partial-acceptance decode steps. This patch removes the FULL-only gate so PIECEWISE
# mode also gets aligned capture sizes. Without this, users would need to pass
# --compilation-config '{"cudagraph_capture_sizes":[16,32,48,...]}' manually.
COPY patches/patch_cudagraph_align.py /opt/patches/
RUN python3 /opt/patches/patch_cudagraph_align.py

# Verification — must pass; image is unusable otherwise
# Note: cannot test `import vllm._C` here — libcuda.so.1 is driver lib, only present
# at runtime when nvidia-container-runtime mounts it via --gpus all
RUN python3 -c "import vllm, flashinfer, torch; print(f'POST vLLM={vllm.__version__}'); print(f'POST flashinfer={flashinfer.__version__}'); print(f'POST torch={torch.__version__} CUDA={torch.version.cuda}')" && \
    python3 -c "from vllm.model_executor.models.registry import _TEXT_GENERATION_MODELS as T; assert 'Qwen3_5MoeForCausalLM' in T, 'registry patch not applied to dist-packages'; print('Qwen3_5MoeForCausalLM ->', T['Qwen3_5MoeForCausalLM'])" && \
    ls /usr/local/lib/python3.12/dist-packages/vllm/_C.abi3.so && \
    echo 'image OK — vllm._C will load at runtime when --gpus all mounts libcuda.so.1'

# Runtime hint: if NVFP4 decode hits 'illegal instruction', add --enforce-eager (issue #39761)
LABEL org.opencontainers.image.title="vllm-spark-omni-q36" \
      org.opencontainers.image.description="Source-built vLLM HEAD for GB10/sm_120 + DFlash + flashinfer 0.6.8 + Qwen3.6 text-only registry fix" \
      org.opencontainers.image.source="https://github.com/aeon-7/Qwen3.6-NVFP4-DFlash" \
      org.opencontainers.image.base.name="ghcr.io/aeon-7/vllm-spark-omni-q36:v1.2" \
      org.opencontainers.image.vllm.base_ref="9bbf42be266f88a4fabc65a0c3336edc442821cf" \
      org.opencontainers.image.vllm.dflash_patch_head="f3eafc857eee03b25fcc7698634a981f4301d924" \
      org.opencontainers.image.vllm.dflash_source_pr="https://github.com/vllm-project/vllm/pull/40898" \
      vllm.compute_capability="sm_120+PTX" \
      vllm.target_hardware="DGX Spark / GB10 / sm_121a"
