module mux2X1_tb;
  reg [1:0]in;
  reg sel;
  wire out;
  
  mux2X1 uut(
    .in(in),
    .sel(sel),
    .out(out)
  );
  
  initial
    begin 
      $dumpfile("mux2X1.vcd");
      $dumpvars(0,mux2X1_tb);
      
      sel=1;
      in=2'b00; #10;
      in=2'b01; #10;
      in=2'b10; #10;
      in=2'b11; #10;
      
      
      
      sel=0;
      in=2'b00; #10;
      in=2'b01; #10;
      in=2'b10; #10;
      in=2'b11; #10;
    end
  
  
endmodule