<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4460" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4460{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4460{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4460{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4460{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_4460{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4460{left:69px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_4460{left:69px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t8_4460{left:69px;bottom:1027px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#t9_4460{left:69px;bottom:1010px;letter-spacing:-0.16px;word-spacing:-1.06px;}
#ta_4460{left:69px;bottom:993px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#tb_4460{left:69px;bottom:976px;letter-spacing:-0.16px;word-spacing:-0.73px;}
#tc_4460{left:69px;bottom:959px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_4460{left:69px;bottom:936px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_4460{left:69px;bottom:920px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_4460{left:69px;bottom:903px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tg_4460{left:69px;bottom:880px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#th_4460{left:69px;bottom:863px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ti_4460{left:69px;bottom:846px;letter-spacing:-0.19px;word-spacing:-0.56px;}
#tj_4460{left:69px;bottom:830px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tk_4460{left:69px;bottom:761px;letter-spacing:0.16px;}
#tl_4460{left:150px;bottom:761px;letter-spacing:0.2px;word-spacing:-0.01px;}
#tm_4460{left:69px;bottom:738px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tn_4460{left:69px;bottom:721px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_4460{left:69px;bottom:704px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tp_4460{left:69px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_4460{left:69px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tr_4460{left:69px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_4460{left:69px;bottom:631px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tt_4460{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_4460{left:69px;bottom:546px;letter-spacing:0.16px;}
#tv_4460{left:150px;bottom:546px;letter-spacing:0.21px;word-spacing:-0.02px;}
#tw_4460{left:149px;bottom:520px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tx_4460{left:69px;bottom:461px;letter-spacing:0.13px;}
#ty_4460{left:151px;bottom:461px;letter-spacing:0.16px;word-spacing:0.01px;}
#tz_4460{left:69px;bottom:438px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_4460{left:69px;bottom:422px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t11_4460{left:69px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_4460{left:69px;bottom:388px;letter-spacing:-0.13px;}
#t13_4460{left:101px;bottom:395px;}
#t14_4460{left:116px;bottom:388px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t15_4460{left:69px;bottom:365px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t16_4460{left:69px;bottom:339px;}
#t17_4460{left:95px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t18_4460{left:95px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t19_4460{left:95px;bottom:309px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1a_4460{left:69px;bottom:282px;}
#t1b_4460{left:95px;bottom:286px;letter-spacing:-0.13px;word-spacing:-1.35px;}
#t1c_4460{left:95px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1d_4460{left:69px;bottom:242px;}
#t1e_4460{left:95px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_4460{left:95px;bottom:229px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1g_4460{left:69px;bottom:203px;}
#t1h_4460{left:95px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_4460{left:95px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1j_4460{left:69px;bottom:163px;}
#t1k_4460{left:95px;bottom:166px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1l_4460{left:95px;bottom:142px;}
#t1m_4460{left:121px;bottom:142px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t1n_4460{left:121px;bottom:125px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1o_4460{left:360px;bottom:132px;}
#t1p_4460{left:376px;bottom:125px;letter-spacing:-0.16px;word-spacing:-0.43px;}

.s1_4460{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4460{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4460{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4460{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4460{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4460{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4460{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4460" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4460Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4460" style="-webkit-user-select: none;"><object width="935" height="1210" data="4460/4460.svg" type="image/svg+xml" id="pdf4460" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4460" class="t s1_4460">39-6 </span><span id="t2_4460" class="t s1_4460">Vol. 3D </span>
<span id="t3_4460" class="t s2_4460">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_4460" class="t s3_4460">39.5.7 </span><span id="t5_4460" class="t s3_4460">Context Tracking </span>
<span id="t6_4460" class="t s4_4460">The ENCLAVECONTEXT field in the SECS is available for use by the VMM to track context information associated </span>
<span id="t7_4460" class="t s4_4460">with that enclave, such as the GPA of the SECS in the context of the appropriate guest. This field is initialized by the </span>
<span id="t8_4460" class="t s4_4460">successful execution of ECREATE and ELD of an SECS page. The value stored in the ENCLAVECONTEXT field will be </span>
<span id="t9_4460" class="t s4_4460">the translation of the target page address produced by paging (GPA in VMMs that have EPTs turned on). VMMs may </span>
<span id="ta_4460" class="t s4_4460">override this default value by calling the ENCLV[ESETCONTEXT] instruction, which allows the VMM to store an arbi- </span>
<span id="tb_4460" class="t s4_4460">trary 64-bit value in the ENCLAVECONTEXT field. The VMM may later access the ENCLAVECONTEXT field by calling </span>
<span id="tc_4460" class="t s4_4460">ENCLS[ERDINFO] on any member page of the enclave, including the SECS. </span>
<span id="td_4460" class="t s4_4460">For nested virtualization cases, the lowest level VMM can make SGX oversubscription instructions higher level </span>
<span id="te_4460" class="t s4_4460">guest VMMs. In that case the lower level VMM can simply inject #GP to higher level VMMs when attempting to </span>
<span id="tf_4460" class="t s4_4460">execute these instructions. </span>
<span id="tg_4460" class="t s4_4460">However, if VMMs expose SGX oversubscription instructions to higher level VMMs, then VMMs have to use </span>
<span id="th_4460" class="t s4_4460">ENCLV[ESETCONTEXT] instruction to properly manage the ENCLAVECONTEXT field of SECS during paging opera- </span>
<span id="ti_4460" class="t s4_4460">tions. That may involve emulating ECREATE, ELD, ESETCONTEXT, and ERDINFO instructions apart from managing </span>
<span id="tj_4460" class="t s4_4460">ENCLAVECONTEXT values. </span>
<span id="tk_4460" class="t s5_4460">39.6 </span><span id="tl_4460" class="t s5_4460">INTEL® SGX INTERACTIONS WITH ARCHITECTURALLY-VISIBLE EVENTS </span>
<span id="tm_4460" class="t s4_4460">All architecturally visible events (exceptions, interrupts, SMI, NMI, INIT, VM exit) can be detected while inside an </span>
<span id="tn_4460" class="t s4_4460">enclave and will cause an asynchronous enclave exit if they are not blocked. Additionally, INT3, and the SignalTX- </span>
<span id="to_4460" class="t s4_4460">TMsg[SENTER] (i.e., GETSEC[SENTER]’s rendezvous event message) events also cause asynchronous enclave </span>
<span id="tp_4460" class="t s4_4460">exits. Note that SignalTXTMsg[SEXIT] (i.e., GETSEC[SEXIT]’s teardown message) does not cause an AEX. </span>
<span id="tq_4460" class="t s4_4460">On an AEX, information about the event causing the AEX is stored in the SSA (see Section 37.4 for details of AEX). </span>
<span id="tr_4460" class="t s4_4460">The information stored in the SSA only describes the first event that triggered the AEX. If parsing/delivery of the </span>
<span id="ts_4460" class="t s4_4460">first event results in detection of further events (e.g., VM exit, double fault, etc.), then the event information in the </span>
<span id="tt_4460" class="t s4_4460">SSA is not updated to reflect these subsequently detected events. </span>
<span id="tu_4460" class="t s5_4460">39.7 </span><span id="tv_4460" class="t s5_4460">INTERACTIONS WITH THE PROCESSOR EXTENDED STATE AND </span>
<span id="tw_4460" class="t s5_4460">MISCELLANEOUS STATE </span>
<span id="tx_4460" class="t s3_4460">39.7.1 </span><span id="ty_4460" class="t s3_4460">Requirements and Architecture Overview </span>
<span id="tz_4460" class="t s4_4460">Processor extended states are the ISA features that are enabled by the settings of CR4.OSXSAVE and the XCR0 </span>
<span id="t10_4460" class="t s4_4460">register. Processor extended states are normally saved/restored by software via XSAVE/XRSTOR instructions. </span>
<span id="t11_4460" class="t s4_4460">Details of discovery of processor extended states and management of these states are described in Chapter 13 of </span>
<span id="t12_4460" class="t s4_4460">Intel </span>
<span id="t13_4460" class="t s6_4460">® </span>
<span id="t14_4460" class="t s4_4460">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="t15_4460" class="t s4_4460">Additionally, the following requirements apply to Intel SGX: </span>
<span id="t16_4460" class="t s7_4460">• </span><span id="t17_4460" class="t s4_4460">On an AEX, the Intel SGX architecture must protect the processor extended state and miscellaneous state by </span>
<span id="t18_4460" class="t s4_4460">saving them in the enclave’s state-save area (SSA), and clear the secrets from the processor extended state </span>
<span id="t19_4460" class="t s4_4460">that is used by an enclave. </span>
<span id="t1a_4460" class="t s7_4460">• </span><span id="t1b_4460" class="t s4_4460">Intel SGX architecture must verify that the SSA frame size is large enough to contain all the processor extended </span>
<span id="t1c_4460" class="t s4_4460">states and miscellaneous state used by the enclave. </span>
<span id="t1d_4460" class="t s7_4460">• </span><span id="t1e_4460" class="t s4_4460">Intel SGX architecture must ensure that enclaves can only use processor extended state that is enabled by </span>
<span id="t1f_4460" class="t s4_4460">system software in XCR0. </span>
<span id="t1g_4460" class="t s7_4460">• </span><span id="t1h_4460" class="t s4_4460">Enclave software should be able to discover only those processor extended state and miscellaneous state for </span>
<span id="t1i_4460" class="t s4_4460">which such protection is enabled. </span>
<span id="t1j_4460" class="t s7_4460">• </span><span id="t1k_4460" class="t s4_4460">The processor extended states that are enabled inside the enclave must be approved by the enclave developer: </span>
<span id="t1l_4460" class="t s4_4460">— </span><span id="t1m_4460" class="t s4_4460">Certain processor extended state (e.g., Memory Protection Extensions, see Appendix E, “Intel® Memory </span>
<span id="t1n_4460" class="t s4_4460">Protection Extensions,” of the Intel </span>
<span id="t1o_4460" class="t s6_4460">® </span>
<span id="t1p_4460" class="t s4_4460">64 and IA-32 Architectures Software Developer’s Manual, Volume 1) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
