<profile>

<section name = "Vitis HLS Report for 'mat_mul'" level="0">
<item name = "Date">Tue May  6 19:38:00 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">hls_test</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.922 ns, 0.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">37, 37, 0.123 us, 0.123 us, 36, 36, loop auto-rewind stp (delay=4 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3">35, 35, 5, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 290, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 6, 366, 138, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 153, -</column>
<column name="Register">-, -, 526, 128, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="mul_32s_32s_32_2_1_U1">mul_32s_32s_32_2_1, 0, 3, 165, 49, 0</column>
<column name="mul_32s_32s_32_2_1_U2">mul_32s_32s_32_2_1, 0, 3, 165, 49, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln10_1_fu_421_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln10_fu_275_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln14_1_fu_323_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln14_2_fu_342_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln14_3_fu_384_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln14_fu_494_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln16_fu_313_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln9_1_fu_415_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln9_fu_235_p2">+, 0, 0, 10, 3, 1</column>
<column name="k_fu_395_p2">+, 0, 0, 10, 3, 2</column>
<column name="sum_fu_498_p2">+, 0, 0, 32, 32, 32</column>
<column name="ap_condition_159">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_252">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_519">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_526">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln10_fu_435_p2">icmp, 0, 0, 12, 5, 4</column>
<column name="icmp_ln9_fu_441_p2">icmp, 0, 0, 12, 5, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln9_fu_257_p2">or, 0, 0, 2, 1, 1</column>
<column name="i_fu_263_p3">select, 0, 0, 3, 1, 3</column>
<column name="j_fu_293_p3">select, 0, 0, 3, 1, 3</column>
<column name="k_mid2_fu_281_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln10_1_fu_427_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln9_1_fu_249_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln9_2_fu_475_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln9_fu_241_p3">select, 0, 0, 3, 1, 1</column>
<column name="sum_mid2_fu_483_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln12_fu_409_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln108_phi_fu_164_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln127_phi_fu_175_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i2_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar_flatten131_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten3_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_j4_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_k5_load">9, 2, 3, 6</column>
<column name="i2_fu_78">9, 2, 3, 6</column>
<column name="icmp_ln108_reg_161">9, 2, 1, 2</column>
<column name="indvar_flatten131_fu_74">9, 2, 5, 10</column>
<column name="indvar_flatten3_fu_82">9, 2, 5, 10</column>
<column name="j4_fu_86">9, 2, 3, 6</column>
<column name="k5_fu_90">9, 2, 3, 6</column>
<column name="out_r_WEN_A_local">9, 2, 4, 8</column>
<column name="sum6_fu_94">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln16_reg_557">4, 0, 4, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="i2_fu_78">3, 0, 3, 0</column>
<column name="icmp_ln108_reg_161">1, 0, 1, 0</column>
<column name="icmp_ln10_reg_591">1, 0, 1, 0</column>
<column name="icmp_ln9_reg_596">1, 0, 1, 0</column>
<column name="in1_load_1_reg_610">32, 0, 32, 0</column>
<column name="in1_load_reg_600">32, 0, 32, 0</column>
<column name="in2_load_1_reg_615">32, 0, 32, 0</column>
<column name="in2_load_reg_605">32, 0, 32, 0</column>
<column name="indvar_flatten131_fu_74">5, 0, 5, 0</column>
<column name="indvar_flatten3_fu_82">5, 0, 5, 0</column>
<column name="j4_fu_86">3, 0, 3, 0</column>
<column name="k5_fu_90">3, 0, 3, 0</column>
<column name="mul_ln14_1_reg_625">32, 0, 32, 0</column>
<column name="mul_ln14_reg_620">32, 0, 32, 0</column>
<column name="or_ln9_reg_552">1, 0, 1, 0</column>
<column name="sum6_fu_94">32, 0, 32, 0</column>
<column name="tmp_5_reg_582">1, 0, 1, 0</column>
<column name="xor_ln12_reg_586">1, 0, 1, 0</column>
<column name="add_ln16_reg_557">64, 32, 4, 0</column>
<column name="icmp_ln108_reg_161">64, 32, 1, 0</column>
<column name="or_ln9_reg_552">64, 32, 1, 0</column>
<column name="tmp_5_reg_582">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, mat_mul, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, mat_mul, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, mat_mul, return value</column>
<column name="in1_Addr_A">out, 32, bram, in1, array</column>
<column name="in1_EN_A">out, 1, bram, in1, array</column>
<column name="in1_WEN_A">out, 4, bram, in1, array</column>
<column name="in1_Din_A">out, 32, bram, in1, array</column>
<column name="in1_Dout_A">in, 32, bram, in1, array</column>
<column name="in1_Clk_A">out, 1, bram, in1, array</column>
<column name="in1_Rst_A">out, 1, bram, in1, array</column>
<column name="in1_Addr_B">out, 32, bram, in1, array</column>
<column name="in1_EN_B">out, 1, bram, in1, array</column>
<column name="in1_WEN_B">out, 4, bram, in1, array</column>
<column name="in1_Din_B">out, 32, bram, in1, array</column>
<column name="in1_Dout_B">in, 32, bram, in1, array</column>
<column name="in1_Clk_B">out, 1, bram, in1, array</column>
<column name="in1_Rst_B">out, 1, bram, in1, array</column>
<column name="in2_Addr_A">out, 32, bram, in2, array</column>
<column name="in2_EN_A">out, 1, bram, in2, array</column>
<column name="in2_WEN_A">out, 4, bram, in2, array</column>
<column name="in2_Din_A">out, 32, bram, in2, array</column>
<column name="in2_Dout_A">in, 32, bram, in2, array</column>
<column name="in2_Clk_A">out, 1, bram, in2, array</column>
<column name="in2_Rst_A">out, 1, bram, in2, array</column>
<column name="in2_Addr_B">out, 32, bram, in2, array</column>
<column name="in2_EN_B">out, 1, bram, in2, array</column>
<column name="in2_WEN_B">out, 4, bram, in2, array</column>
<column name="in2_Din_B">out, 32, bram, in2, array</column>
<column name="in2_Dout_B">in, 32, bram, in2, array</column>
<column name="in2_Clk_B">out, 1, bram, in2, array</column>
<column name="in2_Rst_B">out, 1, bram, in2, array</column>
<column name="out_r_Addr_A">out, 32, bram, out_r, array</column>
<column name="out_r_EN_A">out, 1, bram, out_r, array</column>
<column name="out_r_WEN_A">out, 4, bram, out_r, array</column>
<column name="out_r_Din_A">out, 32, bram, out_r, array</column>
<column name="out_r_Dout_A">in, 32, bram, out_r, array</column>
<column name="out_r_Clk_A">out, 1, bram, out_r, array</column>
<column name="out_r_Rst_A">out, 1, bram, out_r, array</column>
</table>
</item>
</section>
</profile>
