C:\FPGAtools\Synopsys\fpga_H2013031\bin64\c_hdl.exe  -osyn  C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synwork\ladder_fpga_compiler.srs  -top  ladder_fpga  -hdlloga  C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srr  -encrypt  -vhdl  -prodtype  synplify_pro  -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac  -nram -divnmod  -encrypt  -pro  -dmgen  C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\dm  -lite -ll 2000   -ui -fid2 -ram -sharing off  -autosm -ignore_undefined_lib  -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ddr_out.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\header_star_ssdU.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\br_cell_1clk.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\comptage_temperature.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40MHz_switchover_cycloneIII.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ir_cell.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mux_2_1.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mux_tdo.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_avec_pulse.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\identificateur_8bits.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\filtre_latchup.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_latchup.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_latchup_general.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\signaux_hybrides.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\gestion_hybrides_v4.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo8x256_cycloneIII.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo21x32_cycloneIII.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\date_stamp.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\shiftreg.vhd -verilog  -prodtype  synplify_pro  -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac  -nram -divnmod  -I C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\extra_input  -I C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\extra_input  -I C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\  -I C:\FPGAtools\Synopsys\fpga_H2013031\lib  -v2001  -devicelib  C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\altera.v  -devicelib  C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\cycloneiii.v  -devicelib  C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v  -devicelib  C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_lpm.v  -devicelib  C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_primitives.v  -encrypt  -pro  -dmgen  C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\dm  -ll 2000   -ui -fid2 -ram -sharing off  -autosm -lib work C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v
rc:0 success:1
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synwork\ladder_fpga_compiler.srs|o|1401372667|93457
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srr|o|1401372667|55673
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ddr_out.vhd|i|1398287850|4148
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\header_star_ssdU.vhd|i|1395962210|8067
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\br_cell_1clk.vhd|i|1395962210|2288
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd|i|1395962210|2320
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd|i|1398183816|6886
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\comptage_temperature.vhd|i|1395962210|2434
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd|i|1395962210|2871
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40MHz_switchover_cycloneIII.vhd|i|1395962211|22431
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd|i|1395962210|2774
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ir_cell.vhd|i|1395962210|2183
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mux_2_1.vhd|i|1395962211|1088
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mux_tdo.vhd|i|1395962211|4433
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd|i|1395962211|13642
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd|i|1395962210|3146
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd|i|1395962210|3356
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_avec_pulse.vhd|i|1395962210|3350
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\identificateur_8bits.vhd|i|1395962210|2964
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\filtre_latchup.vhd|i|1395962210|3115
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_latchup.vhd|i|1395962211|4097
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_latchup_general.vhd|i|1395962211|1616
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd|i|1395962211|4282
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\signaux_hybrides.vhd|i|1395962211|5741
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\gestion_hybrides_v4.vhd|i|1395962210|19363
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo8x256_cycloneIII.vhd|i|1395962211|7901
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo21x32_cycloneIII.vhd|i|1395962211|7916
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\date_stamp.vhd|i|1398289101|222
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd|i|1401372589|143615
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\shiftreg.vhd|i|1395962211|4712
C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\altera.v|i|1361864404|799
C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\cycloneiii.v|i|1361864480|30740
C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v|i|1361864480|196730
C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_lpm.v|i|1361864480|14912
C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_primitives.v|i|1361864480|8315
C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v|i|1395962211|1057
C:\FPGAtools\Synopsys\fpga_H2013031\bin64\c_hdl.exe|i|1361864350|3834368
C:\FPGAtools\Synopsys\fpga_H2013031\bin\c_hdl.exe|i|1361864340|636416
