

================================================================
== Vitis HLS Report for 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7'
================================================================
* Date:           Wed Nov 19 13:55:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        edge_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- thresh_loop_VITIS_LOOP_58_7  |        ?|        ?|         9|          1|          1|     ?|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [edge_detect.cpp:58]   --->   Operation 12 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [edge_detect.cpp:57]   --->   Operation 13 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%low_thresh_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %low_thresh"   --->   Operation 16 'read' 'low_thresh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%high_thresh_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %high_thresh"   --->   Operation 17 'read' 'high_thresh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_img"   --->   Operation 18 'read' 'out_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mul_ln27_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln27"   --->   Operation 19 'read' 'mul_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln27"   --->   Operation 20 'read' 'add_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten19"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln57 = store i31 1, i31 %r" [edge_detect.cpp:57]   --->   Operation 22 'store' 'store_ln57' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln58 = store i31 1, i31 %c" [edge_detect.cpp:58]   --->   Operation 23 'store' 'store_ln58' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body109"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_1 = load i31 %c" [edge_detect.cpp:58]   --->   Operation 25 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i63 %indvar_flatten19" [edge_detect.cpp:57]   --->   Operation 26 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i31 %c_1" [edge_detect.cpp:58]   --->   Operation 28 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln58 = icmp_slt  i32 %zext_ln58_1, i32 %add_ln27_read" [edge_detect.cpp:58]   --->   Operation 29 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln57 = icmp_eq  i63 %indvar_flatten19_load, i63 %mul_ln27_read" [edge_detect.cpp:57]   --->   Operation 30 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.13ns)   --->   "%add_ln57_1 = add i63 %indvar_flatten19_load, i63 1" [edge_detect.cpp:57]   --->   Operation 31 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc136.loopexit, void %for.end138.loopexit.exitStub" [edge_detect.cpp:57]   --->   Operation 32 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [edge_detect.cpp:57]   --->   Operation 33 'load' 'r_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.87ns)   --->   "%add_ln57 = add i31 %r_load, i31 1" [edge_detect.cpp:57]   --->   Operation 34 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.25ns)   --->   "%select_ln57 = select i1 %icmp_ln58, i31 %c_1, i31 1" [edge_detect.cpp:57]   --->   Operation 35 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.25ns)   --->   "%select_ln57_1 = select i1 %icmp_ln58, i31 %r_load, i31 %add_ln57" [edge_detect.cpp:57]   --->   Operation 36 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i31 %select_ln57_1" [edge_detect.cpp:59]   --->   Operation 37 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i31.i10, i31 %select_ln57_1, i10 0" [edge_detect.cpp:59]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_43_cast = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln59, i10 0" [edge_detect.cpp:59]   --->   Operation 39 'bitconcatenate' 'tmp_43_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i31 %select_ln57_1" [edge_detect.cpp:59]   --->   Operation 40 'trunc' 'trunc_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i31.i6, i31 %select_ln57_1, i6 0" [edge_detect.cpp:59]   --->   Operation 41 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_44_cast = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 %trunc_ln59_1, i6 0" [edge_detect.cpp:59]   --->   Operation 42 'bitconcatenate' 'tmp_44_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln59_1 = sub i19 %tmp_43_cast, i19 %tmp_44_cast" [edge_detect.cpp:59]   --->   Operation 43 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %select_ln57" [edge_detect.cpp:58]   --->   Operation 44 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln59_2 = trunc i31 %select_ln57" [edge_detect.cpp:59]   --->   Operation 45 'trunc' 'trunc_ln59_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln59_2 = add i19 %sub_ln59_1, i19 %trunc_ln59_2" [edge_detect.cpp:59]   --->   Operation 46 'add' 'add_ln59_2' <Predicate = (!icmp_ln57)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i19 %add_ln59_2" [edge_detect.cpp:59]   --->   Operation 47 'zext' 'zext_ln59_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%grad_mag_addr = getelementptr i32 %grad_mag, i64 0, i64 %zext_ln59_2" [edge_detect.cpp:59]   --->   Operation 48 'getelementptr' 'grad_mag_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i41 %tmp_s" [edge_detect.cpp:59]   --->   Operation 49 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i37 %tmp_1" [edge_detect.cpp:59]   --->   Operation 50 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.96ns)   --->   "%sub_ln59 = sub i42 %zext_ln59, i42 %zext_ln59_1" [edge_detect.cpp:59]   --->   Operation 51 'sub' 'sub_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i42 %sub_ln59" [edge_detect.cpp:59]   --->   Operation 52 'sext' 'sext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59 = add i64 %zext_ln58, i64 %out_img_read" [edge_detect.cpp:59]   --->   Operation 53 'add' 'add_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln59_1 = add i64 %add_ln59, i64 %sext_ln59" [edge_detect.cpp:59]   --->   Operation 54 'add' 'add_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [2/2] (1.24ns)   --->   "%m = load i19 %grad_mag_addr" [edge_detect.cpp:59]   --->   Operation 55 'load' 'm' <Predicate = (!icmp_ln57)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 518400> <RAM>
ST_2 : Operation 56 [1/1] (0.87ns)   --->   "%add_ln58 = add i31 %select_ln57, i31 1" [edge_detect.cpp:58]   --->   Operation 56 'add' 'add_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln57 = store i63 %add_ln57_1, i63 %indvar_flatten19" [edge_detect.cpp:57]   --->   Operation 57 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln57 = store i31 %select_ln57_1, i31 %r" [edge_detect.cpp:57]   --->   Operation 58 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln58 = store i31 %add_ln58, i31 %c" [edge_detect.cpp:58]   --->   Operation 59 'store' 'store_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body109" [edge_detect.cpp:58]   --->   Operation 60 'br' 'br_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @thresh_loop_VITIS_LOOP_58_7_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [edge_detect.cpp:58]   --->   Operation 62 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (1.24ns)   --->   "%m = load i19 %grad_mag_addr" [edge_detect.cpp:59]   --->   Operation 63 'load' 'm' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 518400> <RAM>
ST_3 : Operation 64 [1/1] (0.88ns)   --->   "%icmp_ln60 = icmp_slt  i32 %m, i32 %high_thresh_read" [edge_detect.cpp:60]   --->   Operation 64 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %if.then, void %if.else" [edge_detect.cpp:60]   --->   Operation 65 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln59_1" [edge_detect.cpp:61]   --->   Operation 66 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.88ns)   --->   "%icmp_ln62 = icmp_slt  i32 %m, i32 %low_thresh_read" [edge_detect.cpp:62]   --->   Operation 67 'icmp' 'icmp_ln62' <Predicate = (icmp_ln60)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln59_1" [edge_detect.cpp:59]   --->   Operation 68 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 69 [1/1] (3.65ns)   --->   "%gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [edge_detect.cpp:61]   --->   Operation 69 'writereq' 'gmem_addr_4_req' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_cast_cast_cast_cast)   --->   "%xor_ln62 = xor i1 %icmp_ln62, i1 1" [edge_detect.cpp:62]   --->   Operation 70 'xor' 'xor_ln62' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln62_cast_cast_cast_cast = select i1 %xor_ln62, i8 100, i8 0" [edge_detect.cpp:62]   --->   Operation 71 'select' 'select_ln62_cast_cast_cast_cast' <Predicate = (icmp_ln60)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (3.65ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [edge_detect.cpp:59]   --->   Operation 72 'writereq' 'gmem_addr_3_req' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 73 [1/1] (3.65ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_1, i8 255, i1 1" [edge_detect.cpp:61]   --->   Operation 73 'write' 'write_ln61' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 74 [1/1] (3.65ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr, i8 %select_ln62_cast_cast_cast_cast, i1 1" [edge_detect.cpp:59]   --->   Operation 74 'write' 'write_ln59' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 75 [5/5] (3.65ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [edge_detect.cpp:61]   --->   Operation 75 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [5/5] (3.65ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [edge_detect.cpp:59]   --->   Operation 76 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 77 [4/5] (3.65ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [edge_detect.cpp:61]   --->   Operation 77 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [4/5] (3.65ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [edge_detect.cpp:59]   --->   Operation 78 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 79 [3/5] (3.65ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [edge_detect.cpp:61]   --->   Operation 79 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 80 [3/5] (3.65ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [edge_detect.cpp:59]   --->   Operation 80 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 81 [2/5] (3.65ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [edge_detect.cpp:61]   --->   Operation 81 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 82 [2/5] (3.65ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [edge_detect.cpp:59]   --->   Operation 82 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 83 [1/5] (3.65ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [edge_detect.cpp:61]   --->   Operation 83 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc133" [edge_detect.cpp:61]   --->   Operation 84 'br' 'br_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 85 [1/5] (3.65ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [edge_detect.cpp:59]   --->   Operation 85 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc133"   --->   Operation 86 'br' 'br_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ grad_mag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ high_thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ low_thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                               (alloca        ) [ 01100000000]
r                               (alloca        ) [ 01100000000]
indvar_flatten19                (alloca        ) [ 01100000000]
specinterface_ln0               (specinterface ) [ 00000000000]
low_thresh_read                 (read          ) [ 01110000000]
high_thresh_read                (read          ) [ 01110000000]
out_img_read                    (read          ) [ 01100000000]
mul_ln27_read                   (read          ) [ 01100000000]
add_ln27_read                   (read          ) [ 01100000000]
store_ln0                       (store         ) [ 00000000000]
store_ln57                      (store         ) [ 00000000000]
store_ln58                      (store         ) [ 00000000000]
br_ln0                          (br            ) [ 00000000000]
c_1                             (load          ) [ 00000000000]
indvar_flatten19_load           (load          ) [ 00000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000]
zext_ln58_1                     (zext          ) [ 00000000000]
icmp_ln58                       (icmp          ) [ 00000000000]
icmp_ln57                       (icmp          ) [ 01111111110]
add_ln57_1                      (add           ) [ 00000000000]
br_ln57                         (br            ) [ 00000000000]
r_load                          (load          ) [ 00000000000]
add_ln57                        (add           ) [ 00000000000]
select_ln57                     (select        ) [ 00000000000]
select_ln57_1                   (select        ) [ 00000000000]
trunc_ln59                      (trunc         ) [ 00000000000]
tmp_s                           (bitconcatenate) [ 00000000000]
tmp_43_cast                     (bitconcatenate) [ 00000000000]
trunc_ln59_1                    (trunc         ) [ 00000000000]
tmp_1                           (bitconcatenate) [ 00000000000]
tmp_44_cast                     (bitconcatenate) [ 00000000000]
sub_ln59_1                      (sub           ) [ 00000000000]
zext_ln58                       (zext          ) [ 00000000000]
trunc_ln59_2                    (trunc         ) [ 00000000000]
add_ln59_2                      (add           ) [ 00000000000]
zext_ln59_2                     (zext          ) [ 00000000000]
grad_mag_addr                   (getelementptr ) [ 01010000000]
zext_ln59                       (zext          ) [ 00000000000]
zext_ln59_1                     (zext          ) [ 00000000000]
sub_ln59                        (sub           ) [ 00000000000]
sext_ln59                       (sext          ) [ 00000000000]
add_ln59                        (add           ) [ 00000000000]
add_ln59_1                      (add           ) [ 01010000000]
add_ln58                        (add           ) [ 00000000000]
store_ln57                      (store         ) [ 00000000000]
store_ln57                      (store         ) [ 00000000000]
store_ln58                      (store         ) [ 00000000000]
br_ln58                         (br            ) [ 00000000000]
specloopname_ln0                (specloopname  ) [ 00000000000]
specpipeline_ln58               (specpipeline  ) [ 00000000000]
m                               (load          ) [ 00000000000]
icmp_ln60                       (icmp          ) [ 01011111111]
br_ln60                         (br            ) [ 00000000000]
gmem_addr_1                     (getelementptr ) [ 01001111111]
icmp_ln62                       (icmp          ) [ 01001000000]
gmem_addr                       (getelementptr ) [ 01001111111]
gmem_addr_4_req                 (writereq      ) [ 00000000000]
xor_ln62                        (xor           ) [ 00000000000]
select_ln62_cast_cast_cast_cast (select        ) [ 01000100000]
gmem_addr_3_req                 (writereq      ) [ 00000000000]
write_ln61                      (write         ) [ 00000000000]
write_ln59                      (write         ) [ 00000000000]
gmem_addr_4_resp                (writeresp     ) [ 00000000000]
br_ln61                         (br            ) [ 00000000000]
gmem_addr_3_resp                (writeresp     ) [ 00000000000]
br_ln0                          (br            ) [ 00000000000]
ret_ln0                         (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln27">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln27"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln27">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="grad_mag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_mag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_img">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="high_thresh">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_thresh"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="low_thresh">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_thresh"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i31.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i31.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i13.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh_loop_VITIS_LOOP_58_7_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="r_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten19_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="low_thresh_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="low_thresh_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="high_thresh_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="high_thresh_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_img_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_img_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mul_ln27_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="63" slack="0"/>
<pin id="112" dir="0" index="1" bw="63" slack="0"/>
<pin id="113" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln27_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln27_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln27_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_writeresp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="1"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_4_req/4 gmem_addr_4_resp/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_writeresp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="1"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_3_req/4 gmem_addr_3_resp/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln61_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="2"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="0" index="3" bw="1" slack="0"/>
<pin id="141" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln59_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="2"/>
<pin id="148" dir="0" index="2" bw="8" slack="1"/>
<pin id="149" dir="0" index="3" bw="1" slack="0"/>
<pin id="150" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grad_mag_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="19" slack="0"/>
<pin id="159" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="grad_mag_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="19" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="1"/>
<pin id="171" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/3 gmem_addr/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 gmem_addr "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="63" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln57_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="31" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln58_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="31" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="c_1_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="31" slack="1"/>
<pin id="198" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten19_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="63" slack="1"/>
<pin id="201" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln58_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln58_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln57_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="63" slack="0"/>
<pin id="213" dir="0" index="1" bw="63" slack="1"/>
<pin id="214" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln57_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="63" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="r_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="1"/>
<pin id="224" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln57_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="select_ln57_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="31" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln57_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="31" slack="0"/>
<pin id="242" dir="0" index="2" bw="31" slack="0"/>
<pin id="243" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln59_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="31" slack="0"/>
<pin id="249" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="41" slack="0"/>
<pin id="253" dir="0" index="1" bw="31" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_43_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="19" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43_cast/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln59_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="31" slack="0"/>
<pin id="269" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="37" slack="0"/>
<pin id="273" dir="0" index="1" bw="31" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_44_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="19" slack="0"/>
<pin id="281" dir="0" index="1" bw="13" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44_cast/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sub_ln59_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="19" slack="0"/>
<pin id="289" dir="0" index="1" bw="19" slack="0"/>
<pin id="290" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln58_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="31" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln59_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="31" slack="0"/>
<pin id="299" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_2/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln59_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="19" slack="0"/>
<pin id="303" dir="0" index="1" bw="19" slack="0"/>
<pin id="304" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln59_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="19" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_2/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln59_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="41" slack="0"/>
<pin id="314" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln59_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="37" slack="0"/>
<pin id="318" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sub_ln59_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="41" slack="0"/>
<pin id="322" dir="0" index="1" bw="37" slack="0"/>
<pin id="323" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln59_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="42" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln59_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="1"/>
<pin id="333" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln59_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="42" slack="0"/>
<pin id="338" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln58_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="31" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln57_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="63" slack="0"/>
<pin id="349" dir="0" index="1" bw="63" slack="1"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln57_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="0" index="1" bw="31" slack="1"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln58_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="0" index="1" bw="31" slack="1"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln60_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="2"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln62_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="2"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="xor_ln62_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln62/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln62_cast_cast_cast_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_cast_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="385" class="1005" name="c_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="31" slack="0"/>
<pin id="387" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="392" class="1005" name="r_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="0"/>
<pin id="394" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="399" class="1005" name="indvar_flatten19_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="63" slack="0"/>
<pin id="401" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="406" class="1005" name="low_thresh_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="low_thresh_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="high_thresh_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="2"/>
<pin id="413" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="high_thresh_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="out_img_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_img_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="mul_ln27_read_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="63" slack="1"/>
<pin id="423" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln27_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_read "/>
</bind>
</comp>

<comp id="431" class="1005" name="icmp_ln57_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="7"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="435" class="1005" name="grad_mag_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="19" slack="1"/>
<pin id="437" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="grad_mag_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="add_ln59_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59_1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="icmp_ln60_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="449" class="1005" name="icmp_ln62_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="454" class="1005" name="select_ln62_cast_cast_cast_cast_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="1"/>
<pin id="456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln62_cast_cast_cast_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="66" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="76" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="154"><net_src comp="78" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="199" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="199" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="206" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="196" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="206" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="222" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="225" pin="2"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="239" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="50" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="247" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="239" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="239" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="267" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="259" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="279" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="231" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="231" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="287" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="315"><net_src comp="251" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="271" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="312" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="293" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="326" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="231" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="216" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="239" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="341" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="162" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="162" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="68" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="70" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="80" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="395"><net_src comp="84" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="402"><net_src comp="88" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="409"><net_src comp="92" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="414"><net_src comp="98" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="419"><net_src comp="104" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="424"><net_src comp="110" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="429"><net_src comp="116" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="434"><net_src comp="211" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="155" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="443"><net_src comp="335" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="448"><net_src comp="362" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="367" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="457"><net_src comp="377" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="145" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 5 6 7 8 9 10 }
 - Input state : 
	Port: edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 : add_ln27 | {1 }
	Port: edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 : mul_ln27 | {1 }
	Port: edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 : grad_mag | {2 3 }
	Port: edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 : out_img | {1 }
	Port: edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 : high_thresh | {1 }
	Port: edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 : low_thresh | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln57 : 1
		store_ln58 : 1
	State 2
		zext_ln58_1 : 1
		icmp_ln58 : 2
		icmp_ln57 : 1
		add_ln57_1 : 1
		br_ln57 : 2
		add_ln57 : 1
		select_ln57 : 3
		select_ln57_1 : 3
		trunc_ln59 : 4
		tmp_s : 4
		tmp_43_cast : 5
		trunc_ln59_1 : 4
		tmp_1 : 4
		tmp_44_cast : 5
		sub_ln59_1 : 6
		zext_ln58 : 4
		trunc_ln59_2 : 4
		add_ln59_2 : 7
		zext_ln59_2 : 8
		grad_mag_addr : 9
		zext_ln59 : 5
		zext_ln59_1 : 5
		sub_ln59 : 6
		sext_ln59 : 7
		add_ln59 : 5
		add_ln59_1 : 8
		m : 10
		add_ln58 : 4
		store_ln57 : 2
		store_ln57 : 4
		store_ln58 : 5
	State 3
		icmp_ln60 : 1
		br_ln60 : 2
		icmp_ln62 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |            add_ln57_1_fu_216           |    0    |    70   |
|          |             add_ln57_fu_225            |    0    |    38   |
|    add   |            add_ln59_2_fu_301           |    0    |    19   |
|          |             add_ln59_fu_330            |    0    |    64   |
|          |            add_ln59_1_fu_335           |    0    |    64   |
|          |             add_ln58_fu_341            |    0    |    38   |
|----------|----------------------------------------|---------|---------|
|          |            icmp_ln58_fu_206            |    0    |    39   |
|   icmp   |            icmp_ln57_fu_211            |    0    |    70   |
|          |            icmp_ln60_fu_362            |    0    |    39   |
|          |            icmp_ln62_fu_367            |    0    |    39   |
|----------|----------------------------------------|---------|---------|
|          |           select_ln57_fu_231           |    0    |    31   |
|  select  |          select_ln57_1_fu_239          |    0    |    31   |
|          | select_ln62_cast_cast_cast_cast_fu_377 |    0    |    8    |
|----------|----------------------------------------|---------|---------|
|    sub   |            sub_ln59_1_fu_287           |    0    |    19   |
|          |             sub_ln59_fu_320            |    0    |    48   |
|----------|----------------------------------------|---------|---------|
|    xor   |             xor_ln62_fu_372            |    0    |    2    |
|----------|----------------------------------------|---------|---------|
|          |       low_thresh_read_read_fu_92       |    0    |    0    |
|          |       high_thresh_read_read_fu_98      |    0    |    0    |
|   read   |        out_img_read_read_fu_104        |    0    |    0    |
|          |        mul_ln27_read_read_fu_110       |    0    |    0    |
|          |        add_ln27_read_read_fu_116       |    0    |    0    |
|----------|----------------------------------------|---------|---------|
| writeresp|          grp_writeresp_fu_122          |    0    |    0    |
|          |          grp_writeresp_fu_129          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |         write_ln61_write_fu_136        |    0    |    0    |
|          |         write_ln59_write_fu_145        |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |           zext_ln58_1_fu_202           |    0    |    0    |
|          |            zext_ln58_fu_293            |    0    |    0    |
|   zext   |           zext_ln59_2_fu_307           |    0    |    0    |
|          |            zext_ln59_fu_312            |    0    |    0    |
|          |           zext_ln59_1_fu_316           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            trunc_ln59_fu_247           |    0    |    0    |
|   trunc  |           trunc_ln59_1_fu_267          |    0    |    0    |
|          |           trunc_ln59_2_fu_297          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |              tmp_s_fu_251              |    0    |    0    |
|bitconcatenate|           tmp_43_cast_fu_259           |    0    |    0    |
|          |              tmp_1_fu_271              |    0    |    0    |
|          |           tmp_44_cast_fu_279           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   sext   |            sext_ln59_fu_326            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |   619   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|         add_ln27_read_reg_426         |   32   |
|           add_ln59_1_reg_440          |   64   |
|               c_reg_385               |   31   |
|         grad_mag_addr_reg_435         |   19   |
|        high_thresh_read_reg_411       |   32   |
|           icmp_ln57_reg_431           |    1   |
|           icmp_ln60_reg_445           |    1   |
|           icmp_ln62_reg_449           |    1   |
|        indvar_flatten19_reg_399       |   63   |
|        low_thresh_read_reg_406        |   32   |
|         mul_ln27_read_reg_421         |   63   |
|          out_img_read_reg_416         |   64   |
|               r_reg_392               |   31   |
|                reg_173                |    8   |
|select_ln62_cast_cast_cast_cast_reg_454|    8   |
+---------------------------------------+--------+
|                 Total                 |   450  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_122 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_129 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_162  |  p0  |   2  |  19  |   38   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   42   ||  1.161  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   619  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   450  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   450  |   628  |
+-----------+--------+--------+--------+
