Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Aug 26 22:06:47 2025
| Host         : c011-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_toplevel_timing_summary_routed.rpt -pb snake_toplevel_timing_summary_routed.pb -rpx snake_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.285        0.000                      0                 4602        0.028        0.000                      0                 4602        4.500        0.000                       0                  1602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.285        0.000                      0                 4602        0.028        0.000                      0                 4602        4.500        0.000                       0                  1602  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[10][9][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 1.716ns (18.342%)  route 7.639ns (81.658%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.553     5.074    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=125, routed)         2.104     7.634    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.758 f  datapath/self_collision_i_371/O
                         net (fo=1, routed)           0.667     8.425    datapath/self_collision_i_371_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.549 r  datapath/self_collision_i_179/O
                         net (fo=1, routed)           1.207     9.756    datapath/self_collision_i_179_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.880 f  datapath/self_collision_i_62/O
                         net (fo=1, routed)           0.000     9.880    datapath/self_collision_i_62_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    10.097 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.298    10.395    datapath/self_collision_reg_i_21_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.299    10.694 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.511    11.205    datapath/self_collision_i_7_n_0
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.124    11.329 f  datapath/self_collision_i_2/O
                         net (fo=177, routed)         1.763    13.091    datapath/self_collision_i_2_n_0
    SLICE_X53Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.215 r  datapath/grid_2d[10][9][7]_i_4/O
                         net (fo=1, routed)           0.593    13.809    datapath/grid_2d[10][9][7]_i_4_n_0
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.124    13.933 r  datapath/grid_2d[10][9][7]_i_1/O
                         net (fo=8, routed)           0.496    14.429    datapath/grid_2d[10][9][7]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  datapath/grid_2d_reg[10][9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.427    14.768    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y76         FDRE                                         r  datapath/grid_2d_reg[10][9][2]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X55Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.714    datapath/grid_2d_reg[10][9][2]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 datapath/fruit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.594ns  (logic 2.103ns (21.920%)  route 7.491ns (78.080%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.547     5.068    datapath/clk_ext_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  datapath/fruit_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  datapath/fruit_pos_reg[1]/Q
                         net (fo=314, routed)         1.713     7.237    datapath/fruit_pos[1]
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.124     7.361 r  datapath/red_reg[3]_i_1069/O
                         net (fo=9, routed)           0.983     8.344    datapath/red_reg[3]_i_1069_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.468 f  datapath/red_reg[3]_i_646/O
                         net (fo=1, routed)           0.939     9.407    datapath/grid[986]
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.531 f  datapath/red_reg[3]_i_331/O
                         net (fo=1, routed)           0.976    10.507    datapath/red_reg[3]_i_331_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.631 f  datapath/red_reg[3]_i_120/O
                         net (fo=1, routed)           0.000    10.631    datapath/red_reg[3]_i_120_n_0
    SLICE_X45Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    10.848 f  datapath/red_reg_reg[3]_i_55/O
                         net (fo=2, routed)           1.022    11.870    datapath/red_reg_reg[3]_i_55_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.299    12.169 f  datapath/red_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.169    datapath/red_reg[3]_i_24_n_0
    SLICE_X45Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.381 f  datapath/red_reg_reg[3]_i_10/O
                         net (fo=2, routed)           0.823    13.204    datapath/red_reg_reg[3]_i_10_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.299    13.503 f  datapath/red_reg[3]_i_2/O
                         net (fo=4, routed)           0.472    13.975    datapath/red_reg[3]_i_2_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.099 r  datapath/green_reg[3]_i_1/O
                         net (fo=2, routed)           0.563    14.662    green[3]
    SLICE_X43Y61         FDRE                                         r  green_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.434    14.775    clk_ext_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  green_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)       -0.043    14.969    green_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[10][9][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.716ns (18.320%)  route 7.651ns (81.680%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.553     5.074    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=125, routed)         2.104     7.634    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.758 f  datapath/self_collision_i_371/O
                         net (fo=1, routed)           0.667     8.425    datapath/self_collision_i_371_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.549 r  datapath/self_collision_i_179/O
                         net (fo=1, routed)           1.207     9.756    datapath/self_collision_i_179_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.880 f  datapath/self_collision_i_62/O
                         net (fo=1, routed)           0.000     9.880    datapath/self_collision_i_62_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    10.097 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.298    10.395    datapath/self_collision_reg_i_21_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.299    10.694 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.511    11.205    datapath/self_collision_i_7_n_0
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.124    11.329 f  datapath/self_collision_i_2/O
                         net (fo=177, routed)         1.763    13.091    datapath/self_collision_i_2_n_0
    SLICE_X53Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.215 r  datapath/grid_2d[10][9][7]_i_4/O
                         net (fo=1, routed)           0.593    13.809    datapath/grid_2d[10][9][7]_i_4_n_0
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.124    13.933 r  datapath/grid_2d[10][9][7]_i_1/O
                         net (fo=8, routed)           0.508    14.441    datapath/grid_2d[10][9][7]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  datapath/grid_2d_reg[10][9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.428    14.769    datapath/clk_ext_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  datapath/grid_2d_reg[10][9][3]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.751    datapath/grid_2d_reg[10][9][3]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[10][9][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.716ns (18.320%)  route 7.651ns (81.680%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.553     5.074    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=125, routed)         2.104     7.634    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.758 f  datapath/self_collision_i_371/O
                         net (fo=1, routed)           0.667     8.425    datapath/self_collision_i_371_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.549 r  datapath/self_collision_i_179/O
                         net (fo=1, routed)           1.207     9.756    datapath/self_collision_i_179_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.880 f  datapath/self_collision_i_62/O
                         net (fo=1, routed)           0.000     9.880    datapath/self_collision_i_62_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    10.097 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.298    10.395    datapath/self_collision_reg_i_21_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.299    10.694 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.511    11.205    datapath/self_collision_i_7_n_0
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.124    11.329 f  datapath/self_collision_i_2/O
                         net (fo=177, routed)         1.763    13.091    datapath/self_collision_i_2_n_0
    SLICE_X53Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.215 r  datapath/grid_2d[10][9][7]_i_4/O
                         net (fo=1, routed)           0.593    13.809    datapath/grid_2d[10][9][7]_i_4_n_0
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.124    13.933 r  datapath/grid_2d[10][9][7]_i_1/O
                         net (fo=8, routed)           0.508    14.441    datapath/grid_2d[10][9][7]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  datapath/grid_2d_reg[10][9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.428    14.769    datapath/clk_ext_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  datapath/grid_2d_reg[10][9][4]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.751    datapath/grid_2d_reg[10][9][4]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[4][8][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 1.716ns (18.422%)  route 7.599ns (81.578%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.553     5.074    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=125, routed)         2.104     7.634    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.758 f  datapath/self_collision_i_371/O
                         net (fo=1, routed)           0.667     8.425    datapath/self_collision_i_371_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.549 r  datapath/self_collision_i_179/O
                         net (fo=1, routed)           1.207     9.756    datapath/self_collision_i_179_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.880 f  datapath/self_collision_i_62/O
                         net (fo=1, routed)           0.000     9.880    datapath/self_collision_i_62_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    10.097 f  datapath/self_collision_reg_i_21/O
                         net (fo=1, routed)           0.298    10.395    datapath/self_collision_reg_i_21_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.299    10.694 f  datapath/self_collision_i_7/O
                         net (fo=2, routed)           0.511    11.205    datapath/self_collision_i_7_n_0
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.124    11.329 f  datapath/self_collision_i_2/O
                         net (fo=177, routed)         1.615    12.944    datapath/self_collision_i_2_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.068 r  datapath/grid_2d[4][8][7]_i_4/O
                         net (fo=1, routed)           0.429    13.497    datapath/grid_2d[4][8][7]_i_4_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.621 r  datapath/grid_2d[4][8][7]_i_1/O
                         net (fo=8, routed)           0.768    14.389    datapath/grid_2d[4][8][7]_i_1_n_0
    SLICE_X49Y79         FDRE                                         r  datapath/grid_2d_reg[4][8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.430    14.771    datapath/clk_ext_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  datapath/grid_2d_reg[4][8][4]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X49Y79         FDRE (Setup_fdre_C_CE)      -0.205    14.717    datapath/grid_2d_reg[4][8][4]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[9][8][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 1.592ns (17.002%)  route 7.772ns (82.998%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.553     5.074    datapath/clk_ext_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  datapath/head_pos_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  datapath/head_pos_reg[5]_rep__0/Q
                         net (fo=125, routed)         1.794     7.324    datapath/head_pos_reg[5]_rep__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.448 r  datapath/self_collision_i_207/O
                         net (fo=1, routed)           0.966     8.413    datapath/self_collision_i_207_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.537 f  datapath/self_collision_i_72/O
                         net (fo=1, routed)           0.000     8.537    datapath/self_collision_i_72_n_0
    SLICE_X48Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.754 f  datapath/self_collision_reg_i_25/O
                         net (fo=1, routed)           1.317    10.072    datapath/self_collision_reg_i_25_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.371 f  datapath/self_collision_i_8/O
                         net (fo=2, routed)           0.974    11.344    datapath/self_collision_i_8_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.468 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.592    13.060    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.184 r  datapath/grid_2d[9][8][7]_i_4/O
                         net (fo=1, routed)           0.433    13.617    datapath/grid_2d[9][8][7]_i_4_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.124    13.741 r  datapath/grid_2d[9][8][7]_i_1/O
                         net (fo=8, routed)           0.696    14.438    datapath/grid_2d[9][8][7]_i_1_n_0
    SLICE_X45Y81         FDRE                                         r  datapath/grid_2d_reg[9][8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.428    14.769    datapath/clk_ext_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  datapath/grid_2d_reg[9][8][3]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X45Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.787    datapath/grid_2d_reg[9][8][3]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[9][8][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 1.592ns (17.002%)  route 7.772ns (82.998%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.553     5.074    datapath/clk_ext_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  datapath/head_pos_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  datapath/head_pos_reg[5]_rep__0/Q
                         net (fo=125, routed)         1.794     7.324    datapath/head_pos_reg[5]_rep__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.448 r  datapath/self_collision_i_207/O
                         net (fo=1, routed)           0.966     8.413    datapath/self_collision_i_207_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.537 f  datapath/self_collision_i_72/O
                         net (fo=1, routed)           0.000     8.537    datapath/self_collision_i_72_n_0
    SLICE_X48Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.754 f  datapath/self_collision_reg_i_25/O
                         net (fo=1, routed)           1.317    10.072    datapath/self_collision_reg_i_25_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.371 f  datapath/self_collision_i_8/O
                         net (fo=2, routed)           0.974    11.344    datapath/self_collision_i_8_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.468 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.592    13.060    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.184 r  datapath/grid_2d[9][8][7]_i_4/O
                         net (fo=1, routed)           0.433    13.617    datapath/grid_2d[9][8][7]_i_4_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.124    13.741 r  datapath/grid_2d[9][8][7]_i_1/O
                         net (fo=8, routed)           0.696    14.438    datapath/grid_2d[9][8][7]_i_1_n_0
    SLICE_X45Y81         FDRE                                         r  datapath/grid_2d_reg[9][8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.428    14.769    datapath/clk_ext_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  datapath/grid_2d_reg[9][8][5]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X45Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.787    datapath/grid_2d_reg[9][8][5]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][5][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 1.592ns (17.100%)  route 7.718ns (82.900%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.553     5.074    datapath/clk_ext_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  datapath/head_pos_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  datapath/head_pos_reg[5]_rep__0/Q
                         net (fo=125, routed)         1.794     7.324    datapath/head_pos_reg[5]_rep__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.448 r  datapath/self_collision_i_207/O
                         net (fo=1, routed)           0.966     8.413    datapath/self_collision_i_207_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.537 f  datapath/self_collision_i_72/O
                         net (fo=1, routed)           0.000     8.537    datapath/self_collision_i_72_n_0
    SLICE_X48Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.754 f  datapath/self_collision_reg_i_25/O
                         net (fo=1, routed)           1.317    10.072    datapath/self_collision_reg_i_25_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.371 f  datapath/self_collision_i_8/O
                         net (fo=2, routed)           0.974    11.344    datapath/self_collision_i_8_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.468 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.566    13.035    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.159 r  datapath/grid_2d[12][5][7]_i_4/O
                         net (fo=1, routed)           0.433    13.592    datapath/grid_2d[12][5][7]_i_4_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I4_O)        0.124    13.716 r  datapath/grid_2d[12][5][7]_i_1/O
                         net (fo=8, routed)           0.668    14.384    datapath/grid_2d[12][5][7]_i_1_n_0
    SLICE_X57Y49         FDRE                                         r  datapath/grid_2d_reg[12][5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.454    14.795    datapath/clk_ext_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  datapath/grid_2d_reg[12][5][0]/C
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X57Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.735    datapath/grid_2d_reg[12][5][0]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][5][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 1.592ns (17.100%)  route 7.718ns (82.900%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.553     5.074    datapath/clk_ext_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  datapath/head_pos_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  datapath/head_pos_reg[5]_rep__0/Q
                         net (fo=125, routed)         1.794     7.324    datapath/head_pos_reg[5]_rep__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.448 r  datapath/self_collision_i_207/O
                         net (fo=1, routed)           0.966     8.413    datapath/self_collision_i_207_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.537 f  datapath/self_collision_i_72/O
                         net (fo=1, routed)           0.000     8.537    datapath/self_collision_i_72_n_0
    SLICE_X48Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.754 f  datapath/self_collision_reg_i_25/O
                         net (fo=1, routed)           1.317    10.072    datapath/self_collision_reg_i_25_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.371 f  datapath/self_collision_i_8/O
                         net (fo=2, routed)           0.974    11.344    datapath/self_collision_i_8_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.468 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.566    13.035    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.159 r  datapath/grid_2d[12][5][7]_i_4/O
                         net (fo=1, routed)           0.433    13.592    datapath/grid_2d[12][5][7]_i_4_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I4_O)        0.124    13.716 r  datapath/grid_2d[12][5][7]_i_1/O
                         net (fo=8, routed)           0.668    14.384    datapath/grid_2d[12][5][7]_i_1_n_0
    SLICE_X57Y49         FDRE                                         r  datapath/grid_2d_reg[12][5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.454    14.795    datapath/clk_ext_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  datapath/grid_2d_reg[12][5][1]/C
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X57Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.735    datapath/grid_2d_reg[12][5][1]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][5][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 1.592ns (17.100%)  route 7.718ns (82.900%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.553     5.074    datapath/clk_ext_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  datapath/head_pos_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  datapath/head_pos_reg[5]_rep__0/Q
                         net (fo=125, routed)         1.794     7.324    datapath/head_pos_reg[5]_rep__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.448 r  datapath/self_collision_i_207/O
                         net (fo=1, routed)           0.966     8.413    datapath/self_collision_i_207_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.537 f  datapath/self_collision_i_72/O
                         net (fo=1, routed)           0.000     8.537    datapath/self_collision_i_72_n_0
    SLICE_X48Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.754 f  datapath/self_collision_reg_i_25/O
                         net (fo=1, routed)           1.317    10.072    datapath/self_collision_reg_i_25_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.371 f  datapath/self_collision_i_8/O
                         net (fo=2, routed)           0.974    11.344    datapath/self_collision_i_8_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.468 r  datapath/grid_2d[14][10][7]_i_6/O
                         net (fo=176, routed)         1.566    13.035    datapath/grid_2d[14][10][7]_i_6_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.159 r  datapath/grid_2d[12][5][7]_i_4/O
                         net (fo=1, routed)           0.433    13.592    datapath/grid_2d[12][5][7]_i_4_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I4_O)        0.124    13.716 r  datapath/grid_2d[12][5][7]_i_1/O
                         net (fo=8, routed)           0.668    14.384    datapath/grid_2d[12][5][7]_i_1_n_0
    SLICE_X57Y49         FDRE                                         r  datapath/grid_2d_reg[12][5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.454    14.795    datapath/clk_ext_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  datapath/grid_2d_reg[12][5][2]/C
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X57Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.735    datapath/grid_2d_reg[12][5][2]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                  0.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 randomizer/rand_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randomizer/rand_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.692%)  route 0.223ns (61.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.556     1.439    randomizer/clk_ext_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  randomizer/rand_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  randomizer/rand_sig_reg[7]/Q
                         net (fo=2, routed)           0.223     1.804    randomizer/rand_sig[7]
    SLICE_X41Y63         FDRE                                         r  randomizer/rand_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.826     1.953    randomizer/clk_ext_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  randomizer/rand_sig_reg[6]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.072     1.776    randomizer/rand_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.548     1.431    sync/clk_ext_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  sync/x_sig_reg[0]/Q
                         net (fo=8, routed)           0.079     1.652    sync/pixel_x[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.697 r  sync/x_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.697    sync/data0[1]
    SLICE_X30Y75         FDRE                                         r  sync/x_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.813     1.941    sync/clk_ext_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  sync/x_sig_reg[1]/C
                         clock pessimism             -0.497     1.444    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120     1.564    sync/x_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[8][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[8][1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.551     1.434    datapath/clk_ext_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  datapath/grid_2d_reg[8][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  datapath/grid_2d_reg[8][1][0]/Q
                         net (fo=10, routed)          0.099     1.675    datapath/grid_2d_reg[8][1]_151[0]
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.720 r  datapath/grid_2d[8][1][2]_i_1/O
                         net (fo=1, routed)           0.000     1.720    datapath/p_0_in__150[2]
    SLICE_X42Y71         FDRE                                         r  datapath/grid_2d_reg[8][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.819     1.946    datapath/clk_ext_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  datapath/grid_2d_reg[8][1][2]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.120     1.567    datapath/grid_2d_reg[8][1][2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[5][4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[5][4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.159%)  route 0.104ns (35.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.566     1.449    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y46         FDRE                                         r  datapath/grid_2d_reg[5][4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  datapath/grid_2d_reg[5][4][2]/Q
                         net (fo=8, routed)           0.104     1.694    datapath/grid_2d_reg[5][4]_106[2]
    SLICE_X54Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  datapath/grid_2d[5][4][3]_i_1/O
                         net (fo=1, routed)           0.000     1.739    datapath/p_0_in__105[3]
    SLICE_X54Y46         FDRE                                         r  datapath/grid_2d_reg[5][4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.837     1.964    datapath/clk_ext_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  datapath/grid_2d_reg[5][4][3]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.121     1.583    datapath/grid_2d_reg[5][4][3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[2][7][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[2][7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.564     1.447    datapath/clk_ext_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  datapath/grid_2d_reg[2][7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  datapath/grid_2d_reg[2][7][2]/Q
                         net (fo=8, routed)           0.085     1.673    datapath/grid_2d_reg[2][7]_61[2]
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.718 r  datapath/grid_2d[2][7][3]_i_1/O
                         net (fo=1, routed)           0.000     1.718    datapath/p_0_in__60[3]
    SLICE_X29Y48         FDRE                                         r  datapath/grid_2d_reg[2][7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.834     1.961    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  datapath/grid_2d_reg[2][7][3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     1.552    datapath/grid_2d_reg[2][7][3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[1][7][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[1][7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.342%)  route 0.086ns (31.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.562     1.445    datapath/clk_ext_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  datapath/grid_2d_reg[1][7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  datapath/grid_2d_reg[1][7][2]/Q
                         net (fo=8, routed)           0.086     1.672    datapath/grid_2d_reg[1][7]_62[2]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.717 r  datapath/grid_2d[1][7][3]_i_1/O
                         net (fo=1, routed)           0.000     1.717    datapath/p_0_in__61[3]
    SLICE_X29Y50         FDRE                                         r  datapath/grid_2d_reg[1][7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.832     1.959    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  datapath/grid_2d_reg[1][7][3]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     1.550    datapath/grid_2d_reg[1][7][3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[2][5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[2][5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.956%)  route 0.088ns (32.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.592     1.475    datapath/clk_ext_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  datapath/grid_2d_reg[2][5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  datapath/grid_2d_reg[2][5][1]/Q
                         net (fo=9, routed)           0.088     1.704    datapath/grid_2d_reg[2][5]_93[1]
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.045     1.749 r  datapath/grid_2d[2][5][2]_i_1/O
                         net (fo=1, routed)           0.000     1.749    datapath/p_0_in__92[2]
    SLICE_X59Y55         FDRE                                         r  datapath/grid_2d_reg[2][5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.861     1.989    datapath/clk_ext_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  datapath/grid_2d_reg[2][5][2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.092     1.580    datapath/grid_2d_reg[2][5][2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[10][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[10][1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.290%)  route 0.341ns (64.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.554     1.437    datapath/clk_ext_IBUF_BUFG
    SLICE_X40Y68         FDRE                                         r  datapath/grid_2d_reg[10][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  datapath/grid_2d_reg[10][1][0]/Q
                         net (fo=10, routed)          0.341     1.919    datapath/grid_2d_reg[10][1]_149[0]
    SLICE_X35Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.964 r  datapath/grid_2d[10][1][3]_i_1/O
                         net (fo=1, routed)           0.000     1.964    datapath/p_0_in__148[3]
    SLICE_X35Y66         FDRE                                         r  datapath/grid_2d_reg[10][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.822     1.949    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y66         FDRE                                         r  datapath/grid_2d_reg[10][1][3]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y66         FDRE (Hold_fdre_C_D)         0.092     1.792    datapath/grid_2d_reg[10][1][3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 down_btn/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_btn/timeout_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.558     1.441    down_btn/clk_ext_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  down_btn/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  down_btn/timeout_counter_reg[3]/Q
                         net (fo=6, routed)           0.084     1.689    down_btn/timeout_counter_reg[3]
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  down_btn/timeout_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.734    down_btn/plusOp__1[5]
    SLICE_X11Y30         FDRE                                         r  down_btn/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.826     1.953    down_btn/clk_ext_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  down_btn/timeout_counter_reg[5]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.091     1.545    down_btn/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[12][7][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.563     1.446    datapath/clk_ext_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  datapath/grid_2d_reg[12][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  datapath/grid_2d_reg[12][7][0]/Q
                         net (fo=10, routed)          0.111     1.698    datapath/grid_2d_reg[12][7]_51[0]
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.743 r  datapath/grid_2d[12][7][2]_i_1/O
                         net (fo=1, routed)           0.000     1.743    datapath/p_0_in__50[2]
    SLICE_X33Y45         FDRE                                         r  datapath/grid_2d_reg[12][7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.832     1.959    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  datapath/grid_2d_reg[12][7][2]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.092     1.551    datapath/grid_2d_reg[12][7][2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y61   blue_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y61   green_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y61   green_reg_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y63   green_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y63   green_reg_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y61   green_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y61   green_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y35   input_sig_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X15Y35   input_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   blue_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   blue_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   green_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   green_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   green_reg_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   green_reg_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y63   green_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y63   green_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y63   green_reg_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y63   green_reg_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   blue_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   blue_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   green_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   green_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   green_reg_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   green_reg_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y63   green_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y63   green_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y63   green_reg_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y63   green_reg_reg[2]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.178ns  (logic 4.437ns (43.596%)  route 5.741ns (56.404%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.539     5.060    sync/clk_ext_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  sync/y_sig_reg[5]/Q
                         net (fo=12, routed)          1.005     6.521    sync/pixel_y[5]
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.152     6.673 r  sync/vga_vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.143     7.816    sync/vga_vsync_OBUF_inst_i_2_n_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I5_O)        0.326     8.142 r  sync/vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.593    11.735    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    15.238 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    15.238    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.266ns  (logic 4.077ns (43.996%)  route 5.189ns (56.004%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.541     5.062    sync/clk_ext_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  sync/x_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  sync/x_sig_reg[6]/Q
                         net (fo=117, routed)         1.599     7.117    sync/x_sig_reg[7]_0[1]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  sync/vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.590    10.831    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    14.327 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.327    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.639ns  (logic 4.097ns (53.639%)  route 3.541ns (46.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.550     5.071    clk_ext_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  red_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  red_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.541     9.031    red_reg_reg[2]_lopt_replica_1
    L18                  OBUF (Prop_obuf_I_O)         3.678    12.710 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.710    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 4.117ns (54.394%)  route 3.452ns (45.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  green_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  green_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.452     8.944    green_reg_reg[1]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.698    12.641 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.641    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 4.087ns (54.244%)  route 3.448ns (45.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.551     5.072    clk_ext_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.448     8.939    green_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         3.668    12.607 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.607    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.479ns  (logic 4.180ns (55.897%)  route 3.298ns (44.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  green_reg_reg[3]/Q
                         net (fo=1, routed)           3.298     8.849    vga_blue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.702    12.552 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.552    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 3.975ns (53.397%)  route 3.469ns (46.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  blue_reg_reg[2]/Q
                         net (fo=1, routed)           3.469     8.998    vga_blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.517 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.517    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 3.958ns (53.252%)  route 3.475ns (46.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.551     5.072    clk_ext_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  red_reg_reg[3]/Q
                         net (fo=1, routed)           3.475     9.003    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.505 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.505    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 3.977ns (53.494%)  route 3.457ns (46.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.550     5.071    clk_ext_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  green_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  green_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.457     8.984    green_reg_reg[2]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.505 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.505    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 3.961ns (54.527%)  route 3.304ns (45.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  green_reg_reg[1]/Q
                         net (fo=1, routed)           3.304     8.833    vga_blue_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.338 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.338    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 red_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.366ns (59.320%)  route 0.937ns (40.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.559     1.442    clk_ext_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  red_reg_reg[2]/Q
                         net (fo=1, routed)           0.937     2.520    vga_blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.745 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.745    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.371ns (56.803%)  route 1.043ns (43.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.558     1.441    clk_ext_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  green_reg_reg[2]/Q
                         net (fo=1, routed)           1.043     2.625    vga_green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.855 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.855    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.348ns (55.656%)  route 1.074ns (44.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  green_reg_reg[1]/Q
                         net (fo=1, routed)           1.074     2.658    vga_blue_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.865 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.865    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.366ns (55.896%)  route 1.078ns (44.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.558     1.441    clk_ext_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  red_reg_reg[0]/Q
                         net (fo=1, routed)           1.078     2.660    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.884 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.884    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.361ns (55.557%)  route 1.089ns (44.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.559     1.442    clk_ext_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  red_reg_reg[1]/Q
                         net (fo=1, routed)           1.089     2.672    vga_red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.892 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.892    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.363ns (54.598%)  route 1.133ns (45.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.558     1.441    clk_ext_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  green_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  green_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.133     2.716    green_reg_reg[2]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.937 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.937    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.345ns (52.718%)  route 1.206ns (47.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.559     1.442    clk_ext_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  red_reg_reg[3]/Q
                         net (fo=1, routed)           1.206     2.789    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.993 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.993    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.432ns (56.109%)  route 1.120ns (43.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  green_reg_reg[3]/Q
                         net (fo=1, routed)           1.120     2.712    vga_blue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.284     3.996 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.996    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.378ns (53.512%)  route 1.197ns (46.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.559     1.442    clk_ext_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.197     2.767    green_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         1.250     4.016 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.016    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.361ns (52.504%)  route 1.231ns (47.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  blue_reg_reg[2]/Q
                         net (fo=1, routed)           1.231     2.815    vga_blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.035 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.035    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 1.453ns (38.237%)  route 2.347ns (61.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           2.347     3.800    pause_sw/D[0]
    SLICE_X12Y41         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.449     4.790    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  pause_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 1.461ns (42.760%)  route 1.956ns (57.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           1.956     3.417    reset_sw/D[0]
    SLICE_X12Y30         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.439     4.780    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  reset_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.245ns  (logic 1.451ns (44.720%)  route 1.794ns (55.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           1.794     3.245    left_btn/D[0]
    SLICE_X8Y35          FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.445     4.786    left_btn/clk_ext_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  left_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 1.452ns (45.058%)  route 1.771ns (54.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           1.771     3.223    down_btn/D[0]
    SLICE_X13Y27         FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.436     4.777    down_btn/clk_ext_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.213ns  (logic 1.454ns (45.242%)  route 1.760ns (54.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           1.760     3.213    up_btn/D[0]
    SLICE_X13Y27         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.436     4.777    up_btn/clk_ext_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 1.451ns (47.600%)  route 1.597ns (52.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           1.597     3.049    right_btn/D[0]
    SLICE_X11Y27         FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        1.437     4.778    right_btn/clk_ext_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  right_btn/synchronizer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.219ns (23.634%)  route 0.708ns (76.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           0.708     0.928    right_btn/D[0]
    SLICE_X11Y27         FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.823     1.950    right_btn/clk_ext_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  right_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.219ns (22.041%)  route 0.776ns (77.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           0.776     0.995    left_btn/D[0]
    SLICE_X8Y35          FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.831     1.958    left_btn/clk_ext_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  left_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.221ns (22.042%)  route 0.780ns (77.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           0.780     1.001    down_btn/D[0]
    SLICE_X13Y27         FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.823     1.950    down_btn/clk_ext_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.222ns (22.002%)  route 0.787ns (77.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.008    up_btn/D[0]
    SLICE_X13Y27         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.823     1.950    up_btn/clk_ext_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.229ns (20.841%)  route 0.871ns (79.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.101    reset_sw/D[0]
    SLICE_X12Y30         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.826     1.953    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  reset_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.221ns (17.583%)  route 1.036ns (82.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           1.036     1.257    pause_sw/D[0]
    SLICE_X12Y41         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1601, routed)        0.835     1.962    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  pause_sw/synchronizer_reg[1]/C





