<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="high_perf" LaunchPart="xc7z020clg400-1" LaunchTime="1726131031">
  <File Type="PA-TCL" Name="blk_diag1_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="blk_diag1_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="blk_diag1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="blk_diag1_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="blk_diag1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="blk_diag1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="blk_diag1_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="blk_diag1_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="blk_diag1_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/audio_mixer.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/midi_receiver.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/adsr_config.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/dflipflop.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../MIPS_CPU/MIPS_CPU.srcs/sources_1/imports/new/dflipflop.vhd"/>
        <Attr Name="ImportTime" Val="1697244530"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/n_parallel_register.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../MIPS_CPU/MIPS_CPU.srcs/sources_1/imports/new/n_parallel_register.vhd"/>
        <Attr Name="ImportTime" Val="1699410832"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ranger_mapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/param_file.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/I2S-transceiver-ZYNQ-7000-SoC-main/i2c_transmit1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/I2S-transceiver-ZYNQ-7000-SoC-main/i2c_transmit1.v"/>
        <Attr Name="ImportTime" Val="1726110274"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/clk_divider_n.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/dds_compiler_0/dds_compiler_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/dds_compiler_0/dds_compiler_0.xci"/>
        <Attr Name="ImportTime" Val="1726114273"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Vivado_Projects/RNG.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RNG.vhd"/>
        <Attr Name="ImportTime" Val="1695172300"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/envelope_generator.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/note_lut.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/wave_generator.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/oscillator.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/blk_diag1/blk_diag1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/blk_diag1/hdl/blk_diag1_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/dds_compiler_0.xcix">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/audio_formatter_i2s.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lfo.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="blk_diag1_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/PYNQ-data/PYNQ-Z1_C.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../various_1195_files/PYNQ-data/PYNQ-Z1_C.xdc"/>
        <Attr Name="ImportTime" Val="1697152460"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/PYNQ-data/PYNQ-Z1_C.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2021">
      <Desc>Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="Directive">7</Option>
      <Option Id="ShregMinSize">5</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="ResourceSharing">2</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="NoCombineLuts">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_clock_divider_2_2"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_i2s_transmit1_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_clock_divider_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_audio_mixer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_midi_receiver_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_i2s_transmit1_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_i2s_transmit1_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_clock_divider_2_1"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_oscillator_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_diag1_param_file_0_0"/>
</GenRun>
