{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553553355179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553553355179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 00:35:55 2019 " "Processing started: Tue Mar 26 00:35:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553553355179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553553355179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553553355179 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553553355438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcircuits.vhd 29 14 " "Found 29 design units, including 14 entities, in source file subcircuits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subcircuits " "Found design unit 1: subcircuits" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GATE_AND-Structural " "Found design unit 2: GATE_AND-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 GATE_OR-Structural " "Found design unit 3: GATE_OR-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 GATE_GEQ-Structural " "Found design unit 4: GATE_GEQ-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 GATE_PR_NOT-Structural " "Found design unit 5: GATE_PR_NOT-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 GATE_AND_2-Structural " "Found design unit 6: GATE_AND_2-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 GATE_OR_3-Structural " "Found design unit 7: GATE_OR_3-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 GATE_XOR_3-Structural " "Found design unit 8: GATE_XOR_3-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 GATE_NOT-Structural " "Found design unit 9: GATE_NOT-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 GATE_NOT_16-Structural " "Found design unit 10: GATE_NOT_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 FULLADDER-Structural " "Found design unit 11: FULLADDER-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 FULLADDER_16-Structural " "Found design unit 12: FULLADDER_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 SUBTRACTOR_16-Structural " "Found design unit 13: SUBTRACTOR_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 COUNTER-Structural " "Found design unit 14: COUNTER-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 261 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 REG-Structural " "Found design unit 15: REG-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 285 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATE_AND " "Found entity 1: GATE_AND" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "2 GATE_OR " "Found entity 2: GATE_OR" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "3 GATE_GEQ " "Found entity 3: GATE_GEQ" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "4 GATE_PR_NOT " "Found entity 4: GATE_PR_NOT" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "5 GATE_AND_2 " "Found entity 5: GATE_AND_2" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "6 GATE_OR_3 " "Found entity 6: GATE_OR_3" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "7 GATE_XOR_3 " "Found entity 7: GATE_XOR_3" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "8 GATE_NOT " "Found entity 8: GATE_NOT" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "9 GATE_NOT_16 " "Found entity 9: GATE_NOT_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "10 FULLADDER " "Found entity 10: FULLADDER" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "11 FULLADDER_16 " "Found entity 11: FULLADDER_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "12 SUBTRACTOR_16 " "Found entity 12: SUBTRACTOR_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "13 COUNTER " "Found entity 13: COUNTER" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""} { "Info" "ISGN_ENTITY_NAME" "14 REG " "Found entity 14: REG" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553553355746 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU16.vhd " "Can't analyze file -- file ALU16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1553553355751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X " "Found design unit 1: X" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355752 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU-Behavior " "Found design unit 2: CPU-Behavior" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355752 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553553355752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU " "Found design unit 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355754 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU16-Behavior " "Found design unit 2: ALU16-Behavior" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355754 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553355754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553553355754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553553355779 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD_V CPU.vhd(34) " "Verilog HDL or VHDL warning at CPU.vhd(34): object \"ADD_V\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUB_V CPU.vhd(35) " "Verilog HDL or VHDL warning at CPU.vhd(35): object \"SUB_V\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_RES CPU.vhd(48) " "VHDL Process Statement warning at CPU.vhd(48): signal \"ADD_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_COUT CPU.vhd(49) " "VHDL Process Statement warning at CPU.vhd(49): signal \"ADD_COUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_RES CPU.vhd(51) " "VHDL Process Statement warning at CPU.vhd(51): signal \"SUB_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_COUT CPU.vhd(52) " "VHDL Process Statement warning at CPU.vhd(52): signal \"SUB_COUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND_RES CPU.vhd(53) " "VHDL Process Statement warning at CPU.vhd(53): signal \"AND_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR_RES CPU.vhd(54) " "VHDL Process Statement warning at CPU.vhd(54): signal \"OR_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GEQ_RES CPU.vhd(55) " "VHDL Process Statement warning at CPU.vhd(55): signal \"GEQ_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT_RES CPU.vhd(56) " "VHDL Process Statement warning at CPU.vhd(56): signal \"NOT_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUT CPU.vhd(44) " "VHDL Process Statement warning at CPU.vhd(44): inferring latch(es) for signal or variable \"COUT\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT CPU.vhd(44) " "Inferred latch for \"COUT\" at CPU.vhd(44)" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553553355780 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND GATE_AND:INST_AND " "Elaborating entity \"GATE_AND\" for hierarchy \"GATE_AND:INST_AND\"" {  } { { "CPU.vhd" "INST_AND" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR GATE_OR:INST_OR " "Elaborating entity \"GATE_OR\" for hierarchy \"GATE_OR:INST_OR\"" {  } { { "CPU.vhd" "INST_OR" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_PR_NOT GATE_PR_NOT:INST_NOT " "Elaborating entity \"GATE_PR_NOT\" for hierarchy \"GATE_PR_NOT:INST_NOT\"" {  } { { "CPU.vhd" "INST_NOT" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355784 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TOUT subcircuits.vhd(105) " "VHDL Process Statement warning at subcircuits.vhd(105): signal \"TOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553355785 "|CPU|GATE_PR_NOT:INST_NOT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_GEQ GATE_GEQ:INST_GEQ " "Elaborating entity \"GATE_GEQ\" for hierarchy \"GATE_GEQ:INST_GEQ\"" {  } { { "CPU.vhd" "INST_GEQ" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355785 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TOUT subcircuits.vhd(77) " "VHDL Process Statement warning at subcircuits.vhd(77): signal \"TOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553355786 "|CPU|GATE_GEQ:INST_GEQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER_16 FULLADDER_16:INST_ADD " "Elaborating entity \"FULLADDER_16\" for hierarchy \"FULLADDER_16:INST_ADD\"" {  } { { "CPU.vhd" "INST_ADD" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER FULLADDER_16:INST_ADD\|FULLADDER:FA0 " "Elaborating entity \"FULLADDER\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\"" {  } { { "subcircuits.vhd" "FA0" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_XOR_3 FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_XOR_3:V0 " "Elaborating entity \"GATE_XOR_3\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_XOR_3:V0\"" {  } { { "subcircuits.vhd" "V0" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND_2 FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_AND_2:V1 " "Elaborating entity \"GATE_AND_2\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_AND_2:V1\"" {  } { { "subcircuits.vhd" "V1" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR_3 FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_OR_3:V4 " "Elaborating entity \"GATE_OR_3\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_OR_3:V4\"" {  } { { "subcircuits.vhd" "V4" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACTOR_16 SUBTRACTOR_16:INST_SUB " "Elaborating entity \"SUBTRACTOR_16\" for hierarchy \"SUBTRACTOR_16:INST_SUB\"" {  } { { "CPU.vhd" "INST_SUB" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_NOT_16 SUBTRACTOR_16:INST_SUB\|GATE_NOT_16:NOT_B " "Elaborating entity \"GATE_NOT_16\" for hierarchy \"SUBTRACTOR_16:INST_SUB\|GATE_NOT_16:NOT_B\"" {  } { { "subcircuits.vhd" "NOT_B" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_NOT SUBTRACTOR_16:INST_SUB\|GATE_NOT:NOT_COUT " "Elaborating entity \"GATE_NOT\" for hierarchy \"SUBTRACTOR_16:INST_SUB\|GATE_NOT:NOT_COUT\"" {  } { { "subcircuits.vhd" "NOT_COUT" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553355941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1553553356766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553553356766 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIN " "No output dependent on input pin \"CIN\"" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553553356801 "|CPU|CIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1553553356801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1553553356802 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1553553356802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1553553356802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1553553356802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553553356825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 00:35:56 2019 " "Processing ended: Tue Mar 26 00:35:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553553356825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553553356825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553553356825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553553356825 ""}
