

================================================================
== Vivado HLS Report for 'xFDuplicate637'
================================================================
* Date:           Wed Mar 18 11:34:05 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    43741|    43741| 2.187 ms | 2.187 ms |  43741|  43741|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop   |    43740|    43740|       243|          -|          -|   180|    no    |
        | + Col_Loop  |      240|      240|         2|          1|          1|   240|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_cols_read, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %p_src_rows_read, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_src_rows_read_1 = call i9 @_ssdm_op_Read.ap_fifo.i9P(i9* %p_src_rows_read)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 11 'read' 'p_src_rows_read_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_src_cols_read_1 = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %p_src_cols_read)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 12 'read' 'p_src_cols_read_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i9 %p_src_rows_read_1 to i14" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 13 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = sext i10 %p_src_cols_read_1 to i14" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 14 'sext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%t_V_10 = phi i13 [ 0, %entry ], [ %row_V, %Row_Loop_end ]"   --->   Operation 16 'phi' 't_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i13 %t_V_10 to i14" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 17 'zext' 'zext_ln887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.09ns)   --->   "%icmp_ln887 = icmp ult i14 %zext_ln887, %sext_ln104" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 18 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.67ns)   --->   "%row_V = add i13 %t_V_10, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 19 'add' 'row_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %Row_Loop_begin, label %.exit" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str116) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:53->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 21 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str116)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:53->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 22 'specregionbegin' 'tmp_i_i' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:54->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 23 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 24 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 25 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%t_V = phi i14 [ 0, %Row_Loop_begin ], [ %add_ln887, %Col_Loop ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 26 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.20ns)   --->   "%icmp_ln57 = icmp eq i14 %t_V, %empty" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 27 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.81ns)   --->   "%add_ln887 = add i14 %t_V, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 28 'add' 'add_ln887' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %Row_Loop_end, label %Col_Loop" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str117) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:58->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_23_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str117)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:58->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 31 'specregionbegin' 'tmp_23_i_i' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 240, i32 240, i32 240, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:59->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 32 'speclooptripcount' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:60->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 33 'specpipeline' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:62->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 34 'read' 'tmp_V' <Predicate = (!icmp_ln57)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_4 : Operation 35 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 %tmp_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:63->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 35 'write' <Predicate = (!icmp_ln57)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_4 : Operation 36 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_V_V, i8 %tmp_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:64->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 36 'write' <Predicate = (!icmp_ln57)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str117, i32 %tmp_23_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:65->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 37 'specregionend' 'empty_106' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 38 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str116, i32 %tmp_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:66->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 39 'specregionend' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_rows_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
p_src_rows_read_1      (read             ) [ 000000]
p_src_cols_read_1      (read             ) [ 000000]
sext_ln104             (sext             ) [ 001111]
empty                  (sext             ) [ 001111]
br_ln52                (br               ) [ 011111]
t_V_10                 (phi              ) [ 001000]
zext_ln887             (zext             ) [ 000000]
icmp_ln887             (icmp             ) [ 001111]
row_V                  (add              ) [ 011111]
br_ln52                (br               ) [ 000000]
specloopname_ln53      (specloopname     ) [ 000000]
tmp_i_i                (specregionbegin  ) [ 000111]
speclooptripcount_ln54 (speclooptripcount) [ 000000]
br_ln57                (br               ) [ 001111]
ret_ln79               (ret              ) [ 000000]
t_V                    (phi              ) [ 000100]
icmp_ln57              (icmp             ) [ 001111]
add_ln887              (add              ) [ 001111]
br_ln57                (br               ) [ 000000]
specloopname_ln58      (specloopname     ) [ 000000]
tmp_23_i_i             (specregionbegin  ) [ 000000]
speclooptripcount_ln59 (speclooptripcount) [ 000000]
specpipeline_ln60      (specpipeline     ) [ 000000]
tmp_V                  (read             ) [ 000000]
write_ln63             (write            ) [ 000000]
write_ln64             (write            ) [ 000000]
empty_106              (specregionend    ) [ 000000]
br_ln57                (br               ) [ 001111]
empty_107              (specregionend    ) [ 000000]
br_ln52                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst1_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_rows_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_cols_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="p_src_rows_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="9" slack="0"/>
<pin id="65" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_src_cols_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_V_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln63_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln64_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/4 "/>
</bind>
</comp>

<comp id="96" class="1005" name="t_V_10_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="13" slack="1"/>
<pin id="98" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="t_V_10 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="t_V_10_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="13" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_10/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="t_V_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="1"/>
<pin id="109" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="t_V_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="14" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln104_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln887_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln887/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln887_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="1"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="row_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="13" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln57_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="14" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="2"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln887_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="sext_ln104_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="1"/>
<pin id="154" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104 "/>
</bind>
</comp>

<comp id="157" class="1005" name="empty_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="2"/>
<pin id="159" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="162" class="1005" name="icmp_ln887_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="166" class="1005" name="row_V_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="13" slack="0"/>
<pin id="168" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="171" class="1005" name="icmp_ln57_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="175" class="1005" name="add_ln887_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln887 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="58" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="74" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="62" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="68" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="100" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="100" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="111" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="111" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="118" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="160"><net_src comp="122" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="165"><net_src comp="130" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="135" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="174"><net_src comp="141" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="146" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_V | {4 }
	Port: dst1_V_V | {4 }
 - Input state : 
	Port: xFDuplicate637 : src_V_V | {4 }
	Port: xFDuplicate637 : p_src_rows_read | {1 }
	Port: xFDuplicate637 : p_src_cols_read | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln887 : 1
		icmp_ln887 : 2
		row_V : 1
		br_ln52 : 3
	State 3
		icmp_ln57 : 1
		add_ln887 : 1
		br_ln57 : 2
	State 4
		empty_106 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |         row_V_fu_135         |    0    |    17   |
|          |       add_ln887_fu_146       |    0    |    19   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln887_fu_130      |    0    |    13   |
|          |       icmp_ln57_fu_141       |    0    |    13   |
|----------|------------------------------|---------|---------|
|          | p_src_rows_read_1_read_fu_62 |    0    |    0    |
|   read   | p_src_cols_read_1_read_fu_68 |    0    |    0    |
|          |       tmp_V_read_fu_74       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln63_write_fu_80    |    0    |    0    |
|          |    write_ln64_write_fu_88    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln104_fu_118      |    0    |    0    |
|          |         empty_fu_122         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln887_fu_126      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    62   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln887_reg_175|   14   |
|   empty_reg_157  |   14   |
| icmp_ln57_reg_171|    1   |
|icmp_ln887_reg_162|    1   |
|   row_V_reg_166  |   13   |
|sext_ln104_reg_152|   14   |
|   t_V_10_reg_96  |   13   |
|    t_V_reg_107   |   14   |
+------------------+--------+
|       Total      |   84   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   62   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   84   |    -   |
+-----------+--------+--------+
|   Total   |   84   |   62   |
+-----------+--------+--------+
