/* radare - LGPL - Copyright 2020 - LiraNuna */
#include <stdint.h>
#include <string.h>
#include <r_types.h>
#include <r_lib.h>
#include <r_asm.h>
#include <r_anal.h>

#define BIT_RANGE(x, start, size) ((x >> start) & ((1 << size) - 1))
#define REQ(condition) do { if(!(condition)) { aop->type = R_ANAL_OP_TYPE_ILL; return; } } while(0)

static const char *REGISTERS[] = {
    "r0", "r1", "r2", "r3",
    "r4", "r5", "r6", "r7",
    "r8", "r9", "r10", "r11",
    "r12", "r13", "r14", "r15",
    "r16", "r17", "r18", "r19",
    "r20", "r21", "r22", "r23",
    "r24", "r25", "r26", "r27",
    "r28", "r29", "r30", "r31",
};

static int32_t sign_extend(uint32_t x, uint8_t b) {
    uint32_t m = 1UL << (b - 1);

    x = x & ((1UL << b) - 1);
    return (x ^ m) - m;
}

static _RAnalCond CONDITIONALS[] = {
    R_ANAL_COND_HS, R_ANAL_COND_LO,
    R_ANAL_COND_HI, R_ANAL_COND_LS,
    R_ANAL_COND_EQ, R_ANAL_COND_NE,
    R_ANAL_COND_GT, R_ANAL_COND_LE,
    R_ANAL_COND_GE, R_ANAL_COND_LT,
    R_ANAL_COND_MI, R_ANAL_COND_PL,
    R_ANAL_COND_VS, R_ANAL_COND_VC,
    R_ANAL_COND_NV, R_ANAL_COND_AL,
};

static bool set_reg_profile(RAnal *anal) {
    const char *p = \
        "=SP    r0\n"
        "=LR    r3\n"
        "=BP    r2\n"
        "=PC    pc\n"
        "gpr    r0      .32 0   0\n"
        "gpr    r1      .32 4   0\n"
        "gpr    r2      .32 8   0\n"
        "gpr    r3      .32 12  0\n"
        "gpr    r4      .32 16  0\n"
        "gpr    r5      .32 20  0\n"
        "gpr    r6      .32 24  0\n"
        "gpr    r7      .32 28  0\n"
        "gpr    r8      .32 32  0\n"
        "gpr    r9      .32 36  0\n"
        "gpr    r10     .32 40  0\n"
        "gpr    r11     .32 44  0\n"
        "gpr    r12     .32 48  0\n"
        "gpr    r13     .32 52  0\n"
        "gpr    r14     .32 56  0\n"
        "gpr    r15     .32 60  0\n"
        "gpr    r16     .32 64  0\n"
        "gpr    r17     .32 68  0\n"
        "gpr    r18     .32 72  0\n"
        "gpr    r19     .32 76  0\n"
        "gpr    r20     .32 80  0\n"
        "gpr    r21     .32 84  0\n"
        "gpr    r22     .32 88  0\n"
        "gpr    r23     .32 92  0\n"
        "gpr    r24     .32 96  0\n"
        "gpr    r25     .32 100 0\n"
        "gpr    r27     .32 104 0\n"
        "gpr    r28     .32 108 0\n"
        "gpr    r29     .32 112 0\n"
        "gpr    r30     .32 116 0\n"
        "gpr    r31     .32 120 0\n"
		"gpr    pc      .32 124 0\n";

    return r_reg_set_profile_string(anal->reg, p);
}

static RAnalValue *r_value_reg(RAnal *anal, uint8_t reg) {
    RAnalValue *val = r_anal_value_new();
    val->reg = r_reg_get(anal->reg, REGISTERS[reg], R_REG_TYPE_GPR);
    return val;
}

static RAnalValue *r_value_mem8(RAnal *anal, uint8_t reg, int32_t offset) {
    RAnalValue *val = r_anal_value_new();
    val->reg = r_reg_get(anal->reg, REGISTERS[reg], R_REG_TYPE_GPR);
    val->delta = offset;
    val->memref = 1;
    return val;
}

static RAnalValue *r_value_mem16(RAnal *anal, uint8_t reg, uint32_t offset) {
    RAnalValue *val = r_anal_value_new();
    val->reg = r_reg_get(anal->reg, REGISTERS[reg], R_REG_TYPE_GPR);
    val->delta = offset;
    val->memref = 2;
    return val;
}

static RAnalValue *r_value_mem32(RAnal *anal, uint8_t reg, uint32_t offset) {
    RAnalValue *val = r_anal_value_new();
    val->reg = r_reg_get(anal->reg, REGISTERS[reg], R_REG_TYPE_GPR);
    val->delta = offset;
    val->memref = 4;
    return val;
}

static RAnalValue *r_value_imm(st64 imm) {
    RAnalValue *val = r_anal_value_new();
    val->imm = imm;
    return val;
}

static void anal32(RAnal *anal, RAnalOp *aop, uint32_t addr, uint32_t insn) {
    switch (BIT_RANGE(insn, 25, 5)) {
        case 0x00: {
            bool cu = BIT_RANGE(insn, 0, 1);
            uint32_t rD = BIT_RANGE(insn, 20, 5);
            uint32_t rA = BIT_RANGE(insn, 15, 5);
            uint32_t rB = BIT_RANGE(insn, 10, 5);
            switch (BIT_RANGE(insn, 1, 6)) {
                case 0x00: // nop
                    REQ(rD == 0 && rA == 0 && rB == 0 && !cu);
                    aop->type = R_ANAL_OP_TYPE_NOP;
                    r_strbuf_setf (&aop->esil, "");
                    return;
                case 0x01: // syscall imm15
                    REQ(!cu);
                    aop->type = R_ANAL_OP_TYPE_SWI;
                    r_strbuf_setf (&aop->esil, "$");
                    return;
                case 0x02: // trap
                    REQ(!cu && rB < 16);
                    aop->type = R_ANAL_OP_TYPE_TRAP;
                    aop->cond = CONDITIONALS[rB];
                    r_strbuf_setf (&aop->esil, "TRAP");
                    return;
                case 0x03: // sdbbp rA
                    REQ(!cu);
                    aop->type = R_ANAL_OP_TYPE_TRAP;
                    r_strbuf_setf (&aop->esil, "TRAP");
                    return;
                case 0x04: // br{cond}[l] rA
                    REQ(rD < 16);
                    aop->type = cu ? R_ANAL_OP_TYPE_RCALL : (rA == 3) ? R_ANAL_OP_TYPE_RET : R_ANAL_OP_TYPE_RJMP;
                    aop->eob = true;
                    aop->reg = REGISTERS[rA];
                    aop->cond = CONDITIONALS[rD];
                    return;
                case 0x08: // add[.c] rD, rA, rB
                case 0x09: // addc[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_ADD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
					r_strbuf_setf (&aop->esil, "%s,%s,+,%s,=", aop->src[0]->reg->name,
							aop->src[1]->reg->name, aop->dst->reg->name);
                    return;
                case 0x0A: // sub[.c] rD, rA, rB
                case 0x0B: // subc[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_SUB;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
					r_strbuf_setf (&aop->esil, "%s,%s,-,%s,=", aop->src[0]->reg->name,
							aop->src[1]->reg->name, aop->dst->reg->name);
                    return;
                case 0x0C: // cmp.c rA, rB
                    REQ(cu);
                    aop->type = R_ANAL_OP_TYPE_CMP;
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x0D: // cmpz.c rA
                    REQ(cu);
                    aop->type = R_ANAL_OP_TYPE_CMP;
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_imm(0);
                    return;
                case 0x0F: // neg[.c] rD, rA
                    aop->type = R_ANAL_OP_TYPE_SUB;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_imm(0);
                    aop->src[1] = r_value_reg(anal, rA);
                    return;
                case 0x10: // and[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_AND;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x11: // or[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_OR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x12: // not[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_NOT;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    return;
                case 0x13: // xor[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_XOR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x14: // bitclr.c rD, rA, rB
                    REQ(cu);
                    aop->type = R_ANAL_OP_TYPE_AND;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_imm(~(1 << rB));
                    return;
                case 0x15: // bitset.c rD, rA, rB
                    REQ(cu);
                    aop->type = R_ANAL_OP_TYPE_OR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_imm(1 << rB);
                    return;
                case 0x16: // bittst.c rD, rA, rB
                    REQ(cu);
                    aop->type = R_ANAL_OP_TYPE_ACMP;
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_imm(1 << rB);
                    return;
                case 0x17: // bittgl.c rD, rA, rB
                    REQ(cu);
                    aop->type = R_ANAL_OP_TYPE_XOR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_imm(1 << rB);
                    return;
                case 0x18: // sll[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_SHL;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x1A: // srl[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_SHR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x1B: // sra[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_SAR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x1D: // rorc.c rD, rA, rB
                    REQ(cu);
                case 0x1C: // ror[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_ROR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x1F: // rolc[.c] rD, rA, rB
                    REQ(cu);
                case 0x1E: // rol[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_ROL;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x21: // mulu rA, rB
                    REQ(!cu);
                case 0x20: // mul rA, rB
                    aop->type = R_ANAL_OP_TYPE_MUL;
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x22: // div rA, rB
                case 0x23: // divu rA, rB
                    REQ(!cu);
                    aop->type = R_ANAL_OP_TYPE_DIV;
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x2B: // mv{cond} rA, rB
                    REQ(rB < 16);
                    aop->type = R_ANAL_OP_TYPE_MOV;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->cond = CONDITIONALS[rB];
                    return;
                case 0x2C: //extsb[.c]
                case 0x2D: //extsh[.c]
                case 0x2E: //extzb[.c]
                case 0x2F: //extzh[.c]
                    aop->type = R_ANAL_OP_TYPE_CAST;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_reg(anal, rB);
                    return;
                case 0x38: // slli[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_SHL;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_imm(rB);
                    return;
                case 0x3A: // srli[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_SHR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_imm(rB);
                    return;
                case 0x3B: // srai[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_SAR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_imm(rB);
                    return;
                case 0x3D: // roric.c rD, rA, rB
                    REQ(cu);
                case 0x3C: // rori[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_ROR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_imm(rB);
                    return;
                case 0x3F: // rolic.c rD, rA, rB
                    REQ(cu);
                case 0x3E: // roli[.c] rD, rA, rB
                    aop->type = R_ANAL_OP_TYPE_ROL;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    aop->src[1] = r_value_imm(rB);
                    return;
                default:
                    return;
            }
        }
        case 0x01: {
            bool cu = BIT_RANGE(insn, 0, 1);
            uint16_t imm16 = BIT_RANGE(insn, 1, 16);
            uint32_t rD = BIT_RANGE(insn, 20, 5);

            switch (BIT_RANGE(insn, 17, 3)) {
                case 0x00: // addi[.c] rD, imm16
                    aop->type = R_ANAL_OP_TYPE_ADD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(sign_extend(imm16, 16));
                    return;
                case 0x02: // cmpi[.c] rD, imm16
                    aop->type = R_ANAL_OP_TYPE_CMP;
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(sign_extend(imm16, 16));
                    return;
                case 0x04: // andi[.c] rD, imm16
                    aop->type = R_ANAL_OP_TYPE_AND;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(imm16);
                    return;
                case 0x05: // ori[.c] rD, imm16
                    aop->type = R_ANAL_OP_TYPE_OR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(imm16);
                    return;
                case 0x06: // ldi rD, imm16
                    REQ(!cu);
                    aop->type = R_ANAL_OP_TYPE_MOV;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(imm16);
                    return;
                default: return;
            }
        }
        case 0x02: // j[l] imm24
            aop->eob = true;
            aop->type = BIT_RANGE(insn, 0, 1) ? R_ANAL_OP_TYPE_CALL : R_ANAL_OP_TYPE_JMP;
            aop->jump = (addr & 0xFC000000) | (BIT_RANGE(insn, 1, 24) << 1);
            r_strbuf_setf (&aop->esil, "0x%"PFMT64x",pc,=", aop->jump);
            return;
        case 0x03: {
            uint32_t rA = BIT_RANGE(insn, 15, 5);
            uint32_t rD = BIT_RANGE(insn, 20, 5);
            int16_t imm12 = sign_extend(BIT_RANGE(insn, 3, 12), 12);
            switch (BIT_RANGE(insn, 0, 3)) {
                case 0x00: // lw rD, [rA, imm12]+
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem32(anal, rA, imm12);
                    return;
                case 0x01: // lh rD, [rA, imm12]+
                case 0x02: // lhu rD, [rA, imm12]+
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem16(anal, rA, imm12);
                    return;
                case 0x03: // lb rD, [rA, imm12]+
                case 0x06: // lbu rD, [rA, imm12]+
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem8(anal, rA, imm12);
                    return;
                case 0x04: // sw rD, [rA, imm12]+
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem32(anal, rA, imm12);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
                case 0x05: // sh rD, [rA, imm12]+
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem16(anal, rA, imm12);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
                case 0x07: // sb rD, [rA, imm12]+
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem8(anal, rA, imm12);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
            }
        }
        case 0x04: //b{cond}[l] imm20
            aop->eob = true;
            aop->type = BIT_RANGE(insn, 0, 1) ? R_ANAL_OP_TYPE_CALL : R_ANAL_OP_TYPE_JMP;
            aop->cond = CONDITIONALS[BIT_RANGE(insn, 10, 4)];
            aop->jump = addr + sign_extend(((BIT_RANGE(insn, 15, 10) << 9) | BIT_RANGE(insn, 1, 9)) << 1, 20);
            return;
        case 0x05: {
            bool cu = BIT_RANGE(insn, 0, 1);
            uint32_t rD = BIT_RANGE(insn, 20, 5);
            uint32_t imm16 = BIT_RANGE(insn, 1, 16) << 16;

            switch (BIT_RANGE(insn, 17, 3)) {
                case 0x00: // andis[.c] rD, imm16
                    aop->type = R_ANAL_OP_TYPE_ADD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(imm16);
                    return;
                case 0x02: // cmpis[.c] rD, imm16
                    aop->type = R_ANAL_OP_TYPE_CMP;
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(imm16);
                    return;
                case 0x04: // andis[.c] rD, imm16
                    aop->type = R_ANAL_OP_TYPE_AND;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(imm16);
                    return;
                case 0x05: // oris[.c] rD, imm16
                    aop->type = R_ANAL_OP_TYPE_OR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(imm16);
                    return;
                case 0x06: // ldis rD, imm16
                    REQ(!cu);
                    aop->type = R_ANAL_OP_TYPE_MOV;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_imm(imm16);
                default:
                    return;
            }
        }
        case 0x07: {
            uint32_t rA = BIT_RANGE(insn, 15, 5);
            uint32_t rD = BIT_RANGE(insn, 20, 5);
            int16_t imm12 = sign_extend(BIT_RANGE(insn, 3, 12), 12);
            switch (BIT_RANGE(insn, 0, 3)) {
                case 0x00: // lw rD, [rA]+, imm12
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem32(anal, rA, 0);
                    return;
                case 0x01: // lh rD, [rA]+, imm12
                case 0x02: // lhu rD, [rA]+, imm12
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem16(anal, rA, 0);
                    return;
                case 0x03: // lb rD, [rA]+, imm12
                case 0x06: // lbu rD, [rA]+, imm12
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem8(anal, rA, 0);
                    return;
                case 0x04: // sw rD, [rA]+, imm12
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem32(anal, rA, 0);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
                case 0x05: // sh rD, [rA]+, imm12
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem16(anal, rA, 0);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
                case 0x07: // sb rD, [rA]+, imm12
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem8(anal, rA, 0);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
            }
        }
        case 0x08: // addri[.c] rD, rA, imm14
            aop->type = R_ANAL_OP_TYPE_ADD;
            aop->dst = r_value_reg(anal, BIT_RANGE(insn, 15, 5));
            aop->src[0] = r_value_reg(anal, BIT_RANGE(insn, 20, 5));
            aop->src[1] = r_value_imm(sign_extend(BIT_RANGE(insn, 1, 14), 14));
            return;
        case 0x0C: // andri[.c] rD, rA, imm14
            aop->type = R_ANAL_OP_TYPE_AND;
            aop->dst = r_value_reg(anal, BIT_RANGE(insn, 15, 5));
            aop->src[0] = r_value_reg(anal, BIT_RANGE(insn, 20, 5));
            aop->src[1] = r_value_imm(BIT_RANGE(insn, 1, 14));
            return;
        case 0x0D: // orri[.c] rD, rA, imm14
            aop->type = R_ANAL_OP_TYPE_OR;
            aop->dst = r_value_reg(anal, BIT_RANGE(insn, 15, 5));
            aop->src[0] = r_value_reg(anal, BIT_RANGE(insn, 20, 5));
            aop->src[1] = r_value_imm(BIT_RANGE(insn, 1, 14));
            return;
        case 0x10: // lw rD, [rA, imm12]
            aop->type = R_ANAL_OP_TYPE_LOAD;
            aop->dst = r_value_reg(anal, BIT_RANGE(insn, 20, 5));
            aop->src[0] = r_value_mem32(anal, BIT_RANGE(insn, 15, 5), sign_extend(BIT_RANGE(insn, 3, 12), 12));
            return;
        case 0x11: // lh rD, [rA, imm12]
        case 0x12: // lhu rD, [rA, imm12]
            aop->type = R_ANAL_OP_TYPE_LOAD;
            aop->dst = r_value_reg(anal, BIT_RANGE(insn, 20, 5));
            aop->src[0] = r_value_mem16(anal, BIT_RANGE(insn, 15, 5), sign_extend(BIT_RANGE(insn, 3, 12), 12));
            return;
        case 0x13: // lb rD, [rA, imm12]
        case 0x16: // lbu rD, [rA, imm12]
            aop->type = R_ANAL_OP_TYPE_LOAD;
            aop->dst = r_value_reg(anal, BIT_RANGE(insn, 20, 5));
            aop->src[0] = r_value_mem8(anal, BIT_RANGE(insn, 15, 5), sign_extend(BIT_RANGE(insn, 3, 12), 12));
            return;
        case 0x14: // sw rD, [rA, imm12]
            aop->type = R_ANAL_OP_TYPE_STORE;
            aop->dst = r_value_mem32(anal, BIT_RANGE(insn, 15, 5), sign_extend(BIT_RANGE(insn, 3, 12), 12));
            aop->src[0] = r_value_reg(anal, BIT_RANGE(insn, 20, 5));
            return;
        case 0x15: // sh rD, [rA, imm12]
            aop->type = R_ANAL_OP_TYPE_STORE;
            aop->dst = r_value_mem16(anal, BIT_RANGE(insn, 15, 5), sign_extend(BIT_RANGE(insn, 3, 12), 12));
            aop->src[0] = r_value_reg(anal, BIT_RANGE(insn, 20, 5));
            return;
        case 0x17: // sb rD, [rA, imm12]
            aop->type = R_ANAL_OP_TYPE_STORE;
            aop->dst = r_value_mem8(anal, BIT_RANGE(insn, 15, 5), sign_extend(BIT_RANGE(insn, 3, 12), 12));
            aop->src[0] = r_value_reg(anal, BIT_RANGE(insn, 20, 5));
            return;
    }
}

static void anal16(RAnal *anal, RAnalOp *aop, uint32_t addr, uint16_t insn) {
    switch (BIT_RANGE(insn, 12, 3)) {
        case 0x0: {
            uint32_t rA = BIT_RANGE(insn, 4, 4);
            uint32_t rD = BIT_RANGE(insn, 8, 4);
            switch (BIT_RANGE(insn, 0, 4)) {
                case 0x0: // nop
                    aop->type = R_ANAL_OP_TYPE_NOP;
                    return;
                case 0x1: // mlfh! rD, rA
                    aop->type = R_ANAL_OP_TYPE_MOV;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA + 16);
                    return;
                case 0x2: // mhfl! rD, rA
                    aop->type = R_ANAL_OP_TYPE_MOV;
                    aop->dst = r_value_reg(anal, rD + 16);
                    aop->src[0] = r_value_reg(anal, rA);
                    return;
                case 0x3: // mv! rD, rA
                    aop->type = R_ANAL_OP_TYPE_MOV;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    return;
                case 0x4: // br{cond}! rA
                    REQ(rD < 16);
                    aop->eob = true;
                    aop->reg = REGISTERS[rA];
                    aop->cond = CONDITIONALS[rD];
                    aop->type = (rA == 3) ? R_ANAL_OP_TYPE_RET : R_ANAL_OP_TYPE_RJMP;
                    return;
                case 0x5: // t{cond}!
                    REQ(rD < 16);
                    aop->type = R_ANAL_OP_TYPE_CMP;
                    return;
                case 0xC: // br{cond}l! rA
                    REQ(rD < 16);
                    aop->eob = true;
                    aop->reg = REGISTERS[rA];
                    aop->cond = CONDITIONALS[rD];
                    aop->type = R_ANAL_OP_TYPE_RCALL;
                    return;
                default:
                    aop->type = R_ANAL_OP_TYPE_UNK;
                    return;
            }
        }
        case 0x1: {
            uint32_t rA = BIT_RANGE(insn, 4, 4);
            switch (BIT_RANGE(insn, 0, 4)) {
                case 0x0:
                    switch (BIT_RANGE(insn, 8, 4)) {
                        case 0x0: // mtcel! rA
                        case 0x1: // mtceh! rA
                            aop->type = R_ANAL_OP_TYPE_MOV;
                            return;
                        default:
                            aop->type = R_ANAL_OP_TYPE_UNK;
                            return;
                    }
                case 0x1:
                    switch (BIT_RANGE(insn, 8, 4)) {
                        case 0x0: // mfcel! rA
                        case 0x1: // mfceh! rA
                            aop->type = R_ANAL_OP_TYPE_MOV;
                            return;
                        default:
                            aop->type = R_ANAL_OP_TYPE_UNK;
                            return;
                    }
                default:
                    aop->type = R_ANAL_OP_TYPE_UNK;
                    return;
            }
        }
        case 0x2: {
            uint32_t rA = BIT_RANGE(insn, 4, 4);
            uint32_t rD = BIT_RANGE(insn, 8, 4);
            uint32_t rAh = BIT_RANGE(insn, 4, 3);
            uint32_t rH = BIT_RANGE(insn, 7, 1) << 4;
            switch (BIT_RANGE(insn, 0, 4)) {
                case 0x0: // add! rD, rA
                    aop->type = R_ANAL_OP_TYPE_ADD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_reg(anal, rA);
                    return;
                case 0x1: // sub rD, rA
                    aop->type = R_ANAL_OP_TYPE_SUB;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_reg(anal, rA);
                    return;
                case 0x2: // neg! rD, rA
                    aop->type = R_ANAL_OP_TYPE_SUB;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_imm(0);
                    aop->src[1] = r_value_reg(anal, rA);
                    return;
                case 0x3: // cmp! rD, rA;
                    aop->type = R_ANAL_OP_TYPE_CMP;
                    return;
                case 0x4: // and! rD, rA
                    aop->type = R_ANAL_OP_TYPE_AND;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_reg(anal, rA);
                    return;
                case 0x5: // or! rD, rA
                    aop->type = R_ANAL_OP_TYPE_OR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_reg(anal, rA);
                    return;
                case 0x6: // not! rD, rA
                    aop->type = R_ANAL_OP_TYPE_NOT;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rA);
                    return;
                case 0x7: // xor! rD, rA
                    aop->type = R_ANAL_OP_TYPE_XOR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_reg(anal, rA);
                    return;
                case 0x8: // lw! rD, [rA]
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem32(anal, rA, 0);
                case 0x9: // lh! rD, [rA]
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem16(anal, rA, 0);
                case 0xB: // lbu! rD, [rA]
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem8(anal, rA, 0);
                    return;
                case 0xA: // pop!, rD + rH, [rAh]
                    aop->type = R_ANAL_OP_TYPE_POP;
                    aop->dst = r_value_reg(anal, rD + rH);
                    aop->src[0] = r_value_mem32(anal, rAh, 0);
                    return;
                case 0xC: // sw! rD, [rA]
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem32(anal, rA, 0);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
                case 0xD: // sh! rD, [rA]
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem16(anal, rA, 0);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
                case 0xF: // sb! rD, [rA]
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem8(anal, rA, 0);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
                case 0xE: // push!, rD + rH, [rAh]
                    aop->type = R_ANAL_OP_TYPE_PUSH;
                    aop->dst = r_value_mem32(anal, rAh, 0);
                    aop->src[0] = r_value_reg(anal, rD + rH);
                    return;
            }
        }
        case 0x3: // j{l}! imm12
            aop->eob = true;
            aop->type = BIT_RANGE(insn, 0, 1) ? R_ANAL_OP_TYPE_CALL : R_ANAL_OP_TYPE_JMP;
            aop->jump = (addr & 0xFFFFF000) | (BIT_RANGE(insn, 1, 11) << 1);
            r_strbuf_setf (&aop->esil, "0x%"PFMT64x",pc,=", aop->jump);
            return;
        case 0x4: // b{cond}! imm8
            aop->eob = true;
            aop->cond = CONDITIONALS[BIT_RANGE(insn, 8, 4)];
            aop->type = R_ANAL_OP_TYPE_JMP;
            aop->jump = addr + (sign_extend(BIT_RANGE(insn, 0, 8), 8) << 1);
            return;
        case 0x5: // ldiu!, rD, imm8
            aop->type = R_ANAL_OP_TYPE_MOV;
            aop->dst = r_value_reg(anal, BIT_RANGE(insn, 8, 4));
            aop->src[0] = r_value_imm(BIT_RANGE(insn, 0, 8));
            return;
        case 0x6: {
            uint32_t rD = BIT_RANGE(insn, 8, 4);
            uint32_t imm5 = BIT_RANGE(insn, 3, 5);
            switch (BIT_RANGE(insn, 0, 3)) {
                case 0x0: // addei! rD, imm5
                    aop->type = R_ANAL_OP_TYPE_ADD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(1 << imm5);
                    return;
                case 0x1: // slli! rD, imm5
                    aop->type = R_ANAL_OP_TYPE_SHL;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(imm5);
                    return;
                case 0x2: // sdbbp imm5
                    aop->type = R_ANAL_OP_TYPE_TRAP;
                    return;
                case 0x3: // srli! rD, imm5
                    aop->type = R_ANAL_OP_TYPE_SHR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(imm5);
                    return;
                case 0x4: // bitclr! rD, imm5
                    aop->type = R_ANAL_OP_TYPE_AND;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(~(1 << imm5));
                    return;
                case 0x5: // bitset! rD, imm5
                    aop->type = R_ANAL_OP_TYPE_OR;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_reg(anal, rD);
                    aop->src[1] = r_value_imm(1 << imm5);
                    return;
                case 0x6: // bittst! rD, imm5
                    aop->type = R_ANAL_OP_TYPE_CMP;
                    return;
                case 0x7:
                    aop->type = R_ANAL_OP_TYPE_UNK;
                    return;
            }
        }
        case 0x7: {
            uint32_t rD = BIT_RANGE(insn, 8, 4);
            uint32_t imm5 = BIT_RANGE(insn, 3, 5);
            switch (BIT_RANGE(insn, 0, 3)) {
                case 0x0: // lwp!, rD, imm5 << 2;
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem32(anal, 2, imm5 << 2);
                    return;
                case 0x1: // lhp!, rD, imm5 << 1;
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem16(anal, 2, imm5 << 1);
                    return;
                case 0x3: // lbup! rD, imm5;
                    aop->type = R_ANAL_OP_TYPE_LOAD;
                    aop->dst = r_value_reg(anal, rD);
                    aop->src[0] = r_value_mem8(anal, 2, imm5);
                    return;
                case 0x4: // swp! rD, imm5 << 2
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem32(anal, 2, imm5 << 2);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
                case 0x5: // shp! rD, imm5 << 1
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem16(anal, 2, imm5 << 1);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
                case 0x6: // sbp! rD, imm5
                    aop->type = R_ANAL_OP_TYPE_STORE;
                    aop->dst = r_value_mem8(anal, 2, imm5);
                    aop->src[0] = r_value_reg(anal, rD);
                    return;
                default:
                    aop->type = R_ANAL_OP_TYPE_UNK;
                    return;
            }
        }
    }
}

static int score7_anop(RAnal *anal, RAnalOp *op, ut64 addr, const ut8 *buffer, int length, RAnalOpMask mask) {
    memset(op, 0, sizeof(RAnalOp));

    if (length < 2) {
        return 0;
    }

    ut32 instruction = *(ut16 *) buffer;
    if (instruction & 0x8000) {
        if (length < 4) {
            return 0;
        }

        // Remove p0 and p1 bits before handling the instruction as 30bit
        instruction &= 0x00007FFF;
        instruction |= *(uint16_t *) (buffer + 2) << 15;
        instruction &= 0x3FFFFFFF;

        op->size = 4;
        anal32(anal, op, addr, instruction);
    } else {
        op->size = 2;
        anal16(anal, op, addr, instruction);
    }

    op->fail = addr + op->size;
    op->type |= (op->cond != R_ANAL_COND_AL) * R_ANAL_OP_TYPE_COND;

    return op->size;
}

struct r_anal_plugin_t r_anal_plugin_score7 = {
    .name = "score7",
    .arch = "score7",
    .desc = "SunPlus S⁺core7 analysis plugin",
    .license = "LGPL3",
    .bits = 32,
    .init = NULL,
    .fini = NULL,
    .diff_bb = NULL,
    .diff_fcn = NULL,
    .diff_eval = NULL,
    .fingerprint_bb = NULL,
    .fingerprint_fcn = NULL,
    .op = &score7_anop,
    .set_reg_profile = &set_reg_profile,
};

#ifndef R2_PLUGIN_INCORE
R_API RLibStruct radare_plugin = {
    .type = R_LIB_TYPE_ANAL,
    .data = &r_anal_plugin_score7,
    .version = R2_VERSION
};
#endif
