
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : fsmoore0

# Written on Wed Jun  1 22:45:25 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                           Inferred_clkgroup_1     23   
1 .         div00|oscout_derived_clock        2.1 MHz       480.769       derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_1     20   
                                                                                                                                                          
0 -       fsmoore00|en0                       100.0 MHz     10.000        inferred                                           Inferred_clkgroup_0     13   
==========================================================================================================================================================


Clock Load Summary
******************

                                    Clock     Source                          Clock Pin             Non-clock Pin         Non-clock Pin           
Clock                               Load      Pin                             Seq Example           Seq Example           Comb Example            
--------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     23        FS00.D00.OSCInst0.OSC(OSCH)     FS00.D01.oscout.C     -                     -                       
div00|oscout_derived_clock          20        FS00.D01.oscout.Q[0](dffe)      FS03.E_act[0:7].C     -                     -                       
                                                                                                                                                  
fsmoore00|en0                       13        en0(port)                       FS03.E_sig[7].C       FS01.outcr[4:0].R     FS03.un1_enfsm.I[0](inv)
==================================================================================================================================================
