Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri Feb 28 00:11:59 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/aes_main_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 1.039ns (64.655%)  route 0.568ns (35.345%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=13, unplaced)        0.182     1.221    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/word_load_reg_1015_reg[31][0]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.259 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ram_reg_bram_0_i_152__0/O
                         net (fo=1, unplaced)         0.185     1.444    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_33
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.482 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_52__0/O
                         net (fo=1, unplaced)         0.201     1.683    bd_0_i/hls_inst/inst/word_U/DINADIN[0]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[0])
                                                     -0.294     7.710    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.966ns (61.256%)  route 0.611ns (38.744%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.890     0.966 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=12, unplaced)        0.276     1.242    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/word_load_reg_1015_reg[31][4]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.280 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ram_reg_bram_0_i_148/O
                         net (fo=1, unplaced)         0.185     1.465    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_29
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.503 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_48__0/O
                         net (fo=1, unplaced)         0.150     1.653    bd_0_i/hls_inst/inst/word_U/DINADIN[4]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[4])
                                                     -0.288     7.716    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.992ns (63.794%)  route 0.563ns (36.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.916     0.992 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=12, unplaced)        0.271     1.263    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/word_load_reg_1015_reg[31][1]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.301 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ram_reg_bram_0_i_151__0/O
                         net (fo=1, unplaced)         0.185     1.486    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_32
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.524 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_51__0/O
                         net (fo=1, unplaced)         0.107     1.631    bd_0_i/hls_inst/inst/word_U/DINADIN[1]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[1])
                                                     -0.294     7.710    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.982ns (63.437%)  route 0.566ns (36.563%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.906     0.982 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=12, unplaced)        0.228     1.210    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/word_load_reg_1015_reg[31][2]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.248 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ram_reg_bram_0_i_150__0/O
                         net (fo=1, unplaced)         0.185     1.433    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_31
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.471 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_50__0/O
                         net (fo=1, unplaced)         0.153     1.624    bd_0_i/hls_inst/inst/word_U/DINADIN[2]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[2])
                                                     -0.276     7.728    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.728    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.984ns (63.566%)  route 0.564ns (36.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.908     0.984 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=12, unplaced)        0.174     1.158    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/word_load_reg_1015_reg[31][3]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.196 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ram_reg_bram_0_i_149__0/O
                         net (fo=1, unplaced)         0.185     1.381    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_30
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.419 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_49__0/O
                         net (fo=1, unplaced)         0.205     1.624    bd_0_i/hls_inst/inst/word_U/DINADIN[3]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[3])
                                                     -0.268     7.736    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.951ns (61.040%)  route 0.607ns (38.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.875     0.951 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[10]
                         net (fo=10, unplaced)        0.272     1.223    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/word_load_reg_1015_reg[31][10]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.261 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ram_reg_bram_0_i_142/O
                         net (fo=1, unplaced)         0.185     1.446    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_23
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.484 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_42__0/O
                         net (fo=1, unplaced)         0.150     1.634    bd_0_i/hls_inst/inst/word_U/DINADIN[10]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[10])
                                                     -0.248     7.756    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/Sbox_U/q0_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 1.072ns (74.600%)  route 0.365ns (25.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     1.048 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=10, unplaced)        0.221     1.269    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0_0[0]
                         LUT5 (Prop_LUT5_I3_O)        0.100     1.369 r  bd_0_i/hls_inst/inst/word_U/q0_reg_i_9__1/O
                         net (fo=1, unplaced)         0.144     1.513    bd_0_i/hls_inst/inst/Sbox_U/ADDRARDADDR[0]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.039     8.039    bd_0_i/hls_inst/inst/Sbox_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.352     7.652    bd_0_i/hls_inst/inst/Sbox_U/q0_reg
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.975ns (63.271%)  route 0.566ns (36.729%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[6]
                         net (fo=12, unplaced)        0.273     1.248    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/word_load_reg_1015_reg[31][6]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.286 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ram_reg_bram_0_i_146__0/O
                         net (fo=1, unplaced)         0.185     1.471    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_27
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.509 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_46__0/O
                         net (fo=1, unplaced)         0.108     1.617    bd_0_i/hls_inst/inst/word_U/DINADIN[6]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[6])
                                                     -0.244     7.760    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.960ns (63.158%)  route 0.560ns (36.842%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.884     0.960 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=10, unplaced)        0.170     1.130    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/word_load_reg_1015_reg[31][9]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.168 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ram_reg_bram_0_i_143__0/O
                         net (fo=1, unplaced)         0.185     1.353    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_24
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.391 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_43__0/O
                         net (fo=1, unplaced)         0.205     1.596    bd_0_i/hls_inst/inst/word_U/DINADIN[9]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[9])
                                                     -0.259     7.745    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/Sbox_U/q0_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 1.055ns (70.663%)  route 0.438ns (29.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.916     0.992 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=12, unplaced)        0.227     1.219    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0_1[1]
                         LUT5 (Prop_LUT5_I1_O)        0.139     1.358 r  bd_0_i/hls_inst/inst/word_U/q0_reg_i_8__1/O
                         net (fo=1, unplaced)         0.211     1.569    bd_0_i/hls_inst/inst/Sbox_U/ADDRARDADDR[1]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.039     8.039    bd_0_i/hls_inst/inst/Sbox_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.285     7.719    bd_0_i/hls_inst/inst/Sbox_U/q0_reg
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                  6.150    




