// Seed: 600243345
module module_0 (
    id_1
);
  output wire id_1;
  assign (strong1, strong0) id_1 = id_2;
  assign id_1 = 1;
  module_2 modCall_1 ();
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
  assign id_3 = id_3;
  logic [7:0] id_4;
  assign id_4[1-:1'b0] = 1'b0 == 1;
endmodule
module module_2 ();
  assign id_1 = id_1 + 1'b0;
  assign module_0.id_2 = 0;
endmodule
