// Seed: 2853448806
module module_0;
  always @(1'b0 + 1'd0) begin
    if (id_1) begin
      id_1 = 1;
    end
  end
endmodule
module module_1;
  wire id_2;
  module_0();
endmodule
module module_2 (
    output wor id_0,
    input wire id_1,
    output supply1 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply0 id_9,
    output logic id_10
);
  always #1 id_10 = #id_12 1;
  module_0();
endmodule
