("RC__Ckt:/\tRC__Ckt 1.Network_Analysis schematic" (("open" (nil hierarchy "/{1.Network_Analysis RC__Ckt schematic }:a"))) (((2.64375 -1.61875) (6.0375 0.10625)) "a" "Schematics" 10))("2R__Ckt:/\t2R__Ckt 1.Network_Analysis schematic" (("open" (nil hierarchy "/{1.Network_Analysis 2R__Ckt schematic }:a"))) (((1.275 -1.1875) (7.175 1.8125)) "a" "Schematics" 7))("NMOS_Char:/\tNMOS_Char CMOS schematic" (("open" (nil hierarchy "/{CMOS NMOS_Char schematic }:a"))) (((2.5375 -2.15625) (6.0625 -0.3625)) "a" "Schematics" 2))("NMOS_Char_AC_Analysis:/\tNMOS_Char_AC_Analysis CMOS schematic" (("open" (nil hierarchy "/{CMOS NMOS_Char_AC_Analysis schematic }:a"))) (((3.16875 -2.49375) (6.24375 -0.1)) "a" "Schematics" 3))("CMOS_Inv_2:/\tCMOS_Inv_2 CMOS schematic" (("open" (nil hierarchy "/{CMOS CMOS_Inv_2 schematic }:a"))) (((-4.475 -2.9125) (7.45 2.8375)) "a" "Schematics" 14))("CMOS_Inverter:/\tCMOS_Inverter CMOS schematic" (("open" (nil hierarchy "/{CMOS CMOS_Inverter schematic }:r"))) (((-0.53125 -1.41875) (4.40625 2.425)) "r" "Schematics" 12))("CMOS_Inverter:/\tCMOS_Inverter CMOS layout" (("open" (nil hierarchy "/{CMOS CMOS_Inverter layout }:a"))) (((-2.534 -9.804) (17.495 -1.692)) "a" "Virtuoso XL" 7))("CVSL_NAND_AND:/\tCVSL_NAND_AND CMOS schematic" (("open" (nil hierarchy "/{CMOS CVSL_NAND_AND schematic }:r"))) (((-4.55 -2.475) (1.7375 2.175)) "r" "Schematics XL" 7))("CVSL_NAND_AND:/\tCVSL_NAND_AND CMOS layout" (("open" (nil hierarchy "/{CMOS CVSL_NAND_AND layout }:a"))) (((-2.183 -10.983) (16.823 -2.327)) "a" "Virtuoso XL" 6))("CPL_NOR_OR:/\tCPL_NOR_OR CMOS schematic" (("open" (nil hierarchy "/{CMOS CPL_NOR_OR schematic }:r"))) (((-0.64375 -5.59375) (7.64375 0.54375)) "r" "Schematics XL" 15))