

================================================================
== Vivado HLS Report for 'ProxGS4'
================================================================
* Date:           Fri Jan 15 10:17:11 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   594785|   594785| 5.948 ms | 5.948 ms |  594785|  594785|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+--------+--------+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_fft_top_2D_fu_446  |fft_top_2D  |   256258|   256258| 2.563 ms | 2.563 ms |  256258|  256258|   none  |
        +-----------------------+------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 1.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- Loop 2       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 2.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- for_y_for_x  |    16407|    16407|        25|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16436|    16436|        54|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16394|    16394|        12|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    883|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       18|     64|   21510|  24475|    0|
|Memory           |      128|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    737|    -|
|Register         |        0|      -|    5493|    480|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      146|     64|   27003|  26575|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       52|     29|      25|     49|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |DEBLUR_dadd_64ns_bkb_U61  |DEBLUR_dadd_64ns_bkb  |        0|      3|    445|  1149|    0|
    |DEBLUR_dadd_64ns_bkb_U62  |DEBLUR_dadd_64ns_bkb  |        0|      3|    445|  1149|    0|
    |DEBLUR_ddiv_64ns_sc4_U65  |DEBLUR_ddiv_64ns_sc4  |        0|      0|   3211|  3658|    0|
    |DEBLUR_ddiv_64ns_sc4_U66  |DEBLUR_ddiv_64ns_sc4  |        0|      0|   3211|  3658|    0|
    |DEBLUR_dmul_64ns_rcU_U63  |DEBLUR_dmul_64ns_rcU  |        0|     11|    317|   578|    0|
    |DEBLUR_dmul_64ns_rcU_U64  |DEBLUR_dmul_64ns_rcU  |        0|     11|    317|   578|    0|
    |DEBLUR_fcmp_32ns_qcK_U60  |DEBLUR_fcmp_32ns_qcK  |        0|      0|     66|   239|    0|
    |DEBLUR_fdiv_32ns_mb6_U51  |DEBLUR_fdiv_32ns_mb6  |        0|      0|    761|   994|    0|
    |DEBLUR_fmul_32ns_lbW_U47  |DEBLUR_fmul_32ns_lbW  |        0|      3|    143|   321|    0|
    |DEBLUR_fmul_32ns_lbW_U48  |DEBLUR_fmul_32ns_lbW  |        0|      3|    143|   321|    0|
    |DEBLUR_fmul_32ns_lbW_U49  |DEBLUR_fmul_32ns_lbW  |        0|      3|    143|   321|    0|
    |DEBLUR_fmul_32ns_lbW_U50  |DEBLUR_fmul_32ns_lbW  |        0|      3|    143|   321|    0|
    |DEBLUR_fpext_32nspcA_U55  |DEBLUR_fpext_32nspcA  |        0|      0|    100|   138|    0|
    |DEBLUR_fpext_32nspcA_U56  |DEBLUR_fpext_32nspcA  |        0|      0|    100|   138|    0|
    |DEBLUR_fpext_32nspcA_U57  |DEBLUR_fpext_32nspcA  |        0|      0|    100|   138|    0|
    |DEBLUR_fpext_32nspcA_U58  |DEBLUR_fpext_32nspcA  |        0|      0|    100|   138|    0|
    |DEBLUR_fpext_32nspcA_U59  |DEBLUR_fpext_32nspcA  |        0|      0|    100|   138|    0|
    |DEBLUR_fptrunc_64ocq_U53  |DEBLUR_fptrunc_64ocq  |        0|      0|    128|   277|    0|
    |DEBLUR_fptrunc_64ocq_U54  |DEBLUR_fptrunc_64ocq  |        0|      0|    128|   277|    0|
    |DEBLUR_sitofp_32nncg_U52  |DEBLUR_sitofp_32nncg  |        0|      0|    340|   554|    0|
    |grp_fft_top_2D_fu_446     |fft_top_2D            |       18|     24|  11069|  9390|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                     |                      |       18|     64|  21510| 24475|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |fft_result_M_real_U  |ProxGS4_fft_resuljbC  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |fft_result_M_imag_U  |ProxGS4_fft_resuljbC  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |tmp_M_real_U         |ProxGS4_tmp_M_real    |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |tmp_M_imag_U         |ProxGS4_tmp_M_real    |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                |                      |      128|  0|   0|    0|  65536|  128|     4|      2097152|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1044_fu_763_p2      |     +    |      0|  0|   23|          16|          16|
    |add_ln13_1_fu_559_p2      |     +    |      0|  0|   15|           7|           1|
    |add_ln13_2_fu_591_p2      |     +    |      0|  0|   15|           7|           1|
    |add_ln13_3_fu_597_p2      |     +    |      0|  0|   15|           7|           1|
    |add_ln13_fu_553_p2        |     +    |      0|  0|   15|           7|           1|
    |add_ln26_fu_713_p2        |     +    |      0|  0|   21|          15|           1|
    |add_ln321_fu_881_p2       |     +    |      0|  0|   23|          16|          16|
    |add_ln339_fu_942_p2       |     +    |      0|  0|   15|           8|           9|
    |add_ln54_fu_635_p2        |     +    |      0|  0|   21|          15|           1|
    |add_ln555_fu_685_p2       |     +    |      0|  0|   23|          16|          16|
    |add_ln68_fu_831_p2        |     +    |      0|  0|   21|          15|           1|
    |x_1_fu_697_p2             |     +    |      0|  0|   15|           8|           1|
    |x_2_fu_892_p2             |     +    |      0|  0|   15|           1|           8|
    |x_fu_778_p2               |     +    |      0|  0|   15|           8|           1|
    |y_1_fu_641_p2             |     +    |      0|  0|   15|           8|           1|
    |y_2_fu_837_p2             |     +    |      0|  0|   15|           1|           8|
    |y_fu_719_p2               |     +    |      0|  0|   15|           1|           8|
    |sub_ln1311_fu_956_p2      |     -    |      0|  0|   15|           7|           8|
    |sub_ln59_fu_1028_p2       |     -    |      0|  0|   15|           1|           8|
    |and_ln32_fu_819_p2        |    and   |      0|  0|    2|           1|           1|
    |icmp_ln13_1_fu_585_p2     |   icmp   |      0|  0|   11|           7|           2|
    |icmp_ln13_2_fu_617_p2     |   icmp   |      0|  0|   11|           7|           2|
    |icmp_ln13_3_fu_623_p2     |   icmp   |      0|  0|   11|           7|           2|
    |icmp_ln13_fu_579_p2       |   icmp   |      0|  0|   11|           7|           2|
    |icmp_ln26_fu_707_p2       |   icmp   |      0|  0|   13|          15|          16|
    |icmp_ln28_fu_725_p2       |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln32_1_fu_807_p2     |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln32_fu_801_p2       |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln54_fu_629_p2       |   icmp   |      0|  0|   13|          15|          16|
    |icmp_ln56_fu_647_p2       |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln68_fu_825_p2       |   icmp   |      0|  0|   13|          15|          16|
    |icmp_ln70_fu_843_p2       |   icmp   |      0|  0|   13|           8|           9|
    |r_V_fu_986_p2             |   lshr   |      0|  0|   73|          25|          25|
    |or_ln32_fu_813_p2         |    or    |      0|  0|    2|           1|           1|
    |select_ln1312_fu_1020_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln32_1_fu_739_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln32_fu_731_p3     |  select  |      0|  0|    8|           1|           1|
    |select_ln59_1_fu_653_p3   |  select  |      0|  0|    8|           1|           1|
    |select_ln59_2_fu_661_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln75_1_fu_857_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln75_fu_849_p3     |  select  |      0|  0|    8|           1|           1|
    |ush_fu_966_p3             |  select  |      0|  0|    9|           1|           9|
    |x_io_V_d0                 |  select  |      0|  0|    8|           1|           8|
    |r_V_1_fu_992_p2           |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp0             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1   |    xor   |      0|  0|    2|           2|           1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  883|         416|         360|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter24                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter53                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter11                  |   9|          2|    1|          2|
    |ap_phi_mux_y_0_i12_phi_fu_428_p4          |   9|          2|    8|         16|
    |ap_phi_mux_y_0_i_phi_fu_338_p4            |   9|          2|    8|         16|
    |ap_phi_mux_y_0_phi_fu_371_p4              |   9|          2|    8|         16|
    |ap_phi_reg_pp1_iter3_phi_ln41_1_reg_401   |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_phi_ln41_reg_389     |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter53_phi_ln41_1_reg_401  |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter53_phi_ln41_reg_389    |   9|          2|   32|         64|
    |fft_result_M_imag_address0                |  27|          5|   14|         70|
    |fft_result_M_imag_ce0                     |  21|          4|    1|          4|
    |fft_result_M_imag_d0                      |  15|          3|   32|         96|
    |fft_result_M_imag_we0                     |  15|          3|    1|          3|
    |fft_result_M_real_address0                |  27|          5|   14|         70|
    |fft_result_M_real_ce0                     |  21|          4|    1|          4|
    |fft_result_M_real_d0                      |  15|          3|   32|         96|
    |fft_result_M_real_we0                     |  15|          3|    1|          3|
    |grp_fft_top_2D_fu_446_direction           |  15|          3|    1|          3|
    |grp_fft_top_2D_fu_446_in_M_imag_q0        |  15|          3|   32|         96|
    |grp_fft_top_2D_fu_446_in_M_real_q0        |  15|          3|   32|         96|
    |grp_fu_457_p0                             |  15|          3|   32|         96|
    |grp_fu_457_p1                             |  15|          3|   32|         96|
    |grp_fu_462_p0                             |  15|          3|   32|         96|
    |grp_fu_462_p1                             |  15|          3|   32|         96|
    |indvar_flatten11_reg_356                  |   9|          2|   15|         30|
    |indvar_flatten23_reg_413                  |   9|          2|   15|         30|
    |indvar_flatten_reg_323                    |   9|          2|   15|         30|
    |phi_ln13_1_reg_289                        |   9|          2|    7|         14|
    |phi_ln13_2_reg_300                        |   9|          2|    7|         14|
    |phi_ln13_3_reg_312                        |   9|          2|    7|         14|
    |phi_ln13_reg_277                          |   9|          2|    7|         14|
    |tmp_M_imag_address0                       |  27|          5|   14|         70|
    |tmp_M_imag_ce0                            |  21|          4|    1|          4|
    |tmp_M_imag_d0                             |  15|          3|   32|         96|
    |tmp_M_imag_we0                            |  15|          3|    1|          3|
    |tmp_M_real_address0                       |  33|          6|   14|         84|
    |tmp_M_real_ce0                            |  21|          4|    1|          4|
    |tmp_M_real_d0                             |  21|          4|   32|        128|
    |tmp_M_real_we0                            |  15|          3|    1|          3|
    |x_0_i13_reg_435                           |   9|          2|    8|         16|
    |x_0_i_reg_345                             |   9|          2|    8|         16|
    |x_0_reg_378                               |   9|          2|    8|         16|
    |x_io_V_address0                           |  15|          3|   14|         42|
    |y_0_i12_reg_424                           |   9|          2|    8|         16|
    |y_0_i_reg_334                             |   9|          2|    8|         16|
    |y_0_reg_367                               |   9|          2|    8|         16|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 737|        152|  679|       1931|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln13_2_reg_1056                       |   7|   0|    7|          0|
    |add_ln13_reg_1040                         |   7|   0|    7|          0|
    |and_ln32_reg_1176                         |   1|   0|    1|          0|
    |ap_CS_fsm                                 |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                   |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter10_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter10_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_phi_ln41_1_reg_401   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_phi_ln41_reg_389     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter22_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter22_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter23_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter23_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter24_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter24_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter25_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter25_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter26_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter26_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter27_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter27_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter28_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter28_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter29_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter29_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_phi_ln41_1_reg_401   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_phi_ln41_reg_389     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter30_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter30_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter31_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter31_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter32_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter32_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter33_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter33_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter34_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter34_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter35_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter35_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter36_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter36_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter37_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter37_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter38_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter38_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter39_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter39_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_phi_ln41_1_reg_401   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_phi_ln41_reg_389     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter40_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter40_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter41_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter41_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter42_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter42_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter43_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter43_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter44_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter44_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter45_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter45_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter46_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter46_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter47_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter47_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter48_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter48_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter49_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter49_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_phi_ln41_1_reg_401   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_phi_ln41_reg_389     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter50_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter50_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter51_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter51_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter52_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter52_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter53_phi_ln41_1_reg_401  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter53_phi_ln41_reg_389    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_phi_ln41_1_reg_401   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_phi_ln41_reg_389     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_phi_ln41_1_reg_401   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_phi_ln41_reg_389     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_phi_ln41_1_reg_401   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_phi_ln41_reg_389     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_phi_ln41_1_reg_401   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_phi_ln41_reg_389     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_phi_ln41_1_reg_401   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_phi_ln41_reg_389     |  32|   0|   32|          0|
    |coe_a_M_imag_addr_reg_1142                |  14|   0|   14|          0|
    |coe_a_M_imag_load_reg_1205                |  32|   0|   32|          0|
    |coe_a_M_real_addr_reg_1137                |  14|   0|   14|          0|
    |coe_a_M_real_load_reg_1195                |  32|   0|   32|          0|
    |coe_b_load_reg_1169                       |  32|   0|   32|          0|
    |fft_result_M_imag_a_1_reg_1158            |  14|   0|   14|          0|
    |fft_result_M_real_a_1_reg_1152            |  14|   0|   14|          0|
    |grp_fft_top_2D_fu_446_ap_start_reg        |   1|   0|    1|          0|
    |icmp_ln26_reg_1123                        |   1|   0|    1|          0|
    |icmp_ln54_reg_1074                        |   1|   0|    1|          0|
    |icmp_ln68_reg_1276                        |   1|   0|    1|          0|
    |indvar_flatten11_reg_356                  |  15|   0|   15|          0|
    |indvar_flatten23_reg_413                  |  15|   0|   15|          0|
    |indvar_flatten_reg_323                    |  15|   0|   15|          0|
    |input_data_im_reg_1261                    |  32|   0|   32|          0|
    |input_data_re_reg_1256                    |  32|   0|   32|          0|
    |p_Result_s_reg_1310                       |   1|   0|    1|          0|
    |p_r_assign_1_reg_1118                     |  32|   0|   32|          0|
    |phi_ln13_1_reg_289                        |   7|   0|    7|          0|
    |phi_ln13_2_reg_300                        |   7|   0|    7|          0|
    |phi_ln13_3_reg_312                        |   7|   0|    7|          0|
    |phi_ln13_reg_277                          |   7|   0|    7|          0|
    |reg_542                                   |  32|   0|   32|          0|
    |reg_548                                   |  32|   0|   32|          0|
    |select_ln1312_reg_1315                    |   8|   0|    8|          0|
    |select_ln32_1_reg_1132                    |   8|   0|    8|          0|
    |select_ln59_2_reg_1083                    |   8|   0|    8|          0|
    |select_ln75_1_reg_1285                    |   8|   0|    8|          0|
    |tmp_11_reg_1225                           |  64|   0|   64|          0|
    |tmp_12_reg_1241                           |  64|   0|   64|          0|
    |tmp_13_reg_1251                           |  64|   0|   64|          0|
    |tmp_1_reg_1190                            |  64|   0|   64|          0|
    |tmp_2_reg_1210                            |  64|   0|   64|          0|
    |tmp_4_reg_1215                            |  64|   0|   64|          0|
    |tmp_5_reg_1230                            |  64|   0|   64|          0|
    |tmp_6_reg_1235                            |  64|   0|   64|          0|
    |tmp_7_reg_1246                            |  64|   0|   64|          0|
    |tmp_8_reg_1200                            |  64|   0|   64|          0|
    |tmp_9_reg_1220                            |  64|   0|   64|          0|
    |tmp_M_real_load_reg_1305                  |  32|   0|   32|          0|
    |tmp_i_reg_1113                            |  32|   0|   32|          0|
    |x_0_i13_reg_435                           |   8|   0|    8|          0|
    |x_0_i_reg_345                             |   8|   0|    8|          0|
    |x_0_reg_378                               |   8|   0|    8|          0|
    |x_io_V_load_reg_1103                      |   8|   0|    8|          0|
    |y_0_i12_reg_424                           |   8|   0|    8|          0|
    |y_0_i_reg_334                             |   8|   0|    8|          0|
    |y_0_reg_367                               |   8|   0|    8|          0|
    |zext_ln321_5_reg_1290                     |  16|   0|   64|         48|
    |zext_ln555_2_reg_1088                     |  16|   0|   64|         48|
    |and_ln32_reg_1176                         |  64|  64|    1|          0|
    |coe_a_M_imag_addr_reg_1142                |  64|  32|   14|          0|
    |coe_a_M_real_addr_reg_1137                |  64|  32|   14|          0|
    |coe_b_load_reg_1169                       |  64|  32|   32|          0|
    |fft_result_M_imag_a_1_reg_1158            |  64|  64|   14|          0|
    |fft_result_M_real_a_1_reg_1152            |  64|  64|   14|          0|
    |icmp_ln26_reg_1123                        |  64|  64|    1|          0|
    |icmp_ln54_reg_1074                        |  64|  32|    1|          0|
    |icmp_ln68_reg_1276                        |  64|  32|    1|          0|
    |zext_ln321_5_reg_1290                     |  64|  32|   64|         48|
    |zext_ln555_2_reg_1088                     |  64|  32|   64|         48|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |5493| 480| 5105|        192|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    ProxGS4   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    ProxGS4   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    ProxGS4   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    ProxGS4   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    ProxGS4   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    ProxGS4   | return value |
|x_io_V_address0        | out |   14|  ap_memory |    x_io_V    |     array    |
|x_io_V_ce0             | out |    1|  ap_memory |    x_io_V    |     array    |
|x_io_V_we0             | out |    1|  ap_memory |    x_io_V    |     array    |
|x_io_V_d0              | out |    8|  ap_memory |    x_io_V    |     array    |
|x_io_V_q0              |  in |    8|  ap_memory |    x_io_V    |     array    |
|coe_a_M_real_address0  | out |   14|  ap_memory | coe_a_M_real |     array    |
|coe_a_M_real_ce0       | out |    1|  ap_memory | coe_a_M_real |     array    |
|coe_a_M_real_q0        |  in |   32|  ap_memory | coe_a_M_real |     array    |
|coe_a_M_imag_address0  | out |   14|  ap_memory | coe_a_M_imag |     array    |
|coe_a_M_imag_ce0       | out |    1|  ap_memory | coe_a_M_imag |     array    |
|coe_a_M_imag_q0        |  in |   32|  ap_memory | coe_a_M_imag |     array    |
|coe_b_address0         | out |   14|  ap_memory |     coe_b    |     array    |
|coe_b_ce0              | out |    1|  ap_memory |     coe_b    |     array    |
|coe_b_q0               |  in |   32|  ap_memory |     coe_b    |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

