
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'c01' (Linux_x86_64 version 5.15.0-125-generic) on Thu Dec 05 15:07:26 PST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/scratch/spouget/gemver_MEDIUM_eval2/src'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files output.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'output.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 220MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.545ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_trmm 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 238.855 MB.
INFO: [HLS 200-10] Analyzing design file 'output.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (output.cpp:947:36)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (output.cpp:948:36)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:978:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:979:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:980:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:981:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:982:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:983:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:984:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:985:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:986:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:987:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:988:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:175:46)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:177:48)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:178:48)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:179:40)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:262:46)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:263:47)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:266:48)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:267:40)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:358:46)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:360:40)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file output.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'fifo_e2_from_off_chip_to_S0' (output.cpp:164:47)
WARNING: [HLS 207-5292] unused parameter 'fifo_e1_from_off_chip_to_S0' (output.cpp:166:47)
WARNING: [HLS 207-5292] unused parameter 'fifo_u2_from_off_chip_to_S0' (output.cpp:167:47)
WARNING: [HLS 207-5292] unused parameter 'fifo_u1_from_off_chip_to_S0' (output.cpp:168:47)
WARNING: [HLS 207-5292] unused parameter 'fifo_y_from_off_chip_to_S1' (output.cpp:252:47)
WARNING: [HLS 207-5292] unused parameter 'fifo_z_from_off_chip_to_S2' (output.cpp:255:47)
WARNING: [HLS 207-5292] unused parameter 'A_2' (output.cpp:259:31)
WARNING: [HLS 207-5292] unused parameter 'fifo_A_from_task0_to_task3' (output.cpp:350:47)
WARNING: [HLS 207-5292] unused parameter 'fifo_x_from_task2_to_task3' (output.cpp:351:47)
WARNING: [HLS 207-5292] unused parameter 'alpha' (output.cpp:412:24)
WARNING: [HLS 207-5292] unused parameter 'beta' (output.cpp:412:37)
WARNING: [HLS 207-5292] unused parameter 'alpha' (output.cpp:429:24)
WARNING: [HLS 207-5292] unused parameter 'z' (output.cpp:430:38)
WARNING: [HLS 207-5292] unused parameter 'alpha' (output.cpp:448:24)
WARNING: [HLS 207-5292] unused parameter 'beta' (output.cpp:448:37)
WARNING: [HLS 207-5292] unused parameter 'A' (output.cpp:448:62)
WARNING: [HLS 207-5292] unused parameter 'y' (output.cpp:449:24)
WARNING: [HLS 207-5292] unused parameter 'beta' (output.cpp:459:37)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.12 seconds. CPU system time: 0.84 seconds. Elapsed time: 6.01 seconds; current allocated memory: 244.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 23,781 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 101,985 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57,555 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53,388 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,426 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 2,102,642 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88,746 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88,827 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94,977 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95,000 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87,085 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84,354 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84,354 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84,354 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84,078 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,446 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/gemver_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_466_2' is marked as complete unroll implied by the pipeline pragma (output.cpp:466:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_468_3' is marked as complete unroll implied by the pipeline pragma (output.cpp:468:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_436_2' is marked as complete unroll implied by the pipeline pragma (output.cpp:436:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_438_3' is marked as complete unroll implied by the pipeline pragma (output.cpp:438:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_466_2' (output.cpp:466:20) in function 'task3_intra' completely with a factor of 40 (output.cpp:460:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_468_3' (output.cpp:468:20) in function 'task3_intra' completely with a factor of 20 (output.cpp:460:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_452_1' (output.cpp:452:21) in function 'task2_intra' completely with a factor of 16 (output.cpp:449:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_436_2' (output.cpp:436:20) in function 'task1_intra' completely with a factor of 16 (output.cpp:430:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_438_3' (output.cpp:438:20) in function 'task1_intra' completely with a factor of 1 (output.cpp:430:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_418_1' (output.cpp:418:21) in function 'task0_intra' completely with a factor of 16 (output.cpp:414:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_420_2' (output.cpp:420:20) in function 'task0_intra' completely with a factor of 40 (output.cpp:414:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_u1_FT0(float*, hls::stream<hls::vector<float, 16ul>, 0>&)' (output.cpp:479:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_u2_FT0(float*, hls::stream<hls::vector<float, 16ul>, 0>&)' (output.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_e2_FT0(float*, hls::stream<hls::vector<float, 16ul>, 0>&)' (output.cpp:529:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_e1_FT0(float*, hls::stream<hls::vector<float, 16ul>, 0>&, int)' (output.cpp:554:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_A_FT0(float (*) [16], hls::stream<hls::vector<float, 16ul>, 0>&, int, int)' (output.cpp:583:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'write_A_FT0(float (*) [16], hls::stream<hls::vector<float, 16ul>, 0>&, int, int)' (output.cpp:861:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_y_FT1(float*, hls::stream<hls::vector<float, 16ul>, 0>&)' (output.cpp:613:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_z_FT1(float*, hls::stream<hls::vector<float, 16ul>, 0>&)' (output.cpp:638:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_x_FT1(float*, hls::stream<hls::vector<float, 16ul>, 0>&, int)' (output.cpp:663:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_A_FT1(float (*) [16], hls::stream<hls::vector<float, 16ul>, 0>&, int)' (output.cpp:691:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'write_x_FT1(float*, hls::stream<hls::vector<float, 16ul>, 0>&, int)' (output.cpp:892:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_A_FT2(float (*) [400], hls::stream<hls::vector<float, 16ul>, 0>&)' (output.cpp:743:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_x_FT2(float*, hls::stream<hls::vector<float, 16ul>, 0>&)' (output.cpp:795:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 8ul>::_S_ref(float const (&) [8], unsigned long)' into 'std::array<float, 8ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 8ul>::operator[](unsigned long)' into 'read_w_FT2(float*, hls::stream<hls::vector<float, 8ul>, 0>&, int)' (output.cpp:840:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 8ul>::operator[](unsigned long)' into 'write_w_FT2(float*, hls::stream<hls::vector<float, 8ul>, 0>&, int)' (output.cpp:920:0)
INFO: [HLS 214-248] Applying array_partition to 'A_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:193:8)
INFO: [HLS 214-248] Applying array_partition to 'A_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:197:8)
INFO: [HLS 214-248] Applying array_partition to 'A_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:201:8)
INFO: [HLS 214-248] Applying array_partition to 'e1_0': Complete partitioning on dimension 1. (output.cpp:127:8)
INFO: [HLS 214-248] Applying array_partition to 'e1_1': Complete partitioning on dimension 1. (output.cpp:130:8)
INFO: [HLS 214-248] Applying array_partition to 'u1': Cyclic partitioning with factor 40 on dimension 1. (output.cpp:133:8)
INFO: [HLS 214-248] Applying array_partition to 'u2': Cyclic partitioning with factor 40 on dimension 1. (output.cpp:135:8)
INFO: [HLS 214-248] Applying array_partition to 'e2': Cyclic partitioning with factor 16 on dimension 1. (output.cpp:137:8)
INFO: [HLS 214-248] Applying array_partition to 'x_0': Complete partitioning on dimension 1. (output.cpp:278:8)
INFO: [HLS 214-248] Applying array_partition to 'x_1': Complete partitioning on dimension 1. (output.cpp:281:8)
INFO: [HLS 214-248] Applying array_partition to 'x_2': Complete partitioning on dimension 1. (output.cpp:284:8)
INFO: [HLS 214-248] Applying array_partition to 'A_0': Complete partitioning on dimension 2. (output.cpp:287:8)
INFO: [HLS 214-248] Applying array_partition to 'A_1': Complete partitioning on dimension 2. (output.cpp:291:8)
INFO: [HLS 214-248] Applying array_partition to 'A_2': Complete partitioning on dimension 2. (output.cpp:295:8)
INFO: [HLS 214-248] Applying array_partition to 'z': Cyclic partitioning with factor 16 on dimension 1. (output.cpp:301:8)
INFO: [HLS 214-248] Applying array_partition to 'w_0': Complete partitioning on dimension 1. (output.cpp:369:8)
INFO: [HLS 214-248] Applying array_partition to 'w_1': Complete partitioning on dimension 1. (output.cpp:372:8)
INFO: [HLS 214-248] Applying array_partition to 'w_2': Complete partitioning on dimension 1. (output.cpp:375:8)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 40 on dimension 1. Cyclic partitioning with factor 20 on dimension 2. (output.cpp:378:8)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 20 on dimension 1. (output.cpp:381:8)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_A_from_task0_to_task1' with compact=bit mode in 512-bits (output.cpp:993:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_y_from_off_chip_to_S1' with compact=bit mode in 512-bits (output.cpp:995:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_x_from_off_chip_to_S1' with compact=bit mode in 512-bits (output.cpp:997:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_A_from_task0_to_task3' with compact=bit mode in 512-bits (output.cpp:999:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_x_from_task2_to_task3' with compact=bit mode in 512-bits (output.cpp:1001:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_w_from_off_chip_to_S3' with compact=bit mode in 256-bits (output.cpp:1003:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_e2_from_off_chip_to_S0' with compact=bit mode in 512-bits (output.cpp:1005:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_A_from_off_chip_to_S0' with compact=bit mode in 512-bits (output.cpp:1007:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_e1_from_off_chip_to_S0' with compact=bit mode in 512-bits (output.cpp:1009:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_u2_from_off_chip_to_S0' with compact=bit mode in 512-bits (output.cpp:1011:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_u1_from_off_chip_to_S0' with compact=bit mode in 512-bits (output.cpp:1013:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_z_from_off_chip_to_S2' with compact=bit mode in 512-bits (output.cpp:1015:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_x_to_off_chip' with compact=bit mode in 512-bits (output.cpp:1017:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_A_to_off_chip' with compact=bit mode in 512-bits (output.cpp:1019:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_w_to_off_chip' with compact=bit mode in 256-bits (output.cpp:1021:22)
INFO: [HLS 214-241] Aggregating maxi variable 'vA_for_task0' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vu1_for_task0' with compact=none mode in 512-bits (output.cpp:945:0)
INFO: [HLS 214-241] Aggregating maxi variable 've1_for_task0' with compact=none mode in 512-bits (output.cpp:945:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vu2_for_task0' with compact=none mode in 512-bits (output.cpp:945:0)
INFO: [HLS 214-241] Aggregating maxi variable 've2_for_task0' with compact=none mode in 512-bits (output.cpp:945:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vx_for_task1' with compact=none mode in 512-bits (output.cpp:945:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy_for_task1' with compact=none mode in 512-bits (output.cpp:945:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vz_for_task2' with compact=none mode in 512-bits (output.cpp:945:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vw_for_task3' with compact=none mode in 256-bits (output.cpp:945:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_797_1> at output.cpp:797:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_749_3> at output.cpp:749:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_698_2> at output.cpp:698:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_866_1> at output.cpp:866:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_588_1> at output.cpp:588:21 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_12_1'(output.cpp:12:19) has been inferred on bundle 'kernel_vy_for_task1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_21_1'(output.cpp:21:19) has been inferred on bundle 'kernel_vx_for_task1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:21:19)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 256 in loop 'VITIS_LOOP_30_1'(output.cpp:30:19) has been inferred on bundle 'kernel_vw_for_task3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:30:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_39_1'(output.cpp:39:19) has been inferred on bundle 'kernel_ve2_for_task0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 10000 and bit width 512 in loop 'VITIS_LOOP_48_1'(output.cpp:48:19) has been inferred on bundle 'kernel_vA_for_task0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:48:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_57_1'(output.cpp:57:19) has been inferred on bundle 'kernel_ve1_for_task0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:57:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_66_1'(output.cpp:66:19) has been inferred on bundle 'kernel_vu2_for_task0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:66:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_75_1'(output.cpp:75:19) has been inferred on bundle 'kernel_vu1_for_task0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:75:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_84_1'(output.cpp:84:19) has been inferred on bundle 'kernel_vz_for_task2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:84:19)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 512 in loop 'VITIS_LOOP_93_1'(output.cpp:93:19) has been inferred on bundle 'kernel_vx_for_task1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:93:19)
INFO: [HLS 214-115] Multiple burst writes of length 10000 and bit width 512 in loop 'VITIS_LOOP_102_1'(output.cpp:102:20) has been inferred on bundle 'kernel_vA_for_task0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:102:20)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 256 in loop 'VITIS_LOOP_111_1'(output.cpp:111:20) has been inferred on bundle 'kernel_vw_for_task3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:111:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 59.35 seconds. CPU system time: 2.97 seconds. Elapsed time: 63.65 seconds; current allocated memory: 250.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 56.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 56.47 seconds; current allocated memory: 290.195 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 17.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 17.22 seconds; current allocated memory: 351.500 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_FT0_level1' (output.cpp:175:49), detected/extracted 8 process function(s): 
	 'entry_proc'
	 'compute_FT0_level1_Block_entry4_proc'
	 'read_A_FT0'
	 'task0_intra'
	 'compute_FT0_level1_Block_entry47_proc'
	 'write_A_FT0.2'
	 'write_A_FT0.4'
	 'write_A_FT0.9'.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_FT1_level0' (output.cpp:262:1), detected/extracted 9 process function(s): 
	 'entry_proc26'
	 'compute_FT1_level0_Block_entry4_proc'
	 'read_x_FT1.3'
	 'read_A_FT1.1'
	 'task1_intra'
	 'task2_intra'
	 'compute_FT1_level0_Block_entry49_proc'
	 'write_x_FT1'
	 'write_x_FT1.8'.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_FT2_level0' (output.cpp:358:1), detected/extracted 6 process function(s): 
	 'entry_proc25'
	 'compute_FT2_level0_Block_entry4_proc'
	 'read_w_FT2.6'
	 'task3_intra'
	 'compute_FT2_level0_Block_entry47_proc'
	 'write_w_FT2.10'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_nlp' (output.cpp:941:1), detected/extracted 16 process function(s): 
	 'entry_proc27'
	 'load_vy_for_task1'
	 'load_vx_for_task1'
	 'load_vw_for_task3'
	 'load_ve2_for_task0'
	 'load_vA_for_task0'
	 'load_ve1_for_task0'
	 'load_vu2_for_task0'
	 'load_vu1_for_task0'
	 'load_vz_for_task2'
	 'FT0_level0'
	 'FT1_level0'
	 'FT2_level0'
	 'store_vx_for_task1'
	 'store_vA_for_task0'
	 'store_vw_for_task3'.
INFO: [XFORM 203-11] Balancing expressions in function 'task3_intra' (output.cpp:464:31)...800 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 384.63 seconds. CPU system time: 0.19 seconds. Elapsed time: 384.83 seconds; current allocated memory: 456.379 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_747_2'(output.cpp:747:23) and 'VITIS_LOOP_749_3'(output.cpp:749:25) in function 'read_A_FT2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_745_1'(output.cpp:745:20) and 'VITIS_LOOP_747_2'(output.cpp:747:23) in function 'read_A_FT2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_696_1'(output.cpp:696:21) and 'VITIS_LOOP_698_2'(output.cpp:698:23) in function 'read_A_FT1.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_696_1'(output.cpp:696:21) and 'VITIS_LOOP_698_2'(output.cpp:698:23) in function 'read_A_FT1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_747_2' (output.cpp:747:23) in function 'read_A_FT2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_745_1' (output.cpp:745:20) in function 'read_A_FT2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_696_1' (output.cpp:696:21) in function 'read_A_FT1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_696_1' (output.cpp:696:21) in function 'read_A_FT1'.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process read_A_FT0 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process read_x_FT1.3 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process read_A_FT1.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process task2_intra has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process read_w_FT2.6 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 272.96 seconds. CPU system time: 0.6 seconds. Elapsed time: 273.56 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
WARNING: [SYN 201-103] Legalizing function name 'read_A_FT0.7_Pipeline_VITIS_LOOP_588_1' to 'read_A_FT0_7_Pipeline_VITIS_LOOP_588_1'.
WARNING: [SYN 201-103] Legalizing function name 'read_A_FT0.7' to 'read_A_FT0_7'.
WARNING: [SYN 201-103] Legalizing function name 'write_A_FT0.2_Pipeline_VITIS_LOOP_866_1' to 'write_A_FT0_2_Pipeline_VITIS_LOOP_866_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_A_FT0.2' to 'write_A_FT0_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_A_FT0.4_Pipeline_VITIS_LOOP_866_1' to 'write_A_FT0_4_Pipeline_VITIS_LOOP_866_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_A_FT0.4' to 'write_A_FT0_4'.
WARNING: [SYN 201-103] Legalizing function name 'write_A_FT0.9_Pipeline_VITIS_LOOP_866_1' to 'write_A_FT0_9_Pipeline_VITIS_LOOP_866_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_A_FT0.9' to 'write_A_FT0_9'.
WARNING: [SYN 201-103] Legalizing function name 'read_x_FT1.3' to 'read_x_FT1_3'.
WARNING: [SYN 201-103] Legalizing function name 'read_A_FT1.1_Pipeline_VITIS_LOOP_696_1_VITIS_LOOP_698_2' to 'read_A_FT1_1_Pipeline_VITIS_LOOP_696_1_VITIS_LOOP_698_2'.
WARNING: [SYN 201-103] Legalizing function name 'read_A_FT1.1' to 'read_A_FT1_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_x_FT1.8' to 'write_x_FT1_8'.
WARNING: [SYN 201-103] Legalizing function name 'write_x_FT1.5' to 'write_x_FT1_5'.
WARNING: [SYN 201-103] Legalizing function name 'read_w_FT2.6_Pipeline_VITIS_LOOP_845_1' to 'read_w_FT2_6_Pipeline_VITIS_LOOP_845_1'.
WARNING: [SYN 201-103] Legalizing function name 'read_w_FT2.6' to 'read_w_FT2_6'.
WARNING: [SYN 201-103] Legalizing function name 'write_w_FT2.10_Pipeline_VITIS_LOOP_925_1' to 'write_w_FT2_10_Pipeline_VITIS_LOOP_925_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_w_FT2.10' to 'write_w_FT2_10'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.25 seconds. CPU system time: 0.16 seconds. Elapsed time: 24.41 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vy_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vx_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vw_for_task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_ve2_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vA_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_ve1_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vu2_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_66_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vu1_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vz_for_task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_u1_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_481_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_481_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_u2_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_e2_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_531_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_531_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_e1_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A_FT0_7_Pipeline_VITIS_LOOP_588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_588_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_588_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A_FT0_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT0_level1_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A_FT0_Pipeline_VITIS_LOOP_588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_588_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_588_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.505 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.505 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.35 seconds; current allocated memory: 1.547 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT0_level1_Block_entry47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_A_FT0_2_Pipeline_VITIS_LOOP_866_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_866_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_866_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_A_FT0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.580 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_A_FT0_4_Pipeline_VITIS_LOOP_866_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_866_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_866_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_A_FT0_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_A_FT0_9_Pipeline_VITIS_LOOP_866_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_866_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_866_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.608 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_A_FT0_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.41 seconds. CPU system time: 0.11 seconds. Elapsed time: 9.52 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_A_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_866_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_866_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.52 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 12.18 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FT0_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_y_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_615_1'.
WARNING: [HLS 200-885] The II Violation in module 'read_y_FT1' (loop 'VITIS_LOOP_615_1'): Unable to schedule 'store' operation 0 bit ('y_addr_1_write_ln619', output.cpp:619) of variable 'bitcast_ln617_1', output.cpp:617 on array 'y' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'y'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'read_y_FT1' (loop 'VITIS_LOOP_615_1'): Unable to schedule 'store' operation 0 bit ('y_addr_3_write_ln621', output.cpp:621) of variable 'bitcast_ln617_3', output.cpp:617 on array 'y' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'y'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'read_y_FT1' (loop 'VITIS_LOOP_615_1'): Unable to schedule 'store' operation 0 bit ('y_addr_5_write_ln623', output.cpp:623) of variable 'bitcast_ln617_5', output.cpp:617 on array 'y' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'y'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'read_y_FT1' (loop 'VITIS_LOOP_615_1'): Unable to schedule 'store' operation 0 bit ('y_addr_7_write_ln625', output.cpp:625) of variable 'bitcast_ln617_7', output.cpp:617 on array 'y' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'y'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'read_y_FT1' (loop 'VITIS_LOOP_615_1'): Unable to schedule 'store' operation 0 bit ('y_addr_13_write_ln631', output.cpp:631) of variable 'bitcast_ln617_13', output.cpp:617 on array 'y' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'y'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'VITIS_LOOP_615_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_z_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_640_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_640_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_x_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_696_1_VITIS_LOOP_698_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_696_1_VITIS_LOOP_698_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT1_level0_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_x_FT1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A_FT1_1_Pipeline_VITIS_LOOP_696_1_VITIS_LOOP_698_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_696_1_VITIS_LOOP_698_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_696_1_VITIS_LOOP_698_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A_FT1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_434_1'.
WARNING: [HLS 200-880] The II Violation in module 'task1_intra' (loop 'VITIS_LOOP_434_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_out_0_write_ln442', output.cpp:442) of variable 'add', output.cpp:442 on local variable 'x_0_out_0' and 'load' operation 32 bit ('x_0_out_0_load', output.cpp:442) on local variable 'x_0_out_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 16, loop 'VITIS_LOOP_434_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT1_level0_Block_entry49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_x_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_x_FT1_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT1_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.800 ns) exceeds the target (target clock period: 4.545 ns, clock uncertainty: 1.227 ns, effective delay budget: 3.318 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_FT1_level0' consists of the following:
	'call' operation 12 bit ('call_ret2', output.cpp:262) to 'compute_FT1_level0_Block_entry49_proc' [280]  (2.135 ns)
	'call' operation 0 bit ('_ln266', output.cpp:266) to 'write_x_FT1' [283]  (2.665 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_x_FT1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FT1_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A_FT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_745_1_VITIS_LOOP_747_2_VITIS_LOOP_749_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_745_1_VITIS_LOOP_747_2_VITIS_LOOP_749_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.8 seconds. CPU system time: 0.1 seconds. Elapsed time: 14.9 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_x_FT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_797_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_797_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_w_FT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_845_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_845_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT2_level0_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_w_FT2_6_Pipeline_VITIS_LOOP_845_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_845_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_845_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_w_FT2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3_intra_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1'.
WARNING: [HLS 200-880] The II Violation in module 'task3_intra_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('arrayidx_promoted162_write_ln472', output.cpp:472) of variable 'add19_s', output.cpp:472 on local variable 'arrayidx_promoted162' and 'load' operation 32 bit ('arrayidx_promoted162_load', output.cpp:472) on local variable 'arrayidx_promoted162'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 41, loop 'VITIS_LOOP_464_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT2_level0_Block_entry47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_w_FT2_10_Pipeline_VITIS_LOOP_925_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_925_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_925_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_w_FT2_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT2_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_w_FT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_925_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_925_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FT2_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_vx_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_vA_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'VITIS_LOOP_102_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_vw_for_task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_FT1_level0_U0 (from entry_proc27_U0 to FT1_level0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_FT2_level0_U0 (from entry_proc27_U0 to FT2_level0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_vx_for_task1_U0 (from load_vx_for_task1_U0 to store_vx_for_task1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_vA_for_task0_U0 (from load_vA_for_task0_U0 to store_vA_for_task0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_vw_for_task3_U0 (from load_vw_for_task3_U0 to store_vw_for_task3_U0) to 5 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vy_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vy_for_task1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vy_for_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1/m_axi_kernel_vx_for_task1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vx_for_task1_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vx_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vx_for_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1/m_axi_kernel_vw_for_task3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vw_for_task3_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vw_for_task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vw_for_task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_ve2_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_ve2_for_task0' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_ve2_for_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vA_for_task0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vA_for_task0_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vA_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vA_for_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_ve1_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_ve1_for_task0' pipeline 'VITIS_LOOP_57_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_ve1_for_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vu2_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vu2_for_task0' pipeline 'VITIS_LOOP_66_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vu2_for_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vu1_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vu1_for_task0' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vu1_for_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vz_for_task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vz_for_task2' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vz_for_task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_u1_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_u1_FT0' pipeline 'VITIS_LOOP_481_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_7ns_6_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_u1_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_u2_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_u2_FT0' pipeline 'VITIS_LOOP_506_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_7ns_6_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_u2_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_e2_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_e2_FT0' pipeline 'VITIS_LOOP_531_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_e2_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_e1_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_e1_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A_FT0_7_Pipeline_VITIS_LOOP_588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_A_FT0_7_Pipeline_VITIS_LOOP_588_1' pipeline 'VITIS_LOOP_588_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_588_1' in module 'read_A_FT0_7_Pipeline_VITIS_LOOP_588_1'. Estimated max control fanout for pipeline is 20480.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A_FT0_7_Pipeline_VITIS_LOOP_588_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A_FT0_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A_FT0_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'entry_proc' is 63369 from HDL expression: ((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.65 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.72 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT0_level1_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT0_level1_Block_entry4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.46 seconds; current allocated memory: 2.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A_FT0_Pipeline_VITIS_LOOP_588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_A_FT0_Pipeline_VITIS_LOOP_588_1' pipeline 'VITIS_LOOP_588_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_588_1' in module 'read_A_FT0_Pipeline_VITIS_LOOP_588_1'. Estimated max control fanout for pipeline is 20480.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A_FT0_Pipeline_VITIS_LOOP_588_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task0_intra' is 42240 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 640 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 640 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0_intra'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 2.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT0_level1_Block_entry47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT0_level1_Block_entry47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.04 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.3 seconds; current allocated memory: 2.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_A_FT0_2_Pipeline_VITIS_LOOP_866_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_A_FT0_2_Pipeline_VITIS_LOOP_866_1' pipeline 'VITIS_LOOP_866_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_866_1' in module 'write_A_FT0_2_Pipeline_VITIS_LOOP_866_1', because the estimated Stream Port Number is 92, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'sparsemux_81_6_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_A_FT0_2_Pipeline_VITIS_LOOP_866_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 2.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_A_FT0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'write_A_FT0_2' is 21121 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_A_FT0_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.58 seconds; current allocated memory: 2.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_A_FT0_4_Pipeline_VITIS_LOOP_866_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_A_FT0_4_Pipeline_VITIS_LOOP_866_1' pipeline 'VITIS_LOOP_866_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_866_1' in module 'write_A_FT0_4_Pipeline_VITIS_LOOP_866_1', because the estimated Stream Port Number is 92, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'sparsemux_81_6_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_A_FT0_4_Pipeline_VITIS_LOOP_866_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 2.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_A_FT0_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'write_A_FT0_4' is 21121 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_A_FT0_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.61 seconds; current allocated memory: 2.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_A_FT0_9_Pipeline_VITIS_LOOP_866_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_A_FT0_9_Pipeline_VITIS_LOOP_866_1' pipeline 'VITIS_LOOP_866_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_866_1' in module 'write_A_FT0_9_Pipeline_VITIS_LOOP_866_1', because the estimated Stream Port Number is 92, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'sparsemux_81_6_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_A_FT0_9_Pipeline_VITIS_LOOP_866_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 2.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_A_FT0_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'write_A_FT0_9' is 21121 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_A_FT0_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 2.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT0_level1'.
INFO: [RTMG 210-285] Implementing FIFO 'j0_c_U(kernel_nlp_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_0_val19_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_0_val19_c1_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_0_val19_c2_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_1_val22_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_1_val22_c3_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_1_val22_c4_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_2_val25_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_2_val25_c5_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_2_val25_c6_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_3_val28_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_3_val28_c7_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_3_val28_c8_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_4_val31_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_4_val31_c9_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_4_val31_c10_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_5_val34_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_5_val34_c11_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_5_val34_c12_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_6_val37_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_6_val37_c13_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_6_val37_c14_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_7_val40_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_7_val40_c15_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_7_val40_c16_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_8_val43_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_8_val43_c17_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_8_val43_c18_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_9_val46_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_9_val46_c19_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_9_val46_c20_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_10_val49_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_10_val49_c21_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_10_val49_c22_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_11_val52_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_11_val52_c23_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_11_val52_c24_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_12_val55_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_12_val55_c25_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_12_val55_c26_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_13_val58_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_13_val58_c27_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_13_val58_c28_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_14_val61_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_14_val61_c29_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_14_val61_c30_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_15_val64_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_15_val64_c31_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_15_val64_c32_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_0_val67_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_0_val67_c33_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_0_val67_c34_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_1_val70_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_1_val70_c35_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_1_val70_c36_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_2_val73_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_2_val73_c37_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_2_val73_c38_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_3_val76_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_3_val76_c39_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_3_val76_c40_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_4_val79_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_4_val79_c41_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_4_val79_c42_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_5_val82_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_5_val82_c43_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_5_val82_c44_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_6_val85_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_6_val85_c45_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_6_val85_c46_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_7_val88_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_7_val88_c47_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_7_val88_c48_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_8_val91_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_8_val91_c49_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_8_val91_c50_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_9_val94_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_9_val94_c51_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_9_val94_c52_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_10_val97_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_10_val97_c53_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_10_val97_c54_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_11_val100_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_11_val100_c55_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_11_val100_c56_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_12_val103_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_12_val103_c57_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_12_val103_c58_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_13_val106_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_13_val106_c59_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_13_val106_c60_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_14_val109_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_14_val109_c61_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_14_val109_c62_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_15_val112_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_15_val112_c63_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_15_val112_c64_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_0_val115_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_0_val115_c65_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_0_val115_c66_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_1_val118_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_1_val118_c67_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_1_val118_c68_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_2_val121_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_2_val121_c69_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_2_val121_c70_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_3_val124_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_3_val124_c71_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_3_val124_c72_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_4_val127_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_4_val127_c73_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_4_val127_c74_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_5_val130_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_5_val130_c75_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_5_val130_c76_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_6_val133_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_6_val133_c77_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_6_val133_c78_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_7_val136_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_7_val136_c79_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_7_val136_c80_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_8_val139_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_8_val139_c81_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_8_val139_c82_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_9_val142_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_9_val142_c83_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_9_val142_c84_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_10_val145_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_10_val145_c85_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_10_val145_c86_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_11_val148_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_11_val148_c87_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_11_val148_c88_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_12_val151_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_12_val151_c89_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_12_val151_c90_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_13_val154_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_13_val154_c91_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_13_val154_c92_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_14_val157_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_14_val157_c93_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_14_val157_c94_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_15_val160_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_15_val160_c95_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_15_val160_c96_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_0_val163_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_0_val163_c97_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_0_val163_c98_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_1_val166_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_1_val166_c99_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_1_val166_c100_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_2_val169_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_2_val169_c101_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_2_val169_c102_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_3_val172_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_3_val172_c103_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_3_val172_c104_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_4_val175_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_4_val175_c105_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_4_val175_c106_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_5_val178_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_5_val178_c107_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_5_val178_c108_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_6_val181_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_6_val181_c109_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_6_val181_c110_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_7_val184_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_7_val184_c111_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_7_val184_c112_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_8_val187_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_8_val187_c113_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_8_val187_c114_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_9_val190_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_9_val190_c115_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_9_val190_c116_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_10_val193_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_10_val193_c117_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_10_val193_c118_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_11_val196_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_11_val196_c119_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_11_val196_c120_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_12_val199_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_12_val199_c121_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_12_val199_c122_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_13_val202_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_13_val202_c123_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_13_val202_c124_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_14_val205_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_14_val205_c125_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_14_val205_c126_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_15_val208_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_15_val208_c127_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_15_val208_c128_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_0_val211_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_0_val211_c129_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_0_val211_c130_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_1_val214_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_1_val214_c131_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_1_val214_c132_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_2_val217_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_2_val217_c133_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_2_val217_c134_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_3_val220_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_3_val220_c135_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_3_val220_c136_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_4_val223_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_4_val223_c137_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_4_val223_c138_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_5_val226_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_5_val226_c139_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_5_val226_c140_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_6_val229_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_6_val229_c141_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_6_val229_c142_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_7_val232_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_7_val232_c143_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_7_val232_c144_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_8_val235_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_8_val235_c145_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_8_val235_c146_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_9_val238_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_9_val238_c147_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_9_val238_c148_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_10_val241_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_10_val241_c149_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_10_val241_c150_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_11_val244_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_11_val244_c151_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_11_val244_c152_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_12_val247_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_12_val247_c153_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_12_val247_c154_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_13_val250_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_13_val250_c155_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_13_val250_c156_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_14_val253_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_14_val253_c157_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_14_val253_c158_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_15_val256_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_15_val256_c159_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_4_15_val256_c160_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_0_val259_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_0_val259_c161_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_0_val259_c162_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_1_val262_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_1_val262_c163_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_1_val262_c164_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_2_val265_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_2_val265_c165_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_2_val265_c166_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_3_val268_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_3_val268_c167_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_3_val268_c168_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_4_val271_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_4_val271_c169_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_4_val271_c170_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_5_val274_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_5_val274_c171_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_5_val274_c172_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_6_val277_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_6_val277_c173_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_6_val277_c174_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_7_val280_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_7_val280_c175_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_7_val280_c176_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_8_val283_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_8_val283_c177_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_8_val283_c178_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_9_val286_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_9_val286_c179_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_9_val286_c180_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_10_val289_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_10_val289_c181_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_10_val289_c182_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_11_val292_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_11_val292_c183_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_11_val292_c184_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_12_val295_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_12_val295_c185_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_12_val295_c186_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_13_val298_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_13_val298_c187_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_13_val298_c188_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_14_val301_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_14_val301_c189_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_14_val301_c190_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_15_val304_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_15_val304_c191_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_5_15_val304_c192_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_0_val307_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_0_val307_c193_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_0_val307_c194_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_1_val310_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_1_val310_c195_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_1_val310_c196_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_2_val313_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_2_val313_c197_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_2_val313_c198_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_3_val316_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_3_val316_c199_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_3_val316_c200_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_4_val319_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_4_val319_c201_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_4_val319_c202_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_5_val322_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_5_val322_c203_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_5_val322_c204_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_6_val325_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_6_val325_c205_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_6_val325_c206_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_7_val328_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_7_val328_c207_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_7_val328_c208_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_8_val331_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_8_val331_c209_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_8_val331_c210_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_9_val334_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_9_val334_c211_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_9_val334_c212_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_10_val337_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_10_val337_c213_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_10_val337_c214_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_11_val340_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_11_val340_c215_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_11_val340_c216_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_12_val343_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_12_val343_c217_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_12_val343_c218_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_13_val346_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_13_val346_c219_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_13_val346_c220_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_14_val349_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_14_val349_c221_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_14_val349_c222_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_15_val352_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_15_val352_c223_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_6_15_val352_c224_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_0_val355_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_0_val355_c225_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_0_val355_c226_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_1_val358_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_1_val358_c227_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_1_val358_c228_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_2_val361_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_2_val361_c229_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_2_val361_c230_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_3_val364_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_3_val364_c231_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_3_val364_c232_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_4_val367_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_4_val367_c233_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_4_val367_c234_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_5_val370_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_5_val370_c235_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_5_val370_c236_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_6_val373_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_6_val373_c237_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_6_val373_c238_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_7_val376_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_7_val376_c239_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_7_val376_c240_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_8_val379_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_8_val379_c241_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_8_val379_c242_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_9_val382_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_9_val382_c243_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_9_val382_c244_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_10_val385_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_10_val385_c245_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_10_val385_c246_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_11_val388_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_11_val388_c247_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_11_val388_c248_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_12_val391_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_12_val391_c249_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_12_val391_c250_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_13_val394_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_13_val394_c251_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_13_val394_c252_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_14_val397_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_14_val397_c253_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_14_val397_c254_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_15_val400_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_15_val400_c255_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_7_15_val400_c256_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_0_val403_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_0_val403_c257_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_0_val403_c258_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_1_val406_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_1_val406_c259_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_1_val406_c260_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_2_val409_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_2_val409_c261_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_2_val409_c262_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_3_val412_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_3_val412_c263_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_3_val412_c264_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_4_val415_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_4_val415_c265_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_4_val415_c266_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_5_val418_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_5_val418_c267_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_5_val418_c268_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_6_val421_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_6_val421_c269_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_6_val421_c270_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_7_val424_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_7_val424_c271_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_7_val424_c272_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_8_val427_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_8_val427_c273_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_8_val427_c274_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_9_val430_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_9_val430_c275_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_9_val430_c276_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_10_val433_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_10_val433_c277_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_10_val433_c278_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_11_val436_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_11_val436_c279_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_11_val436_c280_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_12_val439_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_12_val439_c281_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_12_val439_c282_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_13_val442_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_13_val442_c283_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_13_val442_c284_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_14_val445_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_14_val445_c285_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_14_val445_c286_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_15_val448_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_15_val448_c287_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_8_15_val448_c288_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_0_val451_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_0_val451_c289_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_0_val451_c290_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_1_val454_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_1_val454_c291_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_1_val454_c292_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_2_val457_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_2_val457_c293_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_2_val457_c294_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_3_val460_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_3_val460_c295_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_3_val460_c296_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_4_val463_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_4_val463_c297_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_4_val463_c298_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_5_val466_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_5_val466_c299_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_5_val466_c300_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_6_val469_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_6_val469_c301_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_6_val469_c302_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_7_val472_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_7_val472_c303_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_7_val472_c304_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_8_val475_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_8_val475_c305_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_8_val475_c306_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_9_val478_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_9_val478_c307_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_9_val478_c308_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_10_val481_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_10_val481_c309_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_10_val481_c310_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_11_val484_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_11_val484_c311_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_11_val484_c312_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_12_val487_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_12_val487_c313_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_12_val487_c314_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_13_val490_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_13_val490_c315_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_13_val490_c316_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_14_val493_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_14_val493_c317_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_14_val493_c318_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_15_val496_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_15_val496_c319_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_9_15_val496_c320_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_0_val499_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_0_val499_c321_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_0_val499_c322_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_1_val502_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_1_val502_c323_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_1_val502_c324_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_2_val505_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_2_val505_c325_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_2_val505_c326_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_3_val508_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_3_val508_c327_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_3_val508_c328_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_4_val511_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_4_val511_c329_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_4_val511_c330_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_5_val514_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_5_val514_c331_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_5_val514_c332_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_6_val517_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_6_val517_c333_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_6_val517_c334_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_7_val520_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_7_val520_c335_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_7_val520_c336_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_8_val523_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_8_val523_c337_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_8_val523_c338_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_9_val526_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_9_val526_c339_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_9_val526_c340_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_10_val529_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_10_val529_c341_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_10_val529_c342_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_11_val532_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_11_val532_c343_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_11_val532_c344_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_12_val535_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_12_val535_c345_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_12_val535_c346_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_13_val538_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_13_val538_c347_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_13_val538_c348_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_14_val541_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_14_val541_c349_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_14_val541_c350_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_15_val544_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_15_val544_c351_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_10_15_val544_c352_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_0_val547_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_0_val547_c353_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_0_val547_c354_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_1_val550_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_1_val550_c355_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_1_val550_c356_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_2_val553_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_2_val553_c357_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_2_val553_c358_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_3_val556_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_3_val556_c359_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_3_val556_c360_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_4_val559_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_4_val559_c361_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_4_val559_c362_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_5_val562_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_5_val562_c363_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_5_val562_c364_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_6_val565_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_6_val565_c365_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_6_val565_c366_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_7_val568_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_7_val568_c367_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_7_val568_c368_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_8_val571_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_8_val571_c369_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_8_val571_c370_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_9_val574_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_9_val574_c371_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_9_val574_c372_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_10_val577_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_10_val577_c373_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_10_val577_c374_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_11_val580_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_11_val580_c375_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_11_val580_c376_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_12_val583_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_12_val583_c377_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_12_val583_c378_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_13_val586_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_13_val586_c379_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_13_val586_c380_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_14_val589_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_14_val589_c381_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_14_val589_c382_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_15_val592_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_15_val592_c383_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_11_15_val592_c384_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_0_val595_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_0_val595_c385_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_0_val595_c386_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_1_val598_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_1_val598_c387_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_1_val598_c388_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_2_val601_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_2_val601_c389_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_2_val601_c390_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_3_val604_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_3_val604_c391_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_3_val604_c392_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_4_val607_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_4_val607_c393_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_4_val607_c394_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_5_val610_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_5_val610_c395_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_5_val610_c396_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_6_val613_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_6_val613_c397_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_6_val613_c398_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_7_val616_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_7_val616_c399_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_7_val616_c400_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_8_val619_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_8_val619_c401_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_8_val619_c402_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_9_val622_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_9_val622_c403_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_9_val622_c404_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_10_val625_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_10_val625_c405_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_10_val625_c406_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_11_val628_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_11_val628_c407_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_11_val628_c408_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_12_val631_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_12_val631_c409_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_12_val631_c410_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_13_val634_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_13_val634_c411_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_13_val634_c412_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_14_val637_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_14_val637_c413_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_14_val637_c414_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_15_val640_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_15_val640_c415_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_12_15_val640_c416_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_0_val643_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_0_val643_c417_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_0_val643_c418_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_1_val646_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_1_val646_c419_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_1_val646_c420_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_2_val649_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_2_val649_c421_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_2_val649_c422_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_3_val652_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_3_val652_c423_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_3_val652_c424_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_4_val655_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_4_val655_c425_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_4_val655_c426_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_5_val658_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_5_val658_c427_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_5_val658_c428_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_6_val661_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_6_val661_c429_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_6_val661_c430_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_7_val664_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_7_val664_c431_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_7_val664_c432_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_8_val667_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_8_val667_c433_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_8_val667_c434_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_9_val670_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_9_val670_c435_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_9_val670_c436_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_10_val673_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_10_val673_c437_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_10_val673_c438_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_11_val676_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_11_val676_c439_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_11_val676_c440_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_12_val679_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_12_val679_c441_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_12_val679_c442_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_13_val682_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_13_val682_c443_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_13_val682_c444_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_14_val685_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_14_val685_c445_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_14_val685_c446_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_15_val688_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_15_val688_c447_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_13_15_val688_c448_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_0_val691_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_0_val691_c449_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_0_val691_c450_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_1_val694_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_1_val694_c451_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_1_val694_c452_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_2_val697_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_2_val697_c453_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_2_val697_c454_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_3_val700_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_3_val700_c455_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_3_val700_c456_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_4_val703_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_4_val703_c457_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_4_val703_c458_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_5_val706_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_5_val706_c459_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_5_val706_c460_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_6_val709_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_6_val709_c461_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_6_val709_c462_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_7_val712_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_7_val712_c463_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_7_val712_c464_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_8_val715_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_8_val715_c465_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_8_val715_c466_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_9_val718_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_9_val718_c467_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_9_val718_c468_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_10_val721_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_10_val721_c469_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_10_val721_c470_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_11_val724_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_11_val724_c471_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_11_val724_c472_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_12_val727_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_12_val727_c473_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_12_val727_c474_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_13_val730_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_13_val730_c475_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_13_val730_c476_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_14_val733_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_14_val733_c477_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_14_val733_c478_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_15_val736_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_15_val736_c479_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_14_15_val736_c480_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_0_val739_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_0_val739_c481_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_0_val739_c482_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_1_val742_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_1_val742_c483_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_1_val742_c484_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_2_val745_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_2_val745_c485_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_2_val745_c486_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_3_val748_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_3_val748_c487_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_3_val748_c488_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_4_val751_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_4_val751_c489_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_4_val751_c490_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_5_val754_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_5_val754_c491_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_5_val754_c492_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_6_val757_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_6_val757_c493_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_6_val757_c494_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_7_val760_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_7_val760_c495_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_7_val760_c496_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_8_val763_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_8_val763_c497_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_8_val763_c498_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_9_val766_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_9_val766_c499_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_9_val766_c500_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_10_val769_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_10_val769_c501_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_10_val769_c502_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_11_val772_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_11_val772_c503_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_11_val772_c504_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_12_val775_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_12_val775_c505_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_12_val775_c506_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_13_val778_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_13_val778_c507_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_13_val778_c508_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_14_val781_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_14_val781_c509_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_14_val781_c510_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_15_val784_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_15_val784_c511_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_15_15_val784_c512_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_0_val787_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_0_val787_c513_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_0_val787_c514_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_1_val790_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_1_val790_c515_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_1_val790_c516_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_2_val793_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_2_val793_c517_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_2_val793_c518_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_3_val796_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_3_val796_c519_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_3_val796_c520_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_4_val799_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_4_val799_c521_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_4_val799_c522_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_5_val802_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_5_val802_c523_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_5_val802_c524_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_6_val805_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_6_val805_c525_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_6_val805_c526_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_7_val808_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_7_val808_c527_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_7_val808_c528_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_8_val811_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_8_val811_c529_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_8_val811_c530_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_9_val814_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_9_val814_c531_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_9_val814_c532_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_10_val817_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_10_val817_c533_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_10_val817_c534_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_11_val820_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_11_val820_c535_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_11_val820_c536_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_12_val823_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_12_val823_c537_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_12_val823_c538_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_13_val826_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_13_val826_c539_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_13_val826_c540_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_14_val829_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_14_val829_c541_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_14_val829_c542_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_15_val832_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_15_val832_c543_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_16_15_val832_c544_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_0_val835_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_0_val835_c545_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_0_val835_c546_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_1_val838_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_1_val838_c547_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_1_val838_c548_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_2_val841_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_2_val841_c549_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_2_val841_c550_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_3_val844_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_3_val844_c551_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_3_val844_c552_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_4_val847_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_4_val847_c553_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_4_val847_c554_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_5_val850_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_5_val850_c555_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_5_val850_c556_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_6_val853_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_6_val853_c557_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_6_val853_c558_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_7_val856_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_7_val856_c559_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_7_val856_c560_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_8_val859_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_8_val859_c561_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_8_val859_c562_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_9_val862_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_9_val862_c563_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_9_val862_c564_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_10_val865_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_10_val865_c565_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_10_val865_c566_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_11_val868_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_11_val868_c567_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_11_val868_c568_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_12_val871_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_12_val871_c569_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_12_val871_c570_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_13_val874_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_13_val874_c571_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_13_val874_c572_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_14_val877_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_14_val877_c573_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_14_val877_c574_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_15_val880_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_15_val880_c575_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_17_15_val880_c576_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_0_val883_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_0_val883_c577_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_0_val883_c578_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_1_val886_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_1_val886_c579_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_1_val886_c580_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_2_val889_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_2_val889_c581_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_2_val889_c582_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_3_val892_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_3_val892_c583_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_3_val892_c584_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_4_val895_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_4_val895_c585_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_4_val895_c586_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_5_val898_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_5_val898_c587_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_5_val898_c588_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_6_val901_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_6_val901_c589_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_6_val901_c590_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_7_val904_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_7_val904_c591_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_7_val904_c592_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_8_val907_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_8_val907_c593_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_8_val907_c594_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_9_val910_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_9_val910_c595_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_9_val910_c596_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_10_val913_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_10_val913_c597_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_10_val913_c598_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_11_val916_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_11_val916_c599_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_11_val916_c600_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_12_val919_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_12_val919_c601_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_12_val919_c602_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_13_val922_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_13_val922_c603_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_13_val922_c604_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_14_val925_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_14_val925_c605_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_14_val925_c606_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_15_val928_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_15_val928_c607_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_18_15_val928_c608_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_0_val931_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_0_val931_c609_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_0_val931_c610_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_1_val934_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_1_val934_c611_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_1_val934_c612_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_2_val937_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_2_val937_c613_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_2_val937_c614_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_3_val940_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_3_val940_c615_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_3_val940_c616_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_4_val943_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_4_val943_c617_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_4_val943_c618_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_5_val946_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_5_val946_c619_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_5_val946_c620_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_6_val949_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_6_val949_c621_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_6_val949_c622_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_7_val952_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_7_val952_c623_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_7_val952_c624_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_8_val956_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_8_val956_c625_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_8_val956_c626_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_9_val959_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_9_val959_c627_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_9_val959_c628_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_10_val962_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_10_val962_c629_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_10_val962_c630_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_11_val965_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_11_val965_c631_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_11_val965_c632_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_12_val968_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_12_val968_c633_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_12_val968_c634_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_13_val971_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_13_val971_c635_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_13_val971_c636_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_14_val974_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_14_val974_c637_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_14_val974_c638_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_15_val977_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_15_val977_c639_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_19_15_val977_c640_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_0_val980_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_0_val980_c641_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_0_val980_c642_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_1_val983_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_1_val983_c643_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_1_val983_c644_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_2_val986_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_2_val986_c645_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_2_val986_c646_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_3_val989_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_3_val989_c647_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_3_val989_c648_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_4_val992_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_4_val992_c649_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_4_val992_c650_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_5_val995_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_5_val995_c651_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_5_val995_c652_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_6_val998_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_6_val998_c653_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_6_val998_c654_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_7_val1001_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_7_val1001_c655_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_7_val1001_c656_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_8_val1004_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_8_val1004_c657_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_8_val1004_c658_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_9_val1007_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_9_val1007_c659_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_9_val1007_c660_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_10_val1010_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_10_val1010_c661_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_10_val1010_c662_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_11_val1013_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_11_val1013_c663_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_11_val1013_c664_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_12_val1016_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_12_val1016_c665_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_12_val1016_c666_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_13_val1019_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_13_val1019_c667_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_13_val1019_c668_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_14_val1022_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_14_val1022_c669_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_14_val1022_c670_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_15_val1025_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_15_val1025_c671_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_20_15_val1025_c672_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_0_val1028_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_0_val1028_c673_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_0_val1028_c674_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_1_val1031_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_1_val1031_c675_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_1_val1031_c676_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_2_val1034_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_2_val1034_c677_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_2_val1034_c678_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_3_val1037_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_3_val1037_c679_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_3_val1037_c680_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_4_val1040_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_4_val1040_c681_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_4_val1040_c682_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_5_val1043_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_5_val1043_c683_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_5_val1043_c684_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_6_val1046_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_6_val1046_c685_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_6_val1046_c686_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_7_val1049_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_7_val1049_c687_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_7_val1049_c688_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_8_val1052_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_8_val1052_c689_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_8_val1052_c690_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_9_val1055_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_9_val1055_c691_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_9_val1055_c692_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_10_val1058_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_10_val1058_c693_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_10_val1058_c694_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_11_val1061_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_11_val1061_c695_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_11_val1061_c696_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_12_val1064_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_12_val1064_c697_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_12_val1064_c698_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_13_val1067_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_13_val1067_c699_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_13_val1067_c700_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_14_val1070_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_14_val1070_c701_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_14_val1070_c702_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_15_val1073_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_15_val1073_c703_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_21_15_val1073_c704_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_0_val1076_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_0_val1076_c705_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_0_val1076_c706_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_1_val1079_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_1_val1079_c707_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_1_val1079_c708_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_2_val1082_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_2_val1082_c709_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_2_val1082_c710_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_3_val1085_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_3_val1085_c711_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_3_val1085_c712_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_4_val1088_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_4_val1088_c713_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_4_val1088_c714_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_5_val1091_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_5_val1091_c715_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_5_val1091_c716_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_6_val1094_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_6_val1094_c717_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_6_val1094_c718_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_7_val1097_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_7_val1097_c719_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_7_val1097_c720_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_8_val1100_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_8_val1100_c721_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_8_val1100_c722_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_9_val1103_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_9_val1103_c723_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_9_val1103_c724_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_10_val1106_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_10_val1106_c725_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_10_val1106_c726_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_11_val1109_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_11_val1109_c727_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_11_val1109_c728_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_12_val1112_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_12_val1112_c729_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_12_val1112_c730_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_13_val1115_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_13_val1115_c731_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_13_val1115_c732_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_14_val1118_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_14_val1118_c733_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_14_val1118_c734_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_15_val1121_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_15_val1121_c735_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_22_15_val1121_c736_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_0_val1124_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_0_val1124_c737_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_0_val1124_c738_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_1_val1127_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_1_val1127_c739_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_1_val1127_c740_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_2_val1130_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_2_val1130_c741_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_2_val1130_c742_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_3_val1133_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_3_val1133_c743_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_3_val1133_c744_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_4_val1136_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_4_val1136_c745_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_4_val1136_c746_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_5_val1139_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_5_val1139_c747_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_5_val1139_c748_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_6_val1142_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_6_val1142_c749_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_6_val1142_c750_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_7_val1145_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_7_val1145_c751_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_7_val1145_c752_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_8_val1148_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_8_val1148_c753_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_8_val1148_c754_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_9_val1151_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_9_val1151_c755_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_9_val1151_c756_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_10_val1154_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_10_val1154_c757_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_10_val1154_c758_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_11_val1157_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_11_val1157_c759_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_11_val1157_c760_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_12_val1160_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_12_val1160_c761_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_12_val1160_c762_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_13_val1163_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_13_val1163_c763_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_13_val1163_c764_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_14_val1166_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_14_val1166_c765_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_14_val1166_c766_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_15_val1169_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_15_val1169_c767_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_23_15_val1169_c768_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_0_val1172_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_0_val1172_c769_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_0_val1172_c770_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_1_val1175_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_1_val1175_c771_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_1_val1175_c772_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_2_val1178_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_2_val1178_c773_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_2_val1178_c774_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_3_val1181_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_3_val1181_c775_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_3_val1181_c776_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_4_val1184_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_4_val1184_c777_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_4_val1184_c778_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_5_val1187_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_5_val1187_c779_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_5_val1187_c780_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_6_val1190_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_6_val1190_c781_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_6_val1190_c782_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_7_val1193_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_7_val1193_c783_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_7_val1193_c784_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_8_val1196_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_8_val1196_c785_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_8_val1196_c786_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_9_val1199_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_9_val1199_c787_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_9_val1199_c788_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_10_val1202_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_10_val1202_c789_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_10_val1202_c790_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_11_val1205_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_11_val1205_c791_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_11_val1205_c792_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_12_val1208_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_12_val1208_c793_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_12_val1208_c794_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_13_val1211_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_13_val1211_c795_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_13_val1211_c796_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_14_val1214_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_14_val1214_c797_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_14_val1214_c798_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_15_val1217_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_15_val1217_c799_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_24_15_val1217_c800_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_0_val1220_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_0_val1220_c801_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_0_val1220_c802_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_1_val1223_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_1_val1223_c803_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_1_val1223_c804_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_2_val1226_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_2_val1226_c805_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_2_val1226_c806_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_3_val1229_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_3_val1229_c807_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_3_val1229_c808_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_4_val1232_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_4_val1232_c809_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_4_val1232_c810_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_5_val1235_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_5_val1235_c811_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_5_val1235_c812_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_6_val1238_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_6_val1238_c813_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_6_val1238_c814_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_7_val1241_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_7_val1241_c815_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_7_val1241_c816_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_8_val1244_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_8_val1244_c817_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_8_val1244_c818_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_9_val1247_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_9_val1247_c819_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_9_val1247_c820_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_10_val1250_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_10_val1250_c821_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_10_val1250_c822_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_11_val1253_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_11_val1253_c823_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_11_val1253_c824_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_12_val1256_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_12_val1256_c825_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_12_val1256_c826_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_13_val1259_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_13_val1259_c827_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_13_val1259_c828_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_14_val1262_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_14_val1262_c829_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_14_val1262_c830_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_15_val1265_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_15_val1265_c831_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_25_15_val1265_c832_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_0_val1268_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_0_val1268_c833_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_0_val1268_c834_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_1_val1271_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_1_val1271_c835_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_1_val1271_c836_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_2_val1274_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_2_val1274_c837_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_2_val1274_c838_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_3_val1277_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_3_val1277_c839_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_3_val1277_c840_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_4_val1280_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_4_val1280_c841_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_4_val1280_c842_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_5_val1283_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_5_val1283_c843_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_5_val1283_c844_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_6_val1286_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_6_val1286_c845_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_6_val1286_c846_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_7_val1289_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_7_val1289_c847_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_7_val1289_c848_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_8_val1292_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_8_val1292_c849_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_8_val1292_c850_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_9_val1295_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_9_val1295_c851_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_9_val1295_c852_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_10_val1298_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_10_val1298_c853_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_10_val1298_c854_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_11_val1301_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_11_val1301_c855_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_11_val1301_c856_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_12_val1304_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_12_val1304_c857_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_12_val1304_c858_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_13_val1307_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_13_val1307_c859_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_13_val1307_c860_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_14_val1310_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_14_val1310_c861_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_14_val1310_c862_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_15_val1313_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_15_val1313_c863_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_26_15_val1313_c864_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_0_val1316_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_0_val1316_c865_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_0_val1316_c866_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_1_val1319_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_1_val1319_c867_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_1_val1319_c868_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_2_val1322_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_2_val1322_c869_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_2_val1322_c870_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_3_val1325_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_3_val1325_c871_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_3_val1325_c872_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_4_val1328_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_4_val1328_c873_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_4_val1328_c874_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_5_val1331_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_5_val1331_c875_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_5_val1331_c876_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_6_val1334_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_6_val1334_c877_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_6_val1334_c878_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_7_val1337_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_7_val1337_c879_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_7_val1337_c880_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_8_val1340_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_8_val1340_c881_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_8_val1340_c882_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_9_val1343_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_9_val1343_c883_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_9_val1343_c884_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_10_val1346_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_10_val1346_c885_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_10_val1346_c886_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_11_val1349_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_11_val1349_c887_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_11_val1349_c888_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_12_val1352_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_12_val1352_c889_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_12_val1352_c890_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_13_val1355_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_13_val1355_c891_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_13_val1355_c892_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_14_val1358_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_14_val1358_c893_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_14_val1358_c894_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_15_val1361_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_15_val1361_c895_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_27_15_val1361_c896_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_0_val1364_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_0_val1364_c897_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_0_val1364_c898_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_1_val1367_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_1_val1367_c899_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_1_val1367_c900_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_2_val1370_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_2_val1370_c901_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_2_val1370_c902_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_3_val1373_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_3_val1373_c903_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_3_val1373_c904_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_4_val1376_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_4_val1376_c905_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_4_val1376_c906_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_5_val1379_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_5_val1379_c907_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_5_val1379_c908_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_6_val1382_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_6_val1382_c909_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_6_val1382_c910_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_7_val1385_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_7_val1385_c911_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_7_val1385_c912_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_8_val1388_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_8_val1388_c913_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_8_val1388_c914_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_9_val1391_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_9_val1391_c915_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_9_val1391_c916_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_10_val1394_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_10_val1394_c917_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_10_val1394_c918_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_11_val1397_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_11_val1397_c919_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_11_val1397_c920_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_12_val1400_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_12_val1400_c921_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_12_val1400_c922_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_13_val1403_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_13_val1403_c923_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_13_val1403_c924_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_14_val1406_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_14_val1406_c925_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_14_val1406_c926_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_15_val1409_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_15_val1409_c927_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_28_15_val1409_c928_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_0_val1412_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_0_val1412_c929_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_0_val1412_c930_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_1_val1415_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_1_val1415_c931_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_1_val1415_c932_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_2_val1418_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_2_val1418_c933_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_2_val1418_c934_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_3_val1421_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_3_val1421_c935_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_3_val1421_c936_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_4_val1424_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_4_val1424_c937_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_4_val1424_c938_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_5_val1427_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_5_val1427_c939_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_5_val1427_c940_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_6_val1430_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_6_val1430_c941_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_6_val1430_c942_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_7_val1433_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_7_val1433_c943_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_7_val1433_c944_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_8_val1436_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_8_val1436_c945_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_8_val1436_c946_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_9_val1439_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_9_val1439_c947_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_9_val1439_c948_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_10_val1442_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_10_val1442_c949_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_10_val1442_c950_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_11_val1445_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_11_val1445_c951_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_11_val1445_c952_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_12_val1448_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_12_val1448_c953_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_12_val1448_c954_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_13_val1451_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_13_val1451_c955_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_13_val1451_c956_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_14_val1454_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_14_val1454_c957_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_14_val1454_c958_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_15_val1457_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_15_val1457_c959_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_29_15_val1457_c960_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_0_val1460_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_0_val1460_c961_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_0_val1460_c962_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_1_val1463_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_1_val1463_c963_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_1_val1463_c964_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_2_val1466_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_2_val1466_c965_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_2_val1466_c966_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_3_val1469_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_3_val1469_c967_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_3_val1469_c968_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_4_val1472_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_4_val1472_c969_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_4_val1472_c970_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_5_val1475_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_5_val1475_c971_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_5_val1475_c972_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_6_val1478_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_6_val1478_c973_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_6_val1478_c974_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_7_val1481_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_7_val1481_c975_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_7_val1481_c976_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_8_val1484_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_8_val1484_c977_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_8_val1484_c978_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_9_val1487_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_9_val1487_c979_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_9_val1487_c980_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_10_val1490_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_10_val1490_c981_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_10_val1490_c982_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_11_val1493_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_11_val1493_c983_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_11_val1493_c984_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_12_val1496_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_12_val1496_c985_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_12_val1496_c986_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_13_val1499_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_13_val1499_c987_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_13_val1499_c988_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_14_val1502_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_14_val1502_c989_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_14_val1502_c990_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_15_val1505_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_15_val1505_c991_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_30_15_val1505_c992_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_0_val1508_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_0_val1508_c993_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_0_val1508_c994_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_1_val1511_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_1_val1511_c995_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_1_val1511_c996_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_2_val1514_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_2_val1514_c997_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_2_val1514_c998_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_3_val1517_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_3_val1517_c999_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_3_val1517_c1000_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_4_val1520_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_4_val1520_c1001_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_4_val1520_c1002_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_5_val1523_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_5_val1523_c1003_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_5_val1523_c1004_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_6_val1526_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_6_val1526_c1005_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_6_val1526_c1006_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_7_val1529_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_7_val1529_c1007_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_7_val1529_c1008_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_8_val1532_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_8_val1532_c1009_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_8_val1532_c1010_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_9_val1535_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_9_val1535_c1011_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_9_val1535_c1012_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_10_val1538_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_10_val1538_c1013_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_10_val1538_c1014_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_11_val1541_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_11_val1541_c1015_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_11_val1541_c1016_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_12_val1544_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_12_val1544_c1017_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_12_val1544_c1018_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_13_val1547_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_13_val1547_c1019_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_13_val1547_c1020_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_14_val1550_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_14_val1550_c1021_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_14_val1550_c1022_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_15_val1553_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_15_val1553_c1023_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_31_15_val1553_c1024_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_0_val1556_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_0_val1556_c1025_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_0_val1556_c1026_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_1_val1559_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_1_val1559_c1027_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_1_val1559_c1028_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_2_val1562_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_2_val1562_c1029_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_2_val1562_c1030_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_3_val1565_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_3_val1565_c1031_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_3_val1565_c1032_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_4_val1568_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_4_val1568_c1033_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_4_val1568_c1034_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_5_val1571_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_5_val1571_c1035_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_5_val1571_c1036_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_6_val1574_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_6_val1574_c1037_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_6_val1574_c1038_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_7_val1577_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_7_val1577_c1039_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_7_val1577_c1040_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_8_val1580_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_8_val1580_c1041_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_8_val1580_c1042_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_9_val1583_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_9_val1583_c1043_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_9_val1583_c1044_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_10_val1586_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_10_val1586_c1045_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_10_val1586_c1046_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_11_val1589_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_11_val1589_c1047_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_11_val1589_c1048_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_12_val1592_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_12_val1592_c1049_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_12_val1592_c1050_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_13_val1595_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_13_val1595_c1051_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_13_val1595_c1052_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_14_val1598_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_14_val1598_c1053_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_14_val1598_c1054_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_15_val1601_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_15_val1601_c1055_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_32_15_val1601_c1056_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_0_val1604_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_0_val1604_c1057_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_0_val1604_c1058_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_1_val1607_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_1_val1607_c1059_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_1_val1607_c1060_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_2_val1610_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_2_val1610_c1061_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_2_val1610_c1062_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_3_val1613_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_3_val1613_c1063_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_3_val1613_c1064_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_4_val1616_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_4_val1616_c1065_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_4_val1616_c1066_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_5_val1619_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_5_val1619_c1067_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_5_val1619_c1068_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_6_val1622_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_6_val1622_c1069_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_6_val1622_c1070_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_7_val1625_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_7_val1625_c1071_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_7_val1625_c1072_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_8_val1628_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_8_val1628_c1073_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_8_val1628_c1074_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_9_val1631_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_9_val1631_c1075_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_9_val1631_c1076_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_10_val1634_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_10_val1634_c1077_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_10_val1634_c1078_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_11_val1637_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_11_val1637_c1079_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_11_val1637_c1080_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_12_val1640_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_12_val1640_c1081_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_12_val1640_c1082_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_13_val1643_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_13_val1643_c1083_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_13_val1643_c1084_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_14_val1646_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_14_val1646_c1085_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_14_val1646_c1086_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_15_val1649_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_15_val1649_c1087_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_33_15_val1649_c1088_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_0_val1652_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_0_val1652_c1089_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_0_val1652_c1090_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_1_val1655_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_1_val1655_c1091_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_1_val1655_c1092_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_2_val1658_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_2_val1658_c1093_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_2_val1658_c1094_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_3_val1661_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_3_val1661_c1095_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_3_val1661_c1096_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_4_val1664_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_4_val1664_c1097_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_4_val1664_c1098_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_5_val1667_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_5_val1667_c1099_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_5_val1667_c1100_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_6_val1670_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_6_val1670_c1101_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_6_val1670_c1102_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_7_val1673_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_7_val1673_c1103_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_7_val1673_c1104_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_8_val1676_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_8_val1676_c1105_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_8_val1676_c1106_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_9_val1679_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_9_val1679_c1107_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_9_val1679_c1108_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_10_val1682_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_10_val1682_c1109_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_10_val1682_c1110_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_11_val1685_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_11_val1685_c1111_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_11_val1685_c1112_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_12_val1688_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_12_val1688_c1113_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_12_val1688_c1114_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_13_val1691_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_13_val1691_c1115_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_13_val1691_c1116_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_14_val1694_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_14_val1694_c1117_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_14_val1694_c1118_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_15_val1697_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_15_val1697_c1119_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_34_15_val1697_c1120_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_0_val1700_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_0_val1700_c1121_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_0_val1700_c1122_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_1_val1703_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_1_val1703_c1123_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_1_val1703_c1124_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_2_val1706_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_2_val1706_c1125_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_2_val1706_c1126_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_3_val1709_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_3_val1709_c1127_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_3_val1709_c1128_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_4_val1712_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_4_val1712_c1129_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_4_val1712_c1130_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_5_val1715_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_5_val1715_c1131_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_5_val1715_c1132_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_6_val1718_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_6_val1718_c1133_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_6_val1718_c1134_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_7_val1721_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_7_val1721_c1135_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_7_val1721_c1136_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_8_val1724_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_8_val1724_c1137_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_8_val1724_c1138_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_9_val1727_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_9_val1727_c1139_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_9_val1727_c1140_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_10_val1730_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_10_val1730_c1141_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_10_val1730_c1142_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_11_val1733_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_11_val1733_c1143_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_11_val1733_c1144_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_12_val1736_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_12_val1736_c1145_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_12_val1736_c1146_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_13_val1739_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_13_val1739_c1147_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_13_val1739_c1148_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_14_val1742_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_14_val1742_c1149_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_14_val1742_c1150_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_15_val1745_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_15_val1745_c1151_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_35_15_val1745_c1152_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_0_val1748_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_0_val1748_c1153_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_0_val1748_c1154_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_1_val1751_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_1_val1751_c1155_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_1_val1751_c1156_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_2_val1754_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_2_val1754_c1157_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_2_val1754_c1158_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_3_val1757_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_3_val1757_c1159_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_3_val1757_c1160_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_4_val1760_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_4_val1760_c1161_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_4_val1760_c1162_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_5_val1763_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_5_val1763_c1163_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_5_val1763_c1164_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_6_val1766_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_6_val1766_c1165_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_6_val1766_c1166_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_7_val1769_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_7_val1769_c1167_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_7_val1769_c1168_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_8_val1772_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_8_val1772_c1169_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_8_val1772_c1170_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_9_val1775_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_9_val1775_c1171_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_9_val1775_c1172_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_10_val1778_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_10_val1778_c1173_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_10_val1778_c1174_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_11_val1781_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_11_val1781_c1175_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_11_val1781_c1176_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_12_val1784_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_12_val1784_c1177_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_12_val1784_c1178_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_13_val1787_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_13_val1787_c1179_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_13_val1787_c1180_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_14_val1790_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_14_val1790_c1181_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_14_val1790_c1182_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_15_val1793_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_15_val1793_c1183_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_36_15_val1793_c1184_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_0_val1796_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_0_val1796_c1185_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_0_val1796_c1186_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_1_val1799_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_1_val1799_c1187_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_1_val1799_c1188_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_2_val1802_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_2_val1802_c1189_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_2_val1802_c1190_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_3_val1805_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_3_val1805_c1191_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_3_val1805_c1192_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_4_val1808_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_4_val1808_c1193_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_4_val1808_c1194_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_5_val1811_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_5_val1811_c1195_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_5_val1811_c1196_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_6_val1814_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_6_val1814_c1197_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_6_val1814_c1198_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_7_val1817_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_7_val1817_c1199_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_7_val1817_c1200_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_8_val1820_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_8_val1820_c1201_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_8_val1820_c1202_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_9_val1823_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_9_val1823_c1203_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_9_val1823_c1204_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_10_val1826_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_10_val1826_c1205_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_10_val1826_c1206_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_11_val1829_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_11_val1829_c1207_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_11_val1829_c1208_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_12_val1832_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_12_val1832_c1209_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_12_val1832_c1210_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_13_val1835_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_13_val1835_c1211_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_13_val1835_c1212_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_14_val1838_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_14_val1838_c1213_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_14_val1838_c1214_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_15_val1841_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_15_val1841_c1215_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_37_15_val1841_c1216_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_0_val1844_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_0_val1844_c1217_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_0_val1844_c1218_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_1_val1847_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_1_val1847_c1219_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_1_val1847_c1220_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_2_val1850_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_2_val1850_c1221_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_2_val1850_c1222_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_3_val1853_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_3_val1853_c1223_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_3_val1853_c1224_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_4_val1856_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_4_val1856_c1225_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_4_val1856_c1226_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_5_val1859_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_5_val1859_c1227_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_5_val1859_c1228_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_6_val1862_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_6_val1862_c1229_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_6_val1862_c1230_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_7_val1865_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_7_val1865_c1231_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_7_val1865_c1232_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_8_val1868_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_8_val1868_c1233_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_8_val1868_c1234_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_9_val1871_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_9_val1871_c1235_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_9_val1871_c1236_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_10_val1874_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_10_val1874_c1237_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_10_val1874_c1238_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_11_val1877_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_11_val1877_c1239_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_11_val1877_c1240_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_12_val1880_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_12_val1880_c1241_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_12_val1880_c1242_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_13_val1883_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_13_val1883_c1243_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_13_val1883_c1244_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_14_val1886_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_14_val1886_c1245_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_14_val1886_c1246_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_15_val1889_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_15_val1889_c1247_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_38_15_val1889_c1248_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_0_val1892_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_0_val1892_c1249_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_0_val1892_c1250_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_1_val1895_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_1_val1895_c1251_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_1_val1895_c1252_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_2_val1898_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_2_val1898_c1253_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_2_val1898_c1254_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_3_val1901_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_3_val1901_c1255_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_3_val1901_c1256_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_4_val1904_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_4_val1904_c1257_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_4_val1904_c1258_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_5_val1907_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_5_val1907_c1259_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_5_val1907_c1260_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_6_val1910_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_6_val1910_c1261_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_6_val1910_c1262_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_7_val1913_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_7_val1913_c1263_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_7_val1913_c1264_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_8_val1916_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_8_val1916_c1265_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_8_val1916_c1266_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_9_val1919_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_9_val1919_c1267_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_9_val1919_c1268_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_10_val1922_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_10_val1922_c1269_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_10_val1922_c1270_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_11_val1925_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_11_val1925_c1271_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_11_val1925_c1272_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_12_val1928_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_12_val1928_c1273_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_12_val1928_c1274_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_13_val1931_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_13_val1931_c1275_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_13_val1931_c1276_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_14_val1934_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_14_val1934_c1277_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_14_val1934_c1278_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_15_val1937_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_15_val1937_c1279_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_39_15_val1937_c1280_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i0_cast2_loc_channel_U(kernel_nlp_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln175_loc_channel_U(kernel_nlp_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln177_loc_c_channel_U(kernel_nlp_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln177_loc_c1281_channel_U(kernel_nlp_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln177_loc_c1282_channel_U(kernel_nlp_fifo_w5_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 27.94 seconds. CPU system time: 2.72 seconds. Elapsed time: 33.18 seconds; current allocated memory: 2.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_A_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_A_FT0' pipeline 'VITIS_LOOP_866_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_866_1' in module 'write_A_FT0', because the estimated Stream Port Number is 92, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'sparsemux_81_6_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_A_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.61 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.91 seconds; current allocated memory: 2.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'FT0_level1' is 40964 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'FT0_level1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FT0_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FT0_level0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT0_level0_u1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT0_level0_e2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.86 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.33 seconds; current allocated memory: 3.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_y_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_y_FT1' pipeline 'VITIS_LOOP_615_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_y_FT1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 3.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_z_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_z_FT1' pipeline 'VITIS_LOOP_640_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_z_FT1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_x_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_x_FT1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_A_FT1' pipeline 'VITIS_LOOP_696_1_VITIS_LOOP_698_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A_FT1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT1_level0_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT1_level0_Block_entry4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_x_FT1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_x_FT1_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A_FT1_1_Pipeline_VITIS_LOOP_696_1_VITIS_LOOP_698_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_A_FT1_1_Pipeline_VITIS_LOOP_696_1_VITIS_LOOP_698_2' pipeline 'VITIS_LOOP_696_1_VITIS_LOOP_698_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A_FT1_1_Pipeline_VITIS_LOOP_696_1_VITIS_LOOP_698_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A_FT1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A_FT1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1_intra' pipeline 'VITIS_LOOP_434_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_434_1' in module 'task1_intra'. Estimated max control fanout for pipeline is 6829.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1_intra'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2_intra'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT1_level0_Block_entry49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT1_level0_Block_entry49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_x_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_x_FT1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_x_FT1_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_x_FT1_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT1_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process task1_intra is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT1_level0'.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_0_val3_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_0_val3_c1_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_1_val5_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_1_val5_c2_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_2_val7_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_2_val7_c3_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_3_val9_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_3_val9_c4_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_4_val11_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_4_val11_c5_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_5_val13_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_5_val13_c6_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_6_val15_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_6_val15_c7_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_7_val17_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_7_val17_c8_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_8_val19_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_8_val19_c9_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_9_val21_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_9_val21_c10_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_10_val23_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_10_val23_c11_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_11_val25_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_11_val25_c12_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_12_val27_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_12_val27_c13_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_13_val29_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_13_val29_c14_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_14_val31_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_14_val31_c15_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_15_val33_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_2_15_val33_c16_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i0_cast2_loc_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln262_loc_c_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln262_loc_c18_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_1_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln266_loc_c_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln266_loc_c17_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.94 seconds; current allocated memory: 3.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_x_FT1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_x_FT1_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FT1_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FT1_level0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT1_level0_A_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT1_level0_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT1_level0_z_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A_FT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_A_FT2' pipeline 'VITIS_LOOP_745_1_VITIS_LOOP_747_2_VITIS_LOOP_749_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_A_FT2' is 25600, found 5 HDL expressions with this fanout: (empty_87_fu_32109_p1 == 3'd2), (empty_87_fu_32109_p1 == 3'd3), (empty_87_fu_32109_p1 == 3'd0), (empty_87_fu_32109_p1 == 3'd1), (1'b1 == ap_condition_11135)
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_4ns_3_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A_FT2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 3.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_x_FT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_x_FT2' pipeline 'VITIS_LOOP_797_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_x_FT2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_w_FT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_w_FT2' pipeline 'VITIS_LOOP_845_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_w_FT2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT2_level0_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT2_level0_Block_entry4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_w_FT2_6_Pipeline_VITIS_LOOP_845_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_w_FT2_6_Pipeline_VITIS_LOOP_845_1' pipeline 'VITIS_LOOP_845_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_w_FT2_6_Pipeline_VITIS_LOOP_845_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_w_FT2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_w_FT2_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3_intra_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3_intra_Pipeline_VITIS_LOOP_464_1' pipeline 'VITIS_LOOP_464_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3_intra_Pipeline_VITIS_LOOP_464_1' is 53888 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 254 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 274 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3_intra_Pipeline_VITIS_LOOP_464_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.91 seconds; current allocated memory: 3.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task3_intra' is 7320 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3_intra'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.01 seconds; current allocated memory: 3.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT2_level0_Block_entry47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT2_level0_Block_entry47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_w_FT2_10_Pipeline_VITIS_LOOP_925_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_w_FT2_10_Pipeline_VITIS_LOOP_925_1' pipeline 'VITIS_LOOP_925_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_6_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_w_FT2_10_Pipeline_VITIS_LOOP_925_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_w_FT2_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_w_FT2_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT2_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d2_S' is changed to 'fifo_w5_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT2_level0'.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_0_val1_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_1_val2_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_2_val3_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_3_val4_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_4_val5_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_5_val6_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_6_val7_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_7_val8_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_8_val9_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_9_val10_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_10_val11_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_11_val12_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_12_val13_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_13_val14_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_14_val15_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_15_val16_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_16_val17_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_17_val18_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_18_val19_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_19_val20_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_20_val21_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_21_val22_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_22_val23_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_23_val24_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_24_val25_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_25_val26_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_26_val27_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_27_val28_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_28_val29_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_29_val30_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_30_val31_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_31_val32_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_32_val33_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_33_val34_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_34_val35_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_35_val36_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_36_val37_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_37_val38_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_38_val39_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_2_39_val40_c_U(kernel_nlp_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i0_cast2_loc_channel_U(kernel_nlp_fifo_w5_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln358_loc_channel_U(kernel_nlp_fifo_w5_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln360_loc_channel_U(kernel_nlp_fifo_w5_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.46 seconds; current allocated memory: 3.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_w_FT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_w_FT2' pipeline 'VITIS_LOOP_925_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_6_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_w_FT2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.93 seconds; current allocated memory: 3.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FT2_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'FT2_level0' is 8144 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'FT2_level0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT2_level0_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT2_level0_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.89 seconds; current allocated memory: 3.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_vx_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_vx_for_task1' pipeline 'VITIS_LOOP_93_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_vx_for_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_vA_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_vA_for_task0' pipeline 'VITIS_LOOP_102_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_vA_for_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_vw_for_task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_vw_for_task3' pipeline 'VITIS_LOOP_111_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_vw_for_task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vA_for_task0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vu1_for_task0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_ve1_for_task0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vu2_for_task0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_ve2_for_task0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vx_for_task1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vy_for_task1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vz_for_task2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vw_for_task3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA_for_task0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vu1_for_task0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/ve1_for_task0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vu2_for_task0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/ve2_for_task0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx_for_task1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy_for_task1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vz_for_task2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vw_for_task3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vA_for_task0', 'vu1_for_task0', 've1_for_task0', 'vu2_for_task0', 've2_for_task0', 'vx_for_task1', 'vy_for_task1', 'vz_for_task2', 'vw_for_task3' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process load_vy_for_task1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process load_ve2_for_task0 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process load_ve1_for_task0 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process load_vu2_for_task0 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process load_vu1_for_task0 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process load_vz_for_task2 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-285] Implementing FIFO 'alpha_c_U(kernel_nlp_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_c_U(kernel_nlp_fifo_w32_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_y_from_off_chip_to_S1_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_x_from_off_chip_to_S1_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'vx_for_task1_c_U(kernel_nlp_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w_from_off_chip_to_S3_U(kernel_nlp_fifo_w256_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'vw_for_task3_c_U(kernel_nlp_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_e2_from_off_chip_to_S0_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_from_off_chip_to_S0_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'vA_for_task0_c_U(kernel_nlp_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_e1_from_off_chip_to_S0_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_u2_from_off_chip_to_S0_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_u1_from_off_chip_to_S0_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_z_from_off_chip_to_S2_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_from_task0_to_task1_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_from_task0_to_task3_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_to_off_chip_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_x_from_task2_to_task3_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_x_to_off_chip_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w_to_off_chip_U(kernel_nlp_fifo_w256_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FT1_level0_U0_U(kernel_nlp_start_for_FT1_level0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FT2_level0_U0_U(kernel_nlp_start_for_FT2_level0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_vx_for_task1_U0_U(kernel_nlp_start_for_store_vx_for_task1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_vw_for_task3_U0_U(kernel_nlp_start_for_store_vw_for_task3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FT0_level0_U0_U(kernel_nlp_start_for_FT0_level0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_vA_for_task0_U0_U(kernel_nlp_start_for_store_vA_for_task0_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.47 seconds; current allocated memory: 3.651 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.79 seconds. CPU system time: 0.86 seconds. Elapsed time: 4.66 seconds; current allocated memory: 3.726 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 53.25 seconds. CPU system time: 0.21 seconds. Elapsed time: 53.46 seconds; current allocated memory: 3.860 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 208.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1058.63 seconds. CPU system time: 13.28 seconds. Elapsed time: 1078.28 seconds; current allocated memory: 3.627 GB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 1061.56 seconds. Total CPU system time: 13.96 seconds. Total elapsed time: 1081.69 seconds; peak allocated memory: 3.860 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Dec  5 15:25:28 2024...
