

================================================================
== Vivado HLS Report for 'dataflow_out_channel'
================================================================
* Date:           Tue Nov 28 10:42:51 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        Prova_casa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1196|  27078|  1196|  27078|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+----------+
        |                                 |                      |   Latency   |   Interval  | Pipeline |
        |             Instance            |        Module        |  min |  max |  min |  max |   Type   |
        +---------------------------------+----------------------+------+------+------+------+----------+
        |grp_dataflow_in_channels_fu_614  |dataflow_in_channels  |  1158|  9012|  1159|  9012| dataflow |
        +---------------------------------+----------------------+------+------+------+------+----------+

        * Loop: 
        +-----------+------+-------+-------------+-----------+-----------+-------+----------+
        |           |    Latency   |  Iteration  |  Initiation Interval  |  Trip |          |
        | Loop Name |  min |  max  |   Latency   |  achieved |   target  | Count | Pipelined|
        +-----------+------+-------+-------------+-----------+-----------+-------+----------+
        |- ti_loop  |  1160|  27042| 1160 ~ 9014 |          -|          -| 1 ~ 3 |    no    |
        +-----------+------+-------+-------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    151|
|FIFO             |        -|      -|       -|      -|
|Instance         |        6|    164|   10263|  18224|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    308|
|Register         |        -|      -|     169|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|    164|   10432|  18683|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|     74|       9|     35|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+-------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  |
    +---------------------------------+----------------------+---------+-------+------+-------+
    |grp_dataflow_in_channels_fu_614  |dataflow_in_channels  |        6|    164|  9869|  17986|
    |zhang_cnn_srem_32bHp_U529        |zhang_cnn_srem_32bHp  |        0|      0|   394|    238|
    +---------------------------------+----------------------+---------+-------+------+-------+
    |Total                            |                      |        6|    164| 10263|  18224|
    +---------------------------------+----------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |grp_fu_931_p0     |     +    |      0|  0|  39|          32|           2|
    |ti_fu_947_p2      |     +    |      0|  0|  39|          32|           2|
    |tmp_65_fu_937_p2  |     -    |      0|  0|  39|          32|          32|
    |tmp_66_fu_942_p2  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state36  |    or    |      0|  0|   8|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 151|         130|          70|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                       | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  173|         39|    1|         39|
    |ap_done                                           |    9|          2|    1|          2|
    |ap_sync_grp_dataflow_in_channels_fu_614_ap_ready  |    9|          2|    1|          2|
    |col_out_blk_n                                     |    9|          2|    1|          2|
    |curr_layer_out_ch_out_blk_n                       |    9|          2|    1|          2|
    |curr_layer_out_h_out_blk_n                        |    9|          2|    1|          2|
    |curr_layer_out_w_out_blk_n                        |    9|          2|    1|          2|
    |m_axi_weights_ARVALID                             |    9|          2|    1|          2|
    |m_axi_weights_RREADY                              |    9|          2|    1|          2|
    |out_offset_out_blk_n                              |    9|          2|    1|          2|
    |output_offset_out_blk_n                           |    9|          2|    1|          2|
    |quantized_multiplier_out_blk_n                    |    9|          2|    1|          2|
    |right_shift_out_blk_n                             |    9|          2|    1|          2|
    |row_out_blk_n                                     |    9|          2|    1|          2|
    |ti_i_i_i_i_i_reg_602                              |    9|          2|   32|         64|
    |to_out_blk_n                                      |    9|          2|    1|          2|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                             |  308|         69|   47|        131|
    +--------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  38|   0|   38|          0|
    |ap_done_reg                                           |   1|   0|    1|          0|
    |ap_reg_grp_dataflow_in_channels_fu_614_ap_start       |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_in_channels_fu_614_ap_ready  |   1|   0|    1|          0|
    |ti_i_i_i_i_i_reg_602                                  |  32|   0|   32|          0|
    |ti_reg_1052                                           |  32|   0|   32|          0|
    |tmp_65_reg_1044                                       |  32|   0|   32|          0|
    |tmp_reg_958                                           |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 169|   0|  169|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   dataflow_out_channel   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   dataflow_out_channel   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   dataflow_out_channel   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   dataflow_out_channel   | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   dataflow_out_channel   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   dataflow_out_channel   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   dataflow_out_channel   | return value |
|curr_layer_in_ch                 |  in |   32|   ap_none  |     curr_layer_in_ch     |    scalar    |
|m_axi_weights_AWVALID            | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWREADY            |  in |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWADDR             | out |   32|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWID               | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWLEN              | out |   32|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWSIZE             | out |    3|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWBURST            | out |    2|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWLOCK             | out |    2|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWCACHE            | out |    4|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWPROT             | out |    3|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWQOS              | out |    4|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWREGION           | out |    4|    m_axi   |          weights         |    pointer   |
|m_axi_weights_AWUSER             | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_WVALID             | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_WREADY             |  in |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_WDATA              | out |    8|    m_axi   |          weights         |    pointer   |
|m_axi_weights_WSTRB              | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_WLAST              | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_WID                | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_WUSER              | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARVALID            | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARREADY            |  in |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARADDR             | out |   32|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARID               | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARLEN              | out |   32|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARSIZE             | out |    3|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARBURST            | out |    2|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARLOCK             | out |    2|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARCACHE            | out |    4|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARPROT             | out |    3|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARQOS              | out |    4|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARREGION           | out |    4|    m_axi   |          weights         |    pointer   |
|m_axi_weights_ARUSER             | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_RVALID             |  in |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_RREADY             | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_RDATA              |  in |    8|    m_axi   |          weights         |    pointer   |
|m_axi_weights_RLAST              |  in |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_RID                |  in |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_RUSER              |  in |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_RRESP              |  in |    2|    m_axi   |          weights         |    pointer   |
|m_axi_weights_BVALID             |  in |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_BREADY             | out |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_BRESP              |  in |    2|    m_axi   |          weights         |    pointer   |
|m_axi_weights_BID                |  in |    1|    m_axi   |          weights         |    pointer   |
|m_axi_weights_BUSER              |  in |    1|    m_axi   |          weights         |    pointer   |
|weights_offset                   |  in |   32|   ap_none  |      weights_offset      |    scalar    |
|image_offset                     |  in |   32|   ap_none  |       image_offset       |    scalar    |
|curr_layer_in_w                  |  in |   32|   ap_none  |      curr_layer_in_w     |    scalar    |
|curr_layer_in_h                  |  in |   32|   ap_none  |      curr_layer_in_h     |    scalar    |
|curr_layer_out_w                 |  in |   32|   ap_none  |     curr_layer_out_w     |    scalar    |
|curr_layer_out_h                 |  in |   32|   ap_none  |     curr_layer_out_h     |    scalar    |
|curr_layer_out_ch                |  in |   32|   ap_none  |     curr_layer_out_ch    |    scalar    |
|curr_layer_ker_w                 |  in |   32|   ap_none  |     curr_layer_ker_w     |    scalar    |
|curr_layer_ker_h                 |  in |   32|   ap_none  |     curr_layer_ker_h     |    scalar    |
|curr_layer_str_w                 |  in |   32|   ap_none  |     curr_layer_str_w     |    scalar    |
|curr_layer_str_h                 |  in |   32|   ap_none  |     curr_layer_str_h     |    scalar    |
|to_r                             |  in |   32|   ap_none  |           to_r           |    scalar    |
|row                              |  in |   32|   ap_none  |            row           |    scalar    |
|col                              |  in |   32|   ap_none  |            col           |    scalar    |
|partial_outputfm_0_address0      | out |   10|  ap_memory |    partial_outputfm_0    |     array    |
|partial_outputfm_0_ce0           | out |    1|  ap_memory |    partial_outputfm_0    |     array    |
|partial_outputfm_0_q0            |  in |   27|  ap_memory |    partial_outputfm_0    |     array    |
|partial_outputfm_0_address1      | out |   10|  ap_memory |    partial_outputfm_0    |     array    |
|partial_outputfm_0_ce1           | out |    1|  ap_memory |    partial_outputfm_0    |     array    |
|partial_outputfm_0_we1           | out |    1|  ap_memory |    partial_outputfm_0    |     array    |
|partial_outputfm_0_d1            | out |   27|  ap_memory |    partial_outputfm_0    |     array    |
|partial_outputfm_1_address0      | out |   10|  ap_memory |    partial_outputfm_1    |     array    |
|partial_outputfm_1_ce0           | out |    1|  ap_memory |    partial_outputfm_1    |     array    |
|partial_outputfm_1_q0            |  in |   27|  ap_memory |    partial_outputfm_1    |     array    |
|partial_outputfm_1_address1      | out |   10|  ap_memory |    partial_outputfm_1    |     array    |
|partial_outputfm_1_ce1           | out |    1|  ap_memory |    partial_outputfm_1    |     array    |
|partial_outputfm_1_we1           | out |    1|  ap_memory |    partial_outputfm_1    |     array    |
|partial_outputfm_1_d1            | out |   27|  ap_memory |    partial_outputfm_1    |     array    |
|partial_outputfm_2_address0      | out |   10|  ap_memory |    partial_outputfm_2    |     array    |
|partial_outputfm_2_ce0           | out |    1|  ap_memory |    partial_outputfm_2    |     array    |
|partial_outputfm_2_q0            |  in |   27|  ap_memory |    partial_outputfm_2    |     array    |
|partial_outputfm_2_address1      | out |   10|  ap_memory |    partial_outputfm_2    |     array    |
|partial_outputfm_2_ce1           | out |    1|  ap_memory |    partial_outputfm_2    |     array    |
|partial_outputfm_2_we1           | out |    1|  ap_memory |    partial_outputfm_2    |     array    |
|partial_outputfm_2_d1            | out |   27|  ap_memory |    partial_outputfm_2    |     array    |
|partial_outputfm_3_address0      | out |   10|  ap_memory |    partial_outputfm_3    |     array    |
|partial_outputfm_3_ce0           | out |    1|  ap_memory |    partial_outputfm_3    |     array    |
|partial_outputfm_3_q0            |  in |   27|  ap_memory |    partial_outputfm_3    |     array    |
|partial_outputfm_3_address1      | out |   10|  ap_memory |    partial_outputfm_3    |     array    |
|partial_outputfm_3_ce1           | out |    1|  ap_memory |    partial_outputfm_3    |     array    |
|partial_outputfm_3_we1           | out |    1|  ap_memory |    partial_outputfm_3    |     array    |
|partial_outputfm_3_d1            | out |   27|  ap_memory |    partial_outputfm_3    |     array    |
|partial_outputfm_4_address0      | out |   10|  ap_memory |    partial_outputfm_4    |     array    |
|partial_outputfm_4_ce0           | out |    1|  ap_memory |    partial_outputfm_4    |     array    |
|partial_outputfm_4_q0            |  in |   27|  ap_memory |    partial_outputfm_4    |     array    |
|partial_outputfm_4_address1      | out |   10|  ap_memory |    partial_outputfm_4    |     array    |
|partial_outputfm_4_ce1           | out |    1|  ap_memory |    partial_outputfm_4    |     array    |
|partial_outputfm_4_we1           | out |    1|  ap_memory |    partial_outputfm_4    |     array    |
|partial_outputfm_4_d1            | out |   27|  ap_memory |    partial_outputfm_4    |     array    |
|partial_outputfm_5_address0      | out |   10|  ap_memory |    partial_outputfm_5    |     array    |
|partial_outputfm_5_ce0           | out |    1|  ap_memory |    partial_outputfm_5    |     array    |
|partial_outputfm_5_q0            |  in |   27|  ap_memory |    partial_outputfm_5    |     array    |
|partial_outputfm_5_address1      | out |   10|  ap_memory |    partial_outputfm_5    |     array    |
|partial_outputfm_5_ce1           | out |    1|  ap_memory |    partial_outputfm_5    |     array    |
|partial_outputfm_5_we1           | out |    1|  ap_memory |    partial_outputfm_5    |     array    |
|partial_outputfm_5_d1            | out |   27|  ap_memory |    partial_outputfm_5    |     array    |
|partial_outputfm_6_address0      | out |   10|  ap_memory |    partial_outputfm_6    |     array    |
|partial_outputfm_6_ce0           | out |    1|  ap_memory |    partial_outputfm_6    |     array    |
|partial_outputfm_6_q0            |  in |   27|  ap_memory |    partial_outputfm_6    |     array    |
|partial_outputfm_6_address1      | out |   10|  ap_memory |    partial_outputfm_6    |     array    |
|partial_outputfm_6_ce1           | out |    1|  ap_memory |    partial_outputfm_6    |     array    |
|partial_outputfm_6_we1           | out |    1|  ap_memory |    partial_outputfm_6    |     array    |
|partial_outputfm_6_d1            | out |   27|  ap_memory |    partial_outputfm_6    |     array    |
|partial_outputfm_7_address0      | out |   10|  ap_memory |    partial_outputfm_7    |     array    |
|partial_outputfm_7_ce0           | out |    1|  ap_memory |    partial_outputfm_7    |     array    |
|partial_outputfm_7_q0            |  in |   27|  ap_memory |    partial_outputfm_7    |     array    |
|partial_outputfm_7_address1      | out |   10|  ap_memory |    partial_outputfm_7    |     array    |
|partial_outputfm_7_ce1           | out |    1|  ap_memory |    partial_outputfm_7    |     array    |
|partial_outputfm_7_we1           | out |    1|  ap_memory |    partial_outputfm_7    |     array    |
|partial_outputfm_7_d1            | out |   27|  ap_memory |    partial_outputfm_7    |     array    |
|partial_outputfm_8_address0      | out |   10|  ap_memory |    partial_outputfm_8    |     array    |
|partial_outputfm_8_ce0           | out |    1|  ap_memory |    partial_outputfm_8    |     array    |
|partial_outputfm_8_q0            |  in |   27|  ap_memory |    partial_outputfm_8    |     array    |
|partial_outputfm_8_address1      | out |   10|  ap_memory |    partial_outputfm_8    |     array    |
|partial_outputfm_8_ce1           | out |    1|  ap_memory |    partial_outputfm_8    |     array    |
|partial_outputfm_8_we1           | out |    1|  ap_memory |    partial_outputfm_8    |     array    |
|partial_outputfm_8_d1            | out |   27|  ap_memory |    partial_outputfm_8    |     array    |
|partial_outputfm_9_address0      | out |   10|  ap_memory |    partial_outputfm_9    |     array    |
|partial_outputfm_9_ce0           | out |    1|  ap_memory |    partial_outputfm_9    |     array    |
|partial_outputfm_9_q0            |  in |   27|  ap_memory |    partial_outputfm_9    |     array    |
|partial_outputfm_9_address1      | out |   10|  ap_memory |    partial_outputfm_9    |     array    |
|partial_outputfm_9_ce1           | out |    1|  ap_memory |    partial_outputfm_9    |     array    |
|partial_outputfm_9_we1           | out |    1|  ap_memory |    partial_outputfm_9    |     array    |
|partial_outputfm_9_d1            | out |   27|  ap_memory |    partial_outputfm_9    |     array    |
|partial_outputfm_10_address0     | out |   10|  ap_memory |    partial_outputfm_10   |     array    |
|partial_outputfm_10_ce0          | out |    1|  ap_memory |    partial_outputfm_10   |     array    |
|partial_outputfm_10_q0           |  in |   27|  ap_memory |    partial_outputfm_10   |     array    |
|partial_outputfm_10_address1     | out |   10|  ap_memory |    partial_outputfm_10   |     array    |
|partial_outputfm_10_ce1          | out |    1|  ap_memory |    partial_outputfm_10   |     array    |
|partial_outputfm_10_we1          | out |    1|  ap_memory |    partial_outputfm_10   |     array    |
|partial_outputfm_10_d1           | out |   27|  ap_memory |    partial_outputfm_10   |     array    |
|partial_outputfm_11_address0     | out |   10|  ap_memory |    partial_outputfm_11   |     array    |
|partial_outputfm_11_ce0          | out |    1|  ap_memory |    partial_outputfm_11   |     array    |
|partial_outputfm_11_q0           |  in |   27|  ap_memory |    partial_outputfm_11   |     array    |
|partial_outputfm_11_address1     | out |   10|  ap_memory |    partial_outputfm_11   |     array    |
|partial_outputfm_11_ce1          | out |    1|  ap_memory |    partial_outputfm_11   |     array    |
|partial_outputfm_11_we1          | out |    1|  ap_memory |    partial_outputfm_11   |     array    |
|partial_outputfm_11_d1           | out |   27|  ap_memory |    partial_outputfm_11   |     array    |
|partial_outputfm_12_address0     | out |   10|  ap_memory |    partial_outputfm_12   |     array    |
|partial_outputfm_12_ce0          | out |    1|  ap_memory |    partial_outputfm_12   |     array    |
|partial_outputfm_12_q0           |  in |   27|  ap_memory |    partial_outputfm_12   |     array    |
|partial_outputfm_12_address1     | out |   10|  ap_memory |    partial_outputfm_12   |     array    |
|partial_outputfm_12_ce1          | out |    1|  ap_memory |    partial_outputfm_12   |     array    |
|partial_outputfm_12_we1          | out |    1|  ap_memory |    partial_outputfm_12   |     array    |
|partial_outputfm_12_d1           | out |   27|  ap_memory |    partial_outputfm_12   |     array    |
|partial_outputfm_13_address0     | out |   10|  ap_memory |    partial_outputfm_13   |     array    |
|partial_outputfm_13_ce0          | out |    1|  ap_memory |    partial_outputfm_13   |     array    |
|partial_outputfm_13_q0           |  in |   27|  ap_memory |    partial_outputfm_13   |     array    |
|partial_outputfm_13_address1     | out |   10|  ap_memory |    partial_outputfm_13   |     array    |
|partial_outputfm_13_ce1          | out |    1|  ap_memory |    partial_outputfm_13   |     array    |
|partial_outputfm_13_we1          | out |    1|  ap_memory |    partial_outputfm_13   |     array    |
|partial_outputfm_13_d1           | out |   27|  ap_memory |    partial_outputfm_13   |     array    |
|partial_outputfm_14_address0     | out |   10|  ap_memory |    partial_outputfm_14   |     array    |
|partial_outputfm_14_ce0          | out |    1|  ap_memory |    partial_outputfm_14   |     array    |
|partial_outputfm_14_q0           |  in |   27|  ap_memory |    partial_outputfm_14   |     array    |
|partial_outputfm_14_address1     | out |   10|  ap_memory |    partial_outputfm_14   |     array    |
|partial_outputfm_14_ce1          | out |    1|  ap_memory |    partial_outputfm_14   |     array    |
|partial_outputfm_14_we1          | out |    1|  ap_memory |    partial_outputfm_14   |     array    |
|partial_outputfm_14_d1           | out |   27|  ap_memory |    partial_outputfm_14   |     array    |
|partial_outputfm_15_address0     | out |   10|  ap_memory |    partial_outputfm_15   |     array    |
|partial_outputfm_15_ce0          | out |    1|  ap_memory |    partial_outputfm_15   |     array    |
|partial_outputfm_15_q0           |  in |   27|  ap_memory |    partial_outputfm_15   |     array    |
|partial_outputfm_15_address1     | out |   10|  ap_memory |    partial_outputfm_15   |     array    |
|partial_outputfm_15_ce1          | out |    1|  ap_memory |    partial_outputfm_15   |     array    |
|partial_outputfm_15_we1          | out |    1|  ap_memory |    partial_outputfm_15   |     array    |
|partial_outputfm_15_d1           | out |   27|  ap_memory |    partial_outputfm_15   |     array    |
|partial_outputfm_16_address0     | out |   10|  ap_memory |    partial_outputfm_16   |     array    |
|partial_outputfm_16_ce0          | out |    1|  ap_memory |    partial_outputfm_16   |     array    |
|partial_outputfm_16_q0           |  in |   27|  ap_memory |    partial_outputfm_16   |     array    |
|partial_outputfm_16_address1     | out |   10|  ap_memory |    partial_outputfm_16   |     array    |
|partial_outputfm_16_ce1          | out |    1|  ap_memory |    partial_outputfm_16   |     array    |
|partial_outputfm_16_we1          | out |    1|  ap_memory |    partial_outputfm_16   |     array    |
|partial_outputfm_16_d1           | out |   27|  ap_memory |    partial_outputfm_16   |     array    |
|partial_outputfm_17_address0     | out |   10|  ap_memory |    partial_outputfm_17   |     array    |
|partial_outputfm_17_ce0          | out |    1|  ap_memory |    partial_outputfm_17   |     array    |
|partial_outputfm_17_q0           |  in |   27|  ap_memory |    partial_outputfm_17   |     array    |
|partial_outputfm_17_address1     | out |   10|  ap_memory |    partial_outputfm_17   |     array    |
|partial_outputfm_17_ce1          | out |    1|  ap_memory |    partial_outputfm_17   |     array    |
|partial_outputfm_17_we1          | out |    1|  ap_memory |    partial_outputfm_17   |     array    |
|partial_outputfm_17_d1           | out |   27|  ap_memory |    partial_outputfm_17   |     array    |
|partial_outputfm_18_address0     | out |   10|  ap_memory |    partial_outputfm_18   |     array    |
|partial_outputfm_18_ce0          | out |    1|  ap_memory |    partial_outputfm_18   |     array    |
|partial_outputfm_18_q0           |  in |   27|  ap_memory |    partial_outputfm_18   |     array    |
|partial_outputfm_18_address1     | out |   10|  ap_memory |    partial_outputfm_18   |     array    |
|partial_outputfm_18_ce1          | out |    1|  ap_memory |    partial_outputfm_18   |     array    |
|partial_outputfm_18_we1          | out |    1|  ap_memory |    partial_outputfm_18   |     array    |
|partial_outputfm_18_d1           | out |   27|  ap_memory |    partial_outputfm_18   |     array    |
|partial_outputfm_19_address0     | out |   10|  ap_memory |    partial_outputfm_19   |     array    |
|partial_outputfm_19_ce0          | out |    1|  ap_memory |    partial_outputfm_19   |     array    |
|partial_outputfm_19_q0           |  in |   27|  ap_memory |    partial_outputfm_19   |     array    |
|partial_outputfm_19_address1     | out |   10|  ap_memory |    partial_outputfm_19   |     array    |
|partial_outputfm_19_ce1          | out |    1|  ap_memory |    partial_outputfm_19   |     array    |
|partial_outputfm_19_we1          | out |    1|  ap_memory |    partial_outputfm_19   |     array    |
|partial_outputfm_19_d1           | out |   27|  ap_memory |    partial_outputfm_19   |     array    |
|partial_outputfm_20_address0     | out |   10|  ap_memory |    partial_outputfm_20   |     array    |
|partial_outputfm_20_ce0          | out |    1|  ap_memory |    partial_outputfm_20   |     array    |
|partial_outputfm_20_q0           |  in |   27|  ap_memory |    partial_outputfm_20   |     array    |
|partial_outputfm_20_address1     | out |   10|  ap_memory |    partial_outputfm_20   |     array    |
|partial_outputfm_20_ce1          | out |    1|  ap_memory |    partial_outputfm_20   |     array    |
|partial_outputfm_20_we1          | out |    1|  ap_memory |    partial_outputfm_20   |     array    |
|partial_outputfm_20_d1           | out |   27|  ap_memory |    partial_outputfm_20   |     array    |
|partial_outputfm_21_address0     | out |   10|  ap_memory |    partial_outputfm_21   |     array    |
|partial_outputfm_21_ce0          | out |    1|  ap_memory |    partial_outputfm_21   |     array    |
|partial_outputfm_21_q0           |  in |   27|  ap_memory |    partial_outputfm_21   |     array    |
|partial_outputfm_21_address1     | out |   10|  ap_memory |    partial_outputfm_21   |     array    |
|partial_outputfm_21_ce1          | out |    1|  ap_memory |    partial_outputfm_21   |     array    |
|partial_outputfm_21_we1          | out |    1|  ap_memory |    partial_outputfm_21   |     array    |
|partial_outputfm_21_d1           | out |   27|  ap_memory |    partial_outputfm_21   |     array    |
|partial_outputfm_22_address0     | out |   10|  ap_memory |    partial_outputfm_22   |     array    |
|partial_outputfm_22_ce0          | out |    1|  ap_memory |    partial_outputfm_22   |     array    |
|partial_outputfm_22_q0           |  in |   27|  ap_memory |    partial_outputfm_22   |     array    |
|partial_outputfm_22_address1     | out |   10|  ap_memory |    partial_outputfm_22   |     array    |
|partial_outputfm_22_ce1          | out |    1|  ap_memory |    partial_outputfm_22   |     array    |
|partial_outputfm_22_we1          | out |    1|  ap_memory |    partial_outputfm_22   |     array    |
|partial_outputfm_22_d1           | out |   27|  ap_memory |    partial_outputfm_22   |     array    |
|partial_outputfm_23_address0     | out |   10|  ap_memory |    partial_outputfm_23   |     array    |
|partial_outputfm_23_ce0          | out |    1|  ap_memory |    partial_outputfm_23   |     array    |
|partial_outputfm_23_q0           |  in |   27|  ap_memory |    partial_outputfm_23   |     array    |
|partial_outputfm_23_address1     | out |   10|  ap_memory |    partial_outputfm_23   |     array    |
|partial_outputfm_23_ce1          | out |    1|  ap_memory |    partial_outputfm_23   |     array    |
|partial_outputfm_23_we1          | out |    1|  ap_memory |    partial_outputfm_23   |     array    |
|partial_outputfm_23_d1           | out |   27|  ap_memory |    partial_outputfm_23   |     array    |
|partial_outputfm_24_address0     | out |   10|  ap_memory |    partial_outputfm_24   |     array    |
|partial_outputfm_24_ce0          | out |    1|  ap_memory |    partial_outputfm_24   |     array    |
|partial_outputfm_24_q0           |  in |   27|  ap_memory |    partial_outputfm_24   |     array    |
|partial_outputfm_24_address1     | out |   10|  ap_memory |    partial_outputfm_24   |     array    |
|partial_outputfm_24_ce1          | out |    1|  ap_memory |    partial_outputfm_24   |     array    |
|partial_outputfm_24_we1          | out |    1|  ap_memory |    partial_outputfm_24   |     array    |
|partial_outputfm_24_d1           | out |   27|  ap_memory |    partial_outputfm_24   |     array    |
|partial_outputfm_25_address0     | out |   10|  ap_memory |    partial_outputfm_25   |     array    |
|partial_outputfm_25_ce0          | out |    1|  ap_memory |    partial_outputfm_25   |     array    |
|partial_outputfm_25_q0           |  in |   27|  ap_memory |    partial_outputfm_25   |     array    |
|partial_outputfm_25_address1     | out |   10|  ap_memory |    partial_outputfm_25   |     array    |
|partial_outputfm_25_ce1          | out |    1|  ap_memory |    partial_outputfm_25   |     array    |
|partial_outputfm_25_we1          | out |    1|  ap_memory |    partial_outputfm_25   |     array    |
|partial_outputfm_25_d1           | out |   27|  ap_memory |    partial_outputfm_25   |     array    |
|partial_outputfm_26_address0     | out |   10|  ap_memory |    partial_outputfm_26   |     array    |
|partial_outputfm_26_ce0          | out |    1|  ap_memory |    partial_outputfm_26   |     array    |
|partial_outputfm_26_q0           |  in |   27|  ap_memory |    partial_outputfm_26   |     array    |
|partial_outputfm_26_address1     | out |   10|  ap_memory |    partial_outputfm_26   |     array    |
|partial_outputfm_26_ce1          | out |    1|  ap_memory |    partial_outputfm_26   |     array    |
|partial_outputfm_26_we1          | out |    1|  ap_memory |    partial_outputfm_26   |     array    |
|partial_outputfm_26_d1           | out |   27|  ap_memory |    partial_outputfm_26   |     array    |
|partial_outputfm_27_address0     | out |   10|  ap_memory |    partial_outputfm_27   |     array    |
|partial_outputfm_27_ce0          | out |    1|  ap_memory |    partial_outputfm_27   |     array    |
|partial_outputfm_27_q0           |  in |   27|  ap_memory |    partial_outputfm_27   |     array    |
|partial_outputfm_27_address1     | out |   10|  ap_memory |    partial_outputfm_27   |     array    |
|partial_outputfm_27_ce1          | out |    1|  ap_memory |    partial_outputfm_27   |     array    |
|partial_outputfm_27_we1          | out |    1|  ap_memory |    partial_outputfm_27   |     array    |
|partial_outputfm_27_d1           | out |   27|  ap_memory |    partial_outputfm_27   |     array    |
|input_offset                     |  in |   32|   ap_none  |       input_offset       |    scalar    |
|weights_offset_10                |  in |   32|   ap_none  |     weights_offset_10    |    scalar    |
|output_offset                    |  in |   32|   ap_none  |       output_offset      |    scalar    |
|quantized_multiplier             |  in |   32|   ap_none  |   quantized_multiplier   |    scalar    |
|right_shift                      |  in |   32|   ap_none  |        right_shift       |    scalar    |
|curr_layer_out_w_out_din         | out |   32|   ap_fifo  |   curr_layer_out_w_out   |    pointer   |
|curr_layer_out_w_out_full_n      |  in |    1|   ap_fifo  |   curr_layer_out_w_out   |    pointer   |
|curr_layer_out_w_out_write       | out |    1|   ap_fifo  |   curr_layer_out_w_out   |    pointer   |
|curr_layer_out_h_out_din         | out |   32|   ap_fifo  |   curr_layer_out_h_out   |    pointer   |
|curr_layer_out_h_out_full_n      |  in |    1|   ap_fifo  |   curr_layer_out_h_out   |    pointer   |
|curr_layer_out_h_out_write       | out |    1|   ap_fifo  |   curr_layer_out_h_out   |    pointer   |
|curr_layer_out_ch_out_din        | out |   32|   ap_fifo  |   curr_layer_out_ch_out  |    pointer   |
|curr_layer_out_ch_out_full_n     |  in |    1|   ap_fifo  |   curr_layer_out_ch_out  |    pointer   |
|curr_layer_out_ch_out_write      | out |    1|   ap_fifo  |   curr_layer_out_ch_out  |    pointer   |
|to_out_din                       | out |   32|   ap_fifo  |          to_out          |    pointer   |
|to_out_full_n                    |  in |    1|   ap_fifo  |          to_out          |    pointer   |
|to_out_write                     | out |    1|   ap_fifo  |          to_out          |    pointer   |
|row_out_din                      | out |   32|   ap_fifo  |          row_out         |    pointer   |
|row_out_full_n                   |  in |    1|   ap_fifo  |          row_out         |    pointer   |
|row_out_write                    | out |    1|   ap_fifo  |          row_out         |    pointer   |
|col_out_din                      | out |   32|   ap_fifo  |          col_out         |    pointer   |
|col_out_full_n                   |  in |    1|   ap_fifo  |          col_out         |    pointer   |
|col_out_write                    | out |    1|   ap_fifo  |          col_out         |    pointer   |
|output_offset_out_din            | out |   32|   ap_fifo  |     output_offset_out    |    pointer   |
|output_offset_out_full_n         |  in |    1|   ap_fifo  |     output_offset_out    |    pointer   |
|output_offset_out_write          | out |    1|   ap_fifo  |     output_offset_out    |    pointer   |
|quantized_multiplier_out_din     | out |   32|   ap_fifo  | quantized_multiplier_out |    pointer   |
|quantized_multiplier_out_full_n  |  in |    1|   ap_fifo  | quantized_multiplier_out |    pointer   |
|quantized_multiplier_out_write   | out |    1|   ap_fifo  | quantized_multiplier_out |    pointer   |
|right_shift_out_din              | out |   32|   ap_fifo  |      right_shift_out     |    pointer   |
|right_shift_out_full_n           |  in |    1|   ap_fifo  |      right_shift_out     |    pointer   |
|right_shift_out_write            | out |    1|   ap_fifo  |      right_shift_out     |    pointer   |
|out_offset                       |  in |   32|   ap_none  |        out_offset        |    scalar    |
|out_offset_out_din               | out |   32|   ap_fifo  |      out_offset_out      |    pointer   |
|out_offset_out_full_n            |  in |    1|   ap_fifo  |      out_offset_out      |    pointer   |
|out_offset_out_write             | out |    1|   ap_fifo  |      out_offset_out      |    pointer   |
|outputfm_0_address0              | out |   10|  ap_memory |        outputfm_0        |     array    |
|outputfm_0_ce0                   | out |    1|  ap_memory |        outputfm_0        |     array    |
|outputfm_0_we0                   | out |    1|  ap_memory |        outputfm_0        |     array    |
|outputfm_0_d0                    | out |   27|  ap_memory |        outputfm_0        |     array    |
|outputfm_1_address0              | out |   10|  ap_memory |        outputfm_1        |     array    |
|outputfm_1_ce0                   | out |    1|  ap_memory |        outputfm_1        |     array    |
|outputfm_1_we0                   | out |    1|  ap_memory |        outputfm_1        |     array    |
|outputfm_1_d0                    | out |   27|  ap_memory |        outputfm_1        |     array    |
|outputfm_2_address0              | out |   10|  ap_memory |        outputfm_2        |     array    |
|outputfm_2_ce0                   | out |    1|  ap_memory |        outputfm_2        |     array    |
|outputfm_2_we0                   | out |    1|  ap_memory |        outputfm_2        |     array    |
|outputfm_2_d0                    | out |   27|  ap_memory |        outputfm_2        |     array    |
|outputfm_3_address0              | out |   10|  ap_memory |        outputfm_3        |     array    |
|outputfm_3_ce0                   | out |    1|  ap_memory |        outputfm_3        |     array    |
|outputfm_3_we0                   | out |    1|  ap_memory |        outputfm_3        |     array    |
|outputfm_3_d0                    | out |   27|  ap_memory |        outputfm_3        |     array    |
|outputfm_4_address0              | out |   10|  ap_memory |        outputfm_4        |     array    |
|outputfm_4_ce0                   | out |    1|  ap_memory |        outputfm_4        |     array    |
|outputfm_4_we0                   | out |    1|  ap_memory |        outputfm_4        |     array    |
|outputfm_4_d0                    | out |   27|  ap_memory |        outputfm_4        |     array    |
|outputfm_5_address0              | out |   10|  ap_memory |        outputfm_5        |     array    |
|outputfm_5_ce0                   | out |    1|  ap_memory |        outputfm_5        |     array    |
|outputfm_5_we0                   | out |    1|  ap_memory |        outputfm_5        |     array    |
|outputfm_5_d0                    | out |   27|  ap_memory |        outputfm_5        |     array    |
|outputfm_6_address0              | out |   10|  ap_memory |        outputfm_6        |     array    |
|outputfm_6_ce0                   | out |    1|  ap_memory |        outputfm_6        |     array    |
|outputfm_6_we0                   | out |    1|  ap_memory |        outputfm_6        |     array    |
|outputfm_6_d0                    | out |   27|  ap_memory |        outputfm_6        |     array    |
|outputfm_7_address0              | out |   10|  ap_memory |        outputfm_7        |     array    |
|outputfm_7_ce0                   | out |    1|  ap_memory |        outputfm_7        |     array    |
|outputfm_7_we0                   | out |    1|  ap_memory |        outputfm_7        |     array    |
|outputfm_7_d0                    | out |   27|  ap_memory |        outputfm_7        |     array    |
|outputfm_8_address0              | out |   10|  ap_memory |        outputfm_8        |     array    |
|outputfm_8_ce0                   | out |    1|  ap_memory |        outputfm_8        |     array    |
|outputfm_8_we0                   | out |    1|  ap_memory |        outputfm_8        |     array    |
|outputfm_8_d0                    | out |   27|  ap_memory |        outputfm_8        |     array    |
|outputfm_9_address0              | out |   10|  ap_memory |        outputfm_9        |     array    |
|outputfm_9_ce0                   | out |    1|  ap_memory |        outputfm_9        |     array    |
|outputfm_9_we0                   | out |    1|  ap_memory |        outputfm_9        |     array    |
|outputfm_9_d0                    | out |   27|  ap_memory |        outputfm_9        |     array    |
|outputfm_10_address0             | out |   10|  ap_memory |        outputfm_10       |     array    |
|outputfm_10_ce0                  | out |    1|  ap_memory |        outputfm_10       |     array    |
|outputfm_10_we0                  | out |    1|  ap_memory |        outputfm_10       |     array    |
|outputfm_10_d0                   | out |   27|  ap_memory |        outputfm_10       |     array    |
|outputfm_11_address0             | out |   10|  ap_memory |        outputfm_11       |     array    |
|outputfm_11_ce0                  | out |    1|  ap_memory |        outputfm_11       |     array    |
|outputfm_11_we0                  | out |    1|  ap_memory |        outputfm_11       |     array    |
|outputfm_11_d0                   | out |   27|  ap_memory |        outputfm_11       |     array    |
|outputfm_12_address0             | out |   10|  ap_memory |        outputfm_12       |     array    |
|outputfm_12_ce0                  | out |    1|  ap_memory |        outputfm_12       |     array    |
|outputfm_12_we0                  | out |    1|  ap_memory |        outputfm_12       |     array    |
|outputfm_12_d0                   | out |   27|  ap_memory |        outputfm_12       |     array    |
|outputfm_13_address0             | out |   10|  ap_memory |        outputfm_13       |     array    |
|outputfm_13_ce0                  | out |    1|  ap_memory |        outputfm_13       |     array    |
|outputfm_13_we0                  | out |    1|  ap_memory |        outputfm_13       |     array    |
|outputfm_13_d0                   | out |   27|  ap_memory |        outputfm_13       |     array    |
|outputfm_14_address0             | out |   10|  ap_memory |        outputfm_14       |     array    |
|outputfm_14_ce0                  | out |    1|  ap_memory |        outputfm_14       |     array    |
|outputfm_14_we0                  | out |    1|  ap_memory |        outputfm_14       |     array    |
|outputfm_14_d0                   | out |   27|  ap_memory |        outputfm_14       |     array    |
|outputfm_15_address0             | out |   10|  ap_memory |        outputfm_15       |     array    |
|outputfm_15_ce0                  | out |    1|  ap_memory |        outputfm_15       |     array    |
|outputfm_15_we0                  | out |    1|  ap_memory |        outputfm_15       |     array    |
|outputfm_15_d0                   | out |   27|  ap_memory |        outputfm_15       |     array    |
|outputfm_16_address0             | out |   10|  ap_memory |        outputfm_16       |     array    |
|outputfm_16_ce0                  | out |    1|  ap_memory |        outputfm_16       |     array    |
|outputfm_16_we0                  | out |    1|  ap_memory |        outputfm_16       |     array    |
|outputfm_16_d0                   | out |   27|  ap_memory |        outputfm_16       |     array    |
|outputfm_17_address0             | out |   10|  ap_memory |        outputfm_17       |     array    |
|outputfm_17_ce0                  | out |    1|  ap_memory |        outputfm_17       |     array    |
|outputfm_17_we0                  | out |    1|  ap_memory |        outputfm_17       |     array    |
|outputfm_17_d0                   | out |   27|  ap_memory |        outputfm_17       |     array    |
|outputfm_18_address0             | out |   10|  ap_memory |        outputfm_18       |     array    |
|outputfm_18_ce0                  | out |    1|  ap_memory |        outputfm_18       |     array    |
|outputfm_18_we0                  | out |    1|  ap_memory |        outputfm_18       |     array    |
|outputfm_18_d0                   | out |   27|  ap_memory |        outputfm_18       |     array    |
|outputfm_19_address0             | out |   10|  ap_memory |        outputfm_19       |     array    |
|outputfm_19_ce0                  | out |    1|  ap_memory |        outputfm_19       |     array    |
|outputfm_19_we0                  | out |    1|  ap_memory |        outputfm_19       |     array    |
|outputfm_19_d0                   | out |   27|  ap_memory |        outputfm_19       |     array    |
|outputfm_20_address0             | out |   10|  ap_memory |        outputfm_20       |     array    |
|outputfm_20_ce0                  | out |    1|  ap_memory |        outputfm_20       |     array    |
|outputfm_20_we0                  | out |    1|  ap_memory |        outputfm_20       |     array    |
|outputfm_20_d0                   | out |   27|  ap_memory |        outputfm_20       |     array    |
|outputfm_21_address0             | out |   10|  ap_memory |        outputfm_21       |     array    |
|outputfm_21_ce0                  | out |    1|  ap_memory |        outputfm_21       |     array    |
|outputfm_21_we0                  | out |    1|  ap_memory |        outputfm_21       |     array    |
|outputfm_21_d0                   | out |   27|  ap_memory |        outputfm_21       |     array    |
|outputfm_22_address0             | out |   10|  ap_memory |        outputfm_22       |     array    |
|outputfm_22_ce0                  | out |    1|  ap_memory |        outputfm_22       |     array    |
|outputfm_22_we0                  | out |    1|  ap_memory |        outputfm_22       |     array    |
|outputfm_22_d0                   | out |   27|  ap_memory |        outputfm_22       |     array    |
|outputfm_23_address0             | out |   10|  ap_memory |        outputfm_23       |     array    |
|outputfm_23_ce0                  | out |    1|  ap_memory |        outputfm_23       |     array    |
|outputfm_23_we0                  | out |    1|  ap_memory |        outputfm_23       |     array    |
|outputfm_23_d0                   | out |   27|  ap_memory |        outputfm_23       |     array    |
|outputfm_24_address0             | out |   10|  ap_memory |        outputfm_24       |     array    |
|outputfm_24_ce0                  | out |    1|  ap_memory |        outputfm_24       |     array    |
|outputfm_24_we0                  | out |    1|  ap_memory |        outputfm_24       |     array    |
|outputfm_24_d0                   | out |   27|  ap_memory |        outputfm_24       |     array    |
|outputfm_25_address0             | out |   10|  ap_memory |        outputfm_25       |     array    |
|outputfm_25_ce0                  | out |    1|  ap_memory |        outputfm_25       |     array    |
|outputfm_25_we0                  | out |    1|  ap_memory |        outputfm_25       |     array    |
|outputfm_25_d0                   | out |   27|  ap_memory |        outputfm_25       |     array    |
|outputfm_26_address0             | out |   10|  ap_memory |        outputfm_26       |     array    |
|outputfm_26_ce0                  | out |    1|  ap_memory |        outputfm_26       |     array    |
|outputfm_26_we0                  | out |    1|  ap_memory |        outputfm_26       |     array    |
|outputfm_26_d0                   | out |   27|  ap_memory |        outputfm_26       |     array    |
|outputfm_27_address0             | out |   10|  ap_memory |        outputfm_27       |     array    |
|outputfm_27_ce0                  | out |    1|  ap_memory |        outputfm_27       |     array    |
|outputfm_27_we0                  | out |    1|  ap_memory |        outputfm_27       |     array    |
|outputfm_27_d0                   | out |   27|  ap_memory |        outputfm_27       |     array    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / (!tmp_66)
38 --> 
	37  / true

* FSM state operations: 

 <State 1> : 6.69ns
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%curr_layer_in_ch_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_in_ch)"
ST_1 : Operation 40 [1/1] (2.55ns)   --->   "%tmp = add i32 %curr_layer_in_ch_rea, 2"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [36/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 4.13ns
ST_2 : Operation 42 [35/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 4.13ns
ST_3 : Operation 43 [34/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 4.13ns
ST_4 : Operation 44 [33/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 4.13ns
ST_5 : Operation 45 [32/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 4.13ns
ST_6 : Operation 46 [31/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 4.13ns
ST_7 : Operation 47 [30/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 4.13ns
ST_8 : Operation 48 [29/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 4.13ns
ST_9 : Operation 49 [28/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.13ns
ST_10 : Operation 50 [27/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.13ns
ST_11 : Operation 51 [26/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.13ns
ST_12 : Operation 52 [25/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.13ns
ST_13 : Operation 53 [24/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 4.13ns
ST_14 : Operation 54 [23/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 4.13ns
ST_15 : Operation 55 [22/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 4.13ns
ST_16 : Operation 56 [21/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 4.13ns
ST_17 : Operation 57 [20/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 4.13ns
ST_18 : Operation 58 [19/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 4.13ns
ST_19 : Operation 59 [18/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 4.13ns
ST_20 : Operation 60 [17/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 4.13ns
ST_21 : Operation 61 [16/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 4.13ns
ST_22 : Operation 62 [15/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 4.13ns
ST_23 : Operation 63 [14/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 4.13ns
ST_24 : Operation 64 [13/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 4.13ns
ST_25 : Operation 65 [12/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 4.13ns
ST_26 : Operation 66 [11/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 4.13ns
ST_27 : Operation 67 [10/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 4.13ns
ST_28 : Operation 68 [9/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 4.13ns
ST_29 : Operation 69 [8/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 4.13ns
ST_30 : Operation 70 [7/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 4.13ns
ST_31 : Operation 71 [6/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 4.13ns
ST_32 : Operation 72 [5/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 4.13ns
ST_33 : Operation 73 [4/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 4.13ns
ST_34 : Operation 74 [3/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 4.13ns
ST_35 : Operation 75 [2/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 6.69ns
ST_36 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_w_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_w_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_h_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_h_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_ch_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_ch_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %to_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %to_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %col_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %col_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %quantized_multiplier_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %quantized_multiplier_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %right_shift_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %right_shift_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 99 [1/1] (0.00ns)   --->   "%out_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_offset)"
ST_36 : Operation 100 [1/1] (0.00ns)   --->   "%right_shift_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %right_shift)"
ST_36 : Operation 101 [1/1] (0.00ns)   --->   "%quantized_multiplier_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %quantized_multiplier)"
ST_36 : Operation 102 [1/1] (0.00ns)   --->   "%output_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %output_offset)"
ST_36 : Operation 103 [1/1] (0.00ns)   --->   "%weights_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_offset_10)"
ST_36 : Operation 104 [1/1] (0.00ns)   --->   "%input_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_offset)"
ST_36 : Operation 105 [1/1] (0.00ns)   --->   "%col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col)"
ST_36 : Operation 106 [1/1] (0.00ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)"
ST_36 : Operation 107 [1/1] (0.00ns)   --->   "%to_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %to_r)"
ST_36 : Operation 108 [1/1] (0.00ns)   --->   "%curr_layer_str_h_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_str_h)"
ST_36 : Operation 109 [1/1] (0.00ns)   --->   "%curr_layer_str_w_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_str_w)"
ST_36 : Operation 110 [1/1] (0.00ns)   --->   "%curr_layer_ker_h_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_ker_h)"
ST_36 : Operation 111 [1/1] (0.00ns)   --->   "%curr_layer_ker_w_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_ker_w)"
ST_36 : Operation 112 [1/1] (0.00ns)   --->   "%curr_layer_out_ch_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_out_ch)"
ST_36 : Operation 113 [1/1] (0.00ns)   --->   "%curr_layer_out_h_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_out_h)"
ST_36 : Operation 114 [1/1] (0.00ns)   --->   "%curr_layer_out_w_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_out_w)"
ST_36 : Operation 115 [1/1] (0.00ns)   --->   "%curr_layer_in_h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_in_h)"
ST_36 : Operation 116 [1/1] (0.00ns)   --->   "%curr_layer_in_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_in_w)"
ST_36 : Operation 117 [1/1] (0.00ns)   --->   "%image_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %image_offset)"
ST_36 : Operation 118 [1/1] (0.00ns)   --->   "%weights_offset_read_34 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_offset)"
ST_36 : Operation 119 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_offset_out, i32 %out_offset_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_36 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_w_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_h_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_ch_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %to_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %col_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %quantized_multiplier_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %right_shift_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_27, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_26, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_25, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_24, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_23, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_22, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_21, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_20, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_19, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_18, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_17, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_16, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_15, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_14, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_13, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_12, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_11, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_10, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_9, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_8, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_7, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_6, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_5, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_4, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_3, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_2, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_1, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_0, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_w_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 162 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %curr_layer_out_w_out, i32 %curr_layer_out_w_rea)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_36 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_h_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 164 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %curr_layer_out_h_out, i32 %curr_layer_out_h_rea)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_ch_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 166 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %curr_layer_out_ch_out, i32 %curr_layer_out_ch_re)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_36 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %to_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 168 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %to_out, i32 %to_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_36 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 170 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %row_out, i32 %row_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_36 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %col_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 172 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %col_out, i32 %col_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_36 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 174 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %output_offset_out, i32 %output_offset_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_36 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %quantized_multiplier_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 176 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %quantized_multiplier_out, i32 %quantized_multiplier_4)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_36 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %right_shift_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_36 : Operation 178 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %right_shift_out, i32 %right_shift_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_36 : Operation 179 [1/36] (4.13ns)   --->   "%tmp_64 = srem i32 %tmp, 3"   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 180 [1/1] (2.55ns)   --->   "%tmp_65 = sub i32 %tmp, %tmp_64"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 181 [1/1] (1.76ns)   --->   "br label %0" [Prova_casa/src/zhang_convolution_quant.c:280]

 <State 37> : 2.55ns
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%ti_i_i_i_i_i = phi i32 [ 0, %entry ], [ %ti, %1 ]"
ST_37 : Operation 183 [1/1] (2.47ns)   --->   "%tmp_66 = icmp eq i32 %ti_i_i_i_i_i, %tmp_65" [Prova_casa/src/zhang_convolution_quant.c:280]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %tmp_66, label %.exit, label %1" [Prova_casa/src/zhang_convolution_quant.c:280]
ST_37 : Operation 185 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_in_channels(i8* %weights, i32 %weights_offset_read_34, i32 %image_offset_read, i32 %curr_layer_in_w_read, i32 %curr_layer_in_h_read, i32 %curr_layer_out_w_rea, i32 %curr_layer_out_h_rea, i32 %curr_layer_in_ch_rea, i32 %curr_layer_out_ch_re, i32 %curr_layer_ker_w_rea, i32 %curr_layer_ker_h_rea, i32 %curr_layer_str_w_rea, i32 %curr_layer_str_h_rea, i32 %to_read, i32 %ti_i_i_i_i_i, i32 %row_read, i32 %col_read, [999 x i27]* %partial_outputfm_0, [999 x i27]* %partial_outputfm_1, [999 x i27]* %partial_outputfm_2, [999 x i27]* %partial_outputfm_3, [999 x i27]* %partial_outputfm_4, [999 x i27]* %partial_outputfm_5, [999 x i27]* %partial_outputfm_6, [999 x i27]* %partial_outputfm_7, [999 x i27]* %partial_outputfm_8, [999 x i27]* %partial_outputfm_9, [999 x i27]* %partial_outputfm_10, [999 x i27]* %partial_outputfm_11, [999 x i27]* %partial_outputfm_12, [999 x i27]* %partial_outputfm_13, [999 x i27]* %partial_outputfm_14, [999 x i27]* %partial_outputfm_15, [999 x i27]* %partial_outputfm_16, [999 x i27]* %partial_outputfm_17, [999 x i27]* %partial_outputfm_18, [999 x i27]* %partial_outputfm_19, [999 x i27]* %partial_outputfm_20, [999 x i27]* %partial_outputfm_21, [999 x i27]* %partial_outputfm_22, [999 x i27]* %partial_outputfm_23, [999 x i27]* %partial_outputfm_24, [999 x i27]* %partial_outputfm_25, [999 x i27]* %partial_outputfm_26, [999 x i27]* %partial_outputfm_27, i32 %input_offset_read, i32 %weights_offset_read)" [Prova_casa/src/zhang_convolution_quant.c:283]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 186 [1/1] (2.55ns)   --->   "%ti = add nsw i32 %ti_i_i_i_i_i, 3" [Prova_casa/src/zhang_convolution_quant.c:280]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "ret void"

 <State 38> : 0.00ns
ST_38 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str17) nounwind" [Prova_casa/src/zhang_convolution_quant.c:280]
ST_38 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_53_i_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str17)" [Prova_casa/src/zhang_convolution_quant.c:280]
ST_38 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str) nounwind" [Prova_casa/src/zhang_convolution_quant.c:281]
ST_38 : Operation 191 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_channels(i8* %weights, i32 %weights_offset_read_34, i32 %image_offset_read, i32 %curr_layer_in_w_read, i32 %curr_layer_in_h_read, i32 %curr_layer_out_w_rea, i32 %curr_layer_out_h_rea, i32 %curr_layer_in_ch_rea, i32 %curr_layer_out_ch_re, i32 %curr_layer_ker_w_rea, i32 %curr_layer_ker_h_rea, i32 %curr_layer_str_w_rea, i32 %curr_layer_str_h_rea, i32 %to_read, i32 %ti_i_i_i_i_i, i32 %row_read, i32 %col_read, [999 x i27]* %partial_outputfm_0, [999 x i27]* %partial_outputfm_1, [999 x i27]* %partial_outputfm_2, [999 x i27]* %partial_outputfm_3, [999 x i27]* %partial_outputfm_4, [999 x i27]* %partial_outputfm_5, [999 x i27]* %partial_outputfm_6, [999 x i27]* %partial_outputfm_7, [999 x i27]* %partial_outputfm_8, [999 x i27]* %partial_outputfm_9, [999 x i27]* %partial_outputfm_10, [999 x i27]* %partial_outputfm_11, [999 x i27]* %partial_outputfm_12, [999 x i27]* %partial_outputfm_13, [999 x i27]* %partial_outputfm_14, [999 x i27]* %partial_outputfm_15, [999 x i27]* %partial_outputfm_16, [999 x i27]* %partial_outputfm_17, [999 x i27]* %partial_outputfm_18, [999 x i27]* %partial_outputfm_19, [999 x i27]* %partial_outputfm_20, [999 x i27]* %partial_outputfm_21, [999 x i27]* %partial_outputfm_22, [999 x i27]* %partial_outputfm_23, [999 x i27]* %partial_outputfm_24, [999 x i27]* %partial_outputfm_25, [999 x i27]* %partial_outputfm_26, [999 x i27]* %partial_outputfm_27, i32 %input_offset_read, i32 %weights_offset_read)" [Prova_casa/src/zhang_convolution_quant.c:283]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 192 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str17, i32 %tmp_53_i_i_i_i_i)" [Prova_casa/src/zhang_convolution_quant.c:286]
ST_38 : Operation 193 [1/1] (0.00ns)   --->   "br label %0" [Prova_casa/src/zhang_convolution_quant.c:280]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ curr_layer_in_ch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_layer_in_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_layer_in_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_layer_out_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_layer_out_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_layer_out_ch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_layer_ker_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_layer_ker_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_layer_str_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_layer_str_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ to_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ partial_outputfm_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ partial_outputfm_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_offset_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ quantized_multiplier]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_layer_out_w_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ curr_layer_out_h_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ curr_layer_out_ch_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ to_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ col_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ quantized_multiplier_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ right_shift_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weightsbuf_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_4_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_4_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_5_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_5_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_6_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_6_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_6_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_7_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_7_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_7_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_8_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_8_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_8_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_9_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_9_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_9_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_10_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_10_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_10_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_11_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_11_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_11_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_12_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_12_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_12_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_13_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_13_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_13_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_14_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_14_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_14_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_15_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_15_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_15_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_16_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_16_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_16_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_17_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_17_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_17_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_18_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_18_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_18_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_19_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_19_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_19_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_20_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_20_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_20_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_21_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_21_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_21_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_22_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_22_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_22_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_23_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_23_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_23_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_24_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_24_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_24_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_25_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_25_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_25_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_26_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_26_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_26_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_27_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_27_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightsbuf_27_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ inputfm_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ inputfm_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ inputfm_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outputfm_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputfm_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
curr_layer_in_ch_rea   (read             ) [ 001111111111111111111111111111111111111]
tmp                    (add              ) [ 001111111111111111111111111111111111100]
StgValue_76            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_77            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_78            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_79            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_80            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_81            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_82            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_83            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_84            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_85            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_86            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_87            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_88            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_89            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_90            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_91            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_92            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_93            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_94            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_95            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_96            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_97            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_98            (specinterface    ) [ 000000000000000000000000000000000000000]
out_offset_read        (read             ) [ 000000000000000000000000000000000000000]
right_shift_read       (read             ) [ 000000000000000000000000000000000000000]
quantized_multiplier_4 (read             ) [ 000000000000000000000000000000000000000]
output_offset_read     (read             ) [ 000000000000000000000000000000000000000]
weights_offset_read    (read             ) [ 000000000000000000000000000000000000011]
input_offset_read      (read             ) [ 000000000000000000000000000000000000011]
col_read               (read             ) [ 000000000000000000000000000000000000011]
row_read               (read             ) [ 000000000000000000000000000000000000011]
to_read                (read             ) [ 000000000000000000000000000000000000011]
curr_layer_str_h_rea   (read             ) [ 000000000000000000000000000000000000011]
curr_layer_str_w_rea   (read             ) [ 000000000000000000000000000000000000011]
curr_layer_ker_h_rea   (read             ) [ 000000000000000000000000000000000000011]
curr_layer_ker_w_rea   (read             ) [ 000000000000000000000000000000000000011]
curr_layer_out_ch_re   (read             ) [ 000000000000000000000000000000000000011]
curr_layer_out_h_rea   (read             ) [ 000000000000000000000000000000000000011]
curr_layer_out_w_rea   (read             ) [ 000000000000000000000000000000000000011]
curr_layer_in_h_read   (read             ) [ 000000000000000000000000000000000000011]
curr_layer_in_w_read   (read             ) [ 000000000000000000000000000000000000011]
image_offset_read      (read             ) [ 000000000000000000000000000000000000011]
weights_offset_read_34 (read             ) [ 000000000000000000000000000000000000011]
StgValue_119           (write            ) [ 000000000000000000000000000000000000000]
StgValue_120           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_121           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_122           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_123           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_124           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_125           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_126           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_127           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_128           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_129           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_130           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_131           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_132           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_133           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_134           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_135           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_136           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_137           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_138           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_139           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_140           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_141           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_142           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_143           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_144           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_145           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_146           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_147           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_148           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_149           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_150           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_151           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_152           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_153           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_154           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_155           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_156           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_157           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_158           (specmemcore      ) [ 000000000000000000000000000000000000000]
StgValue_159           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_160           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_161           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_162           (write            ) [ 000000000000000000000000000000000000000]
StgValue_163           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_164           (write            ) [ 000000000000000000000000000000000000000]
StgValue_165           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_166           (write            ) [ 000000000000000000000000000000000000000]
StgValue_167           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_168           (write            ) [ 000000000000000000000000000000000000000]
StgValue_169           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_170           (write            ) [ 000000000000000000000000000000000000000]
StgValue_171           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_172           (write            ) [ 000000000000000000000000000000000000000]
StgValue_173           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_174           (write            ) [ 000000000000000000000000000000000000000]
StgValue_175           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_176           (write            ) [ 000000000000000000000000000000000000000]
StgValue_177           (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_178           (write            ) [ 000000000000000000000000000000000000000]
tmp_64                 (srem             ) [ 000000000000000000000000000000000000000]
tmp_65                 (sub              ) [ 000000000000000000000000000000000000011]
StgValue_181           (br               ) [ 000000000000000000000000000000000000111]
ti_i_i_i_i_i           (phi              ) [ 000000000000000000000000000000000000011]
tmp_66                 (icmp             ) [ 000000000000000000000000000000000000011]
StgValue_184           (br               ) [ 000000000000000000000000000000000000000]
ti                     (add              ) [ 000000000000000000000000000000000000111]
StgValue_187           (ret              ) [ 000000000000000000000000000000000000000]
StgValue_188           (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_53_i_i_i_i_i       (specregionbegin  ) [ 000000000000000000000000000000000000000]
StgValue_190           (speclooptripcount) [ 000000000000000000000000000000000000000]
StgValue_191           (call             ) [ 000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 000000000000000000000000000000000000000]
StgValue_193           (br               ) [ 000000000000000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="curr_layer_in_ch">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_in_ch"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="curr_layer_in_w">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_in_w"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="curr_layer_in_h">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_in_h"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="curr_layer_out_w">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_out_w"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="curr_layer_out_h">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_out_h"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="curr_layer_out_ch">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_out_ch"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="curr_layer_ker_w">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_ker_w"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="curr_layer_ker_h">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_ker_h"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="curr_layer_str_w">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_str_w"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="curr_layer_str_h">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_str_h"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="to_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_r"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="row">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="col">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="partial_outputfm_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="partial_outputfm_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="partial_outputfm_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="partial_outputfm_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="partial_outputfm_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="partial_outputfm_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="partial_outputfm_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="partial_outputfm_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="partial_outputfm_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="partial_outputfm_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="partial_outputfm_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="partial_outputfm_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="partial_outputfm_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="partial_outputfm_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="partial_outputfm_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="partial_outputfm_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="partial_outputfm_16">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="partial_outputfm_17">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="partial_outputfm_18">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="partial_outputfm_19">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="partial_outputfm_20">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="partial_outputfm_21">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="partial_outputfm_22">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="partial_outputfm_23">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="partial_outputfm_24">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="partial_outputfm_25">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_25"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="partial_outputfm_26">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_26"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="partial_outputfm_27">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partial_outputfm_27"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="input_offset">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="weights_offset_10">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset_10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="output_offset">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="quantized_multiplier">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantized_multiplier"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="right_shift">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_shift"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="curr_layer_out_w_out">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_out_w_out"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="curr_layer_out_h_out">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_out_h_out"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="curr_layer_out_ch_out">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_out_ch_out"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="to_out">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_out"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="row_out">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_out"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="col_out">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_out"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="output_offset_out">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset_out"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="quantized_multiplier_out">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantized_multiplier_out"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="right_shift_out">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_shift_out"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="out_offset">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_offset"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="out_offset_out">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_offset_out"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="weightsbuf_0_0">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="weightsbuf_0_1">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="weightsbuf_0_2">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="weightsbuf_1_0">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="weightsbuf_1_1">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="weightsbuf_1_2">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="weightsbuf_2_0">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="weightsbuf_2_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="weightsbuf_2_2">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="weightsbuf_3_0">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="weightsbuf_3_1">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_3_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="weightsbuf_3_2">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_3_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="weightsbuf_4_0">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="weightsbuf_4_1">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_4_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="weightsbuf_4_2">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_4_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="weightsbuf_5_0">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_5_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="weightsbuf_5_1">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_5_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="weightsbuf_5_2">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_5_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="weightsbuf_6_0">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_6_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="weightsbuf_6_1">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_6_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="weightsbuf_6_2">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_6_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="weightsbuf_7_0">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_7_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="weightsbuf_7_1">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_7_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="weightsbuf_7_2">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_7_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="weightsbuf_8_0">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_8_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="weightsbuf_8_1">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_8_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="weightsbuf_8_2">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_8_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="weightsbuf_9_0">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_9_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="weightsbuf_9_1">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_9_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="weightsbuf_9_2">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_9_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="weightsbuf_10_0">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_10_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="weightsbuf_10_1">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_10_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="weightsbuf_10_2">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_10_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="weightsbuf_11_0">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_11_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="weightsbuf_11_1">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_11_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="weightsbuf_11_2">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_11_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="weightsbuf_12_0">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_12_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="weightsbuf_12_1">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_12_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="weightsbuf_12_2">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_12_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="weightsbuf_13_0">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_13_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="weightsbuf_13_1">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_13_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="weightsbuf_13_2">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_13_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="weightsbuf_14_0">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_14_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="weightsbuf_14_1">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_14_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="weightsbuf_14_2">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_14_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="weightsbuf_15_0">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_15_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="weightsbuf_15_1">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_15_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="weightsbuf_15_2">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_15_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="weightsbuf_16_0">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_16_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="weightsbuf_16_1">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_16_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="weightsbuf_16_2">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_16_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="weightsbuf_17_0">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_17_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="weightsbuf_17_1">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_17_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="weightsbuf_17_2">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_17_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="weightsbuf_18_0">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_18_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="weightsbuf_18_1">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_18_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="weightsbuf_18_2">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_18_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="weightsbuf_19_0">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_19_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="weightsbuf_19_1">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_19_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="weightsbuf_19_2">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_19_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="weightsbuf_20_0">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_20_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="weightsbuf_20_1">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_20_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="weightsbuf_20_2">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_20_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="weightsbuf_21_0">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_21_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="weightsbuf_21_1">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_21_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="weightsbuf_21_2">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_21_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="weightsbuf_22_0">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_22_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="weightsbuf_22_1">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_22_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="weightsbuf_22_2">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_22_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="weightsbuf_23_0">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_23_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="weightsbuf_23_1">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_23_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="weightsbuf_23_2">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_23_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="weightsbuf_24_0">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_24_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="weightsbuf_24_1">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_24_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="weightsbuf_24_2">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_24_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="weightsbuf_25_0">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_25_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="weightsbuf_25_1">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_25_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="weightsbuf_25_2">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_25_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="weightsbuf_26_0">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_26_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="weightsbuf_26_1">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_26_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="weightsbuf_26_2">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_26_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="weightsbuf_27_0">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_27_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="weightsbuf_27_1">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_27_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="weightsbuf_27_2">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsbuf_27_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="inputfm_0">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputfm_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="inputfm_1">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputfm_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="inputfm_2">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputfm_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="outputfm_0">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="outputfm_1">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="outputfm_2">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="outputfm_3">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="outputfm_4">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="304" class="1000" name="outputfm_5">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="306" class="1000" name="outputfm_6">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="308" class="1000" name="outputfm_7">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="310" class="1000" name="outputfm_8">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="312" class="1000" name="outputfm_9">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="314" class="1000" name="outputfm_10">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="316" class="1000" name="outputfm_11">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="318" class="1000" name="outputfm_12">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="320" class="1000" name="outputfm_13">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="322" class="1000" name="outputfm_14">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="324" class="1000" name="outputfm_15">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="326" class="1000" name="outputfm_16">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="328" class="1000" name="outputfm_17">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="330" class="1000" name="outputfm_18">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="332" class="1000" name="outputfm_19">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="334" class="1000" name="outputfm_20">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="336" class="1000" name="outputfm_21">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="338" class="1000" name="outputfm_22">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="340" class="1000" name="outputfm_23">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="342" class="1000" name="outputfm_24">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="344" class="1000" name="outputfm_25">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_25"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="346" class="1000" name="outputfm_26">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_26"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="348" class="1000" name="outputfm_27">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_27"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_channels"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="396" class="1004" name="curr_layer_in_ch_rea_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_in_ch_rea/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="out_offset_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_offset_read/36 "/>
</bind>
</comp>

<comp id="408" class="1004" name="right_shift_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_shift_read/36 "/>
</bind>
</comp>

<comp id="414" class="1004" name="quantized_multiplier_4_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="quantized_multiplier_4/36 "/>
</bind>
</comp>

<comp id="420" class="1004" name="output_offset_read_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/36 "/>
</bind>
</comp>

<comp id="426" class="1004" name="weights_offset_read_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/36 "/>
</bind>
</comp>

<comp id="432" class="1004" name="input_offset_read_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/36 "/>
</bind>
</comp>

<comp id="438" class="1004" name="col_read_read_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/36 "/>
</bind>
</comp>

<comp id="444" class="1004" name="row_read_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/36 "/>
</bind>
</comp>

<comp id="450" class="1004" name="to_read_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="to_read/36 "/>
</bind>
</comp>

<comp id="456" class="1004" name="curr_layer_str_h_rea_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_str_h_rea/36 "/>
</bind>
</comp>

<comp id="462" class="1004" name="curr_layer_str_w_rea_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_str_w_rea/36 "/>
</bind>
</comp>

<comp id="468" class="1004" name="curr_layer_ker_h_rea_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_ker_h_rea/36 "/>
</bind>
</comp>

<comp id="474" class="1004" name="curr_layer_ker_w_rea_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_ker_w_rea/36 "/>
</bind>
</comp>

<comp id="480" class="1004" name="curr_layer_out_ch_re_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_out_ch_re/36 "/>
</bind>
</comp>

<comp id="486" class="1004" name="curr_layer_out_h_rea_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_out_h_rea/36 "/>
</bind>
</comp>

<comp id="492" class="1004" name="curr_layer_out_w_rea_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_out_w_rea/36 "/>
</bind>
</comp>

<comp id="498" class="1004" name="curr_layer_in_h_read_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_in_h_read/36 "/>
</bind>
</comp>

<comp id="504" class="1004" name="curr_layer_in_w_read_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_in_w_read/36 "/>
</bind>
</comp>

<comp id="510" class="1004" name="image_offset_read_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_offset_read/36 "/>
</bind>
</comp>

<comp id="516" class="1004" name="weights_offset_read_34_read_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read_34/36 "/>
</bind>
</comp>

<comp id="522" class="1004" name="StgValue_119_write_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="0" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_119/36 "/>
</bind>
</comp>

<comp id="530" class="1004" name="StgValue_162_write_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="0" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="32" slack="0"/>
<pin id="534" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_162/36 "/>
</bind>
</comp>

<comp id="538" class="1004" name="StgValue_164_write_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="0" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_164/36 "/>
</bind>
</comp>

<comp id="546" class="1004" name="StgValue_166_write_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="0" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="32" slack="0"/>
<pin id="550" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_166/36 "/>
</bind>
</comp>

<comp id="554" class="1004" name="StgValue_168_write_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="0" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="0" index="2" bw="32" slack="0"/>
<pin id="558" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_168/36 "/>
</bind>
</comp>

<comp id="562" class="1004" name="StgValue_170_write_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="0" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_170/36 "/>
</bind>
</comp>

<comp id="570" class="1004" name="StgValue_172_write_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="0" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="32" slack="0"/>
<pin id="574" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_172/36 "/>
</bind>
</comp>

<comp id="578" class="1004" name="StgValue_174_write_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="0" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="0" index="2" bw="32" slack="0"/>
<pin id="582" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_174/36 "/>
</bind>
</comp>

<comp id="586" class="1004" name="StgValue_176_write_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="0" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="0"/>
<pin id="590" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_176/36 "/>
</bind>
</comp>

<comp id="594" class="1004" name="StgValue_178_write_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="0" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="32" slack="0"/>
<pin id="598" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_178/36 "/>
</bind>
</comp>

<comp id="602" class="1005" name="ti_i_i_i_i_i_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ti_i_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="ti_i_i_i_i_i_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="32" slack="0"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti_i_i_i_i_i/37 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_dataflow_in_channels_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="0" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="0" index="2" bw="32" slack="1"/>
<pin id="618" dir="0" index="3" bw="32" slack="1"/>
<pin id="619" dir="0" index="4" bw="32" slack="1"/>
<pin id="620" dir="0" index="5" bw="32" slack="1"/>
<pin id="621" dir="0" index="6" bw="32" slack="1"/>
<pin id="622" dir="0" index="7" bw="32" slack="1"/>
<pin id="623" dir="0" index="8" bw="32" slack="36"/>
<pin id="624" dir="0" index="9" bw="32" slack="1"/>
<pin id="625" dir="0" index="10" bw="32" slack="1"/>
<pin id="626" dir="0" index="11" bw="32" slack="1"/>
<pin id="627" dir="0" index="12" bw="32" slack="1"/>
<pin id="628" dir="0" index="13" bw="32" slack="1"/>
<pin id="629" dir="0" index="14" bw="32" slack="1"/>
<pin id="630" dir="0" index="15" bw="32" slack="0"/>
<pin id="631" dir="0" index="16" bw="32" slack="1"/>
<pin id="632" dir="0" index="17" bw="32" slack="1"/>
<pin id="633" dir="0" index="18" bw="27" slack="0"/>
<pin id="634" dir="0" index="19" bw="27" slack="0"/>
<pin id="635" dir="0" index="20" bw="27" slack="0"/>
<pin id="636" dir="0" index="21" bw="27" slack="0"/>
<pin id="637" dir="0" index="22" bw="27" slack="0"/>
<pin id="638" dir="0" index="23" bw="27" slack="0"/>
<pin id="639" dir="0" index="24" bw="27" slack="0"/>
<pin id="640" dir="0" index="25" bw="27" slack="0"/>
<pin id="641" dir="0" index="26" bw="27" slack="0"/>
<pin id="642" dir="0" index="27" bw="27" slack="0"/>
<pin id="643" dir="0" index="28" bw="27" slack="0"/>
<pin id="644" dir="0" index="29" bw="27" slack="0"/>
<pin id="645" dir="0" index="30" bw="27" slack="0"/>
<pin id="646" dir="0" index="31" bw="27" slack="0"/>
<pin id="647" dir="0" index="32" bw="27" slack="0"/>
<pin id="648" dir="0" index="33" bw="27" slack="0"/>
<pin id="649" dir="0" index="34" bw="27" slack="0"/>
<pin id="650" dir="0" index="35" bw="27" slack="0"/>
<pin id="651" dir="0" index="36" bw="27" slack="0"/>
<pin id="652" dir="0" index="37" bw="27" slack="0"/>
<pin id="653" dir="0" index="38" bw="27" slack="0"/>
<pin id="654" dir="0" index="39" bw="27" slack="0"/>
<pin id="655" dir="0" index="40" bw="27" slack="0"/>
<pin id="656" dir="0" index="41" bw="27" slack="0"/>
<pin id="657" dir="0" index="42" bw="27" slack="0"/>
<pin id="658" dir="0" index="43" bw="27" slack="0"/>
<pin id="659" dir="0" index="44" bw="27" slack="0"/>
<pin id="660" dir="0" index="45" bw="27" slack="0"/>
<pin id="661" dir="0" index="46" bw="32" slack="1"/>
<pin id="662" dir="0" index="47" bw="32" slack="1"/>
<pin id="663" dir="0" index="48" bw="10" slack="0"/>
<pin id="664" dir="0" index="49" bw="10" slack="0"/>
<pin id="665" dir="0" index="50" bw="10" slack="0"/>
<pin id="666" dir="0" index="51" bw="10" slack="0"/>
<pin id="667" dir="0" index="52" bw="10" slack="0"/>
<pin id="668" dir="0" index="53" bw="10" slack="0"/>
<pin id="669" dir="0" index="54" bw="10" slack="0"/>
<pin id="670" dir="0" index="55" bw="10" slack="0"/>
<pin id="671" dir="0" index="56" bw="10" slack="0"/>
<pin id="672" dir="0" index="57" bw="10" slack="0"/>
<pin id="673" dir="0" index="58" bw="10" slack="0"/>
<pin id="674" dir="0" index="59" bw="10" slack="0"/>
<pin id="675" dir="0" index="60" bw="10" slack="0"/>
<pin id="676" dir="0" index="61" bw="10" slack="0"/>
<pin id="677" dir="0" index="62" bw="10" slack="0"/>
<pin id="678" dir="0" index="63" bw="10" slack="0"/>
<pin id="679" dir="0" index="64" bw="10" slack="0"/>
<pin id="680" dir="0" index="65" bw="10" slack="0"/>
<pin id="681" dir="0" index="66" bw="10" slack="0"/>
<pin id="682" dir="0" index="67" bw="10" slack="0"/>
<pin id="683" dir="0" index="68" bw="10" slack="0"/>
<pin id="684" dir="0" index="69" bw="10" slack="0"/>
<pin id="685" dir="0" index="70" bw="10" slack="0"/>
<pin id="686" dir="0" index="71" bw="10" slack="0"/>
<pin id="687" dir="0" index="72" bw="10" slack="0"/>
<pin id="688" dir="0" index="73" bw="10" slack="0"/>
<pin id="689" dir="0" index="74" bw="10" slack="0"/>
<pin id="690" dir="0" index="75" bw="10" slack="0"/>
<pin id="691" dir="0" index="76" bw="10" slack="0"/>
<pin id="692" dir="0" index="77" bw="10" slack="0"/>
<pin id="693" dir="0" index="78" bw="10" slack="0"/>
<pin id="694" dir="0" index="79" bw="10" slack="0"/>
<pin id="695" dir="0" index="80" bw="10" slack="0"/>
<pin id="696" dir="0" index="81" bw="10" slack="0"/>
<pin id="697" dir="0" index="82" bw="10" slack="0"/>
<pin id="698" dir="0" index="83" bw="10" slack="0"/>
<pin id="699" dir="0" index="84" bw="10" slack="0"/>
<pin id="700" dir="0" index="85" bw="10" slack="0"/>
<pin id="701" dir="0" index="86" bw="10" slack="0"/>
<pin id="702" dir="0" index="87" bw="10" slack="0"/>
<pin id="703" dir="0" index="88" bw="10" slack="0"/>
<pin id="704" dir="0" index="89" bw="10" slack="0"/>
<pin id="705" dir="0" index="90" bw="10" slack="0"/>
<pin id="706" dir="0" index="91" bw="10" slack="0"/>
<pin id="707" dir="0" index="92" bw="10" slack="0"/>
<pin id="708" dir="0" index="93" bw="10" slack="0"/>
<pin id="709" dir="0" index="94" bw="10" slack="0"/>
<pin id="710" dir="0" index="95" bw="10" slack="0"/>
<pin id="711" dir="0" index="96" bw="10" slack="0"/>
<pin id="712" dir="0" index="97" bw="10" slack="0"/>
<pin id="713" dir="0" index="98" bw="10" slack="0"/>
<pin id="714" dir="0" index="99" bw="10" slack="0"/>
<pin id="715" dir="0" index="100" bw="10" slack="0"/>
<pin id="716" dir="0" index="101" bw="10" slack="0"/>
<pin id="717" dir="0" index="102" bw="10" slack="0"/>
<pin id="718" dir="0" index="103" bw="10" slack="0"/>
<pin id="719" dir="0" index="104" bw="10" slack="0"/>
<pin id="720" dir="0" index="105" bw="10" slack="0"/>
<pin id="721" dir="0" index="106" bw="10" slack="0"/>
<pin id="722" dir="0" index="107" bw="10" slack="0"/>
<pin id="723" dir="0" index="108" bw="10" slack="0"/>
<pin id="724" dir="0" index="109" bw="10" slack="0"/>
<pin id="725" dir="0" index="110" bw="10" slack="0"/>
<pin id="726" dir="0" index="111" bw="10" slack="0"/>
<pin id="727" dir="0" index="112" bw="10" slack="0"/>
<pin id="728" dir="0" index="113" bw="10" slack="0"/>
<pin id="729" dir="0" index="114" bw="10" slack="0"/>
<pin id="730" dir="0" index="115" bw="10" slack="0"/>
<pin id="731" dir="0" index="116" bw="10" slack="0"/>
<pin id="732" dir="0" index="117" bw="10" slack="0"/>
<pin id="733" dir="0" index="118" bw="10" slack="0"/>
<pin id="734" dir="0" index="119" bw="10" slack="0"/>
<pin id="735" dir="0" index="120" bw="10" slack="0"/>
<pin id="736" dir="0" index="121" bw="10" slack="0"/>
<pin id="737" dir="0" index="122" bw="10" slack="0"/>
<pin id="738" dir="0" index="123" bw="10" slack="0"/>
<pin id="739" dir="0" index="124" bw="10" slack="0"/>
<pin id="740" dir="0" index="125" bw="10" slack="0"/>
<pin id="741" dir="0" index="126" bw="10" slack="0"/>
<pin id="742" dir="0" index="127" bw="10" slack="0"/>
<pin id="743" dir="0" index="128" bw="10" slack="0"/>
<pin id="744" dir="0" index="129" bw="10" slack="0"/>
<pin id="745" dir="0" index="130" bw="10" slack="0"/>
<pin id="746" dir="0" index="131" bw="10" slack="0"/>
<pin id="747" dir="0" index="132" bw="10" slack="0"/>
<pin id="748" dir="0" index="133" bw="10" slack="0"/>
<pin id="749" dir="0" index="134" bw="10" slack="0"/>
<pin id="750" dir="0" index="135" bw="27" slack="0"/>
<pin id="751" dir="0" index="136" bw="27" slack="0"/>
<pin id="752" dir="0" index="137" bw="27" slack="0"/>
<pin id="753" dir="0" index="138" bw="27" slack="0"/>
<pin id="754" dir="0" index="139" bw="27" slack="0"/>
<pin id="755" dir="0" index="140" bw="27" slack="0"/>
<pin id="756" dir="0" index="141" bw="27" slack="0"/>
<pin id="757" dir="0" index="142" bw="27" slack="0"/>
<pin id="758" dir="0" index="143" bw="27" slack="0"/>
<pin id="759" dir="0" index="144" bw="27" slack="0"/>
<pin id="760" dir="0" index="145" bw="27" slack="0"/>
<pin id="761" dir="0" index="146" bw="27" slack="0"/>
<pin id="762" dir="0" index="147" bw="27" slack="0"/>
<pin id="763" dir="0" index="148" bw="27" slack="0"/>
<pin id="764" dir="0" index="149" bw="27" slack="0"/>
<pin id="765" dir="0" index="150" bw="27" slack="0"/>
<pin id="766" dir="0" index="151" bw="27" slack="0"/>
<pin id="767" dir="0" index="152" bw="27" slack="0"/>
<pin id="768" dir="0" index="153" bw="27" slack="0"/>
<pin id="769" dir="0" index="154" bw="27" slack="0"/>
<pin id="770" dir="0" index="155" bw="27" slack="0"/>
<pin id="771" dir="0" index="156" bw="27" slack="0"/>
<pin id="772" dir="0" index="157" bw="27" slack="0"/>
<pin id="773" dir="0" index="158" bw="27" slack="0"/>
<pin id="774" dir="0" index="159" bw="27" slack="0"/>
<pin id="775" dir="0" index="160" bw="27" slack="0"/>
<pin id="776" dir="0" index="161" bw="27" slack="0"/>
<pin id="777" dir="0" index="162" bw="27" slack="0"/>
<pin id="778" dir="1" index="163" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_185/37 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="3" slack="0"/>
<pin id="928" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="931" class="1004" name="grp_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="3" slack="0"/>
<pin id="934" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="tmp_64/1 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_65_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="35"/>
<pin id="939" dir="0" index="1" bw="3" slack="0"/>
<pin id="940" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_65/36 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_66_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="1"/>
<pin id="945" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_66/37 "/>
</bind>
</comp>

<comp id="947" class="1004" name="ti_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="0"/>
<pin id="949" dir="0" index="1" bw="3" slack="0"/>
<pin id="950" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ti/37 "/>
</bind>
</comp>

<comp id="953" class="1005" name="curr_layer_in_ch_rea_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="36"/>
<pin id="955" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="curr_layer_in_ch_rea "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="964" class="1005" name="weights_offset_read_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_offset_read "/>
</bind>
</comp>

<comp id="969" class="1005" name="input_offset_read_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_offset_read "/>
</bind>
</comp>

<comp id="974" class="1005" name="col_read_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_read "/>
</bind>
</comp>

<comp id="979" class="1005" name="row_read_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_read "/>
</bind>
</comp>

<comp id="984" class="1005" name="to_read_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="to_read "/>
</bind>
</comp>

<comp id="989" class="1005" name="curr_layer_str_h_rea_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_str_h_rea "/>
</bind>
</comp>

<comp id="994" class="1005" name="curr_layer_str_w_rea_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_str_w_rea "/>
</bind>
</comp>

<comp id="999" class="1005" name="curr_layer_ker_h_rea_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_ker_h_rea "/>
</bind>
</comp>

<comp id="1004" class="1005" name="curr_layer_ker_w_rea_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_ker_w_rea "/>
</bind>
</comp>

<comp id="1009" class="1005" name="curr_layer_out_ch_re_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_out_ch_re "/>
</bind>
</comp>

<comp id="1014" class="1005" name="curr_layer_out_h_rea_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_out_h_rea "/>
</bind>
</comp>

<comp id="1019" class="1005" name="curr_layer_out_w_rea_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_out_w_rea "/>
</bind>
</comp>

<comp id="1024" class="1005" name="curr_layer_in_h_read_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_in_h_read "/>
</bind>
</comp>

<comp id="1029" class="1005" name="curr_layer_in_w_read_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_in_w_read "/>
</bind>
</comp>

<comp id="1034" class="1005" name="image_offset_read_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_offset_read "/>
</bind>
</comp>

<comp id="1039" class="1005" name="weights_offset_read_34_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_offset_read_34 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_65_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="ti_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="400"><net_src comp="350" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="0" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="350" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="116" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="350" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="96" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="350" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="94" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="350" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="92" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="350" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="90" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="350" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="88" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="350" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="30" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="350" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="28" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="350" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="26" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="350" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="24" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="350" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="22" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="350" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="20" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="350" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="18" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="350" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="16" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="350" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="14" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="350" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="12" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="350" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="10" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="350" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="8" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="350" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="6" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="350" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="4" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="374" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="118" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="402" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="535"><net_src comp="374" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="98" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="492" pin="2"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="374" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="100" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="486" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="374" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="102" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="480" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="374" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="104" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="450" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="374" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="106" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="444" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="575"><net_src comp="374" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="108" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="438" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="374" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="110" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="420" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="374" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="112" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="414" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="374" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="114" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="408" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="360" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="606" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="779"><net_src comp="382" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="780"><net_src comp="2" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="781"><net_src comp="606" pin="4"/><net_sink comp="614" pin=15"/></net>

<net id="782"><net_src comp="32" pin="0"/><net_sink comp="614" pin=18"/></net>

<net id="783"><net_src comp="34" pin="0"/><net_sink comp="614" pin=19"/></net>

<net id="784"><net_src comp="36" pin="0"/><net_sink comp="614" pin=20"/></net>

<net id="785"><net_src comp="38" pin="0"/><net_sink comp="614" pin=21"/></net>

<net id="786"><net_src comp="40" pin="0"/><net_sink comp="614" pin=22"/></net>

<net id="787"><net_src comp="42" pin="0"/><net_sink comp="614" pin=23"/></net>

<net id="788"><net_src comp="44" pin="0"/><net_sink comp="614" pin=24"/></net>

<net id="789"><net_src comp="46" pin="0"/><net_sink comp="614" pin=25"/></net>

<net id="790"><net_src comp="48" pin="0"/><net_sink comp="614" pin=26"/></net>

<net id="791"><net_src comp="50" pin="0"/><net_sink comp="614" pin=27"/></net>

<net id="792"><net_src comp="52" pin="0"/><net_sink comp="614" pin=28"/></net>

<net id="793"><net_src comp="54" pin="0"/><net_sink comp="614" pin=29"/></net>

<net id="794"><net_src comp="56" pin="0"/><net_sink comp="614" pin=30"/></net>

<net id="795"><net_src comp="58" pin="0"/><net_sink comp="614" pin=31"/></net>

<net id="796"><net_src comp="60" pin="0"/><net_sink comp="614" pin=32"/></net>

<net id="797"><net_src comp="62" pin="0"/><net_sink comp="614" pin=33"/></net>

<net id="798"><net_src comp="64" pin="0"/><net_sink comp="614" pin=34"/></net>

<net id="799"><net_src comp="66" pin="0"/><net_sink comp="614" pin=35"/></net>

<net id="800"><net_src comp="68" pin="0"/><net_sink comp="614" pin=36"/></net>

<net id="801"><net_src comp="70" pin="0"/><net_sink comp="614" pin=37"/></net>

<net id="802"><net_src comp="72" pin="0"/><net_sink comp="614" pin=38"/></net>

<net id="803"><net_src comp="74" pin="0"/><net_sink comp="614" pin=39"/></net>

<net id="804"><net_src comp="76" pin="0"/><net_sink comp="614" pin=40"/></net>

<net id="805"><net_src comp="78" pin="0"/><net_sink comp="614" pin=41"/></net>

<net id="806"><net_src comp="80" pin="0"/><net_sink comp="614" pin=42"/></net>

<net id="807"><net_src comp="82" pin="0"/><net_sink comp="614" pin=43"/></net>

<net id="808"><net_src comp="84" pin="0"/><net_sink comp="614" pin=44"/></net>

<net id="809"><net_src comp="86" pin="0"/><net_sink comp="614" pin=45"/></net>

<net id="810"><net_src comp="120" pin="0"/><net_sink comp="614" pin=48"/></net>

<net id="811"><net_src comp="122" pin="0"/><net_sink comp="614" pin=49"/></net>

<net id="812"><net_src comp="124" pin="0"/><net_sink comp="614" pin=50"/></net>

<net id="813"><net_src comp="126" pin="0"/><net_sink comp="614" pin=51"/></net>

<net id="814"><net_src comp="128" pin="0"/><net_sink comp="614" pin=52"/></net>

<net id="815"><net_src comp="130" pin="0"/><net_sink comp="614" pin=53"/></net>

<net id="816"><net_src comp="132" pin="0"/><net_sink comp="614" pin=54"/></net>

<net id="817"><net_src comp="134" pin="0"/><net_sink comp="614" pin=55"/></net>

<net id="818"><net_src comp="136" pin="0"/><net_sink comp="614" pin=56"/></net>

<net id="819"><net_src comp="138" pin="0"/><net_sink comp="614" pin=57"/></net>

<net id="820"><net_src comp="140" pin="0"/><net_sink comp="614" pin=58"/></net>

<net id="821"><net_src comp="142" pin="0"/><net_sink comp="614" pin=59"/></net>

<net id="822"><net_src comp="144" pin="0"/><net_sink comp="614" pin=60"/></net>

<net id="823"><net_src comp="146" pin="0"/><net_sink comp="614" pin=61"/></net>

<net id="824"><net_src comp="148" pin="0"/><net_sink comp="614" pin=62"/></net>

<net id="825"><net_src comp="150" pin="0"/><net_sink comp="614" pin=63"/></net>

<net id="826"><net_src comp="152" pin="0"/><net_sink comp="614" pin=64"/></net>

<net id="827"><net_src comp="154" pin="0"/><net_sink comp="614" pin=65"/></net>

<net id="828"><net_src comp="156" pin="0"/><net_sink comp="614" pin=66"/></net>

<net id="829"><net_src comp="158" pin="0"/><net_sink comp="614" pin=67"/></net>

<net id="830"><net_src comp="160" pin="0"/><net_sink comp="614" pin=68"/></net>

<net id="831"><net_src comp="162" pin="0"/><net_sink comp="614" pin=69"/></net>

<net id="832"><net_src comp="164" pin="0"/><net_sink comp="614" pin=70"/></net>

<net id="833"><net_src comp="166" pin="0"/><net_sink comp="614" pin=71"/></net>

<net id="834"><net_src comp="168" pin="0"/><net_sink comp="614" pin=72"/></net>

<net id="835"><net_src comp="170" pin="0"/><net_sink comp="614" pin=73"/></net>

<net id="836"><net_src comp="172" pin="0"/><net_sink comp="614" pin=74"/></net>

<net id="837"><net_src comp="174" pin="0"/><net_sink comp="614" pin=75"/></net>

<net id="838"><net_src comp="176" pin="0"/><net_sink comp="614" pin=76"/></net>

<net id="839"><net_src comp="178" pin="0"/><net_sink comp="614" pin=77"/></net>

<net id="840"><net_src comp="180" pin="0"/><net_sink comp="614" pin=78"/></net>

<net id="841"><net_src comp="182" pin="0"/><net_sink comp="614" pin=79"/></net>

<net id="842"><net_src comp="184" pin="0"/><net_sink comp="614" pin=80"/></net>

<net id="843"><net_src comp="186" pin="0"/><net_sink comp="614" pin=81"/></net>

<net id="844"><net_src comp="188" pin="0"/><net_sink comp="614" pin=82"/></net>

<net id="845"><net_src comp="190" pin="0"/><net_sink comp="614" pin=83"/></net>

<net id="846"><net_src comp="192" pin="0"/><net_sink comp="614" pin=84"/></net>

<net id="847"><net_src comp="194" pin="0"/><net_sink comp="614" pin=85"/></net>

<net id="848"><net_src comp="196" pin="0"/><net_sink comp="614" pin=86"/></net>

<net id="849"><net_src comp="198" pin="0"/><net_sink comp="614" pin=87"/></net>

<net id="850"><net_src comp="200" pin="0"/><net_sink comp="614" pin=88"/></net>

<net id="851"><net_src comp="202" pin="0"/><net_sink comp="614" pin=89"/></net>

<net id="852"><net_src comp="204" pin="0"/><net_sink comp="614" pin=90"/></net>

<net id="853"><net_src comp="206" pin="0"/><net_sink comp="614" pin=91"/></net>

<net id="854"><net_src comp="208" pin="0"/><net_sink comp="614" pin=92"/></net>

<net id="855"><net_src comp="210" pin="0"/><net_sink comp="614" pin=93"/></net>

<net id="856"><net_src comp="212" pin="0"/><net_sink comp="614" pin=94"/></net>

<net id="857"><net_src comp="214" pin="0"/><net_sink comp="614" pin=95"/></net>

<net id="858"><net_src comp="216" pin="0"/><net_sink comp="614" pin=96"/></net>

<net id="859"><net_src comp="218" pin="0"/><net_sink comp="614" pin=97"/></net>

<net id="860"><net_src comp="220" pin="0"/><net_sink comp="614" pin=98"/></net>

<net id="861"><net_src comp="222" pin="0"/><net_sink comp="614" pin=99"/></net>

<net id="862"><net_src comp="224" pin="0"/><net_sink comp="614" pin=100"/></net>

<net id="863"><net_src comp="226" pin="0"/><net_sink comp="614" pin=101"/></net>

<net id="864"><net_src comp="228" pin="0"/><net_sink comp="614" pin=102"/></net>

<net id="865"><net_src comp="230" pin="0"/><net_sink comp="614" pin=103"/></net>

<net id="866"><net_src comp="232" pin="0"/><net_sink comp="614" pin=104"/></net>

<net id="867"><net_src comp="234" pin="0"/><net_sink comp="614" pin=105"/></net>

<net id="868"><net_src comp="236" pin="0"/><net_sink comp="614" pin=106"/></net>

<net id="869"><net_src comp="238" pin="0"/><net_sink comp="614" pin=107"/></net>

<net id="870"><net_src comp="240" pin="0"/><net_sink comp="614" pin=108"/></net>

<net id="871"><net_src comp="242" pin="0"/><net_sink comp="614" pin=109"/></net>

<net id="872"><net_src comp="244" pin="0"/><net_sink comp="614" pin=110"/></net>

<net id="873"><net_src comp="246" pin="0"/><net_sink comp="614" pin=111"/></net>

<net id="874"><net_src comp="248" pin="0"/><net_sink comp="614" pin=112"/></net>

<net id="875"><net_src comp="250" pin="0"/><net_sink comp="614" pin=113"/></net>

<net id="876"><net_src comp="252" pin="0"/><net_sink comp="614" pin=114"/></net>

<net id="877"><net_src comp="254" pin="0"/><net_sink comp="614" pin=115"/></net>

<net id="878"><net_src comp="256" pin="0"/><net_sink comp="614" pin=116"/></net>

<net id="879"><net_src comp="258" pin="0"/><net_sink comp="614" pin=117"/></net>

<net id="880"><net_src comp="260" pin="0"/><net_sink comp="614" pin=118"/></net>

<net id="881"><net_src comp="262" pin="0"/><net_sink comp="614" pin=119"/></net>

<net id="882"><net_src comp="264" pin="0"/><net_sink comp="614" pin=120"/></net>

<net id="883"><net_src comp="266" pin="0"/><net_sink comp="614" pin=121"/></net>

<net id="884"><net_src comp="268" pin="0"/><net_sink comp="614" pin=122"/></net>

<net id="885"><net_src comp="270" pin="0"/><net_sink comp="614" pin=123"/></net>

<net id="886"><net_src comp="272" pin="0"/><net_sink comp="614" pin=124"/></net>

<net id="887"><net_src comp="274" pin="0"/><net_sink comp="614" pin=125"/></net>

<net id="888"><net_src comp="276" pin="0"/><net_sink comp="614" pin=126"/></net>

<net id="889"><net_src comp="278" pin="0"/><net_sink comp="614" pin=127"/></net>

<net id="890"><net_src comp="280" pin="0"/><net_sink comp="614" pin=128"/></net>

<net id="891"><net_src comp="282" pin="0"/><net_sink comp="614" pin=129"/></net>

<net id="892"><net_src comp="284" pin="0"/><net_sink comp="614" pin=130"/></net>

<net id="893"><net_src comp="286" pin="0"/><net_sink comp="614" pin=131"/></net>

<net id="894"><net_src comp="288" pin="0"/><net_sink comp="614" pin=132"/></net>

<net id="895"><net_src comp="290" pin="0"/><net_sink comp="614" pin=133"/></net>

<net id="896"><net_src comp="292" pin="0"/><net_sink comp="614" pin=134"/></net>

<net id="897"><net_src comp="294" pin="0"/><net_sink comp="614" pin=135"/></net>

<net id="898"><net_src comp="296" pin="0"/><net_sink comp="614" pin=136"/></net>

<net id="899"><net_src comp="298" pin="0"/><net_sink comp="614" pin=137"/></net>

<net id="900"><net_src comp="300" pin="0"/><net_sink comp="614" pin=138"/></net>

<net id="901"><net_src comp="302" pin="0"/><net_sink comp="614" pin=139"/></net>

<net id="902"><net_src comp="304" pin="0"/><net_sink comp="614" pin=140"/></net>

<net id="903"><net_src comp="306" pin="0"/><net_sink comp="614" pin=141"/></net>

<net id="904"><net_src comp="308" pin="0"/><net_sink comp="614" pin=142"/></net>

<net id="905"><net_src comp="310" pin="0"/><net_sink comp="614" pin=143"/></net>

<net id="906"><net_src comp="312" pin="0"/><net_sink comp="614" pin=144"/></net>

<net id="907"><net_src comp="314" pin="0"/><net_sink comp="614" pin=145"/></net>

<net id="908"><net_src comp="316" pin="0"/><net_sink comp="614" pin=146"/></net>

<net id="909"><net_src comp="318" pin="0"/><net_sink comp="614" pin=147"/></net>

<net id="910"><net_src comp="320" pin="0"/><net_sink comp="614" pin=148"/></net>

<net id="911"><net_src comp="322" pin="0"/><net_sink comp="614" pin=149"/></net>

<net id="912"><net_src comp="324" pin="0"/><net_sink comp="614" pin=150"/></net>

<net id="913"><net_src comp="326" pin="0"/><net_sink comp="614" pin=151"/></net>

<net id="914"><net_src comp="328" pin="0"/><net_sink comp="614" pin=152"/></net>

<net id="915"><net_src comp="330" pin="0"/><net_sink comp="614" pin=153"/></net>

<net id="916"><net_src comp="332" pin="0"/><net_sink comp="614" pin=154"/></net>

<net id="917"><net_src comp="334" pin="0"/><net_sink comp="614" pin=155"/></net>

<net id="918"><net_src comp="336" pin="0"/><net_sink comp="614" pin=156"/></net>

<net id="919"><net_src comp="338" pin="0"/><net_sink comp="614" pin=157"/></net>

<net id="920"><net_src comp="340" pin="0"/><net_sink comp="614" pin=158"/></net>

<net id="921"><net_src comp="342" pin="0"/><net_sink comp="614" pin=159"/></net>

<net id="922"><net_src comp="344" pin="0"/><net_sink comp="614" pin=160"/></net>

<net id="923"><net_src comp="346" pin="0"/><net_sink comp="614" pin=161"/></net>

<net id="924"><net_src comp="348" pin="0"/><net_sink comp="614" pin=162"/></net>

<net id="929"><net_src comp="396" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="352" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="354" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="931" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="606" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="951"><net_src comp="606" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="354" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="396" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="614" pin=8"/></net>

<net id="961"><net_src comp="925" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="967"><net_src comp="426" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="614" pin=47"/></net>

<net id="972"><net_src comp="432" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="614" pin=46"/></net>

<net id="977"><net_src comp="438" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="614" pin=17"/></net>

<net id="982"><net_src comp="444" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="614" pin=16"/></net>

<net id="987"><net_src comp="450" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="614" pin=14"/></net>

<net id="992"><net_src comp="456" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="614" pin=13"/></net>

<net id="997"><net_src comp="462" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="614" pin=12"/></net>

<net id="1002"><net_src comp="468" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="614" pin=11"/></net>

<net id="1007"><net_src comp="474" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="614" pin=10"/></net>

<net id="1012"><net_src comp="480" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="614" pin=9"/></net>

<net id="1017"><net_src comp="486" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="614" pin=7"/></net>

<net id="1022"><net_src comp="492" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="614" pin=6"/></net>

<net id="1027"><net_src comp="498" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="614" pin=5"/></net>

<net id="1032"><net_src comp="504" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="614" pin=4"/></net>

<net id="1037"><net_src comp="510" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="614" pin=3"/></net>

<net id="1042"><net_src comp="516" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1047"><net_src comp="937" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1055"><net_src comp="947" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="606" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights | {}
	Port: partial_outputfm_0 | {37 38 }
	Port: partial_outputfm_1 | {37 38 }
	Port: partial_outputfm_2 | {37 38 }
	Port: partial_outputfm_3 | {37 38 }
	Port: partial_outputfm_4 | {37 38 }
	Port: partial_outputfm_5 | {37 38 }
	Port: partial_outputfm_6 | {37 38 }
	Port: partial_outputfm_7 | {37 38 }
	Port: partial_outputfm_8 | {37 38 }
	Port: partial_outputfm_9 | {37 38 }
	Port: partial_outputfm_10 | {37 38 }
	Port: partial_outputfm_11 | {37 38 }
	Port: partial_outputfm_12 | {37 38 }
	Port: partial_outputfm_13 | {37 38 }
	Port: partial_outputfm_14 | {37 38 }
	Port: partial_outputfm_15 | {37 38 }
	Port: partial_outputfm_16 | {37 38 }
	Port: partial_outputfm_17 | {37 38 }
	Port: partial_outputfm_18 | {37 38 }
	Port: partial_outputfm_19 | {37 38 }
	Port: partial_outputfm_20 | {37 38 }
	Port: partial_outputfm_21 | {37 38 }
	Port: partial_outputfm_22 | {37 38 }
	Port: partial_outputfm_23 | {37 38 }
	Port: partial_outputfm_24 | {37 38 }
	Port: partial_outputfm_25 | {37 38 }
	Port: partial_outputfm_26 | {37 38 }
	Port: partial_outputfm_27 | {37 38 }
	Port: curr_layer_out_w_out | {36 }
	Port: curr_layer_out_h_out | {36 }
	Port: curr_layer_out_ch_out | {36 }
	Port: to_out | {36 }
	Port: row_out | {36 }
	Port: col_out | {36 }
	Port: output_offset_out | {36 }
	Port: quantized_multiplier_out | {36 }
	Port: right_shift_out | {36 }
	Port: out_offset_out | {36 }
	Port: weightsbuf_0_0 | {37 38 }
	Port: weightsbuf_0_1 | {37 38 }
	Port: weightsbuf_0_2 | {37 38 }
	Port: weightsbuf_1_0 | {37 38 }
	Port: weightsbuf_1_1 | {37 38 }
	Port: weightsbuf_1_2 | {37 38 }
	Port: weightsbuf_2_0 | {37 38 }
	Port: weightsbuf_2_1 | {37 38 }
	Port: weightsbuf_2_2 | {37 38 }
	Port: weightsbuf_3_0 | {37 38 }
	Port: weightsbuf_3_1 | {37 38 }
	Port: weightsbuf_3_2 | {37 38 }
	Port: weightsbuf_4_0 | {37 38 }
	Port: weightsbuf_4_1 | {37 38 }
	Port: weightsbuf_4_2 | {37 38 }
	Port: weightsbuf_5_0 | {37 38 }
	Port: weightsbuf_5_1 | {37 38 }
	Port: weightsbuf_5_2 | {37 38 }
	Port: weightsbuf_6_0 | {37 38 }
	Port: weightsbuf_6_1 | {37 38 }
	Port: weightsbuf_6_2 | {37 38 }
	Port: weightsbuf_7_0 | {37 38 }
	Port: weightsbuf_7_1 | {37 38 }
	Port: weightsbuf_7_2 | {37 38 }
	Port: weightsbuf_8_0 | {37 38 }
	Port: weightsbuf_8_1 | {37 38 }
	Port: weightsbuf_8_2 | {37 38 }
	Port: weightsbuf_9_0 | {37 38 }
	Port: weightsbuf_9_1 | {37 38 }
	Port: weightsbuf_9_2 | {37 38 }
	Port: weightsbuf_10_0 | {37 38 }
	Port: weightsbuf_10_1 | {37 38 }
	Port: weightsbuf_10_2 | {37 38 }
	Port: weightsbuf_11_0 | {37 38 }
	Port: weightsbuf_11_1 | {37 38 }
	Port: weightsbuf_11_2 | {37 38 }
	Port: weightsbuf_12_0 | {37 38 }
	Port: weightsbuf_12_1 | {37 38 }
	Port: weightsbuf_12_2 | {37 38 }
	Port: weightsbuf_13_0 | {37 38 }
	Port: weightsbuf_13_1 | {37 38 }
	Port: weightsbuf_13_2 | {37 38 }
	Port: weightsbuf_14_0 | {37 38 }
	Port: weightsbuf_14_1 | {37 38 }
	Port: weightsbuf_14_2 | {37 38 }
	Port: weightsbuf_15_0 | {37 38 }
	Port: weightsbuf_15_1 | {37 38 }
	Port: weightsbuf_15_2 | {37 38 }
	Port: weightsbuf_16_0 | {37 38 }
	Port: weightsbuf_16_1 | {37 38 }
	Port: weightsbuf_16_2 | {37 38 }
	Port: weightsbuf_17_0 | {37 38 }
	Port: weightsbuf_17_1 | {37 38 }
	Port: weightsbuf_17_2 | {37 38 }
	Port: weightsbuf_18_0 | {37 38 }
	Port: weightsbuf_18_1 | {37 38 }
	Port: weightsbuf_18_2 | {37 38 }
	Port: weightsbuf_19_0 | {37 38 }
	Port: weightsbuf_19_1 | {37 38 }
	Port: weightsbuf_19_2 | {37 38 }
	Port: weightsbuf_20_0 | {37 38 }
	Port: weightsbuf_20_1 | {37 38 }
	Port: weightsbuf_20_2 | {37 38 }
	Port: weightsbuf_21_0 | {37 38 }
	Port: weightsbuf_21_1 | {37 38 }
	Port: weightsbuf_21_2 | {37 38 }
	Port: weightsbuf_22_0 | {37 38 }
	Port: weightsbuf_22_1 | {37 38 }
	Port: weightsbuf_22_2 | {37 38 }
	Port: weightsbuf_23_0 | {37 38 }
	Port: weightsbuf_23_1 | {37 38 }
	Port: weightsbuf_23_2 | {37 38 }
	Port: weightsbuf_24_0 | {37 38 }
	Port: weightsbuf_24_1 | {37 38 }
	Port: weightsbuf_24_2 | {37 38 }
	Port: weightsbuf_25_0 | {37 38 }
	Port: weightsbuf_25_1 | {37 38 }
	Port: weightsbuf_25_2 | {37 38 }
	Port: weightsbuf_26_0 | {37 38 }
	Port: weightsbuf_26_1 | {37 38 }
	Port: weightsbuf_26_2 | {37 38 }
	Port: weightsbuf_27_0 | {37 38 }
	Port: weightsbuf_27_1 | {37 38 }
	Port: weightsbuf_27_2 | {37 38 }
	Port: inputfm_0 | {37 38 }
	Port: inputfm_1 | {37 38 }
	Port: inputfm_2 | {37 38 }
	Port: outputfm_0 | {37 38 }
	Port: outputfm_1 | {37 38 }
	Port: outputfm_2 | {37 38 }
	Port: outputfm_3 | {37 38 }
	Port: outputfm_4 | {37 38 }
	Port: outputfm_5 | {37 38 }
	Port: outputfm_6 | {37 38 }
	Port: outputfm_7 | {37 38 }
	Port: outputfm_8 | {37 38 }
	Port: outputfm_9 | {37 38 }
	Port: outputfm_10 | {37 38 }
	Port: outputfm_11 | {37 38 }
	Port: outputfm_12 | {37 38 }
	Port: outputfm_13 | {37 38 }
	Port: outputfm_14 | {37 38 }
	Port: outputfm_15 | {37 38 }
	Port: outputfm_16 | {37 38 }
	Port: outputfm_17 | {37 38 }
	Port: outputfm_18 | {37 38 }
	Port: outputfm_19 | {37 38 }
	Port: outputfm_20 | {37 38 }
	Port: outputfm_21 | {37 38 }
	Port: outputfm_22 | {37 38 }
	Port: outputfm_23 | {37 38 }
	Port: outputfm_24 | {37 38 }
	Port: outputfm_25 | {37 38 }
	Port: outputfm_26 | {37 38 }
	Port: outputfm_27 | {37 38 }
 - Input state : 
	Port: dataflow_out_channel : curr_layer_in_ch | {1 }
	Port: dataflow_out_channel : weights | {37 38 }
	Port: dataflow_out_channel : weights_offset | {36 }
	Port: dataflow_out_channel : image_offset | {36 }
	Port: dataflow_out_channel : curr_layer_in_w | {36 }
	Port: dataflow_out_channel : curr_layer_in_h | {36 }
	Port: dataflow_out_channel : curr_layer_out_w | {36 }
	Port: dataflow_out_channel : curr_layer_out_h | {36 }
	Port: dataflow_out_channel : curr_layer_out_ch | {36 }
	Port: dataflow_out_channel : curr_layer_ker_w | {36 }
	Port: dataflow_out_channel : curr_layer_ker_h | {36 }
	Port: dataflow_out_channel : curr_layer_str_w | {36 }
	Port: dataflow_out_channel : curr_layer_str_h | {36 }
	Port: dataflow_out_channel : to_r | {36 }
	Port: dataflow_out_channel : row | {36 }
	Port: dataflow_out_channel : col | {36 }
	Port: dataflow_out_channel : partial_outputfm_0 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_1 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_2 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_3 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_4 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_5 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_6 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_7 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_8 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_9 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_10 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_11 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_12 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_13 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_14 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_15 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_16 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_17 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_18 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_19 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_20 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_21 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_22 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_23 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_24 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_25 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_26 | {37 38 }
	Port: dataflow_out_channel : partial_outputfm_27 | {37 38 }
	Port: dataflow_out_channel : input_offset | {36 }
	Port: dataflow_out_channel : weights_offset_10 | {36 }
	Port: dataflow_out_channel : output_offset | {36 }
	Port: dataflow_out_channel : quantized_multiplier | {36 }
	Port: dataflow_out_channel : right_shift | {36 }
	Port: dataflow_out_channel : out_offset | {36 }
	Port: dataflow_out_channel : weightsbuf_0_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_0_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_0_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_1_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_1_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_1_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_2_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_2_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_2_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_3_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_3_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_3_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_4_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_4_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_4_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_5_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_5_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_5_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_6_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_6_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_6_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_7_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_7_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_7_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_8_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_8_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_8_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_9_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_9_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_9_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_10_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_10_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_10_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_11_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_11_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_11_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_12_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_12_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_12_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_13_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_13_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_13_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_14_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_14_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_14_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_15_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_15_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_15_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_16_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_16_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_16_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_17_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_17_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_17_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_18_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_18_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_18_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_19_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_19_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_19_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_20_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_20_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_20_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_21_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_21_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_21_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_22_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_22_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_22_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_23_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_23_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_23_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_24_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_24_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_24_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_25_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_25_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_25_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_26_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_26_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_26_2 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_27_0 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_27_1 | {37 38 }
	Port: dataflow_out_channel : weightsbuf_27_2 | {37 38 }
	Port: dataflow_out_channel : inputfm_0 | {37 38 }
	Port: dataflow_out_channel : inputfm_1 | {37 38 }
	Port: dataflow_out_channel : inputfm_2 | {37 38 }
	Port: dataflow_out_channel : outputfm_0 | {}
	Port: dataflow_out_channel : outputfm_1 | {}
	Port: dataflow_out_channel : outputfm_2 | {}
	Port: dataflow_out_channel : outputfm_3 | {}
	Port: dataflow_out_channel : outputfm_4 | {}
	Port: dataflow_out_channel : outputfm_5 | {}
	Port: dataflow_out_channel : outputfm_6 | {}
	Port: dataflow_out_channel : outputfm_7 | {}
	Port: dataflow_out_channel : outputfm_8 | {}
	Port: dataflow_out_channel : outputfm_9 | {}
	Port: dataflow_out_channel : outputfm_10 | {}
	Port: dataflow_out_channel : outputfm_11 | {}
	Port: dataflow_out_channel : outputfm_12 | {}
	Port: dataflow_out_channel : outputfm_13 | {}
	Port: dataflow_out_channel : outputfm_14 | {}
	Port: dataflow_out_channel : outputfm_15 | {}
	Port: dataflow_out_channel : outputfm_16 | {}
	Port: dataflow_out_channel : outputfm_17 | {}
	Port: dataflow_out_channel : outputfm_18 | {}
	Port: dataflow_out_channel : outputfm_19 | {}
	Port: dataflow_out_channel : outputfm_20 | {}
	Port: dataflow_out_channel : outputfm_21 | {}
	Port: dataflow_out_channel : outputfm_22 | {}
	Port: dataflow_out_channel : outputfm_23 | {}
	Port: dataflow_out_channel : outputfm_24 | {}
	Port: dataflow_out_channel : outputfm_25 | {}
	Port: dataflow_out_channel : outputfm_26 | {}
	Port: dataflow_out_channel : outputfm_27 | {}
  - Chain level:
	State 1
		tmp_64 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		tmp_65 : 1
	State 37
		tmp_66 : 1
		StgValue_184 : 2
		StgValue_185 : 1
		ti : 1
	State 38
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|   call   |   grp_dataflow_in_channels_fu_614  |   164   | 357.338 |   9853  |  10247  |
|----------|------------------------------------|---------|---------|---------|---------|
|   srem   |             grp_fu_931             |    0    |    0    |   394   |   238   |
|----------|------------------------------------|---------|---------|---------|---------|
|    add   |             tmp_fu_925             |    0    |    0    |    0    |    39   |
|          |              ti_fu_947             |    0    |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|---------|
|    sub   |            tmp_65_fu_937           |    0    |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|---------|
|   icmp   |            tmp_66_fu_942           |    0    |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |  curr_layer_in_ch_rea_read_fu_396  |    0    |    0    |    0    |    0    |
|          |     out_offset_read_read_fu_402    |    0    |    0    |    0    |    0    |
|          |    right_shift_read_read_fu_408    |    0    |    0    |    0    |    0    |
|          | quantized_multiplier_4_read_fu_414 |    0    |    0    |    0    |    0    |
|          |   output_offset_read_read_fu_420   |    0    |    0    |    0    |    0    |
|          |   weights_offset_read_read_fu_426  |    0    |    0    |    0    |    0    |
|          |    input_offset_read_read_fu_432   |    0    |    0    |    0    |    0    |
|          |        col_read_read_fu_438        |    0    |    0    |    0    |    0    |
|          |        row_read_read_fu_444        |    0    |    0    |    0    |    0    |
|          |         to_read_read_fu_450        |    0    |    0    |    0    |    0    |
|   read   |  curr_layer_str_h_rea_read_fu_456  |    0    |    0    |    0    |    0    |
|          |  curr_layer_str_w_rea_read_fu_462  |    0    |    0    |    0    |    0    |
|          |  curr_layer_ker_h_rea_read_fu_468  |    0    |    0    |    0    |    0    |
|          |  curr_layer_ker_w_rea_read_fu_474  |    0    |    0    |    0    |    0    |
|          |  curr_layer_out_ch_re_read_fu_480  |    0    |    0    |    0    |    0    |
|          |  curr_layer_out_h_rea_read_fu_486  |    0    |    0    |    0    |    0    |
|          |  curr_layer_out_w_rea_read_fu_492  |    0    |    0    |    0    |    0    |
|          |  curr_layer_in_h_read_read_fu_498  |    0    |    0    |    0    |    0    |
|          |  curr_layer_in_w_read_read_fu_504  |    0    |    0    |    0    |    0    |
|          |    image_offset_read_read_fu_510   |    0    |    0    |    0    |    0    |
|          | weights_offset_read_34_read_fu_516 |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |      StgValue_119_write_fu_522     |    0    |    0    |    0    |    0    |
|          |      StgValue_162_write_fu_530     |    0    |    0    |    0    |    0    |
|          |      StgValue_164_write_fu_538     |    0    |    0    |    0    |    0    |
|          |      StgValue_166_write_fu_546     |    0    |    0    |    0    |    0    |
|   write  |      StgValue_168_write_fu_554     |    0    |    0    |    0    |    0    |
|          |      StgValue_170_write_fu_562     |    0    |    0    |    0    |    0    |
|          |      StgValue_172_write_fu_570     |    0    |    0    |    0    |    0    |
|          |      StgValue_174_write_fu_578     |    0    |    0    |    0    |    0    |
|          |      StgValue_176_write_fu_586     |    0    |    0    |    0    |    0    |
|          |      StgValue_178_write_fu_594     |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |   164   | 357.338 |  10247  |  10620  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        col_read_reg_974       |   32   |
|  curr_layer_in_ch_rea_reg_953 |   32   |
| curr_layer_in_h_read_reg_1024 |   32   |
| curr_layer_in_w_read_reg_1029 |   32   |
|  curr_layer_ker_h_rea_reg_999 |   32   |
| curr_layer_ker_w_rea_reg_1004 |   32   |
| curr_layer_out_ch_re_reg_1009 |   32   |
| curr_layer_out_h_rea_reg_1014 |   32   |
| curr_layer_out_w_rea_reg_1019 |   32   |
|  curr_layer_str_h_rea_reg_989 |   32   |
|  curr_layer_str_w_rea_reg_994 |   32   |
|   image_offset_read_reg_1034  |   32   |
|   input_offset_read_reg_969   |   32   |
|        row_read_reg_979       |   32   |
|      ti_i_i_i_i_i_reg_602     |   32   |
|          ti_reg_1052          |   32   |
|        tmp_65_reg_1044        |   32   |
|          tmp_reg_958          |   32   |
|        to_read_reg_984        |   32   |
|weights_offset_read_34_reg_1039|   32   |
|  weights_offset_read_reg_964  |   32   |
+-------------------------------+--------+
|             Total             |   672  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| ti_i_i_i_i_i_reg_602 |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_931      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   128  ||  3.538  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   164  |   357  |  10247 |  10620 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   672  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   164  |   360  |  10919 |  10638 |
+-----------+--------+--------+--------+--------+
