<br/>
<br/>

<p align="center"><img src="https://user-images.githubusercontent.com/22325319/205841657-5ee55baa-9d79-4c36-9e1b-a0b5afdaba31.png" width="150"></p>
<br/>

**RISC-V Steel Core** is a free and open-source 32-bit RISC-V processor core for digital designs. With Steel you can create new RISC-V based embedded systems, microcontrollers and systems-on-chip.

[Click here to check out the Getting Started guide!](https://rafaelcalcada.github.io/steel-core/getting-started/)

## Overview

- [x] Free and open-source ([MIT License](LICENSE))
- [x] RV32I + Zicsr + Machine-level ISA
- [x] 3-stage pipeline, in-order execution
- [x] Passes all [RISC-V Compatibility Test Framework v2.0](https://github.com/riscv-non-isa/riscv-arch-test) tests
- [x] Production-ready
- [x] Single source file written in human-readable Verilog

## Documentation

**Steel** has gone through significant changes recently, making the old docs obsolete. **New docs will be available soon.**

## License

Steel is distributed under the [MIT License](LICENSE).

## History

Steel was developed for the author's final year project in Computer Engineering. 

## Contact

Rafael Calcada (rafaelcalcada@gmail.com)

## Acknowledgements

My friend [Francisco Knebel](https://github.com/FranciscoKnebel) and my advisor [Ricardo Reis](https://www.linkedin.com/in/ricardo-reis-bab4575/) deserve special thanks for their collaboration in this work.
