

================================================================
== Vitis HLS Report for 'commit_Pipeline_VITIS_LOOP_237_21'
================================================================
* Date:           Thu Aug 15 17:58:29 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.465 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_237_2  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     174|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     143|    -|
|Register         |        -|     -|     247|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     247|     317|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln887_fu_269_p2         |         +|   0|  0|  23|          16|           2|
    |addr_cmp9_fu_215_p2         |      icmp|   0|  0|  29|          64|           1|
    |addr_cmp_fu_252_p2          |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1065_26_fu_309_p2    |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1065_fu_304_p2       |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1069_fu_229_p2       |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1085_fu_240_p2       |      icmp|   0|  0|  20|          32|          32|
    |commit_entry_V_3_fu_221_p3  |    select|   0|  0|  16|           1|          16|
    |reuse_select_fu_287_p3      |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 174|         227|         153|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |commit_entry_V_fu_66     |   9|          2|   16|         32|
    |reuse_addr_reg6_fu_50    |   9|          2|   63|        126|
    |reuse_addr_reg_fu_58     |   9|          2|   64|        128|
    |reuse_reg5_fu_54         |   9|          2|   16|         32|
    |reuse_reg_fu_62          |   9|          2|   16|         32|
    |this_4_address0          |  14|          3|    2|          6|
    |this_6_1_out             |  14|          3|   16|         48|
    |this_8_1_fu_70           |   9|          2|   16|         32|
    |this_8_1_out             |  14|          3|   16|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 143|         31|  229|        494|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_433               |   1|   0|    1|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |commit_entry_V_3_reg_388       |  16|   0|   16|          0|
    |commit_entry_V_fu_66           |  16|   0|   16|          0|
    |commit_entry_V_load_6_reg_423  |  16|   0|   16|          0|
    |icmp_ln1069_reg_394            |   1|   0|    1|          0|
    |reuse_addr_reg6_fu_50          |  63|   0|   64|          1|
    |reuse_addr_reg_fu_58           |  64|   0|   64|          0|
    |reuse_reg5_fu_54               |  16|   0|   16|          0|
    |reuse_reg_fu_62                |  16|   0|   16|          0|
    |this_8_1_fu_70                 |  16|   0|   16|          0|
    |zext_ln587_reg_398             |  16|   0|   64|         48|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 247|   0|  296|         49|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  commit_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  commit_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  commit_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  commit_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  commit_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  commit_Pipeline_VITIS_LOOP_237_21|  return value|
|this_8_0_reload      |   in|   16|     ap_none|                    this_8_0_reload|        scalar|
|this_6_0_reload      |   in|   16|     ap_none|                    this_6_0_reload|        scalar|
|this_2_address0      |  out|    2|   ap_memory|                             this_2|         array|
|this_2_ce0           |  out|    1|   ap_memory|                             this_2|         array|
|this_2_we0           |  out|    1|   ap_memory|                             this_2|         array|
|this_2_d0            |  out|   16|   ap_memory|                             this_2|         array|
|this_4_address0      |  out|    2|   ap_memory|                             this_4|         array|
|this_4_ce0           |  out|    1|   ap_memory|                             this_4|         array|
|this_4_we0           |  out|    1|   ap_memory|                             this_4|         array|
|this_4_d0            |  out|   16|   ap_memory|                             this_4|         array|
|this_4_q0            |   in|   16|   ap_memory|                             this_4|         array|
|this_1_address0      |  out|    2|   ap_memory|                             this_1|         array|
|this_1_ce0           |  out|    1|   ap_memory|                             this_1|         array|
|this_1_we0           |  out|    1|   ap_memory|                             this_1|         array|
|this_1_d0            |  out|   16|   ap_memory|                             this_1|         array|
|this_1_address1      |  out|    2|   ap_memory|                             this_1|         array|
|this_1_ce1           |  out|    1|   ap_memory|                             this_1|         array|
|this_1_q1            |   in|   16|   ap_memory|                             this_1|         array|
|this_0_2_address0    |  out|    7|   ap_memory|                           this_0_2|         array|
|this_0_2_ce0         |  out|    1|   ap_memory|                           this_0_2|         array|
|this_0_2_we0         |  out|    1|   ap_memory|                           this_0_2|         array|
|this_0_2_d0          |  out|   16|   ap_memory|                           this_0_2|         array|
|this_0_2_q0          |   in|   16|   ap_memory|                           this_0_2|         array|
|this_0_0_1_address0  |  out|    7|   ap_memory|                         this_0_0_1|         array|
|this_0_0_1_ce0       |  out|    1|   ap_memory|                         this_0_0_1|         array|
|this_0_0_1_q0        |   in|   32|   ap_memory|                         this_0_0_1|         array|
|commit_time          |   in|   32|     ap_none|                        commit_time|        scalar|
|this_8_1_out         |  out|   16|      ap_vld|                       this_8_1_out|       pointer|
|this_8_1_out_ap_vld  |  out|    1|      ap_vld|                       this_8_1_out|       pointer|
|this_6_1_out         |  out|   16|      ap_vld|                       this_6_1_out|       pointer|
|this_6_1_out_ap_vld  |  out|    1|      ap_vld|                       this_6_1_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

