$date
	Sat Aug 08 16:24:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! led6 $end
$var wire 1 " led5 $end
$var wire 1 # led4 $end
$var wire 1 $ led3 $end
$var wire 1 % led2 $end
$var wire 1 & led1 $end
$var reg 1 ' p1 $end
$var reg 1 ( p2 $end
$var reg 1 ) p3 $end
$scope module G0 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 & Y $end
$var wire 1 * notA $end
$var wire 1 + notB $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 . w3 $end
$upscope $end
$scope module G1 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 % Y $end
$var wire 1 / notA $end
$var wire 1 0 notB $end
$var wire 1 1 notC $end
$var wire 1 2 w1 $end
$var wire 1 3 w2 $end
$var wire 1 4 w3 $end
$var wire 1 5 w4 $end
$var wire 1 6 w5 $end
$upscope $end
$scope module G2 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 $ Y $end
$var wire 1 7 notA $end
$var wire 1 8 w1 $end
$var wire 1 9 w2 $end
$upscope $end
$scope module OP0 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 # Y $end
$upscope $end
$scope module OP1 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 " Y $end
$upscope $end
$scope module OP2 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#8
$dumpvars
19
08
07
16
15
14
13
12
01
00
0/
1.
0-
0,
0+
0*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
