Loading plugins phase: Elapsed time ==> 0s.328ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\chickybot.cyprj -d CY8C5488AXI-LP120 -s C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.771ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  chickybot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\chickybot.cyprj -dcpsoc3 chickybot.v -verilog
======================================================================

======================================================================
Compiling:  chickybot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\chickybot.cyprj -dcpsoc3 chickybot.v -verilog
======================================================================

======================================================================
Compiling:  chickybot.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\chickybot.cyprj -dcpsoc3 -verilog chickybot.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 15 08:56:18 2015


======================================================================
Compiling:  chickybot.v
Program  :   vpp
Options  :    -yv2 -q10 chickybot.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 15 08:56:18 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file '..\FIFO\FIFO.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'chickybot.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  chickybot.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\chickybot.cyprj -dcpsoc3 -verilog chickybot.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 15 08:56:19 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\codegentemp\chickybot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\codegentemp\chickybot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\codegentemp\..\FIFO\FIFO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  chickybot.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\chickybot.cyprj -dcpsoc3 -verilog chickybot.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 15 08:56:20 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\codegentemp\chickybot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\codegentemp\chickybot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\codegentemp\..\FIFO\FIFO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CsBtns:Net_275\
	\CsBtns:PWM:Net_114\
	\Lcd:Net_26\
	\Lcd:Net_22\
	\Camera:I2C:udb_clk\
	\Camera:Net_102\
	\Camera:I2C:Net_973\
	\Camera:Net_103\
	\Camera:I2C:Net_974\
	\Camera:I2C:timeout_clk\
	\Camera:Net_108\
	\Camera:I2C:Net_975\
	\Camera:Net_107\
	\Camera:Net_106\
	\UsTimer:Net_260\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:lt\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:gt\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:gte\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:lte\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_1:neq\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\
	\UsTimer:TimerUDB:zeros_3\
	\UsTimer:Net_102\
	\UsTimer:Net_266\
	\UsPWM:PWMUDB:km_run\
	\UsPWM:PWMUDB:ctrl_cmpmode2_2\
	\UsPWM:PWMUDB:ctrl_cmpmode2_1\
	\UsPWM:PWMUDB:ctrl_cmpmode2_0\
	\UsPWM:PWMUDB:ctrl_cmpmode1_2\
	\UsPWM:PWMUDB:ctrl_cmpmode1_1\
	\UsPWM:PWMUDB:ctrl_cmpmode1_0\
	\UsPWM:PWMUDB:capt_rising\
	\UsPWM:PWMUDB:capt_falling\
	\UsPWM:PWMUDB:trig_rise\
	\UsPWM:PWMUDB:trig_fall\
	\UsPWM:PWMUDB:sc_kill\
	\UsPWM:PWMUDB:min_kill\
	\UsPWM:PWMUDB:km_tc\
	\UsPWM:PWMUDB:db_tc\
	\UsPWM:PWMUDB:dith_sel\
	\UsPWM:PWMUDB:compare2\
	\UsPWM:Net_101\
	Net_937
	Net_938
	\UsPWM:PWMUDB:MODULE_3:b_31\
	\UsPWM:PWMUDB:MODULE_3:b_30\
	\UsPWM:PWMUDB:MODULE_3:b_29\
	\UsPWM:PWMUDB:MODULE_3:b_28\
	\UsPWM:PWMUDB:MODULE_3:b_27\
	\UsPWM:PWMUDB:MODULE_3:b_26\
	\UsPWM:PWMUDB:MODULE_3:b_25\
	\UsPWM:PWMUDB:MODULE_3:b_24\
	\UsPWM:PWMUDB:MODULE_3:b_23\
	\UsPWM:PWMUDB:MODULE_3:b_22\
	\UsPWM:PWMUDB:MODULE_3:b_21\
	\UsPWM:PWMUDB:MODULE_3:b_20\
	\UsPWM:PWMUDB:MODULE_3:b_19\
	\UsPWM:PWMUDB:MODULE_3:b_18\
	\UsPWM:PWMUDB:MODULE_3:b_17\
	\UsPWM:PWMUDB:MODULE_3:b_16\
	\UsPWM:PWMUDB:MODULE_3:b_15\
	\UsPWM:PWMUDB:MODULE_3:b_14\
	\UsPWM:PWMUDB:MODULE_3:b_13\
	\UsPWM:PWMUDB:MODULE_3:b_12\
	\UsPWM:PWMUDB:MODULE_3:b_11\
	\UsPWM:PWMUDB:MODULE_3:b_10\
	\UsPWM:PWMUDB:MODULE_3:b_9\
	\UsPWM:PWMUDB:MODULE_3:b_8\
	\UsPWM:PWMUDB:MODULE_3:b_7\
	\UsPWM:PWMUDB:MODULE_3:b_6\
	\UsPWM:PWMUDB:MODULE_3:b_5\
	\UsPWM:PWMUDB:MODULE_3:b_4\
	\UsPWM:PWMUDB:MODULE_3:b_3\
	\UsPWM:PWMUDB:MODULE_3:b_2\
	\UsPWM:PWMUDB:MODULE_3:b_1\
	\UsPWM:PWMUDB:MODULE_3:b_0\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:a_31\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:a_30\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:a_29\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:a_28\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:a_27\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:a_26\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:a_25\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:a_24\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_31\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_30\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_29\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_28\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_27\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_26\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_25\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_24\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_23\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_22\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_21\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_20\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_19\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_18\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_17\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_16\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_15\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_14\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_13\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_12\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_11\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_10\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_9\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_8\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_7\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_6\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_5\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_4\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_3\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_2\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_1\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:b_0\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_31\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_30\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_29\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_28\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_27\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_26\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_25\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_24\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_23\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_22\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_21\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_20\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_19\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_18\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_17\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_16\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_15\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_14\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_13\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_12\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_11\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_10\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_9\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_8\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_7\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_6\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_5\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_4\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_3\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:s_2\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_939
	Net_936
	\UsPWM:Net_113\
	\UsPWM:Net_107\
	\UsPWM:Net_114\

    Synthesized names
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\UsPWM:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 174 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LedRed_net_0
Aliasing tmpOE__LedGreen_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__LedBlue_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__LedYellow_net_0 to tmpOE__LedRed_net_0
Aliasing \CsBtns:tmpOE__Button_net_1\ to tmpOE__LedRed_net_0
Aliasing \CsBtns:tmpOE__Button_net_0\ to tmpOE__LedRed_net_0
Aliasing \CsBtns:PWM:Net_113\ to tmpOE__LedRed_net_0
Aliasing \CsBtns:Net_17\ to zero
Aliasing \CsBtns:Net_11\ to zero
Aliasing tmpOE__LcdE_net_0 to tmpOE__LedRed_net_0
Aliasing \Lcd:Cntl_Port:clk\ to zero
Aliasing \Lcd:Cntl_Port:rst\ to zero
Aliasing tmpOE__LcdDB5_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__LcdDB4_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__LcdRS_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__LcdDB6_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__LcdDB7_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__LcdV0_net_0 to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__XCLK_net_0\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__HREF_net_0\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__D_net_7\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__D_net_6\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__D_net_5\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__D_net_4\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__D_net_3\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__D_net_2\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__D_net_1\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__D_net_0\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__PCLK_net_0\ to tmpOE__LedRed_net_0
Aliasing \Camera:Net_43\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__VSYNC_net_0\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__SIOD_net_0\ to tmpOE__LedRed_net_0
Aliasing \Camera:tmpOE__SIOC_net_0\ to tmpOE__LedRed_net_0
Aliasing \Camera:I2C:Net_969\ to tmpOE__LedRed_net_0
Aliasing \Camera:I2C:Net_968\ to tmpOE__LedRed_net_0
Aliasing tmpOE__RESET_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__PWDN_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__UsEcho_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__UsTrig_net_0 to tmpOE__LedRed_net_0
Aliasing Net_952 to zero
Aliasing \UsTimer:TimerUDB:ctrl_cmode_1\ to tmpOE__LedRed_net_0
Aliasing \UsTimer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \UsTimer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \UsTimer:TimerUDB:ctrl_tmode_0\ to tmpOE__LedRed_net_0
Aliasing Net_730 to tmpOE__LedRed_net_0
Aliasing \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__LedRed_net_0
Aliasing \UsTimer:TimerUDB:sIntCapCount:MODIN3_1\ to \UsTimer:TimerUDB:sIntCapCount:MODIN1_1\
Aliasing \UsTimer:TimerUDB:sIntCapCount:MODIN3_0\ to \UsTimer:TimerUDB:sIntCapCount:MODIN1_0\
Aliasing \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LedRed_net_0
Aliasing \UsTimer:TimerUDB:status_6\ to zero
Aliasing \UsTimer:TimerUDB:status_5\ to zero
Aliasing \UsTimer:TimerUDB:status_4\ to zero
Aliasing \UsTimer:TimerUDB:status_0\ to \UsTimer:TimerUDB:tc_i\
Aliasing \UsPWM:PWMUDB:hwCapture\ to zero
Aliasing \UsPWM:PWMUDB:trig_out\ to tmpOE__LedRed_net_0
Aliasing Net_216 to zero
Aliasing \UsPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \UsPWM:PWMUDB:ltch_kill_reg\\R\ to \UsPWM:PWMUDB:runmode_enable\\R\
Aliasing \UsPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \UsPWM:PWMUDB:min_kill_reg\\R\ to \UsPWM:PWMUDB:runmode_enable\\R\
Aliasing \UsPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \UsPWM:PWMUDB:final_kill\ to tmpOE__LedRed_net_0
Aliasing \UsPWM:PWMUDB:dith_count_1\\R\ to \UsPWM:PWMUDB:runmode_enable\\R\
Aliasing \UsPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \UsPWM:PWMUDB:dith_count_0\\R\ to \UsPWM:PWMUDB:runmode_enable\\R\
Aliasing \UsPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \UsPWM:PWMUDB:status_6\ to zero
Aliasing \UsPWM:PWMUDB:status_4\ to zero
Aliasing \UsPWM:PWMUDB:cmp2\ to zero
Aliasing \UsPWM:PWMUDB:cmp1_status_reg\\R\ to \UsPWM:PWMUDB:runmode_enable\\R\
Aliasing \UsPWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \UsPWM:PWMUDB:cmp2_status_reg\\R\ to \UsPWM:PWMUDB:runmode_enable\\R\
Aliasing \UsPWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \UsPWM:PWMUDB:final_kill_reg\\R\ to \UsPWM:PWMUDB:runmode_enable\\R\
Aliasing \UsPWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \UsPWM:PWMUDB:cs_addr_0\ to \UsPWM:PWMUDB:runmode_enable\\R\
Aliasing \UsPWM:PWMUDB:pwm1_i\ to zero
Aliasing \UsPWM:PWMUDB:pwm2_i\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LedRed_net_0
Aliasing tmpOE__UsTC_net_0 to tmpOE__LedRed_net_0
Aliasing tmpOE__UsOutput_net_0 to tmpOE__LedRed_net_0
Aliasing \UsTimer:TimerUDB:hwEnable_reg\\D\ to \UsTimer:TimerUDB:run_mode\
Aliasing \UsTimer:TimerUDB:trig_last\\D\ to \UsTimer:TimerUDB:capture_last\\D\
Aliasing \UsPWM:PWMUDB:min_kill_reg\\D\ to tmpOE__LedRed_net_0
Aliasing \UsPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \UsPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \UsPWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LedRed_net_0
Aliasing \UsPWM:PWMUDB:prevCompare1\\D\ to \UsPWM:PWMUDB:pwm_temp\
Aliasing \UsPWM:PWMUDB:tc_i_reg\\D\ to \UsPWM:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__LedGreen_net_0[9] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__LedBlue_net_0[15] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__LedYellow_net_0[21] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \CsBtns:tmpOE__Button_net_1\[27] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \CsBtns:tmpOE__Button_net_0\[28] = tmpOE__LedRed_net_0[1]
Removing Rhs of wire \CsBtns:Net_329\[29] = \CsBtns:PWM:Net_57\[47]
Removing Rhs of wire \CsBtns:Net_226\[36] = \CsBtns:PWM:Net_63\[46]
Removing Lhs of wire \CsBtns:Net_283_1\[39] = \CsBtns:cydff_1_1\[37]
Removing Lhs of wire \CsBtns:Net_283_0\[40] = \CsBtns:cydff_1_0\[38]
Removing Lhs of wire \CsBtns:PWM:Net_107\[43] = zero[2]
Removing Lhs of wire \CsBtns:PWM:Net_113\[44] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \CsBtns:Net_17\[45] = zero[2]
Removing Lhs of wire \CsBtns:Net_11\[50] = zero[2]
Removing Rhs of wire Net_22[52] = \CsBtns:cydff_1_0\[38]
Removing Rhs of wire Net_23[53] = \CsBtns:cydff_1_1\[37]
Removing Lhs of wire tmpOE__LcdE_net_0[55] = tmpOE__LedRed_net_0[1]
Removing Rhs of wire Net_40[56] = \Lcd:Cntl_Port:control_out_4\[71]
Removing Rhs of wire Net_40[56] = \Lcd:Cntl_Port:control_4\[82]
Removing Lhs of wire \Lcd:Cntl_Port:clk\[61] = zero[2]
Removing Lhs of wire \Lcd:Cntl_Port:rst\[62] = zero[2]
Removing Rhs of wire Net_41[63] = \Lcd:Cntl_Port:control_out_0\[64]
Removing Rhs of wire Net_41[63] = \Lcd:Cntl_Port:control_0\[86]
Removing Rhs of wire Net_42[65] = \Lcd:Cntl_Port:control_out_1\[66]
Removing Rhs of wire Net_42[65] = \Lcd:Cntl_Port:control_1\[85]
Removing Rhs of wire Net_43[67] = \Lcd:Cntl_Port:control_out_2\[68]
Removing Rhs of wire Net_43[67] = \Lcd:Cntl_Port:control_2\[84]
Removing Rhs of wire Net_44[69] = \Lcd:Cntl_Port:control_out_3\[70]
Removing Rhs of wire Net_44[69] = \Lcd:Cntl_Port:control_3\[83]
Removing Rhs of wire Net_39[72] = \Lcd:Cntl_Port:control_out_5\[73]
Removing Rhs of wire Net_39[72] = \Lcd:Cntl_Port:control_5\[81]
Removing Lhs of wire tmpOE__LcdDB5_net_0[88] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__LcdDB4_net_0[94] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__LcdRS_net_0[102] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__LcdDB6_net_0[109] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__LcdDB7_net_0[115] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__LcdV0_net_0[121] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__XCLK_net_0\[129] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__HREF_net_0\[136] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_7\[142] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_6\[143] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_5\[144] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_4\[145] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_3\[146] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_2\[147] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_1\[148] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_0\[149] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__PCLK_net_0\[174] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:Net_43\[180] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__VSYNC_net_0\[182] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__SIOD_net_0\[188] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:tmpOE__SIOC_net_0\[194] = tmpOE__LedRed_net_0[1]
Removing Rhs of wire \Camera:I2C:sda_x_wire\[199] = \Camera:I2C:Net_643_1\[200]
Removing Rhs of wire \Camera:I2C:Net_697\[202] = \Camera:I2C:Net_643_2\[208]
Removing Rhs of wire \Camera:I2C:Net_1109_0\[205] = \Camera:I2C:scl_yfb\[218]
Removing Rhs of wire \Camera:I2C:Net_1109_1\[206] = \Camera:I2C:sda_yfb\[219]
Removing Lhs of wire \Camera:I2C:scl_x_wire\[209] = \Camera:I2C:Net_643_0\[207]
Removing Lhs of wire \Camera:I2C:Net_969\[210] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:I2C:Net_968\[211] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:I2C:tmpOE__Bufoe_scl_net_0\[221] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \Camera:I2C:tmpOE__Bufoe_sda_net_0\[223] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__RESET_net_0[231] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__PWDN_net_0[237] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__UsEcho_net_0[243] = tmpOE__LedRed_net_0[1]
Removing Rhs of wire Net_138[249] = \UsTimer:Net_55\[261]
Removing Lhs of wire tmpOE__UsTrig_net_0[251] = tmpOE__LedRed_net_0[1]
Removing Rhs of wire Net_657[252] = \UsPWM:Net_96\[683]
Removing Rhs of wire Net_657[252] = \UsPWM:PWMUDB:pwm_i_reg\[675]
Removing Lhs of wire Net_952[259] = zero[2]
Removing Rhs of wire Net_146[262] = \UsTimer:Net_53\[263]
Removing Rhs of wire Net_146[262] = \UsTimer:TimerUDB:tc_reg_i\[295]
Removing Lhs of wire \UsTimer:TimerUDB:ctrl_enable\[277] = \UsTimer:TimerUDB:control_7\[269]
Removing Lhs of wire \UsTimer:TimerUDB:ctrl_ten\[278] = \UsTimer:TimerUDB:control_4\[272]
Removing Lhs of wire \UsTimer:TimerUDB:ctrl_cmode_1\[279] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \UsTimer:TimerUDB:ctrl_cmode_0\[280] = zero[2]
Removing Lhs of wire \UsTimer:TimerUDB:ctrl_tmode_1\[281] = zero[2]
Removing Lhs of wire \UsTimer:TimerUDB:ctrl_tmode_0\[282] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \UsTimer:TimerUDB:ctrl_ic_1\[283] = \UsTimer:TimerUDB:control_1\[275]
Removing Lhs of wire \UsTimer:TimerUDB:ctrl_ic_0\[284] = \UsTimer:TimerUDB:control_0\[276]
Removing Rhs of wire \UsTimer:TimerUDB:timer_enable\[288] = \UsTimer:TimerUDB:runmode_enable\[362]
Removing Rhs of wire \UsTimer:TimerUDB:run_mode\[289] = \UsTimer:TimerUDB:hwEnable\[290]
Removing Lhs of wire \UsTimer:TimerUDB:tc_i\[294] = \UsTimer:TimerUDB:status_tc\[291]
Removing Lhs of wire Net_730[297] = tmpOE__LedRed_net_0[1]
Removing Rhs of wire Net_140[299] = \UsTimer:TimerUDB:capture_out_reg_i\[298]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\[301] = \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[340]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\[302] = \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[357]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\[304] = \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[358]
Removing Lhs of wire \UsTimer:TimerUDB:capt_fifo_load_int\[306] = \UsTimer:TimerUDB:capt_int_temp\[305]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[307] = \UsTimer:TimerUDB:sIntCapCount:MODIN1_1\[308]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODIN1_1\[308] = \UsTimer:TimerUDB:int_capt_count_1\[300]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[309] = \UsTimer:TimerUDB:sIntCapCount:MODIN1_0\[310]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODIN1_0\[310] = \UsTimer:TimerUDB:int_capt_count_0\[303]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[311] = \UsTimer:TimerUDB:sIntCapCount:MODIN2_1\[312]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODIN2_1\[312] = \UsTimer:TimerUDB:control_1\[275]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[313] = \UsTimer:TimerUDB:sIntCapCount:MODIN2_0\[314]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODIN2_0\[314] = \UsTimer:TimerUDB:control_0\[276]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[315] = \UsTimer:TimerUDB:int_capt_count_1\[300]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[316] = \UsTimer:TimerUDB:int_capt_count_0\[303]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[317] = \UsTimer:TimerUDB:control_1\[275]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[318] = \UsTimer:TimerUDB:control_0\[276]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[319] = \UsTimer:TimerUDB:int_capt_count_1\[300]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[320] = \UsTimer:TimerUDB:int_capt_count_0\[303]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[321] = \UsTimer:TimerUDB:control_1\[275]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[322] = \UsTimer:TimerUDB:control_0\[276]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[325] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[326] = \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[324]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[328] = \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[327]
Removing Rhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[340] = \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[329]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[351] = \UsTimer:TimerUDB:int_capt_count_1\[300]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODIN3_1\[352] = \UsTimer:TimerUDB:int_capt_count_1\[300]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[353] = \UsTimer:TimerUDB:int_capt_count_0\[303]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODIN3_0\[354] = \UsTimer:TimerUDB:int_capt_count_0\[303]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[360] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[361] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \UsTimer:TimerUDB:status_6\[368] = zero[2]
Removing Lhs of wire \UsTimer:TimerUDB:status_5\[369] = zero[2]
Removing Lhs of wire \UsTimer:TimerUDB:status_4\[370] = zero[2]
Removing Lhs of wire \UsTimer:TimerUDB:status_0\[371] = \UsTimer:TimerUDB:status_tc\[291]
Removing Lhs of wire \UsTimer:TimerUDB:status_1\[372] = \UsTimer:TimerUDB:capt_int_temp\[305]
Removing Rhs of wire \UsTimer:TimerUDB:status_2\[373] = \UsTimer:TimerUDB:fifo_full\[374]
Removing Rhs of wire \UsTimer:TimerUDB:status_3\[375] = \UsTimer:TimerUDB:fifo_nempty\[376]
Removing Lhs of wire \UsTimer:TimerUDB:cs_addr_2\[378] = zero[2]
Removing Lhs of wire \UsTimer:TimerUDB:cs_addr_1\[379] = \UsTimer:TimerUDB:trig_reg\[367]
Removing Lhs of wire \UsTimer:TimerUDB:cs_addr_0\[380] = \UsTimer:TimerUDB:per_zero\[293]
Removing Lhs of wire \UsPWM:PWMUDB:ctrl_enable\[524] = \UsPWM:PWMUDB:control_7\[516]
Removing Lhs of wire \UsPWM:PWMUDB:hwCapture\[534] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:hwEnable\[535] = \UsPWM:PWMUDB:control_7\[516]
Removing Lhs of wire \UsPWM:PWMUDB:trig_out\[539] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \UsPWM:PWMUDB:runmode_enable\\R\[541] = zero[2]
Removing Lhs of wire Net_216[542] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:runmode_enable\\S\[543] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:final_enable\[544] = \UsPWM:PWMUDB:runmode_enable\[540]
Removing Lhs of wire \UsPWM:PWMUDB:ltch_kill_reg\\R\[548] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:ltch_kill_reg\\S\[549] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:min_kill_reg\\R\[550] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:min_kill_reg\\S\[551] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:final_kill\[554] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_1\[558] = \UsPWM:PWMUDB:MODULE_3:g2:a0:s_1\[845]
Removing Lhs of wire \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_0\[560] = \UsPWM:PWMUDB:MODULE_3:g2:a0:s_0\[846]
Removing Lhs of wire \UsPWM:PWMUDB:dith_count_1\\R\[561] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:dith_count_1\\S\[562] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:dith_count_0\\R\[563] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:dith_count_0\\S\[564] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:status_6\[567] = zero[2]
Removing Rhs of wire \UsPWM:PWMUDB:status_5\[568] = \UsPWM:PWMUDB:final_kill_reg\[582]
Removing Lhs of wire \UsPWM:PWMUDB:status_4\[569] = zero[2]
Removing Rhs of wire \UsPWM:PWMUDB:status_3\[570] = \UsPWM:PWMUDB:fifo_full\[589]
Removing Rhs of wire \UsPWM:PWMUDB:status_1\[572] = \UsPWM:PWMUDB:cmp2_status_reg\[581]
Removing Rhs of wire \UsPWM:PWMUDB:status_0\[573] = \UsPWM:PWMUDB:cmp1_status_reg\[580]
Removing Lhs of wire \UsPWM:PWMUDB:cmp2_status\[578] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:cmp2\[579] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:cmp1_status_reg\\R\[583] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:cmp1_status_reg\\S\[584] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:cmp2_status_reg\\R\[585] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:cmp2_status_reg\\S\[586] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:final_kill_reg\\R\[587] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:final_kill_reg\\S\[588] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:cs_addr_2\[590] = \UsPWM:PWMUDB:tc_i\[546]
Removing Lhs of wire \UsPWM:PWMUDB:cs_addr_1\[591] = \UsPWM:PWMUDB:runmode_enable\[540]
Removing Lhs of wire \UsPWM:PWMUDB:cs_addr_0\[592] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:compare1\[673] = \UsPWM:PWMUDB:cmp1_less\[644]
Removing Lhs of wire \UsPWM:PWMUDB:pwm1_i\[678] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:pwm2_i\[680] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:pwm_temp\[686] = \UsPWM:PWMUDB:cmp1\[576]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_23\[727] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_22\[728] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_21\[729] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_20\[730] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_19\[731] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_18\[732] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_17\[733] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_16\[734] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_15\[735] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_14\[736] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_13\[737] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_12\[738] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_11\[739] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_10\[740] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_9\[741] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_8\[742] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_7\[743] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_6\[744] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_5\[745] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_4\[746] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_3\[747] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_2\[748] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_1\[749] = \UsPWM:PWMUDB:MODIN4_1\[750]
Removing Lhs of wire \UsPWM:PWMUDB:MODIN4_1\[750] = \UsPWM:PWMUDB:dith_count_1\[557]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:a_0\[751] = \UsPWM:PWMUDB:MODIN4_0\[752]
Removing Lhs of wire \UsPWM:PWMUDB:MODIN4_0\[752] = \UsPWM:PWMUDB:dith_count_0\[559]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[884] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[885] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__UsTC_net_0[892] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire tmpOE__UsOutput_net_0[898] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \CsBtns:cydff_1_1\\D\[904] = \CsBtns:Net_76_1\[30]
Removing Lhs of wire \CsBtns:cydff_1_0\\D\[905] = \CsBtns:Net_76_0\[31]
Removing Lhs of wire \UsTimer:TimerUDB:capture_last\\D\[906] = Net_126[244]
Removing Lhs of wire \UsTimer:TimerUDB:tc_reg_i\\D\[907] = \UsTimer:TimerUDB:status_tc\[291]
Removing Lhs of wire \UsTimer:TimerUDB:hwEnable_reg\\D\[908] = \UsTimer:TimerUDB:run_mode\[289]
Removing Lhs of wire \UsTimer:TimerUDB:capture_out_reg_i\\D\[909] = \UsTimer:TimerUDB:capt_fifo_load\[287]
Removing Lhs of wire \UsTimer:TimerUDB:trig_last\\D\[913] = Net_126[244]
Removing Lhs of wire \UsPWM:PWMUDB:min_kill_reg\\D\[916] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \UsPWM:PWMUDB:prevCapture\\D\[917] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:trig_last\\D\[918] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:ltch_kill_reg\\D\[921] = tmpOE__LedRed_net_0[1]
Removing Lhs of wire \UsPWM:PWMUDB:prevCompare1\\D\[924] = \UsPWM:PWMUDB:cmp1\[576]
Removing Lhs of wire \UsPWM:PWMUDB:cmp1_status_reg\\D\[925] = \UsPWM:PWMUDB:cmp1_status\[577]
Removing Lhs of wire \UsPWM:PWMUDB:cmp2_status_reg\\D\[926] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:pwm_i_reg\\D\[928] = \UsPWM:PWMUDB:pwm_i\[676]
Removing Lhs of wire \UsPWM:PWMUDB:pwm1_i_reg\\D\[929] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:pwm2_i_reg\\D\[930] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:tc_i_reg\\D\[931] = \UsPWM:PWMUDB:status_2\[571]

------------------------------------------------------
Aliased 0 equations, 212 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LedRed_net_0' (cost = 0):
tmpOE__LedRed_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:fifo_load_polarized\' (cost = 1):
\UsTimer:TimerUDB:fifo_load_polarized\ <= ((not Net_126 and \UsTimer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:run_mode\' (cost = 0):
\UsTimer:TimerUDB:run_mode\ <= (\UsTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:trigger_polarized\' (cost = 0):
\UsTimer:TimerUDB:trigger_polarized\ <= (\UsTimer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \UsTimer:TimerUDB:control_1\ and not \UsTimer:TimerUDB:int_capt_count_1\)
	OR (\UsTimer:TimerUDB:control_1\ and \UsTimer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \UsTimer:TimerUDB:control_0\ and not \UsTimer:TimerUDB:int_capt_count_0\)
	OR (\UsTimer:TimerUDB:control_0\ and \UsTimer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 4):
\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \UsTimer:TimerUDB:control_1\ and not \UsTimer:TimerUDB:control_0\ and not \UsTimer:TimerUDB:int_capt_count_1\ and not \UsTimer:TimerUDB:int_capt_count_0\)
	OR (not \UsTimer:TimerUDB:control_1\ and not \UsTimer:TimerUDB:int_capt_count_1\ and \UsTimer:TimerUDB:control_0\ and \UsTimer:TimerUDB:int_capt_count_0\)
	OR (not \UsTimer:TimerUDB:control_0\ and not \UsTimer:TimerUDB:int_capt_count_0\ and \UsTimer:TimerUDB:control_1\ and \UsTimer:TimerUDB:int_capt_count_1\)
	OR (\UsTimer:TimerUDB:control_1\ and \UsTimer:TimerUDB:control_0\ and \UsTimer:TimerUDB:int_capt_count_1\ and \UsTimer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 60):
\UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not \UsTimer:TimerUDB:control_1\ and not \UsTimer:TimerUDB:control_0\ and not \UsTimer:TimerUDB:int_capt_count_1\ and not \UsTimer:TimerUDB:int_capt_count_0\)
	OR (not \UsTimer:TimerUDB:control_1\ and not \UsTimer:TimerUDB:int_capt_count_1\ and \UsTimer:TimerUDB:control_0\ and \UsTimer:TimerUDB:int_capt_count_0\)
	OR (not \UsTimer:TimerUDB:control_0\ and not \UsTimer:TimerUDB:int_capt_count_0\ and \UsTimer:TimerUDB:control_1\ and \UsTimer:TimerUDB:int_capt_count_1\)
	OR (\UsTimer:TimerUDB:control_1\ and \UsTimer:TimerUDB:control_0\ and \UsTimer:TimerUDB:int_capt_count_1\ and \UsTimer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UsTimer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\' (cost = 0):
\UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ <= (not \UsTimer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:cmp1\' (cost = 0):
\UsPWM:PWMUDB:cmp1\ <= (\UsPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UsPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \UsPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\UsPWM:PWMUDB:dith_count_1\ and \UsPWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:trigger_enable\' (cost = 3):
\UsTimer:TimerUDB:trigger_enable\ <= ((\UsTimer:TimerUDB:control_4\ and \UsTimer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\' (cost = 8):
\UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ <= ((not \UsTimer:TimerUDB:int_capt_count_0\ and \UsTimer:TimerUDB:int_capt_count_1\)
	OR (not \UsTimer:TimerUDB:int_capt_count_1\ and \UsTimer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\UsPWM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \UsPWM:PWMUDB:dith_count_0\ and \UsPWM:PWMUDB:dith_count_1\)
	OR (not \UsPWM:PWMUDB:dith_count_1\ and \UsPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UsTimer:TimerUDB:timer_enable\' (cost = 2):
\UsTimer:TimerUDB:timer_enable\ <= ((\UsTimer:TimerUDB:control_7\ and \UsTimer:TimerUDB:control_4\ and \UsTimer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Virtual signal \UsTimer:TimerUDB:capt_fifo_load\ with ( cost: 133 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\UsTimer:TimerUDB:capt_fifo_load\ <= ((not Net_126 and \UsTimer:TimerUDB:control_7\ and \UsTimer:TimerUDB:control_4\ and \UsTimer:TimerUDB:capture_last\ and \UsTimer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 38 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UsPWM:PWMUDB:final_capture\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UsPWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \UsPWM:PWMUDB:final_capture\[594] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[855] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[865] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[875] = zero[2]
Removing Lhs of wire \UsPWM:PWMUDB:runmode_enable\\D\[919] = \UsPWM:PWMUDB:control_7\[516]
Removing Lhs of wire \UsPWM:PWMUDB:final_kill_reg\\D\[927] = zero[2]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\chickybot.cyprj" -dcpsoc3 chickybot.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.718ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.6175, Family: PSoC3, Started at: Tuesday, 15 September 2015 08:56:20
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Dropbox\Uni Docs\y4s2\ECE3091 - Engineering Design\PSoc Creator\eng_design_2015\ECE3091-chickybot\chickybot.cydsn\chickybot.cyprj -d CY8C5488AXI-LP120 chickybot.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UsPWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \UsPWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \UsPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UsPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UsPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UsPWM:PWMUDB:trig_last\ from registered to combinatorial
Assigning clock Camera_I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ClockCamera'. Fanout=1, Signal=Net_52
    Digital Clock 1: Automatic-assigning  clock 'ClockCsBtns'. Fanout=1, Signal=Net_21
    Digital Clock 2: Automatic-assigning  clock 'ClockUsPWM'. Fanout=1, Signal=Net_217
    Digital Clock 3: Automatic-assigning  clock 'ClockLcdBacklight'. Fanout=1, Signal=Net_45
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Camera:Async:udbclkenable\: with output requested to be asynchronous
        ClockIn: \Camera:PCLK(0)\:iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: \Camera:PCLK(0)\:iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \UsPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockUsPWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockUsPWM, EnableOut: Constant 1
    UDB Clk/Enable \UsTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UsTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \CsBtns:PWM:PWMHW\:timercell.tc
        Effective Clock: \CsBtns:PWM:PWMHW\:timercell.tc
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UsTimer:TimerUDB:trig_last\, Duplicate of \UsTimer:TimerUDB:capture_last\ 
    MacroCell: Name=\UsTimer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_126
        );
        Output = \UsTimer:TimerUDB:trig_last\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LcdDB4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LcdDB4(0)__PA ,
            input => Net_41 ,
            pad => LcdDB4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LcdDB5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LcdDB5(0)__PA ,
            input => Net_42 ,
            pad => LcdDB5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LcdDB6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LcdDB6(0)__PA ,
            input => Net_43 ,
            pad => LcdDB6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LcdDB7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LcdDB7(0)__PA ,
            input => Net_44 ,
            pad => LcdDB7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LcdE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LcdE(0)__PA ,
            input => Net_40 ,
            pad => LcdE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LcdRS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LcdRS(0)__PA ,
            input => Net_39 ,
            pad => LcdRS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LcdV0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LcdV0(0)__PA ,
            input => Net_45_local ,
            pad => LcdV0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LedBlue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LedBlue(0)__PA ,
            pad => LedBlue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LedGreen(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LedGreen(0)__PA ,
            pad => LedGreen(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LedRed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LedRed(0)__PA ,
            pad => LedRed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LedYellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LedYellow(0)__PA ,
            pad => LedYellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWDN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWDN(0)__PA ,
            pad => PWDN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RESET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RESET(0)__PA ,
            pad => RESET(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UsEcho(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UsEcho(0)__PA ,
            fb => Net_126 ,
            pad => UsEcho(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UsOutput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UsOutput(0)__PA ,
            input => Net_140 ,
            pad => UsOutput(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UsTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UsTC(0)__PA ,
            input => Net_146 ,
            pad => UsTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UsTrig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UsTrig(0)__PA ,
            input => Net_657 ,
            pad => UsTrig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Camera:D(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(0)\__PA ,
            fb => \Camera:Net_38_0\ ,
            pad => \Camera:D(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(1)\__PA ,
            fb => \Camera:Net_38_1\ ,
            pad => \Camera:D(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(2)\__PA ,
            fb => \Camera:Net_38_2\ ,
            pad => \Camera:D(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(3)\__PA ,
            fb => \Camera:Net_38_3\ ,
            pad => \Camera:D(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(4)\__PA ,
            fb => \Camera:Net_38_4\ ,
            pad => \Camera:D(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(5)\__PA ,
            fb => \Camera:Net_38_5\ ,
            pad => \Camera:D(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(6)\__PA ,
            fb => \Camera:Net_38_6\ ,
            pad => \Camera:D(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(7)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(7)\__PA ,
            fb => \Camera:Net_38_7\ ,
            pad => \Camera:D(7)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:HREF(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:HREF(0)\__PA ,
            fb => \Camera:Net_37\ ,
            pad => \Camera:HREF(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:PCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:PCLK(0)\__PA ,
            fb => \Camera:Net_42\ ,
            pad => \Camera:PCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:SIOC(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:SIOC(0)\__PA ,
            fb => \Camera:I2C:Net_1109_0\ ,
            input => \Camera:I2C:Net_643_0\ ,
            pad => \Camera:SIOC(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:SIOD(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:SIOD(0)\__PA ,
            fb => \Camera:I2C:Net_1109_1\ ,
            input => \Camera:I2C:sda_x_wire\ ,
            pad => \Camera:SIOD(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:VSYNC(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:VSYNC(0)\__PA ,
            pad => \Camera:VSYNC(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:XCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:XCLK(0)\__PA ,
            input => Net_52_local ,
            pad => \Camera:XCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CsBtns:Button(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CsBtns:Button(0)\__PA ,
            input => \CsBtns:Net_329\ ,
            fb => \CsBtns:Net_76_0\ ,
            pad => \CsBtns:Button(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CsBtns:Button(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CsBtns:Button(1)\__PA ,
            input => \CsBtns:Net_329\ ,
            fb => \CsBtns:Net_76_1\ ,
            pad => \CsBtns:Button(1)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_140, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_126 * \UsTimer:TimerUDB:control_7\ * 
              \UsTimer:TimerUDB:control_4\ * \UsTimer:TimerUDB:capture_last\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = Net_140 (fanout=1)

    MacroCell: Name=Net_146, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsTimer:TimerUDB:control_7\ * \UsTimer:TimerUDB:control_4\ * 
              \UsTimer:TimerUDB:per_zero\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = Net_146 (fanout=1)

    MacroCell: Name=Net_22, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CsBtns:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CsBtns:Net_76_0\
        );
        Output = Net_22 (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CsBtns:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CsBtns:Net_76_1\
        );
        Output = Net_23 (fanout=1)

    MacroCell: Name=Net_657, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_217) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsPWM:PWMUDB:runmode_enable\ * \UsPWM:PWMUDB:cmp1_less\
        );
        Output = Net_657 (fanout=1)

    MacroCell: Name=\UsPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_217) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsPWM:PWMUDB:cmp1_less\
        );
        Output = \UsPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\UsPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_217) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsPWM:PWMUDB:control_7\
        );
        Output = \UsPWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\UsPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_217) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UsPWM:PWMUDB:prevCompare1\ * \UsPWM:PWMUDB:cmp1_less\
        );
        Output = \UsPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\UsPWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsPWM:PWMUDB:runmode_enable\ * \UsPWM:PWMUDB:tc_i\
        );
        Output = \UsPWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UsTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_126 * \UsTimer:TimerUDB:control_7\ * 
              \UsTimer:TimerUDB:control_4\ * \UsTimer:TimerUDB:capture_last\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = \UsTimer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UsTimer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UsTimer:TimerUDB:control_1\ * !\UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              !\UsTimer:TimerUDB:int_capt_count_1\ * 
              !\UsTimer:TimerUDB:int_capt_count_0\
            + !\UsTimer:TimerUDB:control_1\ * \UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              !\UsTimer:TimerUDB:int_capt_count_1\ * 
              \UsTimer:TimerUDB:int_capt_count_0\
            + \UsTimer:TimerUDB:control_1\ * !\UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_1\ * 
              !\UsTimer:TimerUDB:int_capt_count_0\
            + \UsTimer:TimerUDB:control_1\ * \UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_1\ * 
              \UsTimer:TimerUDB:int_capt_count_0\
        );
        Output = \UsTimer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\UsTimer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_126
        );
        Output = \UsTimer:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\UsTimer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\UsTimer:TimerUDB:control_1\ * !\UsTimer:TimerUDB:control_0\ * 
              !\UsTimer:TimerUDB:int_capt_count_1\ * 
              !\UsTimer:TimerUDB:int_capt_count_0\
            + \UsTimer:TimerUDB:control_1\ * !\UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:int_capt_count_1\ * 
              !\UsTimer:TimerUDB:int_capt_count_0\
            + !\UsTimer:TimerUDB:capt_fifo_load\
        );
        Output = \UsTimer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\UsTimer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UsTimer:TimerUDB:control_1\ * !\UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_1\
            + \UsTimer:TimerUDB:control_1\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_0\
            + !\UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_0\
            + \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_1\ * 
              \UsTimer:TimerUDB:int_capt_count_0\
        );
        Output = \UsTimer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\UsTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsTimer:TimerUDB:control_7\ * \UsTimer:TimerUDB:control_4\ * 
              \UsTimer:TimerUDB:per_zero\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = \UsTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\UsTimer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_126 * \UsTimer:TimerUDB:control_7\ * 
              \UsTimer:TimerUDB:control_4\ * \UsTimer:TimerUDB:capture_last\
            + \UsTimer:TimerUDB:control_7\ * \UsTimer:TimerUDB:control_4\ * 
              \UsTimer:TimerUDB:trig_fall_detected\
        );
        Output = \UsTimer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\UsTimer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsTimer:TimerUDB:control_7\ * \UsTimer:TimerUDB:control_4\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = \UsTimer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\UsTimer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_126 * \UsTimer:TimerUDB:control_7\ * 
              \UsTimer:TimerUDB:control_4\ * !\UsTimer:TimerUDB:capture_last\
            + \UsTimer:TimerUDB:control_7\ * \UsTimer:TimerUDB:control_4\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = \UsTimer:TimerUDB:trig_rise_detected\ (fanout=6)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Camera:FIFO:dp\
        PORT MAP (
            clock => \Camera:Net_42\ ,
            f0_load => \Camera:Net_37\ ,
            f0_bus_stat_comb => \Camera:Net_39\ ,
            p_in_7 => \Camera:Net_38_7\ ,
            p_in_6 => \Camera:Net_38_6\ ,
            p_in_5 => \Camera:Net_38_5\ ,
            p_in_4 => \Camera:Net_38_4\ ,
            p_in_3 => \Camera:Net_38_3\ ,
            p_in_2 => \Camera:Net_38_2\ ,
            p_in_1 => \Camera:Net_38_1\ ,
            p_in_0 => \Camera:Net_38_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UsPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_217 ,
            cs_addr_2 => \UsPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \UsPWM:PWMUDB:runmode_enable\ ,
            chain_out => \UsPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \UsPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\UsPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_217 ,
            cs_addr_2 => \UsPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \UsPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \UsPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \UsPWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \UsPWM:PWMUDB:status_3\ ,
            chain_in => \UsPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \UsPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UsTimer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \UsTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \UsTimer:TimerUDB:per_zero\ ,
            f0_load => \UsTimer:TimerUDB:capt_fifo_load\ ,
            chain_out => \UsTimer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \UsTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\UsTimer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \UsTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \UsTimer:TimerUDB:per_zero\ ,
            f0_load => \UsTimer:TimerUDB:capt_fifo_load\ ,
            chain_in => \UsTimer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \UsTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \UsTimer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \UsTimer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\UsTimer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \UsTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \UsTimer:TimerUDB:per_zero\ ,
            f0_load => \UsTimer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \UsTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \UsTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \UsTimer:TimerUDB:status_2\ ,
            chain_in => \UsTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \UsTimer:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UsPWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_217 ,
            status_3 => \UsPWM:PWMUDB:status_3\ ,
            status_2 => \UsPWM:PWMUDB:status_2\ ,
            status_0 => \UsPWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UsTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \UsTimer:TimerUDB:status_3\ ,
            status_2 => \UsTimer:TimerUDB:status_2\ ,
            status_1 => \UsTimer:TimerUDB:capt_int_temp\ ,
            status_0 => \UsTimer:TimerUDB:status_tc\ ,
            interrupt => Net_138 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Lcd:Cntl_Port:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Lcd:Cntl_Port:control_7\ ,
            control_6 => \Lcd:Cntl_Port:control_6\ ,
            control_5 => Net_39 ,
            control_4 => Net_40 ,
            control_3 => Net_44 ,
            control_2 => Net_43 ,
            control_1 => Net_42 ,
            control_0 => Net_41 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\UsPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_217 ,
            control_7 => \UsPWM:PWMUDB:control_7\ ,
            control_6 => \UsPWM:PWMUDB:control_6\ ,
            control_5 => \UsPWM:PWMUDB:control_5\ ,
            control_4 => \UsPWM:PWMUDB:control_4\ ,
            control_3 => \UsPWM:PWMUDB:control_3\ ,
            control_2 => \UsPWM:PWMUDB:control_2\ ,
            control_1 => \UsPWM:PWMUDB:control_1\ ,
            control_0 => \UsPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \UsTimer:TimerUDB:control_7\ ,
            control_6 => \UsTimer:TimerUDB:control_6\ ,
            control_5 => \UsTimer:TimerUDB:control_5\ ,
            control_4 => \UsTimer:TimerUDB:control_4\ ,
            control_3 => \UsTimer:TimerUDB:control_3\ ,
            control_2 => \UsTimer:TimerUDB:control_2\ ,
            control_1 => \UsTimer:TimerUDB:control_1\ ,
            control_0 => \UsTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Camera:DMA\
        PORT MAP (
            dmareq => \Camera:Net_39\ ,
            termin => zero ,
            termout => \Camera:Net_41\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =IsrBtn0Pressed
        PORT MAP (
            interrupt => Net_22 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =IsrBtn1Pressed
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =IsrUsTimer
        PORT MAP (
            interrupt => Net_138 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Camera:I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    4 :    4 :    8 :  50.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   33 :   39 :   72 :  45.83%
UDB Macrocells                :   19 :  173 :  192 :   9.90%
UDB Unique Pterms             :   25 :  359 :  384 :   6.51%
UDB Total Pterms              :   28 :      :      : 
UDB Datapath Cells            :    6 :   18 :   24 :  25.00%
UDB Status Cells              :    3 :   21 :   24 :  12.50%
            StatusI Registers :    2 
         Datapath Parallel In :    1 
UDB Control Cells             :    3 :   21 :   24 :  12.50%
            Control Registers :    3 
DMA Channels                  :    1 :   23 :   24 :   4.17%
Interrupts                    :    4 :   28 :   32 :  12.50%
VIDAC Fixed Blocks            :    0 :    2 :    2 :   0.00%
SC Fixed Blocks               :    0 :    2 :    2 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.765ms
Tech mapping phase: Elapsed time ==> 0s.953ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(4)][IoId=(0)] : LcdDB4(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : LcdDB5(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LcdDB6(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LcdDB7(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : LcdE(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : LcdRS(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : LcdV0(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LedBlue(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LedGreen(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : LedRed(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LedYellow(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PWDN(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RESET(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : UsEcho(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : UsOutput(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : UsTC(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : UsTrig(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : \Camera:D(0)\ (fixed)
IO_5@[IOP=(4)][IoId=(5)] : \Camera:D(1)\ (fixed)
IO_4@[IOP=(4)][IoId=(4)] : \Camera:D(2)\ (fixed)
IO_6@[IOP=(4)][IoId=(6)] : \Camera:D(3)\ (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \Camera:D(4)\ (fixed)
IO_2@[IOP=(6)][IoId=(2)] : \Camera:D(5)\ (fixed)
IO_3@[IOP=(6)][IoId=(3)] : \Camera:D(6)\ (fixed)
IO_5@[IOP=(15)][IoId=(5)] : \Camera:D(7)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \Camera:HREF(0)\ (fixed)
IO_1@[IOP=(6)][IoId=(1)] : \Camera:PCLK(0)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \Camera:SIOC(0)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \Camera:SIOD(0)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \Camera:VSYNC(0)\ (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \Camera:XCLK(0)\ (fixed)
IO_7@[IOP=(5)][IoId=(7)] : \CsBtns:Button(0)\ (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \CsBtns:Button(1)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.660ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :   34 :   48 :  29.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.07
                   Pterms :            2.00
               Macrocells :            1.36
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 471, final cost is 471 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       4.56 :       2.11
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_22, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CsBtns:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CsBtns:Net_76_0\
        );
        Output = Net_22 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UsPWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsPWM:PWMUDB:runmode_enable\ * \UsPWM:PWMUDB:tc_i\
        );
        Output = \UsPWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UsPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_217) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UsPWM:PWMUDB:prevCompare1\ * \UsPWM:PWMUDB:cmp1_less\
        );
        Output = \UsPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UsPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_217 ,
        cs_addr_2 => \UsPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \UsPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \UsPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \UsPWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \UsPWM:PWMUDB:status_3\ ,
        chain_in => \UsPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \UsPWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UsPWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_217 ,
        status_3 => \UsPWM:PWMUDB:status_3\ ,
        status_2 => \UsPWM:PWMUDB:status_2\ ,
        status_0 => \UsPWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CsBtns:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CsBtns:Net_76_1\
        );
        Output = Net_23 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UsPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_217) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsPWM:PWMUDB:control_7\
        );
        Output = \UsPWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UsPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_217) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsPWM:PWMUDB:cmp1_less\
        );
        Output = \UsPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_657, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_217) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsPWM:PWMUDB:runmode_enable\ * \UsPWM:PWMUDB:cmp1_less\
        );
        Output = Net_657 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UsPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_217 ,
        cs_addr_2 => \UsPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \UsPWM:PWMUDB:runmode_enable\ ,
        chain_out => \UsPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \UsPWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\UsPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_217 ,
        control_7 => \UsPWM:PWMUDB:control_7\ ,
        control_6 => \UsPWM:PWMUDB:control_6\ ,
        control_5 => \UsPWM:PWMUDB:control_5\ ,
        control_4 => \UsPWM:PWMUDB:control_4\ ,
        control_3 => \UsPWM:PWMUDB:control_3\ ,
        control_2 => \UsPWM:PWMUDB:control_2\ ,
        control_1 => \UsPWM:PWMUDB:control_1\ ,
        control_0 => \UsPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
datapathcell: Name =\Camera:FIFO:dp\
    PORT MAP (
        clock => \Camera:Net_42\ ,
        f0_load => \Camera:Net_37\ ,
        f0_bus_stat_comb => \Camera:Net_39\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_146, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsTimer:TimerUDB:control_7\ * \UsTimer:TimerUDB:control_4\ * 
              \UsTimer:TimerUDB:per_zero\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = Net_146 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_140, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_126 * \UsTimer:TimerUDB:control_7\ * 
              \UsTimer:TimerUDB:control_4\ * \UsTimer:TimerUDB:capture_last\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = Net_140 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UsTimer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \UsTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \UsTimer:TimerUDB:per_zero\ ,
        f0_load => \UsTimer:TimerUDB:capt_fifo_load\ ,
        chain_out => \UsTimer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \UsTimer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UsTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_126 * \UsTimer:TimerUDB:control_7\ * 
              \UsTimer:TimerUDB:control_4\ * \UsTimer:TimerUDB:capture_last\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = \UsTimer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UsTimer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_126 * \UsTimer:TimerUDB:control_7\ * 
              \UsTimer:TimerUDB:control_4\ * \UsTimer:TimerUDB:capture_last\
            + \UsTimer:TimerUDB:control_7\ * \UsTimer:TimerUDB:control_4\ * 
              \UsTimer:TimerUDB:trig_fall_detected\
        );
        Output = \UsTimer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UsTimer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\UsTimer:TimerUDB:control_1\ * !\UsTimer:TimerUDB:control_0\ * 
              !\UsTimer:TimerUDB:int_capt_count_1\ * 
              !\UsTimer:TimerUDB:int_capt_count_0\
            + \UsTimer:TimerUDB:control_1\ * !\UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:int_capt_count_1\ * 
              !\UsTimer:TimerUDB:int_capt_count_0\
            + !\UsTimer:TimerUDB:capt_fifo_load\
        );
        Output = \UsTimer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UsTimer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsTimer:TimerUDB:control_7\ * \UsTimer:TimerUDB:control_4\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = \UsTimer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UsTimer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_126 * \UsTimer:TimerUDB:control_7\ * 
              \UsTimer:TimerUDB:control_4\ * !\UsTimer:TimerUDB:capture_last\
            + \UsTimer:TimerUDB:control_7\ * \UsTimer:TimerUDB:control_4\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = \UsTimer:TimerUDB:trig_rise_detected\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UsTimer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UsTimer:TimerUDB:control_1\ * !\UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_1\
            + \UsTimer:TimerUDB:control_1\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_0\
            + !\UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_0\
            + \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_1\ * 
              \UsTimer:TimerUDB:int_capt_count_0\
        );
        Output = \UsTimer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UsTimer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \UsTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \UsTimer:TimerUDB:per_zero\ ,
        f0_load => \UsTimer:TimerUDB:capt_fifo_load\ ,
        chain_in => \UsTimer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \UsTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \UsTimer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \UsTimer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \UsTimer:TimerUDB:control_7\ ,
        control_6 => \UsTimer:TimerUDB:control_6\ ,
        control_5 => \UsTimer:TimerUDB:control_5\ ,
        control_4 => \UsTimer:TimerUDB:control_4\ ,
        control_3 => \UsTimer:TimerUDB:control_3\ ,
        control_2 => \UsTimer:TimerUDB:control_2\ ,
        control_1 => \UsTimer:TimerUDB:control_1\ ,
        control_0 => \UsTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UsTimer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UsTimer:TimerUDB:control_1\ * !\UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              !\UsTimer:TimerUDB:int_capt_count_1\ * 
              !\UsTimer:TimerUDB:int_capt_count_0\
            + !\UsTimer:TimerUDB:control_1\ * \UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              !\UsTimer:TimerUDB:int_capt_count_1\ * 
              \UsTimer:TimerUDB:int_capt_count_0\
            + \UsTimer:TimerUDB:control_1\ * !\UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_1\ * 
              !\UsTimer:TimerUDB:int_capt_count_0\
            + \UsTimer:TimerUDB:control_1\ * \UsTimer:TimerUDB:control_0\ * 
              \UsTimer:TimerUDB:capt_fifo_load\ * 
              \UsTimer:TimerUDB:int_capt_count_1\ * 
              \UsTimer:TimerUDB:int_capt_count_0\
        );
        Output = \UsTimer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UsTimer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_126
        );
        Output = \UsTimer:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UsTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UsTimer:TimerUDB:control_7\ * \UsTimer:TimerUDB:control_4\ * 
              \UsTimer:TimerUDB:per_zero\ * 
              \UsTimer:TimerUDB:trig_rise_detected\
        );
        Output = \UsTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UsTimer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \UsTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \UsTimer:TimerUDB:per_zero\ ,
        f0_load => \UsTimer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \UsTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \UsTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \UsTimer:TimerUDB:status_2\ ,
        chain_in => \UsTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \UsTimer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\UsTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \UsTimer:TimerUDB:status_3\ ,
        status_2 => \UsTimer:TimerUDB:status_2\ ,
        status_1 => \UsTimer:TimerUDB:capt_int_temp\ ,
        status_0 => \UsTimer:TimerUDB:status_tc\ ,
        interrupt => Net_138 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Lcd:Cntl_Port:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Lcd:Cntl_Port:control_7\ ,
        control_6 => \Lcd:Cntl_Port:control_6\ ,
        control_5 => Net_39 ,
        control_4 => Net_40 ,
        control_3 => Net_44 ,
        control_2 => Net_43 ,
        control_1 => Net_42 ,
        control_0 => Net_41 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =IsrBtn0Pressed
        PORT MAP (
            interrupt => Net_22 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =IsrBtn1Pressed
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =IsrUsTimer
        PORT MAP (
            interrupt => Net_138 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\Camera:I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\Camera:DMA\
        PORT MAP (
            dmareq => \Camera:Net_39\ ,
            termin => zero ,
            termout => \Camera:Net_41\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = LcdDB6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LcdDB6(0)__PA ,
        input => Net_43 ,
        pad => LcdDB6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LcdDB7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LcdDB7(0)__PA ,
        input => Net_44 ,
        pad => LcdDB7(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Camera:HREF(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:HREF(0)\__PA ,
        fb => \Camera:Net_37\ ,
        pad => \Camera:HREF(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWDN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWDN(0)__PA ,
        pad => PWDN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \Camera:VSYNC(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:VSYNC(0)\__PA ,
        pad => \Camera:VSYNC(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RESET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RESET(0)__PA ,
        pad => RESET(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Camera:SIOC(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:SIOC(0)\__PA ,
        fb => \Camera:I2C:Net_1109_0\ ,
        input => \Camera:I2C:Net_643_0\ ,
        pad => \Camera:SIOC(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Camera:SIOD(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:SIOD(0)\__PA ,
        fb => \Camera:I2C:Net_1109_1\ ,
        input => \Camera:I2C:sda_x_wire\ ,
        pad => \Camera:SIOD(0)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = LcdDB4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LcdDB4(0)__PA ,
        input => Net_41 ,
        pad => LcdDB4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LcdDB5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LcdDB5(0)__PA ,
        input => Net_42 ,
        pad => LcdDB5(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Camera:D(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(2)\__PA ,
        fb => \Camera:Net_38_2\ ,
        pad => \Camera:D(2)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Camera:D(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(1)\__PA ,
        fb => \Camera:Net_38_1\ ,
        pad => \Camera:D(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \Camera:D(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(3)\__PA ,
        fb => \Camera:Net_38_3\ ,
        pad => \Camera:D(3)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Camera:D(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(0)\__PA ,
        fb => \Camera:Net_38_0\ ,
        pad => \Camera:D(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = UsOutput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UsOutput(0)__PA ,
        input => Net_140 ,
        pad => UsOutput(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = UsTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UsTC(0)__PA ,
        input => Net_146 ,
        pad => UsTC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LedGreen(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LedGreen(0)__PA ,
        pad => LedGreen(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LedBlue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LedBlue(0)__PA ,
        pad => LedBlue(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LedYellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LedYellow(0)__PA ,
        pad => LedYellow(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CsBtns:Button(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CsBtns:Button(0)\__PA ,
        input => \CsBtns:Net_329\ ,
        fb => \CsBtns:Net_76_0\ ,
        pad => \CsBtns:Button(0)_PAD\ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Camera:D(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(4)\__PA ,
        fb => \Camera:Net_38_4\ ,
        pad => \Camera:D(4)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Camera:PCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:PCLK(0)\__PA ,
        fb => \Camera:Net_42\ ,
        pad => \Camera:PCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \Camera:D(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(5)\__PA ,
        fb => \Camera:Net_38_5\ ,
        pad => \Camera:D(5)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \Camera:D(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(6)\__PA ,
        fb => \Camera:Net_38_6\ ,
        pad => \Camera:D(6)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CsBtns:Button(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CsBtns:Button(1)\__PA ,
        input => \CsBtns:Net_329\ ,
        fb => \CsBtns:Net_76_1\ ,
        pad => \CsBtns:Button(1)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = UsEcho(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UsEcho(0)__PA ,
        fb => Net_126 ,
        pad => UsEcho(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = UsTrig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UsTrig(0)__PA ,
        input => Net_657 ,
        pad => UsTrig(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LcdE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LcdE(0)__PA ,
        input => Net_40 ,
        pad => LcdE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LcdV0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LcdV0(0)__PA ,
        input => Net_45_local ,
        pad => LcdV0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LedRed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LedRed(0)__PA ,
        pad => LedRed(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=3]: 
Pin : Name = LcdRS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LcdRS(0)__PA ,
        input => Net_39 ,
        pad => LcdRS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Camera:XCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:XCLK(0)\__PA ,
        input => Net_52_local ,
        pad => \Camera:XCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Camera:D(7)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(7)\__PA ,
        fb => \Camera:Net_38_7\ ,
        pad => \Camera:D(7)_PAD\ );
    Properties:
    {
    }

CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_52 ,
            dclk_0 => Net_52_local ,
            dclk_glb_1 => Net_21 ,
            dclk_1 => Net_21_local ,
            dclk_glb_2 => Net_217 ,
            dclk_2 => Net_217_local ,
            dclk_glb_3 => Net_45 ,
            dclk_3 => Net_45_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\Camera:I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \Camera:I2C:Net_1109_0\ ,
            sda_in => \Camera:I2C:Net_1109_1\ ,
            scl_out => \Camera:I2C:Net_643_0\ ,
            sda_out => \Camera:I2C:sda_x_wire\ ,
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\CsBtns:PWM:PWMHW\
        PORT MAP (
            clock => Net_21 ,
            enable => __ONE__ ,
            tc => \CsBtns:Net_226\ ,
            cmp => \CsBtns:Net_329\ ,
            irq => \CsBtns:PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   0 |   6 |     * |      NONE |         CMOS_OUT |          LcdDB6(0) | In(Net_43)
     |   7 |     * |      NONE |         CMOS_OUT |          LcdDB7(0) | In(Net_44)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |   \Camera:HREF(0)\ | FB(\Camera:Net_37\)
     |   1 |     * |      NONE |         CMOS_OUT |            PWDN(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |  \Camera:VSYNC(0)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |           RESET(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |   \Camera:SIOC(0)\ | FB(\Camera:I2C:Net_1109_0\), In(\Camera:I2C:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |   \Camera:SIOD(0)\ | FB(\Camera:I2C:Net_1109_1\), In(\Camera:I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |          LcdDB4(0) | In(Net_41)
     |   1 |     * |      NONE |         CMOS_OUT |          LcdDB5(0) | In(Net_42)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(2)\ | FB(\Camera:Net_38_2\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(1)\ | FB(\Camera:Net_38_1\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(3)\ | FB(\Camera:Net_38_3\)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(0)\ | FB(\Camera:Net_38_0\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |        UsOutput(0) | In(Net_140)
     |   1 |     * |      NONE |         CMOS_OUT |            UsTC(0) | In(Net_146)
     |   4 |     * |      NONE |         CMOS_OUT |        LedGreen(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         LedBlue(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |       LedYellow(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN | \CsBtns:Button(0)\ | FB(\CsBtns:Net_76_0\), In(\CsBtns:Net_329\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(4)\ | FB(\Camera:Net_38_4\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |   \Camera:PCLK(0)\ | FB(\Camera:Net_42\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(5)\ | FB(\Camera:Net_38_5\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(6)\ | FB(\Camera:Net_38_6\)
     |   4 |     * |      NONE |    RES_PULL_DOWN | \CsBtns:Button(1)\ | FB(\CsBtns:Net_76_1\), In(\CsBtns:Net_329\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |          UsEcho(0) | FB(Net_126)
     |   1 |     * |      NONE |         CMOS_OUT |          UsTrig(0) | In(Net_657)
     |   2 |     * |      NONE |         CMOS_OUT |            LcdE(0) | In(Net_40)
     |   3 |     * |      NONE |         CMOS_OUT |           LcdV0(0) | In(Net_45_local)
     |   7 |     * |      NONE |         CMOS_OUT |          LedRed(0) | 
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
  15 |   3 |     * |      NONE |         CMOS_OUT |           LcdRS(0) | In(Net_39)
     |   4 |     * |      NONE |         CMOS_OUT |   \Camera:XCLK(0)\ | In(Net_52_local)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(7)\ | FB(\Camera:Net_38_7\)
---------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 2s.487ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.332ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.844ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.150ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in chickybot_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.657ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.426ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.761ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.841ms
API generation phase: Elapsed time ==> 3s.082ms
Dependency generation phase: Elapsed time ==> 0s.025ms
Cleanup phase: Elapsed time ==> 0s.004ms
