{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-53-gf17caa23)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.1-24.10"
      },
      "ports": {
        "display": {
          "direction": "output",
          "bits": [ 9089, 9087, 9085, 9083, 9081, 9079, 9077 ]
        },
        "digit_select": {
          "direction": "output",
          "bits": [ 8220, 8217, 8214, 8211 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7315 ]
        },
        "bus_viewer_out": {
          "direction": "output",
          "bits": [ 7351, 7347, 7343, 7339, 7335, 7331, 7327, 7322 ]
        }
      },
      "cells": {
        "cpu0.alu_DFFE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9150 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y24/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9148 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7744 ],
            "CIN": [ 9147 ],
            "COUT": [  ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9146 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7782 ],
            "CIN": [ 9145 ],
            "COUT": [  ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9144 ]
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y25/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9142 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y25/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y25/ALU2"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8065 ],
            "CIN": [ 9140 ],
            "COUT": [  ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y25/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9139 ]
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y25/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9137 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8195 ],
            "CIN": [ 9135 ],
            "COUT": [  ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9134 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9133 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y23/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9131 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y22/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8344 ],
            "CIN": [ 9130 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9129 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y22/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8404 ],
            "CIN": [ 9128 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9127 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y25/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y25/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9125 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y26/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9124 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9122 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9121 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9119 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y26/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9118 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y25/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y25/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9116 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y26/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9115 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9113 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y24/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8391 ],
            "CIN": [ 9112 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y24/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9104 ],
            "COUT": [ 9111 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 9104 ]
          }
        },
        "display_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9089 ],
            "I": [ 9048 ]
          }
        },
        "display_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9105 ],
            "BOTTOM_IO_PORT_A": [ 9105 ],
            "O": [ 9087 ],
            "I": [ 9044 ]
          }
        },
        "display_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9085 ],
            "I": [ 9040 ]
          }
        },
        "display_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y12/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9083 ],
            "I": [ 9036 ]
          }
        },
        "display_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9081 ],
            "I": [ 9032 ]
          }
        },
        "display_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9079 ],
            "I": [ 9028 ]
          }
        },
        "display_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y23/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9077 ],
            "I": [ 9025 ]
          }
        },
        "disp.led_counter_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y21/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9013 ],
            "I0": [ 8354 ],
            "F": [ 8695 ]
          }
        },
        "disp.led_counter_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y19/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9013 ],
            "I0": [ 8354 ],
            "F": [ 9054 ]
          }
        },
        "disp.led_counter_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y19/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9013 ],
            "I0": [ 8354 ],
            "F": [ 9053 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8232 ],
            "I2": [ 8322 ],
            "I1": [ 8317 ],
            "I0": [ 8312 ],
            "F": [ 9069 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8307 ],
            "I2": [ 8301 ],
            "I1": [ 8295 ],
            "I0": [ 8289 ],
            "F": [ 9068 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9067 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9069 ],
            "O": [ 9065 ],
            "I1": [ 9068 ],
            "I0": [ 9067 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9065 ],
            "I2": [ 8283 ],
            "I1": [ 8229 ],
            "I0": [ 8224 ],
            "F": [ 9061 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8253 ],
            "I2": [ 8248 ],
            "I1": [ 8243 ],
            "I0": [ 8238 ],
            "F": [ 9060 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8272 ],
            "I2": [ 8268 ],
            "I1": [ 8263 ],
            "I0": [ 8258 ],
            "F": [ 9059 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9061 ],
            "I1": [ 9060 ],
            "I0": [ 9059 ],
            "F": [ 8225 ]
          }
        },
        "disp.led_counter_DFFRE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y19/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9013 ],
            "F": [ 9056 ]
          }
        },
        "disp.led_counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9054 ],
            "Q": [ 9013 ],
            "D": [ 9056 ],
            "CLK": [ 7506 ],
            "CE": [ 8225 ]
          }
        },
        "disp.led_counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y19/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9054 ],
            "Q": [ 8354 ],
            "D": [ 9053 ],
            "CLK": [ 7506 ],
            "CE": [ 8225 ]
          }
        },
        "disp.display_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y21/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8363 ],
            "I2": [ 8348 ],
            "I1": [ 8331 ],
            "I0": [ 8328 ],
            "F": [ 9024 ]
          }
        },
        "disp.display_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y16/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8348 ],
            "I1": [ 8331 ],
            "I0": [ 8328 ],
            "F": [ 9023 ]
          }
        },
        "disp.display_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y7/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8363 ],
            "I2": [ 8348 ],
            "I1": [ 8331 ],
            "I0": [ 8328 ],
            "F": [ 9047 ]
          }
        },
        "disp.display_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y7/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9048 ],
            "D": [ 9047 ],
            "CLK": [ 7506 ],
            "CE": [ 9023 ]
          }
        },
        "disp.display_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8363 ],
            "I2": [ 8348 ],
            "I1": [ 8331 ],
            "I0": [ 8328 ],
            "F": [ 9043 ]
          }
        },
        "disp.display_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9044 ],
            "D": [ 9043 ],
            "CLK": [ 7506 ],
            "CE": [ 9023 ]
          }
        },
        "disp.display_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y13/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8363 ],
            "I2": [ 8348 ],
            "I1": [ 8331 ],
            "I0": [ 8328 ],
            "F": [ 9039 ]
          }
        },
        "disp.display_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y13/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9040 ],
            "D": [ 9039 ],
            "CLK": [ 7506 ],
            "CE": [ 9023 ]
          }
        },
        "disp.display_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y12/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8363 ],
            "I2": [ 8348 ],
            "I1": [ 8331 ],
            "I0": [ 8328 ],
            "F": [ 9035 ]
          }
        },
        "disp.display_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y12/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9036 ],
            "D": [ 9035 ],
            "CLK": [ 7506 ],
            "CE": [ 9023 ]
          }
        },
        "disp.display_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y7/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8363 ],
            "I2": [ 8348 ],
            "I1": [ 8331 ],
            "I0": [ 8328 ],
            "F": [ 9031 ]
          }
        },
        "disp.display_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y7/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9032 ],
            "D": [ 9031 ],
            "CLK": [ 7506 ],
            "CE": [ 9023 ]
          }
        },
        "disp.display_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8363 ],
            "I2": [ 8348 ],
            "I1": [ 8331 ],
            "I0": [ 8328 ],
            "F": [ 9027 ]
          }
        },
        "disp.display_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9028 ],
            "D": [ 9027 ],
            "CLK": [ 7506 ],
            "CE": [ 9023 ]
          }
        },
        "disp.display_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9025 ],
            "D": [ 9024 ],
            "CLK": [ 7506 ],
            "CE": [ 9023 ]
          }
        },
        "disp.digit_select_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y10/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9013 ],
            "I0": [ 8354 ],
            "F": [ 9020 ]
          }
        },
        "disp.digit_select_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8219 ],
            "D": [ 9020 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_select_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y7/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8216 ],
            "D": [ 9013 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_select_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y13/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8213 ],
            "D": [ 8354 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8574 ],
            "I1": [ 8354 ],
            "I0": [ 8007 ],
            "F": [ 8358 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y24/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8829 ],
            "I1": [ 8827 ],
            "I0": [ 7999 ],
            "F": [ 8396 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y26/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8334 ],
            "I1": [ 8790 ],
            "I0": [ 8789 ],
            "F": [ 8394 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y21/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9013 ],
            "I0": [ 8354 ],
            "F": [ 8395 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y24/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 9011 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 9112 ],
            "CIN": [ 9008 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y24/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 9009 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 9008 ],
            "CIN": [ 9005 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y24/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 9006 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 9005 ],
            "CIN": [ 9002 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y24/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 9003 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 9002 ],
            "CIN": [ 8999 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y24/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 9000 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8999 ],
            "CIN": [ 8996 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y24/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8997 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8996 ],
            "CIN": [ 8993 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y24/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8994 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8993 ],
            "CIN": [ 8990 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y24/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8991 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8990 ],
            "CIN": [ 8987 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y24/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8988 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8987 ],
            "CIN": [ 8984 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y24/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8985 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8984 ],
            "CIN": [ 8981 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y24/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8982 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8981 ],
            "CIN": [ 8978 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y24/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8979 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8978 ],
            "CIN": [ 8975 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y24/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8976 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8975 ],
            "CIN": [ 8972 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y24/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8973 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8972 ],
            "CIN": [ 8969 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y24/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8970 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8969 ],
            "CIN": [ 8966 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y24/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8967 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8966 ],
            "CIN": [ 8963 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y24/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8964 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8963 ],
            "CIN": [ 8960 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y24/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8961 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8960 ],
            "CIN": [ 8957 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y24/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8958 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8957 ],
            "CIN": [ 8954 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y24/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8955 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8954 ],
            "CIN": [ 8951 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y24/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8952 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8951 ],
            "CIN": [ 8948 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y24/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8949 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8948 ],
            "CIN": [ 8945 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y24/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8946 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8945 ],
            "CIN": [ 8942 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y24/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8943 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8942 ],
            "CIN": [ 8915 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y26/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8334 ],
            "I1": [ 8786 ],
            "I0": [ 8785 ],
            "F": [ 8925 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y24/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8334 ],
            "I1": [ 7999 ],
            "I0": [ 8395 ],
            "F": [ 8932 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y24/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8938 ],
            "I3": [ 9105 ],
            "I1": [ 8012 ],
            "I0": [ 9105 ],
            "COUT": [ 8935 ],
            "CIN": [ 9111 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y24/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8936 ],
            "I3": [ 9105 ],
            "I1": [ 8007 ],
            "I0": [ 8395 ],
            "COUT": [ 8931 ],
            "CIN": [ 8935 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y24/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8933 ],
            "I3": [ 9105 ],
            "I1": [ 8932 ],
            "I0": [ 8695 ],
            "COUT": [ 8928 ],
            "CIN": [ 8931 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y24/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8929 ],
            "I3": [ 9105 ],
            "I1": [ 8394 ],
            "I0": [ 8395 ],
            "COUT": [ 8924 ],
            "CIN": [ 8928 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y24/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8926 ],
            "I3": [ 9105 ],
            "I1": [ 8925 ],
            "I0": [ 9105 ],
            "COUT": [ 8921 ],
            "CIN": [ 8924 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y24/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8922 ],
            "I3": [ 9105 ],
            "I1": [ 8829 ],
            "I0": [ 8695 ],
            "COUT": [ 8918 ],
            "CIN": [ 8921 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y24/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8919 ],
            "I3": [ 9105 ],
            "I1": [ 8827 ],
            "I0": [ 8695 ],
            "COUT": [ 8914 ],
            "CIN": [ 8918 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y24/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8916 ],
            "I3": [ 9105 ],
            "I1": [ 8912 ],
            "I0": [ 9105 ],
            "COUT": [ 8915 ],
            "CIN": [ 8914 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8334 ],
            "I0": [ 8881 ],
            "F": [ 8912 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8910 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8012 ],
            "COUT": [ 8907 ],
            "CIN": [ 9113 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8908 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8007 ],
            "COUT": [ 8904 ],
            "CIN": [ 8907 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8905 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7999 ],
            "COUT": [ 8901 ],
            "CIN": [ 8904 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8902 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7992 ],
            "COUT": [ 8898 ],
            "CIN": [ 8901 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8899 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7983 ],
            "COUT": [ 8895 ],
            "CIN": [ 8898 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8896 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7974 ],
            "COUT": [ 8892 ],
            "CIN": [ 8895 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8893 ],
            "I3": [ 9105 ],
            "I1": [ 8395 ],
            "I0": [ 7968 ],
            "COUT": [ 8889 ],
            "CIN": [ 8892 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8890 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 7964 ],
            "COUT": [ 8886 ],
            "CIN": [ 8889 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8887 ],
            "I3": [ 9105 ],
            "I1": [ 8395 ],
            "I0": [ 9105 ],
            "COUT": [ 8883 ],
            "CIN": [ 8886 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8881 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8884 ],
            "CIN": [ 8883 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8881 ],
            "F": [ 8773 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y25/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8379 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8879 ],
            "CIN": [ 8876 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y25/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8877 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 9105 ],
            "COUT": [ 8876 ],
            "CIN": [ 8832 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y24/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8687 ],
            "I1": [ 7968 ],
            "I0": [ 7974 ],
            "F": [ 8838 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y23/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8687 ],
            "I0": [ 7964 ],
            "F": [ 8862 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8687 ],
            "I0": [ 7974 ],
            "F": [ 8824 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y26/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8672 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8871 ],
            "CIN": [ 8868 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y26/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8869 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 9105 ],
            "COUT": [ 8868 ],
            "CIN": [ 8865 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y26/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8866 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 9105 ],
            "COUT": [ 8865 ],
            "CIN": [ 8861 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y26/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8863 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8862 ],
            "COUT": [ 8861 ],
            "CIN": [ 8841 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y26/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8859 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8012 ],
            "COUT": [ 8856 ],
            "CIN": [ 9115 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y26/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8857 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8007 ],
            "COUT": [ 8853 ],
            "CIN": [ 8856 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y26/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8854 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7999 ],
            "COUT": [ 8850 ],
            "CIN": [ 8853 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y26/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8851 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7992 ],
            "COUT": [ 8847 ],
            "CIN": [ 8850 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y26/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8848 ],
            "I3": [ 9105 ],
            "I1": [ 8395 ],
            "I0": [ 7983 ],
            "COUT": [ 8844 ],
            "CIN": [ 8847 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y26/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8845 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 8824 ],
            "COUT": [ 8840 ],
            "CIN": [ 8844 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y26/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8842 ],
            "I3": [ 9105 ],
            "I1": [ 8395 ],
            "I0": [ 8838 ],
            "COUT": [ 8841 ],
            "CIN": [ 8840 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8672 ],
            "I1": [ 8838 ],
            "I0": [ 7983 ],
            "F": [ 8835 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y25/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8836 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8835 ],
            "COUT": [ 8831 ],
            "CIN": [ 8821 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y25/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8833 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 8773 ],
            "COUT": [ 8832 ],
            "CIN": [ 8831 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y26/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8334 ],
            "I1": [ 8782 ],
            "I0": [ 8781 ],
            "F": [ 8829 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y24/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8334 ],
            "I0": [ 8777 ],
            "F": [ 8827 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8395 ],
            "I0": [ 7968 ],
            "F": [ 8777 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y26/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8672 ],
            "I1": [ 8824 ],
            "I0": [ 7983 ],
            "F": [ 8819 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y25/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8822 ],
            "I3": [ 9105 ],
            "I1": [ 8395 ],
            "I0": [ 8819 ],
            "COUT": [ 8821 ],
            "CIN": [ 8804 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y26/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8379 ],
            "I1": [ 8819 ],
            "I0": [ 7992 ],
            "F": [ 8781 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8672 ],
            "I0": [ 7983 ],
            "F": [ 8801 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y25/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8816 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8012 ],
            "COUT": [ 8813 ],
            "CIN": [ 9116 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y25/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8814 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8007 ],
            "COUT": [ 8810 ],
            "CIN": [ 8813 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y25/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8811 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7999 ],
            "COUT": [ 8807 ],
            "CIN": [ 8810 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y25/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8808 ],
            "I3": [ 9105 ],
            "I1": [ 8395 ],
            "I0": [ 7992 ],
            "COUT": [ 8803 ],
            "CIN": [ 8807 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y25/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8805 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 8801 ],
            "COUT": [ 8804 ],
            "CIN": [ 8803 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8379 ],
            "I1": [ 8801 ],
            "I0": [ 7992 ],
            "F": [ 8785 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y26/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8379 ],
            "I0": [ 7992 ],
            "F": [ 8789 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y26/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8798 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8012 ],
            "COUT": [ 8795 ],
            "CIN": [ 9118 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y26/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8796 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8007 ],
            "COUT": [ 8792 ],
            "CIN": [ 8795 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y26/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8793 ],
            "I3": [ 9105 ],
            "I1": [ 8395 ],
            "I0": [ 7999 ],
            "COUT": [ 8788 ],
            "CIN": [ 8792 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y26/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8790 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 8789 ],
            "COUT": [ 8784 ],
            "CIN": [ 8788 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y26/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8786 ],
            "I3": [ 9105 ],
            "I1": [ 8395 ],
            "I0": [ 8785 ],
            "COUT": [ 8780 ],
            "CIN": [ 8784 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y26/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8782 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8781 ],
            "COUT": [ 8776 ],
            "CIN": [ 8780 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y26/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8778 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 8777 ],
            "COUT": [ 8772 ],
            "CIN": [ 8776 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y26/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8774 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 8773 ],
            "COUT": [ 8769 ],
            "CIN": [ 8772 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y26/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8334 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8770 ],
            "CIN": [ 8769 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8767 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8764 ],
            "CIN": [ 8668 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8765 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8761 ],
            "CIN": [ 8764 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y22/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8762 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8758 ],
            "CIN": [ 8761 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y22/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8759 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8755 ],
            "CIN": [ 8758 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y22/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8756 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8752 ],
            "CIN": [ 8755 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y22/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8753 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8749 ],
            "CIN": [ 8752 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8750 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8746 ],
            "CIN": [ 8749 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8747 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8743 ],
            "CIN": [ 8746 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y22/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8744 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8740 ],
            "CIN": [ 8743 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y22/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8741 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8737 ],
            "CIN": [ 8740 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y22/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8738 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8734 ],
            "CIN": [ 8737 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y22/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8735 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8731 ],
            "CIN": [ 8734 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8732 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8728 ],
            "CIN": [ 8731 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8729 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 9130 ],
            "CIN": [ 8728 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8400 ],
            "I0": [ 8334 ],
            "F": [ 8360 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8725 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8012 ],
            "COUT": [ 8722 ],
            "CIN": [ 9119 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8723 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8007 ],
            "COUT": [ 8719 ],
            "CIN": [ 8722 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8720 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7999 ],
            "COUT": [ 8716 ],
            "CIN": [ 8719 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8717 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7992 ],
            "COUT": [ 8713 ],
            "CIN": [ 8716 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8714 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7983 ],
            "COUT": [ 8710 ],
            "CIN": [ 8713 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8711 ],
            "I3": [ 9105 ],
            "I1": [ 8395 ],
            "I0": [ 7974 ],
            "COUT": [ 8707 ],
            "CIN": [ 8710 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8708 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 7968 ],
            "COUT": [ 8704 ],
            "CIN": [ 8707 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8705 ],
            "I3": [ 9105 ],
            "I1": [ 8395 ],
            "I0": [ 7964 ],
            "COUT": [ 8701 ],
            "CIN": [ 8704 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8702 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8698 ],
            "CIN": [ 8701 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8699 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 9105 ],
            "COUT": [ 8694 ],
            "CIN": [ 8698 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8696 ],
            "I3": [ 9105 ],
            "I1": [ 8695 ],
            "I0": [ 9105 ],
            "COUT": [ 8691 ],
            "CIN": [ 8694 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8687 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8692 ],
            "CIN": [ 8691 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y23/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8673 ],
            "I0": [ 8379 ],
            "F": [ 8342 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8673 ],
            "I0": [ 8687 ],
            "F": [ 8629 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8687 ],
            "F": [ 8679 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8672 ],
            "F": [ 8682 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y23/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8683 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8682 ],
            "COUT": [ 8678 ],
            "CIN": [ 8374 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y23/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8680 ],
            "I3": [ 9105 ],
            "I1": [ 9104 ],
            "I0": [ 8679 ],
            "COUT": [ 8675 ],
            "CIN": [ 8678 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y23/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8673 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8676 ],
            "CIN": [ 8675 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y23/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8673 ],
            "I0": [ 8672 ],
            "F": [ 8400 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y22/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8669 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8668 ],
            "CIN": [ 8665 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y22/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8666 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8665 ],
            "CIN": [ 8662 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y22/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8663 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8662 ],
            "CIN": [ 8659 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y22/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8660 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8659 ],
            "CIN": [ 8656 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8657 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8656 ],
            "CIN": [ 8653 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8654 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8653 ],
            "CIN": [ 8650 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y22/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8651 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8650 ],
            "CIN": [ 8647 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y22/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8648 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8647 ],
            "CIN": [ 8644 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y22/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8645 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8644 ],
            "CIN": [ 8641 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y22/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8642 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8641 ],
            "CIN": [ 8638 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8639 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8638 ],
            "CIN": [ 8635 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8636 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8635 ],
            "CIN": [ 8632 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y22/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8633 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8632 ],
            "CIN": [ 8628 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y22/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8630 ],
            "I3": [ 9105 ],
            "I1": [ 8629 ],
            "I0": [ 9105 ],
            "COUT": [ 8628 ],
            "CIN": [ 8623 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y22/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8626 ],
            "I3": [ 9105 ],
            "I1": [ 8342 ],
            "I0": [ 9105 ],
            "COUT": [ 8622 ],
            "CIN": [ 8386 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y22/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8624 ],
            "I3": [ 9105 ],
            "I1": [ 8400 ],
            "I0": [ 9104 ],
            "COUT": [ 8623 ],
            "CIN": [ 8622 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8462 ],
            "I0": [ 7999 ],
            "F": [ 8412 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y23/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8404 ],
            "I2": [ 8412 ],
            "I1": [ 8354 ],
            "I0": [ 8007 ],
            "F": [ 8341 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8618 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8615 ],
            "CIN": [ 8457 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8616 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8612 ],
            "CIN": [ 8615 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8613 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8609 ],
            "CIN": [ 8612 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8610 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8606 ],
            "CIN": [ 8609 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8607 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8603 ],
            "CIN": [ 8606 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8604 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8600 ],
            "CIN": [ 8603 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8601 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8597 ],
            "CIN": [ 8600 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8598 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8594 ],
            "CIN": [ 8597 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8595 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8591 ],
            "CIN": [ 8594 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8592 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8588 ],
            "CIN": [ 8591 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8589 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8585 ],
            "CIN": [ 8588 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8586 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8582 ],
            "CIN": [ 8585 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8583 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8579 ],
            "CIN": [ 8582 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8580 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8576 ],
            "CIN": [ 8579 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8577 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 9128 ],
            "CIN": [ 8576 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8404 ],
            "I1": [ 8402 ],
            "I0": [ 8007 ],
            "F": [ 8574 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y26/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8486 ],
            "I0": [ 7992 ],
            "F": [ 8464 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8486 ],
            "I1": [ 8493 ],
            "I0": [ 7992 ],
            "F": [ 8460 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8512 ],
            "I1": [ 8561 ],
            "I0": [ 7983 ],
            "F": [ 8508 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y26/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8512 ],
            "I0": [ 7983 ],
            "F": [ 8493 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8533 ],
            "I0": [ 7964 ],
            "F": [ 8565 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8567 ],
            "I3": [ 9105 ],
            "I1": [ 9104 ],
            "I0": [ 8561 ],
            "COUT": [ 8563 ],
            "CIN": [ 8516 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8512 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8565 ],
            "COUT": [ 8564 ],
            "CIN": [ 8563 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8533 ],
            "I1": [ 7968 ],
            "I0": [ 7974 ],
            "F": [ 8561 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8559 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8012 ],
            "COUT": [ 8556 ],
            "CIN": [ 9121 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8557 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8007 ],
            "COUT": [ 8553 ],
            "CIN": [ 8556 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8554 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7999 ],
            "COUT": [ 8550 ],
            "CIN": [ 8553 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8551 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7992 ],
            "COUT": [ 8547 ],
            "CIN": [ 8550 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8548 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7983 ],
            "COUT": [ 8544 ],
            "CIN": [ 8547 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8545 ],
            "I3": [ 9105 ],
            "I1": [ 9104 ],
            "I0": [ 7974 ],
            "COUT": [ 8541 ],
            "CIN": [ 8544 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8542 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7968 ],
            "COUT": [ 8538 ],
            "CIN": [ 8541 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8539 ],
            "I3": [ 9105 ],
            "I1": [ 9104 ],
            "I0": [ 7964 ],
            "COUT": [ 8535 ],
            "CIN": [ 8538 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8533 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8536 ],
            "CIN": [ 8535 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8533 ],
            "I0": [ 7974 ],
            "F": [ 8510 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8531 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8012 ],
            "COUT": [ 8528 ],
            "CIN": [ 9122 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8529 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8007 ],
            "COUT": [ 8525 ],
            "CIN": [ 8528 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8526 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7999 ],
            "COUT": [ 8522 ],
            "CIN": [ 8525 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8523 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7992 ],
            "COUT": [ 8519 ],
            "CIN": [ 8522 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8520 ],
            "I3": [ 9105 ],
            "I1": [ 9104 ],
            "I0": [ 7983 ],
            "COUT": [ 8515 ],
            "CIN": [ 8519 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8517 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8510 ],
            "COUT": [ 8516 ],
            "CIN": [ 8515 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8512 ],
            "I1": [ 8510 ],
            "I0": [ 7983 ],
            "F": [ 8484 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y26/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8486 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8508 ],
            "COUT": [ 8507 ],
            "CIN": [ 8489 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y26/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8505 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8012 ],
            "COUT": [ 8502 ],
            "CIN": [ 9124 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y26/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8503 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8007 ],
            "COUT": [ 8499 ],
            "CIN": [ 8502 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y26/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8500 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 7999 ],
            "COUT": [ 8496 ],
            "CIN": [ 8499 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y26/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8497 ],
            "I3": [ 9105 ],
            "I1": [ 9104 ],
            "I0": [ 7992 ],
            "COUT": [ 8492 ],
            "CIN": [ 8496 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y26/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8494 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8493 ],
            "COUT": [ 8488 ],
            "CIN": [ 8492 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y26/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8490 ],
            "I3": [ 9105 ],
            "I1": [ 9104 ],
            "I0": [ 8484 ],
            "COUT": [ 8489 ],
            "CIN": [ 8488 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8486 ],
            "I1": [ 8484 ],
            "I0": [ 7992 ],
            "F": [ 8482 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y25/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8462 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8482 ],
            "COUT": [ 8481 ],
            "CIN": [ 8478 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y25/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8479 ],
            "I3": [ 9105 ],
            "I1": [ 9104 ],
            "I0": [ 8460 ],
            "COUT": [ 8478 ],
            "CIN": [ 8467 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y25/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8476 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8012 ],
            "COUT": [ 8473 ],
            "CIN": [ 9125 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y25/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8474 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8007 ],
            "COUT": [ 8470 ],
            "CIN": [ 8473 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y25/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8471 ],
            "I3": [ 9105 ],
            "I1": [ 9104 ],
            "I0": [ 7999 ],
            "COUT": [ 8466 ],
            "CIN": [ 8470 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y25/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8468 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8464 ],
            "COUT": [ 8467 ],
            "CIN": [ 8466 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y23/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8462 ],
            "I1": [ 8464 ],
            "I0": [ 7999 ],
            "F": [ 8402 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y23/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8462 ],
            "I1": [ 8460 ],
            "I0": [ 7999 ],
            "F": [ 8421 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8458 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8457 ],
            "CIN": [ 8454 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8455 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8454 ],
            "CIN": [ 8451 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8452 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8451 ],
            "CIN": [ 8448 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8449 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8448 ],
            "CIN": [ 8445 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8446 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8445 ],
            "CIN": [ 8442 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8443 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8442 ],
            "CIN": [ 8439 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8440 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8439 ],
            "CIN": [ 8436 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8437 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8436 ],
            "CIN": [ 8433 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8434 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8433 ],
            "CIN": [ 8430 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8431 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8430 ],
            "CIN": [ 8427 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8428 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8427 ],
            "CIN": [ 8424 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8425 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 9105 ],
            "COUT": [ 8424 ],
            "CIN": [ 8420 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8422 ],
            "I3": [ 9105 ],
            "I1": [ 8421 ],
            "I0": [ 9105 ],
            "COUT": [ 8420 ],
            "CIN": [ 8408 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8418 ],
            "I3": [ 9105 ],
            "I1": [ 8012 ],
            "I0": [ 9105 ],
            "COUT": [ 8415 ],
            "CIN": [ 9127 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8416 ],
            "I3": [ 9105 ],
            "I1": [ 8007 ],
            "I0": [ 9104 ],
            "COUT": [ 8411 ],
            "CIN": [ 8415 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8413 ],
            "I3": [ 9105 ],
            "I1": [ 8412 ],
            "I0": [ 9105 ],
            "COUT": [ 8407 ],
            "CIN": [ 8411 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8409 ],
            "I3": [ 9105 ],
            "I1": [ 8402 ],
            "I0": [ 9104 ],
            "COUT": [ 8408 ],
            "CIN": [ 8407 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8404 ],
            "I2": [ 8402 ],
            "I1": [ 8354 ],
            "I0": [ 8007 ],
            "F": [ 8398 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8344 ],
            "I2": [ 8400 ],
            "I1": [ 8398 ],
            "I0": [ 8334 ],
            "F": [ 8327 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y24/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8396 ],
            "I2": [ 8395 ],
            "I1": [ 8394 ],
            "I0": [ 8007 ],
            "F": [ 8390 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y24/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8389 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y24/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8391 ],
            "O": [ 8365 ],
            "I1": [ 8390 ],
            "I0": [ 8389 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8387 ],
            "I3": [ 9105 ],
            "I1": [ 8371 ],
            "I0": [ 9104 ],
            "COUT": [ 8386 ],
            "CIN": [ 8383 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8384 ],
            "I3": [ 9105 ],
            "I1": [ 8365 ],
            "I0": [ 9105 ],
            "COUT": [ 8383 ],
            "CIN": [ 9129 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y23/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8334 ],
            "F": [ 8371 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y23/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8379 ],
            "F": [ 8375 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y23/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8376 ],
            "I3": [ 9105 ],
            "I1": [ 9104 ],
            "I0": [ 8375 ],
            "COUT": [ 8374 ],
            "CIN": [ 8370 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8372 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8371 ],
            "COUT": [ 8370 ],
            "CIN": [ 8367 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8368 ],
            "I3": [ 9105 ],
            "I1": [ 9105 ],
            "I0": [ 8365 ],
            "COUT": [ 8367 ],
            "CIN": [ 9131 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y21/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8365 ],
            "I1": [ 8354 ],
            "I0": [ 8012 ],
            "F": [ 8362 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8363 ],
            "D": [ 8362 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8360 ],
            "I2": [ 8358 ],
            "I1": [ 8334 ],
            "I0": [ 8354 ],
            "F": [ 8351 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8358 ],
            "I1": [ 8334 ],
            "I0": [ 8354 ],
            "F": [ 8350 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y24/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8344 ],
            "O": [ 8347 ],
            "I1": [ 8351 ],
            "I0": [ 8350 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y21/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8348 ],
            "D": [ 8347 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_extracted_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110001011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8344 ],
            "I2": [ 8342 ],
            "I1": [ 8341 ],
            "I0": [ 8334 ],
            "F": [ 8330 ]
          }
        },
        "disp.digit_extracted_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y21/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8331 ],
            "D": [ 8330 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_extracted_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8328 ],
            "D": [ 8327 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8222 ],
            "I3": [ 9104 ],
            "I1": [ 8224 ],
            "I0": [ 9105 ],
            "COUT": [ 8325 ],
            "CIN": [ 8279 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8321 ],
            "I3": [ 9104 ],
            "I1": [ 8322 ],
            "I0": [ 9105 ],
            "COUT": [ 8319 ],
            "CIN": [ 8235 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8322 ],
            "D": [ 8321 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8316 ],
            "I3": [ 9104 ],
            "I1": [ 8317 ],
            "I0": [ 9105 ],
            "COUT": [ 8314 ],
            "CIN": [ 8319 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8317 ],
            "D": [ 8316 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8311 ],
            "I3": [ 9104 ],
            "I1": [ 8312 ],
            "I0": [ 9105 ],
            "COUT": [ 8309 ],
            "CIN": [ 8314 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8312 ],
            "D": [ 8311 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8305 ],
            "I3": [ 9104 ],
            "I1": [ 8307 ],
            "I0": [ 9105 ],
            "COUT": [ 8303 ],
            "CIN": [ 8309 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8307 ],
            "D": [ 8305 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8299 ],
            "I3": [ 9104 ],
            "I1": [ 8301 ],
            "I0": [ 9105 ],
            "COUT": [ 8297 ],
            "CIN": [ 8303 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8301 ],
            "D": [ 8299 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8293 ],
            "I3": [ 9104 ],
            "I1": [ 8295 ],
            "I0": [ 9105 ],
            "COUT": [ 8291 ],
            "CIN": [ 8297 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8295 ],
            "D": [ 8293 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8287 ],
            "I3": [ 9104 ],
            "I1": [ 8289 ],
            "I0": [ 9105 ],
            "COUT": [ 8285 ],
            "CIN": [ 8291 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8289 ],
            "D": [ 8287 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8281 ],
            "I3": [ 9104 ],
            "I1": [ 8283 ],
            "I0": [ 9105 ],
            "COUT": [ 8278 ],
            "CIN": [ 8285 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8283 ],
            "D": [ 8281 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8227 ],
            "I3": [ 9104 ],
            "I1": [ 8229 ],
            "I0": [ 9105 ],
            "COUT": [ 8279 ],
            "CIN": [ 8278 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_18_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y20/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8272 ],
            "F": [ 8275 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y20/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8272 ],
            "D": [ 8275 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8273 ],
            "I3": [ 9104 ],
            "I1": [ 8272 ],
            "I0": [ 9104 ],
            "COUT": [ 8270 ],
            "CIN": [ 9133 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8267 ],
            "I3": [ 9104 ],
            "I1": [ 8268 ],
            "I0": [ 9105 ],
            "COUT": [ 8265 ],
            "CIN": [ 8270 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8268 ],
            "D": [ 8267 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8262 ],
            "I3": [ 9104 ],
            "I1": [ 8263 ],
            "I0": [ 9105 ],
            "COUT": [ 8260 ],
            "CIN": [ 8265 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8263 ],
            "D": [ 8262 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8257 ],
            "I3": [ 9104 ],
            "I1": [ 8258 ],
            "I0": [ 9105 ],
            "COUT": [ 8255 ],
            "CIN": [ 8260 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8258 ],
            "D": [ 8257 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8252 ],
            "I3": [ 9104 ],
            "I1": [ 8253 ],
            "I0": [ 9105 ],
            "COUT": [ 8250 ],
            "CIN": [ 8255 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8253 ],
            "D": [ 8252 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8247 ],
            "I3": [ 9104 ],
            "I1": [ 8248 ],
            "I0": [ 9105 ],
            "COUT": [ 8245 ],
            "CIN": [ 8250 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y20/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8248 ],
            "D": [ 8247 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8242 ],
            "I3": [ 9104 ],
            "I1": [ 8243 ],
            "I0": [ 9105 ],
            "COUT": [ 8240 ],
            "CIN": [ 8245 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8243 ],
            "D": [ 8242 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8237 ],
            "I3": [ 9104 ],
            "I1": [ 8238 ],
            "I0": [ 9105 ],
            "COUT": [ 8234 ],
            "CIN": [ 8240 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8238 ],
            "D": [ 8237 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8231 ],
            "I3": [ 9104 ],
            "I1": [ 8232 ],
            "I0": [ 9105 ],
            "COUT": [ 8235 ],
            "CIN": [ 8234 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8232 ],
            "D": [ 8231 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8229 ],
            "D": [ 8227 ],
            "CLK": [ 7506 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8225 ],
            "Q": [ 8224 ],
            "D": [ 8222 ],
            "CLK": [ 7506 ]
          }
        },
        "digit_select_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8220 ],
            "I": [ 8219 ]
          }
        },
        "digit_select_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8217 ],
            "I": [ 8216 ]
          }
        },
        "digit_select_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8214 ],
            "I": [ 8213 ]
          }
        },
        "digit_select_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8211 ],
            "I": [ 9105 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:48.9-48.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8209 ],
            "I3": [ 9105 ],
            "I1": [ 7392 ],
            "I0": [ 9105 ],
            "COUT": [ 8206 ],
            "CIN": [ 9134 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:48.9-48.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8207 ],
            "I3": [ 9105 ],
            "I1": [ 7389 ],
            "I0": [ 9104 ],
            "COUT": [ 8203 ],
            "CIN": [ 8206 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:48.9-48.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8204 ],
            "I3": [ 9105 ],
            "I1": [ 7386 ],
            "I0": [ 9105 ],
            "COUT": [ 8200 ],
            "CIN": [ 8203 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:48.9-48.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8201 ],
            "I3": [ 9105 ],
            "I1": [ 7397 ],
            "I0": [ 9105 ],
            "COUT": [ 8197 ],
            "CIN": [ 8200 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:48.9-48.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8198 ],
            "I3": [ 9105 ],
            "I1": [ 7396 ],
            "I0": [ 9105 ],
            "COUT": [ 9135 ],
            "CIN": [ 8197 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y25/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8195 ],
            "F": [ 8169 ]
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y25/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8168 ],
            "I3": [ 9104 ],
            "I1": [ 7396 ],
            "I0": [ 9105 ],
            "COUT": [ 8193 ],
            "CIN": [ 8174 ]
          }
        },
        "cpu0.step_DFFR_Q_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y25/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7398 ],
            "F": [ 8190 ]
          }
        },
        "cpu0.step_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y25/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.1-51.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8169 ],
            "Q": [ 7398 ],
            "D": [ 8190 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8188 ],
            "I3": [ 9104 ],
            "I1": [ 7398 ],
            "I0": [ 9104 ],
            "COUT": [ 8186 ],
            "CIN": [ 9137 ]
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8184 ],
            "I3": [ 9104 ],
            "I1": [ 7392 ],
            "I0": [ 9105 ],
            "COUT": [ 8182 ],
            "CIN": [ 8186 ]
          }
        },
        "cpu0.step_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.1-51.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8169 ],
            "Q": [ 7392 ],
            "D": [ 8184 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.step_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8180 ],
            "I3": [ 9104 ],
            "I1": [ 7389 ],
            "I0": [ 9105 ],
            "COUT": [ 8178 ],
            "CIN": [ 8182 ]
          }
        },
        "cpu0.step_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.1-51.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8169 ],
            "Q": [ 7389 ],
            "D": [ 8180 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.step_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8176 ],
            "I3": [ 9104 ],
            "I1": [ 7386 ],
            "I0": [ 9105 ],
            "COUT": [ 8173 ],
            "CIN": [ 8178 ]
          }
        },
        "cpu0.step_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.1-51.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8169 ],
            "Q": [ 7386 ],
            "D": [ 8176 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.step_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8171 ],
            "I3": [ 9104 ],
            "I1": [ 7397 ],
            "I0": [ 9105 ],
            "COUT": [ 8174 ],
            "CIN": [ 8173 ]
          }
        },
        "cpu0.step_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.1-51.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8169 ],
            "Q": [ 7397 ],
            "D": [ 8171 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.step_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y25/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.1-51.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8169 ],
            "Q": [ 7396 ],
            "D": [ 8168 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_I0_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7955 ],
            "I1": [ 7953 ],
            "I0": [ 7959 ],
            "F": [ 8165 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_I0_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y21/DFF3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8162 ],
            "D": [ 8165 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y25/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7436 ],
            "I2": [ 7449 ],
            "I1": [ 7417 ],
            "I0": [ 7381 ],
            "F": [ 8106 ]
          }
        },
        "cpu0.ram_out_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8089 ],
            "I2": [ 8129 ],
            "I1": [ 8028 ],
            "I0": [ 8162 ],
            "F": [ 8107 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_4_I3_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7955 ],
            "I1": [ 7953 ],
            "I0": [ 7959 ],
            "F": [ 8159 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_4_I3_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y25/DFF3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8152 ],
            "D": [ 8159 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_4_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y26/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7480 ],
            "I2": [ 7433 ],
            "I1": [ 7436 ],
            "I0": [ 7381 ],
            "F": [ 8155 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_4_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y26/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8154 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_4_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y26/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8103 ],
            "O": [ 8110 ],
            "I1": [ 8155 ],
            "I0": [ 8154 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y25/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8152 ],
            "I2": [ 7908 ],
            "I1": [ 8129 ],
            "I0": [ 7904 ],
            "F": [ 8109 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_3_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7436 ],
            "I2": [ 7455 ],
            "I1": [ 7420 ],
            "I0": [ 7381 ],
            "F": [ 8146 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_3_I0_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7955 ],
            "I1": [ 7953 ],
            "I0": [ 7959 ],
            "F": [ 8148 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_3_I0_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/DFF2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8145 ],
            "D": [ 8148 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y25/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8146 ],
            "I2": [ 7908 ],
            "I1": [ 8129 ],
            "I0": [ 8145 ],
            "F": [ 8100 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y26/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7930 ],
            "I2": [ 7908 ],
            "I1": [ 8129 ],
            "I0": [ 7895 ],
            "F": [ 8125 ]
          }
        },
        "cpu0.ram_out_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7924 ],
            "I2": [ 7908 ],
            "I1": [ 8129 ],
            "I0": [ 7901 ],
            "F": [ 8123 ]
          }
        },
        "cpu0.ram_out_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y26/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7920 ],
            "I2": [ 7908 ],
            "I1": [ 8129 ],
            "I0": [ 7898 ],
            "F": [ 8121 ]
          }
        },
        "cpu0.ram_out_LUT3_I1_I0_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/DFF5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8139 ],
            "D": [ 7959 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8089 ],
            "I1": [ 8129 ],
            "I0": [ 8139 ],
            "F": [ 8119 ]
          }
        },
        "cpu0.ram_out_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7908 ],
            "I0": [ 8129 ],
            "F": [ 8103 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y25/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7376 ],
            "I1": [ 7362 ],
            "I0": [ 7915 ],
            "F": [ 8127 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y25/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.1-203.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7377 ],
            "Q": [ 8129 ],
            "D": [ 8127 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.pc_out_LUT4_I1_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101100001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y26/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8125 ],
            "I2": [ 8119 ],
            "I1": [ 8089 ],
            "I0": [ 8040 ],
            "F": [ 7422 ]
          }
        },
        "cpu0.pc_out_LUT4_I1_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101100001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8123 ],
            "I2": [ 8119 ],
            "I1": [ 8089 ],
            "I0": [ 8052 ],
            "F": [ 7428 ]
          }
        },
        "cpu0.pc_out_LUT4_I1_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101100001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y26/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8121 ],
            "I2": [ 8119 ],
            "I1": [ 8089 ],
            "I0": [ 8046 ],
            "F": [ 7425 ]
          }
        },
        "cpu0.pc_out_LUT4_I1_2_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y26/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7436 ],
            "I2": [ 7414 ],
            "I1": [ 7441 ],
            "I0": [ 7381 ],
            "F": [ 8115 ]
          }
        },
        "cpu0.pc_out_LUT4_I1_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y26/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8115 ],
            "I2": [ 8103 ],
            "I1": [ 8089 ],
            "I0": [ 8021 ],
            "F": [ 7413 ]
          }
        },
        "cpu0.pc_out_LUT4_I1_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y26/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7436 ],
            "I2": [ 7411 ],
            "I1": [ 7438 ],
            "I0": [ 7381 ],
            "F": [ 8112 ]
          }
        },
        "cpu0.pc_out_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y26/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8112 ],
            "I2": [ 8103 ],
            "I1": [ 8089 ],
            "I0": [ 8016 ],
            "F": [ 7410 ]
          }
        },
        "cpu0.pc_out_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y25/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8110 ],
            "I2": [ 8109 ],
            "I1": [ 8089 ],
            "I0": [ 8057 ],
            "F": [ 7431 ]
          }
        },
        "cpu0.pc_out_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y25/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8107 ],
            "I2": [ 8106 ],
            "I1": [ 8103 ],
            "I0": [ 8089 ],
            "F": [ 7416 ]
          }
        },
        "cpu0.pc_out_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y25/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8100 ],
            "I1": [ 8089 ],
            "I0": [ 8034 ],
            "F": [ 7419 ]
          }
        },
        "cpu0.pc_out_DFFN_Q": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y25/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.1-203.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:7.7-7.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8089 ],
            "D": [ 7377 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.pc_add_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y25/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.1-203.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7377 ],
            "Q": [ 7889 ],
            "D": [ 7376 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y25/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8085 ],
            "I3": [ 9105 ],
            "I1": [ 8052 ],
            "I0": [ 9105 ],
            "COUT": [ 8082 ],
            "CIN": [ 9139 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y25/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8083 ],
            "I3": [ 9105 ],
            "I1": [ 8046 ],
            "I0": [ 9104 ],
            "COUT": [ 8079 ],
            "CIN": [ 8082 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y25/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8080 ],
            "I3": [ 9105 ],
            "I1": [ 8040 ],
            "I0": [ 9104 ],
            "COUT": [ 8076 ],
            "CIN": [ 8079 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y25/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8077 ],
            "I3": [ 9105 ],
            "I1": [ 8034 ],
            "I0": [ 9105 ],
            "COUT": [ 8073 ],
            "CIN": [ 8076 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y25/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8074 ],
            "I3": [ 9105 ],
            "I1": [ 8028 ],
            "I0": [ 9105 ],
            "COUT": [ 8070 ],
            "CIN": [ 8073 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y25/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8071 ],
            "I3": [ 9105 ],
            "I1": [ 8021 ],
            "I0": [ 9105 ],
            "COUT": [ 8067 ],
            "CIN": [ 8070 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y25/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8068 ],
            "I3": [ 9105 ],
            "I1": [ 8016 ],
            "I0": [ 9105 ],
            "COUT": [ 9140 ],
            "CIN": [ 8067 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8065 ],
            "F": [ 8017 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y26/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8057 ],
            "F": [ 8062 ]
          }
        },
        "cpu0.pc_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-75.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8017 ],
            "Q": [ 8057 ],
            "D": [ 8062 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y25/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8014 ],
            "I3": [ 9104 ],
            "I1": [ 8016 ],
            "I0": [ 9105 ],
            "COUT": [ 8060 ],
            "CIN": [ 8024 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8058 ],
            "I3": [ 9104 ],
            "I1": [ 8057 ],
            "I0": [ 9104 ],
            "COUT": [ 8054 ],
            "CIN": [ 9142 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8050 ],
            "I3": [ 9104 ],
            "I1": [ 8052 ],
            "I0": [ 9105 ],
            "COUT": [ 8048 ],
            "CIN": [ 8054 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-75.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8017 ],
            "Q": [ 8052 ],
            "D": [ 8050 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.pc_DFFRE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8044 ],
            "I3": [ 9104 ],
            "I1": [ 8046 ],
            "I0": [ 9105 ],
            "COUT": [ 8042 ],
            "CIN": [ 8048 ]
          }
        },
        "cpu0.pc_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-75.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8017 ],
            "Q": [ 8046 ],
            "D": [ 8044 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.pc_DFFRE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8038 ],
            "I3": [ 9104 ],
            "I1": [ 8040 ],
            "I0": [ 9105 ],
            "COUT": [ 8036 ],
            "CIN": [ 8042 ]
          }
        },
        "cpu0.pc_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-75.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8017 ],
            "Q": [ 8040 ],
            "D": [ 8038 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8032 ],
            "I3": [ 9104 ],
            "I1": [ 8034 ],
            "I0": [ 9105 ],
            "COUT": [ 8030 ],
            "CIN": [ 8036 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y25/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-75.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8017 ],
            "Q": [ 8034 ],
            "D": [ 8032 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.pc_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y25/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8026 ],
            "I3": [ 9104 ],
            "I1": [ 8028 ],
            "I0": [ 9105 ],
            "COUT": [ 8023 ],
            "CIN": [ 8030 ]
          }
        },
        "cpu0.pc_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y25/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-75.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8017 ],
            "Q": [ 8028 ],
            "D": [ 8026 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.pc_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y25/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 8019 ],
            "I3": [ 9104 ],
            "I1": [ 8021 ],
            "I0": [ 9105 ],
            "COUT": [ 8024 ],
            "CIN": [ 8023 ]
          }
        },
        "cpu0.pc_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y26/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-75.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8017 ],
            "Q": [ 8021 ],
            "D": [ 8019 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.pc_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y25/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-75.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8017 ],
            "Q": [ 8016 ],
            "D": [ 8014 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.output_register_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:106.1-110.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8012 ],
            "D": [ 7431 ],
            "CLK": [ 7353 ],
            "CE": [ 7381 ]
          }
        },
        "cpu0.output_register_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:106.1-110.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8007 ],
            "D": [ 7428 ],
            "CLK": [ 7353 ],
            "CE": [ 7381 ]
          }
        },
        "cpu0.output_register_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y25/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:106.1-110.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7999 ],
            "D": [ 7425 ],
            "CLK": [ 7353 ],
            "CE": [ 7381 ]
          }
        },
        "cpu0.output_register_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:106.1-110.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7992 ],
            "D": [ 7422 ],
            "CLK": [ 7353 ],
            "CE": [ 7381 ]
          }
        },
        "cpu0.output_register_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y25/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:106.1-110.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7983 ],
            "D": [ 7419 ],
            "CLK": [ 7353 ],
            "CE": [ 7381 ]
          }
        },
        "cpu0.output_register_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y25/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:106.1-110.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7974 ],
            "D": [ 7416 ],
            "CLK": [ 7353 ],
            "CE": [ 7381 ]
          }
        },
        "cpu0.output_register_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y22/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:106.1-110.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7968 ],
            "D": [ 7413 ],
            "CLK": [ 7353 ],
            "CE": [ 7381 ]
          }
        },
        "cpu0.output_register_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y22/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:106.1-110.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7964 ],
            "D": [ 7410 ],
            "CLK": [ 7353 ],
            "CE": [ 7381 ]
          }
        },
        "cpu0.mar_in_DFFNS_Q": {
          "hide_name": 0,
          "type": "DFFNS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.1-203.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:61.8-61.58",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 7377 ],
            "Q": [ 7937 ],
            "D": [ 7906 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.mar_LUT3_I0_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7431 ],
            "I1": [ 7937 ],
            "I0": [ 7951 ],
            "F": [ 7959 ]
          }
        },
        "cpu0.mar_LUT3_I0_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7425 ],
            "I1": [ 7937 ],
            "I0": [ 7945 ],
            "F": [ 7957 ]
          }
        },
        "cpu0.mar_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7428 ],
            "I1": [ 7937 ],
            "I0": [ 7948 ],
            "F": [ 7955 ]
          }
        },
        "cpu0.mar_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7422 ],
            "I1": [ 7937 ],
            "I0": [ 7942 ],
            "F": [ 7953 ]
          }
        },
        "cpu0.mar_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:80.1-84.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7951 ],
            "D": [ 7431 ],
            "CLK": [ 7353 ],
            "CE": [ 7937 ]
          }
        },
        "cpu0.mar_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:80.1-84.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7948 ],
            "D": [ 7428 ],
            "CLK": [ 7353 ],
            "CE": [ 7937 ]
          }
        },
        "cpu0.mar_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y24/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:80.1-84.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7945 ],
            "D": [ 7425 ],
            "CLK": [ 7353 ],
            "CE": [ 7937 ]
          }
        },
        "cpu0.mar_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y25/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:80.1-84.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7942 ],
            "D": [ 7422 ],
            "CLK": [ 7353 ],
            "CE": [ 7937 ]
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7919 ]
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7436 ],
            "I2": [ 7467 ],
            "I1": [ 7426 ],
            "I0": [ 7381 ],
            "F": [ 7918 ]
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_2_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7929 ]
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7436 ],
            "I2": [ 7423 ],
            "I1": [ 7461 ],
            "I0": [ 7381 ],
            "F": [ 7928 ]
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/MUX4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7908 ],
            "O": [ 7930 ],
            "I1": [ 7929 ],
            "I0": [ 7928 ]
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7923 ]
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7436 ],
            "I2": [ 7429 ],
            "I1": [ 7473 ],
            "I0": [ 7381 ],
            "F": [ 7922 ]
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7908 ],
            "O": [ 7924 ],
            "I1": [ 7923 ],
            "I0": [ 7922 ]
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7908 ],
            "O": [ 7920 ],
            "I1": [ 7919 ],
            "I0": [ 7918 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7371 ],
            "I1": [ 7368 ],
            "I0": [ 7365 ],
            "F": [ 7915 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7379 ],
            "I0": [ 7915 ],
            "F": [ 7906 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.1-203.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7377 ],
            "Q": [ 7908 ],
            "D": [ 7906 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ir_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y25/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.1-102.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7904 ],
            "D": [ 7431 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.ir_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y25/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.1-102.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7901 ],
            "D": [ 7428 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.ir_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.1-102.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7898 ],
            "D": [ 7425 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.ir_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y26/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.1-102.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7895 ],
            "D": [ 7422 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.ir_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y25/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.1-102.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7368 ],
            "D": [ 7419 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.ir_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y25/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.1-102.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7365 ],
            "D": [ 7416 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.ir_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y26/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.1-102.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7405 ],
            "D": [ 7413 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.ir_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.1-102.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7404 ],
            "D": [ 7410 ],
            "CLK": [ 7353 ],
            "CE": [ 7889 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7886 ],
            "I3": [ 9105 ],
            "I1": [ 7636 ],
            "I0": [ 9105 ],
            "COUT": [ 7883 ],
            "CIN": [ 9144 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7884 ],
            "I3": [ 9105 ],
            "I1": [ 7633 ],
            "I0": [ 9105 ],
            "COUT": [ 7880 ],
            "CIN": [ 7883 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7881 ],
            "I3": [ 9105 ],
            "I1": [ 7628 ],
            "I0": [ 9105 ],
            "COUT": [ 7877 ],
            "CIN": [ 7880 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7878 ],
            "I3": [ 9105 ],
            "I1": [ 7623 ],
            "I0": [ 9104 ],
            "COUT": [ 7874 ],
            "CIN": [ 7877 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7875 ],
            "I3": [ 9105 ],
            "I1": [ 7617 ],
            "I0": [ 9105 ],
            "COUT": [ 7871 ],
            "CIN": [ 7874 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7872 ],
            "I3": [ 9105 ],
            "I1": [ 7612 ],
            "I0": [ 9105 ],
            "COUT": [ 7868 ],
            "CIN": [ 7871 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7869 ],
            "I3": [ 9105 ],
            "I1": [ 7607 ],
            "I0": [ 9104 ],
            "COUT": [ 7865 ],
            "CIN": [ 7868 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7866 ],
            "I3": [ 9105 ],
            "I1": [ 7601 ],
            "I0": [ 9105 ],
            "COUT": [ 7862 ],
            "CIN": [ 7865 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7863 ],
            "I3": [ 9105 ],
            "I1": [ 7596 ],
            "I0": [ 9105 ],
            "COUT": [ 7859 ],
            "CIN": [ 7862 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7860 ],
            "I3": [ 9105 ],
            "I1": [ 7591 ],
            "I0": [ 9104 ],
            "COUT": [ 7856 ],
            "CIN": [ 7859 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7857 ],
            "I3": [ 9105 ],
            "I1": [ 7586 ],
            "I0": [ 9105 ],
            "COUT": [ 7853 ],
            "CIN": [ 7856 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7854 ],
            "I3": [ 9105 ],
            "I1": [ 7581 ],
            "I0": [ 9104 ],
            "COUT": [ 7850 ],
            "CIN": [ 7853 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7851 ],
            "I3": [ 9105 ],
            "I1": [ 7570 ],
            "I0": [ 9105 ],
            "COUT": [ 7847 ],
            "CIN": [ 7850 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7848 ],
            "I3": [ 9105 ],
            "I1": [ 7565 ],
            "I0": [ 9105 ],
            "COUT": [ 7844 ],
            "CIN": [ 7847 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7845 ],
            "I3": [ 9105 ],
            "I1": [ 7560 ],
            "I0": [ 9104 ],
            "COUT": [ 7841 ],
            "CIN": [ 7844 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7842 ],
            "I3": [ 9105 ],
            "I1": [ 7555 ],
            "I0": [ 9104 ],
            "COUT": [ 7838 ],
            "CIN": [ 7841 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7839 ],
            "I3": [ 9105 ],
            "I1": [ 7550 ],
            "I0": [ 9105 ],
            "COUT": [ 7835 ],
            "CIN": [ 7838 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7836 ],
            "I3": [ 9105 ],
            "I1": [ 7545 ],
            "I0": [ 9104 ],
            "COUT": [ 7832 ],
            "CIN": [ 7835 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7833 ],
            "I3": [ 9105 ],
            "I1": [ 7540 ],
            "I0": [ 9104 ],
            "COUT": [ 7829 ],
            "CIN": [ 7832 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7830 ],
            "I3": [ 9105 ],
            "I1": [ 7535 ],
            "I0": [ 9105 ],
            "COUT": [ 7826 ],
            "CIN": [ 7829 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7827 ],
            "I3": [ 9105 ],
            "I1": [ 7530 ],
            "I0": [ 9105 ],
            "COUT": [ 7823 ],
            "CIN": [ 7826 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7824 ],
            "I3": [ 9105 ],
            "I1": [ 7524 ],
            "I0": [ 9105 ],
            "COUT": [ 7820 ],
            "CIN": [ 7823 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7821 ],
            "I3": [ 9105 ],
            "I1": [ 7712 ],
            "I0": [ 9105 ],
            "COUT": [ 7817 ],
            "CIN": [ 7820 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7818 ],
            "I3": [ 9105 ],
            "I1": [ 7716 ],
            "I0": [ 9105 ],
            "COUT": [ 7814 ],
            "CIN": [ 7817 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7815 ],
            "I3": [ 9105 ],
            "I1": [ 7720 ],
            "I0": [ 9105 ],
            "COUT": [ 7811 ],
            "CIN": [ 7814 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7812 ],
            "I3": [ 9105 ],
            "I1": [ 7724 ],
            "I0": [ 9105 ],
            "COUT": [ 7808 ],
            "CIN": [ 7811 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7809 ],
            "I3": [ 9105 ],
            "I1": [ 7728 ],
            "I0": [ 9105 ],
            "COUT": [ 7805 ],
            "CIN": [ 7808 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7806 ],
            "I3": [ 9105 ],
            "I1": [ 7732 ],
            "I0": [ 9105 ],
            "COUT": [ 7802 ],
            "CIN": [ 7805 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7803 ],
            "I3": [ 9105 ],
            "I1": [ 7642 ],
            "I0": [ 9105 ],
            "COUT": [ 7799 ],
            "CIN": [ 7802 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7800 ],
            "I3": [ 9105 ],
            "I1": [ 7578 ],
            "I0": [ 9105 ],
            "COUT": [ 7796 ],
            "CIN": [ 7799 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7797 ],
            "I3": [ 9105 ],
            "I1": [ 7521 ],
            "I0": [ 9105 ],
            "COUT": [ 7793 ],
            "CIN": [ 7796 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7794 ],
            "I3": [ 9105 ],
            "I1": [ 7517 ],
            "I0": [ 9105 ],
            "COUT": [ 9145 ],
            "CIN": [ 7793 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7545 ],
            "I0": [ 7540 ],
            "F": [ 7790 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7623 ],
            "I1": [ 7790 ],
            "I0": [ 7607 ],
            "F": [ 7783 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7560 ],
            "I0": [ 7555 ],
            "F": [ 7786 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7591 ],
            "I0": [ 7581 ],
            "F": [ 7785 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7786 ],
            "I0": [ 7785 ],
            "F": [ 7780 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7783 ],
            "I1": [ 7782 ],
            "I0": [ 7780 ],
            "F": [ 7778 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7353 ],
            "D": [ 7778 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7516 ],
            "I3": [ 9104 ],
            "I1": [ 7517 ],
            "I0": [ 9105 ],
            "COUT": [ 7776 ],
            "CIN": [ 7575 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7773 ],
            "I3": [ 9104 ],
            "I1": [ 7712 ],
            "I0": [ 9105 ],
            "COUT": [ 7771 ],
            "CIN": [ 7527 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7712 ],
            "D": [ 7773 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7769 ],
            "I3": [ 9104 ],
            "I1": [ 7716 ],
            "I0": [ 9105 ],
            "COUT": [ 7767 ],
            "CIN": [ 7771 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7716 ],
            "D": [ 7769 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7765 ],
            "I3": [ 9104 ],
            "I1": [ 7720 ],
            "I0": [ 9105 ],
            "COUT": [ 7763 ],
            "CIN": [ 7767 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7720 ],
            "D": [ 7765 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7761 ],
            "I3": [ 9104 ],
            "I1": [ 7724 ],
            "I0": [ 9105 ],
            "COUT": [ 7759 ],
            "CIN": [ 7763 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7724 ],
            "D": [ 7761 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7757 ],
            "I3": [ 9104 ],
            "I1": [ 7728 ],
            "I0": [ 9105 ],
            "COUT": [ 7755 ],
            "CIN": [ 7759 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7728 ],
            "D": [ 7757 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7753 ],
            "I3": [ 9104 ],
            "I1": [ 7732 ],
            "I0": [ 9105 ],
            "COUT": [ 7751 ],
            "CIN": [ 7755 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7732 ],
            "D": [ 7753 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7641 ],
            "I3": [ 9104 ],
            "I1": [ 7642 ],
            "I0": [ 9105 ],
            "COUT": [ 7639 ],
            "CIN": [ 7751 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7636 ],
            "F": [ 7748 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y22/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7636 ],
            "D": [ 7748 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7744 ],
            "F": [ 7518 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7745 ],
            "I3": [ 9105 ],
            "I1": [ 7517 ],
            "I0": [ 9105 ],
            "COUT": [ 9147 ],
            "CIN": [ 7741 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7742 ],
            "I3": [ 9105 ],
            "I1": [ 7521 ],
            "I0": [ 9105 ],
            "COUT": [ 7741 ],
            "CIN": [ 7738 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7739 ],
            "I3": [ 9105 ],
            "I1": [ 7578 ],
            "I0": [ 9105 ],
            "COUT": [ 7738 ],
            "CIN": [ 7735 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7736 ],
            "I3": [ 9105 ],
            "I1": [ 7642 ],
            "I0": [ 9105 ],
            "COUT": [ 7735 ],
            "CIN": [ 7731 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7733 ],
            "I3": [ 9105 ],
            "I1": [ 7732 ],
            "I0": [ 9105 ],
            "COUT": [ 7731 ],
            "CIN": [ 7727 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7729 ],
            "I3": [ 9105 ],
            "I1": [ 7728 ],
            "I0": [ 9105 ],
            "COUT": [ 7727 ],
            "CIN": [ 7723 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7725 ],
            "I3": [ 9105 ],
            "I1": [ 7724 ],
            "I0": [ 9105 ],
            "COUT": [ 7723 ],
            "CIN": [ 7719 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7721 ],
            "I3": [ 9105 ],
            "I1": [ 7720 ],
            "I0": [ 9105 ],
            "COUT": [ 7719 ],
            "CIN": [ 7715 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7717 ],
            "I3": [ 9105 ],
            "I1": [ 7716 ],
            "I0": [ 9105 ],
            "COUT": [ 7715 ],
            "CIN": [ 7711 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7713 ],
            "I3": [ 9105 ],
            "I1": [ 7712 ],
            "I0": [ 9105 ],
            "COUT": [ 7711 ],
            "CIN": [ 7708 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7709 ],
            "I3": [ 9105 ],
            "I1": [ 7524 ],
            "I0": [ 9105 ],
            "COUT": [ 7708 ],
            "CIN": [ 7705 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7706 ],
            "I3": [ 9105 ],
            "I1": [ 7530 ],
            "I0": [ 9105 ],
            "COUT": [ 7705 ],
            "CIN": [ 7702 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7703 ],
            "I3": [ 9105 ],
            "I1": [ 7535 ],
            "I0": [ 9104 ],
            "COUT": [ 7702 ],
            "CIN": [ 7699 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7700 ],
            "I3": [ 9105 ],
            "I1": [ 7540 ],
            "I0": [ 9104 ],
            "COUT": [ 7699 ],
            "CIN": [ 7696 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7697 ],
            "I3": [ 9105 ],
            "I1": [ 7545 ],
            "I0": [ 9105 ],
            "COUT": [ 7696 ],
            "CIN": [ 7693 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7694 ],
            "I3": [ 9105 ],
            "I1": [ 7550 ],
            "I0": [ 9104 ],
            "COUT": [ 7693 ],
            "CIN": [ 7690 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7691 ],
            "I3": [ 9105 ],
            "I1": [ 7555 ],
            "I0": [ 9104 ],
            "COUT": [ 7690 ],
            "CIN": [ 7687 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7688 ],
            "I3": [ 9105 ],
            "I1": [ 7560 ],
            "I0": [ 9105 ],
            "COUT": [ 7687 ],
            "CIN": [ 7684 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7685 ],
            "I3": [ 9105 ],
            "I1": [ 7565 ],
            "I0": [ 9105 ],
            "COUT": [ 7684 ],
            "CIN": [ 7681 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7682 ],
            "I3": [ 9105 ],
            "I1": [ 7570 ],
            "I0": [ 9104 ],
            "COUT": [ 7681 ],
            "CIN": [ 7678 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7679 ],
            "I3": [ 9105 ],
            "I1": [ 7581 ],
            "I0": [ 9105 ],
            "COUT": [ 7678 ],
            "CIN": [ 7675 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7676 ],
            "I3": [ 9105 ],
            "I1": [ 7586 ],
            "I0": [ 9104 ],
            "COUT": [ 7675 ],
            "CIN": [ 7672 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7673 ],
            "I3": [ 9105 ],
            "I1": [ 7591 ],
            "I0": [ 9105 ],
            "COUT": [ 7672 ],
            "CIN": [ 7669 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7670 ],
            "I3": [ 9105 ],
            "I1": [ 7596 ],
            "I0": [ 9105 ],
            "COUT": [ 7669 ],
            "CIN": [ 7666 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7667 ],
            "I3": [ 9105 ],
            "I1": [ 7601 ],
            "I0": [ 9104 ],
            "COUT": [ 7666 ],
            "CIN": [ 7663 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7664 ],
            "I3": [ 9105 ],
            "I1": [ 7607 ],
            "I0": [ 9105 ],
            "COUT": [ 7663 ],
            "CIN": [ 7660 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7661 ],
            "I3": [ 9105 ],
            "I1": [ 7612 ],
            "I0": [ 9105 ],
            "COUT": [ 7660 ],
            "CIN": [ 7657 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7658 ],
            "I3": [ 9105 ],
            "I1": [ 7617 ],
            "I0": [ 9104 ],
            "COUT": [ 7657 ],
            "CIN": [ 7654 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7655 ],
            "I3": [ 9105 ],
            "I1": [ 7623 ],
            "I0": [ 9105 ],
            "COUT": [ 7654 ],
            "CIN": [ 7651 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7652 ],
            "I3": [ 9105 ],
            "I1": [ 7628 ],
            "I0": [ 9105 ],
            "COUT": [ 7651 ],
            "CIN": [ 7647 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7649 ],
            "I3": [ 9105 ],
            "I1": [ 7636 ],
            "I0": [ 9105 ],
            "COUT": [ 7646 ],
            "CIN": [ 9146 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7644 ],
            "I3": [ 9105 ],
            "I1": [ 7633 ],
            "I0": [ 9105 ],
            "COUT": [ 7647 ],
            "CIN": [ 7646 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7633 ],
            "D": [ 7644 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7642 ],
            "D": [ 7641 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7577 ],
            "I3": [ 9104 ],
            "I1": [ 7578 ],
            "I0": [ 9105 ],
            "COUT": [ 7574 ],
            "CIN": [ 7639 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7637 ],
            "I3": [ 9104 ],
            "I1": [ 7636 ],
            "I0": [ 9104 ],
            "COUT": [ 7632 ],
            "CIN": [ 9148 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7634 ],
            "I3": [ 9104 ],
            "I1": [ 7633 ],
            "I0": [ 9105 ],
            "COUT": [ 7630 ],
            "CIN": [ 7632 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y24/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7627 ],
            "I3": [ 9104 ],
            "I1": [ 7628 ],
            "I0": [ 9105 ],
            "COUT": [ 7625 ],
            "CIN": [ 7630 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y24/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7628 ],
            "D": [ 7627 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y24/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7621 ],
            "I3": [ 9104 ],
            "I1": [ 7623 ],
            "I0": [ 9105 ],
            "COUT": [ 7619 ],
            "CIN": [ 7625 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7623 ],
            "D": [ 7621 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y24/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7616 ],
            "I3": [ 9104 ],
            "I1": [ 7617 ],
            "I0": [ 9105 ],
            "COUT": [ 7614 ],
            "CIN": [ 7619 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y24/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7617 ],
            "D": [ 7616 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7611 ],
            "I3": [ 9104 ],
            "I1": [ 7612 ],
            "I0": [ 9105 ],
            "COUT": [ 7609 ],
            "CIN": [ 7614 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7612 ],
            "D": [ 7611 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7605 ],
            "I3": [ 9104 ],
            "I1": [ 7607 ],
            "I0": [ 9105 ],
            "COUT": [ 7603 ],
            "CIN": [ 7609 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7607 ],
            "D": [ 7605 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7600 ],
            "I3": [ 9104 ],
            "I1": [ 7601 ],
            "I0": [ 9105 ],
            "COUT": [ 7598 ],
            "CIN": [ 7603 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7601 ],
            "D": [ 7600 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7595 ],
            "I3": [ 9104 ],
            "I1": [ 7596 ],
            "I0": [ 9105 ],
            "COUT": [ 7593 ],
            "CIN": [ 7598 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7596 ],
            "D": [ 7595 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7590 ],
            "I3": [ 9104 ],
            "I1": [ 7591 ],
            "I0": [ 9105 ],
            "COUT": [ 7588 ],
            "CIN": [ 7593 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7591 ],
            "D": [ 7590 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7585 ],
            "I3": [ 9104 ],
            "I1": [ 7586 ],
            "I0": [ 9105 ],
            "COUT": [ 7583 ],
            "CIN": [ 7588 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y24/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7586 ],
            "D": [ 7585 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7580 ],
            "I3": [ 9104 ],
            "I1": [ 7581 ],
            "I0": [ 9105 ],
            "COUT": [ 7572 ],
            "CIN": [ 7583 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7581 ],
            "D": [ 7580 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7578 ],
            "D": [ 7577 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7520 ],
            "I3": [ 9104 ],
            "I1": [ 7521 ],
            "I0": [ 9105 ],
            "COUT": [ 7575 ],
            "CIN": [ 7574 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7569 ],
            "I3": [ 9104 ],
            "I1": [ 7570 ],
            "I0": [ 9105 ],
            "COUT": [ 7567 ],
            "CIN": [ 7572 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7570 ],
            "D": [ 7569 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7564 ],
            "I3": [ 9104 ],
            "I1": [ 7565 ],
            "I0": [ 9105 ],
            "COUT": [ 7562 ],
            "CIN": [ 7567 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7565 ],
            "D": [ 7564 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7559 ],
            "I3": [ 9104 ],
            "I1": [ 7560 ],
            "I0": [ 9105 ],
            "COUT": [ 7557 ],
            "CIN": [ 7562 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7560 ],
            "D": [ 7559 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7554 ],
            "I3": [ 9104 ],
            "I1": [ 7555 ],
            "I0": [ 9105 ],
            "COUT": [ 7552 ],
            "CIN": [ 7557 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7555 ],
            "D": [ 7554 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7549 ],
            "I3": [ 9104 ],
            "I1": [ 7550 ],
            "I0": [ 9105 ],
            "COUT": [ 7547 ],
            "CIN": [ 7552 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7550 ],
            "D": [ 7549 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7544 ],
            "I3": [ 9104 ],
            "I1": [ 7545 ],
            "I0": [ 9105 ],
            "COUT": [ 7542 ],
            "CIN": [ 7547 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7545 ],
            "D": [ 7544 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7539 ],
            "I3": [ 9104 ],
            "I1": [ 7540 ],
            "I0": [ 9105 ],
            "COUT": [ 7537 ],
            "CIN": [ 7542 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7540 ],
            "D": [ 7539 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7534 ],
            "I3": [ 9104 ],
            "I1": [ 7535 ],
            "I0": [ 9105 ],
            "COUT": [ 7532 ],
            "CIN": [ 7537 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7535 ],
            "D": [ 7534 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7529 ],
            "I3": [ 9104 ],
            "I1": [ 7530 ],
            "I0": [ 9105 ],
            "COUT": [ 7526 ],
            "CIN": [ 7532 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7530 ],
            "D": [ 7529 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7523 ],
            "I3": [ 9104 ],
            "I1": [ 7524 ],
            "I0": [ 9105 ],
            "COUT": [ 7527 ],
            "CIN": [ 7526 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7524 ],
            "D": [ 7523 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7521 ],
            "D": [ 7520 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-39.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7518 ],
            "Q": [ 7517 ],
            "D": [ 7516 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.18-1.21",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7506 ],
            "I": [ 7315 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-26.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7350 ],
            "D": [ 7431 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-26.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7346 ],
            "D": [ 7428 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y26/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-26.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7342 ],
            "D": [ 7425 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-26.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7338 ],
            "D": [ 7422 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y26/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-26.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7334 ],
            "D": [ 7419 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-26.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7330 ],
            "D": [ 7416 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-26.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7326 ],
            "D": [ 7413 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y26/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-26.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7321 ],
            "D": [ 7410 ],
            "CLK": [ 7506 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7485 ],
            "D": [ 7431 ],
            "CLK": [ 7353 ],
            "CE": [ 7493 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7476 ],
            "D": [ 7428 ],
            "CLK": [ 7353 ],
            "CE": [ 7493 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7470 ],
            "D": [ 7425 ],
            "CLK": [ 7353 ],
            "CE": [ 7493 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7464 ],
            "D": [ 7422 ],
            "CLK": [ 7353 ],
            "CE": [ 7493 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7458 ],
            "D": [ 7419 ],
            "CLK": [ 7353 ],
            "CE": [ 7493 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7452 ],
            "D": [ 7416 ],
            "CLK": [ 7353 ],
            "CE": [ 7493 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7445 ],
            "D": [ 7413 ],
            "CLK": [ 7353 ],
            "CE": [ 7493 ]
          }
        },
        "cpu0.b_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7488 ],
            "D": [ 7410 ],
            "CLK": [ 7353 ],
            "CE": [ 7493 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 9105 ]
          }
        },
        "cpu0.b_in_DFFNR_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y26/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7356 ],
            "I2": [ 7371 ],
            "I1": [ 7368 ],
            "I0": [ 7365 ],
            "F": [ 7491 ]
          }
        },
        "cpu0.b_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.1-203.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7491 ],
            "Q": [ 7493 ],
            "D": [ 7362 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.alu_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y26/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.1-203.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7491 ],
            "Q": [ 7436 ],
            "D": [ 7372 ],
            "CLK": [ 7353 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 9104 ]
          }
        },
        "cpu0.alu_DFFE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7437 ],
            "I3": [ 9104 ],
            "I1": [ 7488 ],
            "I0": [ 7411 ],
            "COUT": [ 7487 ],
            "CIN": [ 7444 ]
          }
        },
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7478 ],
            "I3": [ 9104 ],
            "I1": [ 7485 ],
            "I0": [ 7433 ],
            "COUT": [ 7475 ],
            "CIN": [ 9150 ]
          }
        },
        "cpu0.alu_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:132.1-137.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7480 ],
            "D": [ 7478 ],
            "CLK": [ 7353 ],
            "CE": [ 7436 ]
          }
        },
        "cpu0.alu_DFFE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7472 ],
            "I3": [ 9104 ],
            "I1": [ 7476 ],
            "I0": [ 7429 ],
            "COUT": [ 7469 ],
            "CIN": [ 7475 ]
          }
        },
        "cpu0.alu_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:132.1-137.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7473 ],
            "D": [ 7472 ],
            "CLK": [ 7353 ],
            "CE": [ 7436 ]
          }
        },
        "cpu0.alu_DFFE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7466 ],
            "I3": [ 9104 ],
            "I1": [ 7470 ],
            "I0": [ 7426 ],
            "COUT": [ 7463 ],
            "CIN": [ 7469 ]
          }
        },
        "cpu0.alu_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:132.1-137.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7467 ],
            "D": [ 7466 ],
            "CLK": [ 7353 ],
            "CE": [ 7436 ]
          }
        },
        "cpu0.alu_DFFE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7460 ],
            "I3": [ 9104 ],
            "I1": [ 7464 ],
            "I0": [ 7423 ],
            "COUT": [ 7457 ],
            "CIN": [ 7463 ]
          }
        },
        "cpu0.alu_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:132.1-137.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7461 ],
            "D": [ 7460 ],
            "CLK": [ 7353 ],
            "CE": [ 7436 ]
          }
        },
        "cpu0.alu_DFFE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7454 ],
            "I3": [ 9104 ],
            "I1": [ 7458 ],
            "I0": [ 7420 ],
            "COUT": [ 7451 ],
            "CIN": [ 7457 ]
          }
        },
        "cpu0.alu_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:132.1-137.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7455 ],
            "D": [ 7454 ],
            "CLK": [ 7353 ],
            "CE": [ 7436 ]
          }
        },
        "cpu0.alu_DFFE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7448 ],
            "I3": [ 9104 ],
            "I1": [ 7452 ],
            "I0": [ 7417 ],
            "COUT": [ 7443 ],
            "CIN": [ 7451 ]
          }
        },
        "cpu0.alu_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:132.1-137.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7449 ],
            "D": [ 7448 ],
            "CLK": [ 7353 ],
            "CE": [ 7436 ]
          }
        },
        "cpu0.alu_DFFE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9104 ],
            "SUM": [ 7440 ],
            "I3": [ 9104 ],
            "I1": [ 7445 ],
            "I0": [ 7414 ],
            "COUT": [ 7444 ],
            "CIN": [ 7443 ]
          }
        },
        "cpu0.alu_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:132.1-137.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7441 ],
            "D": [ 7440 ],
            "CLK": [ 7353 ],
            "CE": [ 7436 ]
          }
        },
        "cpu0.alu_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y26/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:132.1-137.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7438 ],
            "D": [ 7437 ],
            "CLK": [ 7353 ],
            "CE": [ 7436 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y26/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:115.1-120.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7433 ],
            "D": [ 7431 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y26/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:115.1-120.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7429 ],
            "D": [ 7428 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:115.1-120.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7426 ],
            "D": [ 7425 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y26/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:115.1-120.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7423 ],
            "D": [ 7422 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y26/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:115.1-120.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7420 ],
            "D": [ 7419 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:115.1-120.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7417 ],
            "D": [ 7416 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:115.1-120.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7414 ],
            "D": [ 7413 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:115.1-120.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7411 ],
            "D": [ 7410 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7356 ],
            "I2": [ 7371 ],
            "I1": [ 7368 ],
            "I0": [ 7365 ],
            "F": [ 7383 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7398 ],
            "I1": [ 7397 ],
            "I0": [ 7396 ],
            "F": [ 7402 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y25/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7402 ],
            "I2": [ 7392 ],
            "I1": [ 7389 ],
            "I0": [ 7386 ],
            "F": [ 7362 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y26/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7405 ],
            "I0": [ 7404 ],
            "F": [ 7371 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y25/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7402 ],
            "I2": [ 7392 ],
            "I1": [ 7389 ],
            "I0": [ 7386 ],
            "F": [ 7376 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7394 ],
            "I2": [ 7392 ],
            "I1": [ 7389 ],
            "I0": [ 7386 ],
            "F": [ 7377 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7394 ],
            "I2": [ 7392 ],
            "I1": [ 7389 ],
            "I0": [ 7386 ],
            "F": [ 7372 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7398 ],
            "I1": [ 7397 ],
            "I0": [ 7396 ],
            "F": [ 7394 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7394 ],
            "I2": [ 7392 ],
            "I1": [ 7389 ],
            "I0": [ 7386 ],
            "F": [ 7379 ]
          }
        },
        "cpu0.a_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.1-203.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7383 ],
            "Q": [ 7381 ],
            "D": [ 7379 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7377 ],
            "I0": [ 7376 ],
            "F": [ 7356 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y26/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7372 ],
            "I2": [ 7371 ],
            "I1": [ 7368 ],
            "I0": [ 7365 ],
            "F": [ 7360 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y26/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7372 ],
            "I2": [ 7371 ],
            "I1": [ 7368 ],
            "I0": [ 7365 ],
            "F": [ 7359 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y26/MUX2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7362 ],
            "O": [ 7354 ],
            "I1": [ 7360 ],
            "I0": [ 7359 ]
          }
        },
        "cpu0.a_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.1-203.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7356 ],
            "Q": [ 7355 ],
            "D": [ 7354 ],
            "CLK": [ 7353 ]
          }
        },
        "bus_viewer_out_OBUF_O_7": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9105 ],
            "BOTTOM_IO_PORT_A": [ 9105 ],
            "O": [ 7351 ],
            "I": [ 7350 ]
          }
        },
        "bus_viewer_out_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7347 ],
            "I": [ 7346 ]
          }
        },
        "bus_viewer_out_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9105 ],
            "BOTTOM_IO_PORT_A": [ 9105 ],
            "O": [ 7343 ],
            "I": [ 7342 ]
          }
        },
        "bus_viewer_out_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9105 ],
            "BOTTOM_IO_PORT_A": [ 9105 ],
            "O": [ 7339 ],
            "I": [ 7338 ]
          }
        },
        "bus_viewer_out_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7335 ],
            "I": [ 7334 ]
          }
        },
        "bus_viewer_out_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9105 ],
            "BOTTOM_IO_PORT_A": [ 9105 ],
            "O": [ 7331 ],
            "I": [ 7330 ]
          }
        },
        "bus_viewer_out_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9105 ],
            "BOTTOM_IO_PORT_A": [ 9105 ],
            "O": [ 7327 ],
            "I": [ 7326 ]
          }
        },
        "bus_viewer_out_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7322 ],
            "I": [ 7321 ]
          }
        }
      },
      "netnames": {
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9150 ] ,
          "attributes": {
            "ROUTING": "X17Y26/COUT0;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9148 ] ,
          "attributes": {
            "ROUTING": "X17Y24/COUT0;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9147 ] ,
          "attributes": {
            "ROUTING": "X21Y22/COUT2;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9146 ] ,
          "attributes": {
            "ROUTING": "X16Y22/COUT0;;1"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9145 ] ,
          "attributes": {
            "ROUTING": "X21Y23/COUT2;;1"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9144 ] ,
          "attributes": {
            "ROUTING": "X16Y23/COUT0;;1"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9142 ] ,
          "attributes": {
            "ROUTING": "X16Y25/COUT0;;1"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9140 ] ,
          "attributes": {
            "ROUTING": "X21Y25/COUT1;;1"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9139 ] ,
          "attributes": {
            "ROUTING": "X20Y25/COUT0;;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9137 ] ,
          "attributes": {
            "ROUTING": "X22Y25/COUT0;;1"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9135 ] ,
          "attributes": {
            "ROUTING": "X25Y23/CIN0;;1"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9134 ] ,
          "attributes": {
            "ROUTING": "X24Y23/COUT0;;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9133 ] ,
          "attributes": {
            "ROUTING": "X31Y21/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9131 ] ,
          "attributes": {
            "ROUTING": "X30Y23/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9130 ] ,
          "attributes": {
            "ROUTING": "X35Y22/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9129 ] ,
          "attributes": {
            "ROUTING": "X30Y22/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9128 ] ,
          "attributes": {
            "ROUTING": "X29Y22/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9127 ] ,
          "attributes": {
            "ROUTING": "X24Y22/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9125 ] ,
          "attributes": {
            "ROUTING": "X26Y25/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9124 ] ,
          "attributes": {
            "ROUTING": "X25Y26/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9122 ] ,
          "attributes": {
            "ROUTING": "X21Y21/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9121 ] ,
          "attributes": {
            "ROUTING": "X15Y21/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9119 ] ,
          "attributes": {
            "ROUTING": "X17Y21/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9118 ] ,
          "attributes": {
            "ROUTING": "X23Y26/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9116 ] ,
          "attributes": {
            "ROUTING": "X24Y25/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9115 ] ,
          "attributes": {
            "ROUTING": "X30Y26/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9113 ] ,
          "attributes": {
            "ROUTING": "X22Y23/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9112 ] ,
          "attributes": {
            "ROUTING": "X29Y24/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9111 ] ,
          "attributes": {
            "ROUTING": "X24Y24/COUT0;;1"
          }
        },
        "display[0]": {
          "hide_name": 0,
          "bits": [ 9089 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[1]": {
          "hide_name": 0,
          "bits": [ 9087 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[2]": {
          "hide_name": 0,
          "bits": [ 9085 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[3]": {
          "hide_name": 0,
          "bits": [ 9083 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[4]": {
          "hide_name": 0,
          "bits": [ 9081 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[5]": {
          "hide_name": 0,
          "bits": [ 9079 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[6]": {
          "hide_name": 0,
          "bits": [ 9077 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9069 ] ,
          "attributes": {
            "ROUTING": "X32Y21/F7;;1;X32Y21/E130;X32Y21/E130/F7;1;X32Y21/E260;X32Y21/E260/E130;1;X33Y21/SEL6;X33Y21/SEL6/E261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9068 ] ,
          "attributes": {
            "ROUTING": "X33Y21/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9067 ] ,
          "attributes": {
            "ROUTING": "X33Y21/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 9065 ] ,
          "attributes": {
            "ROUTING": "X33Y21/OF6;;1;X33Y21/W130;X33Y21/W130/OF6;1;X33Y21/E270;X33Y21/E270/W130;1;X34Y21/X04;X34Y21/X04/E271;1;X34Y21/D6;X34Y21/D6/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9061 ] ,
          "attributes": {
            "ROUTING": "X34Y21/F6;;1;X34Y21/C7;X34Y21/C7/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9060 ] ,
          "attributes": {
            "ROUTING": "X32Y21/F6;;1;X32Y21/EW20;X32Y21/EW20/F6;1;X33Y21/E220;X33Y21/E220/E121;1;X34Y21/X05;X34Y21/X05/E221;1;X34Y21/B7;X34Y21/B7/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9059 ] ,
          "attributes": {
            "ROUTING": "X31Y21/F6;;1;X31Y21/E260;X31Y21/E260/F6;1;X33Y21/E260;X33Y21/E260/E262;1;X34Y21/X03;X34Y21/X03/E261;1;X34Y21/A7;X34Y21/A7/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9056 ] ,
          "attributes": {
            "ROUTING": "X33Y19/F6;;1;X33Y19/C5;X33Y19/C5/F6;1;X33Y19/XD5;X33Y19/XD5/C5;1"
          }
        },
        "disp.led_counter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9054 ] ,
          "attributes": {
            "ROUTING": "X33Y19/F3;;1;X33Y19/X06;X33Y19/X06/F3;1;X33Y19/LSR2;X33Y19/LSR2/X06;1"
          }
        },
        "disp.led_counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9053 ] ,
          "attributes": {
            "ROUTING": "X33Y19/F1;;1;X33Y19/B4;X33Y19/B4/F1;1;X33Y19/XD4;X33Y19/XD4/B4;1"
          }
        },
        "disp.display[0]": {
          "hide_name": 0,
          "bits": [ 9048 ] ,
          "attributes": {
            "ROUTING": "X41Y7/Q1;;1;X41Y7/N210;X41Y7/N210/Q1;1;X41Y5/N810;X41Y5/N810/N212;1;X41Y2/N210;X41Y2/N210/S818;1;X41Y0/E210;X41Y0/E210/N212;1;X41Y0/A0;X41Y0/A0/E210;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9047 ] ,
          "attributes": {
            "ROUTING": "X41Y7/F3;;1;X41Y7/B1;X41Y7/B1/F3;1;X41Y7/XD1;X41Y7/XD1/B1;1"
          }
        },
        "disp.display[1]": {
          "hide_name": 0,
          "bits": [ 9044 ] ,
          "attributes": {
            "ROUTING": "X16Y21/Q4;;1;X16Y21/SN10;X16Y21/SN10/Q4;1;X16Y22/S810;X16Y22/S810/S111;1;X16Y27/W220;X16Y27/W220/N818;1;X14Y27/S220;X14Y27/S220/W222;1;X14Y28/X03;X14Y28/X03/N222;1;X14Y28/A0;X14Y28/A0/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9043 ] ,
          "attributes": {
            "ROUTING": "X18Y21/F6;;1;X18Y21/W100;X18Y21/W100/F6;1;X17Y21/W200;X17Y21/W200/W101;1;X16Y21/D4;X16Y21/D4/W201;1;X16Y21/XD4;X16Y21/XD4/D4;1"
          }
        },
        "disp.display[2]": {
          "hide_name": 0,
          "bits": [ 9040 ] ,
          "attributes": {
            "ROUTING": "X43Y13/Q1;;1;X43Y13/E100;X43Y13/E100/Q1;1;X44Y13/E200;X44Y13/E200/E101;1;X46Y13/X01;X46Y13/X01/E202;1;X46Y13/A0;X46Y13/A0/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9039 ] ,
          "attributes": {
            "ROUTING": "X43Y13/F0;;1;X43Y13/D1;X43Y13/D1/F0;1;X43Y13/XD1;X43Y13/XD1/D1;1"
          }
        },
        "disp.display[3]": {
          "hide_name": 0,
          "bits": [ 9036 ] ,
          "attributes": {
            "ROUTING": "X43Y12/Q4;;1;X43Y12/E130;X43Y12/E130/Q4;1;X44Y12/E230;X44Y12/E230/E131;1;X46Y12/X02;X46Y12/X02/E232;1;X46Y12/A0;X46Y12/A0/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9035 ] ,
          "attributes": {
            "ROUTING": "X43Y12/F7;;1;X43Y12/A4;X43Y12/A4/F7;1;X43Y12/XD4;X43Y12/XD4/A4;1"
          }
        },
        "disp.display[4]": {
          "hide_name": 0,
          "bits": [ 9032 ] ,
          "attributes": {
            "ROUTING": "X41Y7/Q4;;1;X41Y7/N820;X41Y7/N820/Q4;1;X41Y0/E270;X41Y0/E270/S828;1;X41Y0/D1;X41Y0/D1/E270;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9031 ] ,
          "attributes": {
            "ROUTING": "X41Y7/F0;;1;X41Y7/D4;X41Y7/D4/F0;1;X41Y7/XD4;X41Y7/XD4/D4;1"
          }
        },
        "disp.display[5]": {
          "hide_name": 0,
          "bits": [ 9028 ] ,
          "attributes": {
            "ROUTING": "X16Y21/Q5;;1;X16Y21/S830;X16Y21/S830/Q5;1;X16Y28/W250;X16Y28/W250/N838;1;X14Y28/X08;X14Y28/X08/W252;1;X14Y28/D1;X14Y28/D1/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9027 ] ,
          "attributes": {
            "ROUTING": "X18Y21/F7;;1;X18Y21/EW10;X18Y21/EW10/F7;1;X17Y21/W210;X17Y21/W210/W111;1;X16Y21/B5;X16Y21/B5/W211;1;X16Y21/XD5;X16Y21/XD5/B5;1"
          }
        },
        "disp.display[6]": {
          "hide_name": 0,
          "bits": [ 9025 ] ,
          "attributes": {
            "ROUTING": "X43Y21/Q5;;1;X43Y21/S130;X43Y21/S130/Q5;1;X43Y22/E230;X43Y22/E230/S131;1;X45Y22/E260;X45Y22/E260/E232;1;X46Y22/S260;X46Y22/S260/E261;1;X46Y23/X03;X46Y23/X03/S261;1;X46Y23/A0;X46Y23/A0/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9024 ] ,
          "attributes": {
            "ROUTING": "X43Y21/F0;;1;X43Y21/D5;X43Y21/D5/F0;1;X43Y21/XD5;X43Y21/XD5/D5;1"
          }
        },
        "disp.display_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9023 ] ,
          "attributes": {
            "ROUTING": "X34Y20/W270;X34Y20/W270/S271;1;X32Y20/W220;X32Y20/W220/W272;1;X30Y20/W220;X30Y20/W220/W222;1;X28Y20/W810;X28Y20/W810/W222;1;X20Y20/W220;X20Y20/W220/W818;1;X18Y20/W230;X18Y20/W230/W222;1;X16Y20/S230;X16Y20/S230/W232;1;X16Y21/X08;X16Y21/X08/S231;1;X16Y21/CE2;X16Y21/CE2/X08;1;X43Y12/S210;X43Y12/S210/E211;1;X43Y13/CE0;X43Y13/CE0/S211;1;X34Y16/SN20;X34Y16/SN20/F2;1;X34Y17/S260;X34Y17/S260/S121;1;X34Y19/S270;X34Y19/S270/S262;1;X34Y21/E270;X34Y21/E270/S272;1;X36Y21/E270;X36Y21/E270/E272;1;X38Y21/E820;X38Y21/E820/E272;1;X46Y21/E270;X46Y21/E270/E828;1;X45Y21/W270;X45Y21/W270/W272;1;X43Y21/X08;X43Y21/X08/W272;1;X43Y21/CE2;X43Y21/CE2/X08;1;X34Y12/E810;X34Y12/E810/N814;1;X42Y12/E210;X42Y12/E210/E818;1;X43Y12/CE2;X43Y12/CE2/E211;1;X41Y7/CE2;X41Y7/CE2/X08;1;X34Y16/F2;;1;X34Y16/N810;X34Y16/N810/F2;1;X34Y8/E220;X34Y8/E220/N818;1;X36Y8/E220;X36Y8/E220/E222;1;X38Y8/E230;X38Y8/E230/E222;1;X40Y8/E230;X40Y8/E230/E232;1;X41Y8/N230;X41Y8/N230/E231;1;X41Y7/X08;X41Y7/X08/N231;1;X41Y7/CE0;X41Y7/CE0/X08;1"
          }
        },
        "disp.digit_select_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9020 ] ,
          "attributes": {
            "ROUTING": "X40Y10/F7;;1;X40Y10/A3;X40Y10/A3/F7;1;X40Y10/XD3;X40Y10/XD3/A3;1"
          }
        },
        "disp.led_counter[0]": {
          "hide_name": 0,
          "bits": [ 9013 ] ,
          "attributes": {
            "ROUTING": "X33Y18/N220;X33Y18/N220/N121;1;X33Y16/N810;X33Y16/N810/N222;1;X33Y12/E220;X33Y12/E220/N814;1;X35Y12/E810;X35Y12/E810/E222;1;X39Y12/N210;X39Y12/N210/E814;1;X39Y10/E210;X39Y10/E210/N212;1;X40Y10/B7;X40Y10/B7/E211;1;X31Y19/W250;X31Y19/W250/W252;1;X30Y19/S250;X30Y19/S250/W251;1;X30Y21/B5;X30Y21/B5/S252;1;X33Y19/W250;X33Y19/W250/Q5;1;X33Y19/B1;X33Y19/B1/W250;1;X34Y19/N270;X34Y19/N270/E131;1;X34Y17/N820;X34Y17/N820/N272;1;X34Y9/E240;X34Y9/E240/N828;1;X36Y9/E820;X36Y9/E820/E242;1;X40Y9/N240;X40Y9/N240/E824;1;X40Y7/D5;X40Y7/D5/N242;1;X40Y7/XD5;X40Y7/XD5/D5;1;X33Y19/S250;X33Y19/S250/Q5;1;X33Y19/B3;X33Y19/B3/S250;1;X33Y19/SN20;X33Y19/SN20/Q5;1;X33Y20/S260;X33Y20/S260/S121;1;X33Y21/W260;X33Y21/W260/S261;1;X31Y21/W270;X31Y21/W270/W262;1;X30Y21/X04;X30Y21/X04/W271;1;X30Y21/B1;X30Y21/B1/X04;1;X33Y19/Q5;;1;X33Y19/E130;X33Y19/E130/Q5;1;X33Y19/A6;X33Y19/A6/E130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:6.11-6.22",
            "hdlname": "disp led_counter"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9011 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9009 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9008 ] ,
          "attributes": {
            "ROUTING": "X29Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9006 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9005 ] ,
          "attributes": {
            "ROUTING": "X29Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9003 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9002 ] ,
          "attributes": {
            "ROUTING": "X29Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9000 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8999 ] ,
          "attributes": {
            "ROUTING": "X28Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8997 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8996 ] ,
          "attributes": {
            "ROUTING": "X28Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8994 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8993 ] ,
          "attributes": {
            "ROUTING": "X28Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8991 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8990 ] ,
          "attributes": {
            "ROUTING": "X28Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8988 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8987 ] ,
          "attributes": {
            "ROUTING": "X28Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8985 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8984 ] ,
          "attributes": {
            "ROUTING": "X28Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8982 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8981 ] ,
          "attributes": {
            "ROUTING": "X27Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8979 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8978 ] ,
          "attributes": {
            "ROUTING": "X27Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8976 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8975 ] ,
          "attributes": {
            "ROUTING": "X27Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8973 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8972 ] ,
          "attributes": {
            "ROUTING": "X27Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8970 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8969 ] ,
          "attributes": {
            "ROUTING": "X27Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8967 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8966 ] ,
          "attributes": {
            "ROUTING": "X27Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8964 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8963 ] ,
          "attributes": {
            "ROUTING": "X26Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8961 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8960 ] ,
          "attributes": {
            "ROUTING": "X26Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8958 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8957 ] ,
          "attributes": {
            "ROUTING": "X26Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8955 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8954 ] ,
          "attributes": {
            "ROUTING": "X26Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8952 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8951 ] ,
          "attributes": {
            "ROUTING": "X26Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8949 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8948 ] ,
          "attributes": {
            "ROUTING": "X26Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8946 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8945 ] ,
          "attributes": {
            "ROUTING": "X25Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8943 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8942 ] ,
          "attributes": {
            "ROUTING": "X25Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8938 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8936 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8935 ] ,
          "attributes": {
            "ROUTING": "X24Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8933 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8932 ] ,
          "attributes": {
            "ROUTING": "X23Y24/F5;;1;X23Y24/E130;X23Y24/E130/F5;1;X24Y24/B3;X24Y24/B3/E131;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8931 ] ,
          "attributes": {
            "ROUTING": "X24Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8929 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8928 ] ,
          "attributes": {
            "ROUTING": "X24Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8926 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8925 ] ,
          "attributes": {
            "ROUTING": "X23Y26/F6;;1;X23Y26/N260;X23Y26/N260/F6;1;X23Y24/E260;X23Y24/E260/N262;1;X24Y24/X03;X24Y24/X03/E261;1;X24Y24/B5;X24Y24/B5/X03;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8924 ] ,
          "attributes": {
            "ROUTING": "X24Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8922 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8921 ] ,
          "attributes": {
            "ROUTING": "X25Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8919 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8918 ] ,
          "attributes": {
            "ROUTING": "X25Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8916 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8915 ] ,
          "attributes": {
            "ROUTING": "X25Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8914 ] ,
          "attributes": {
            "ROUTING": "X25Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 8912 ] ,
          "attributes": {
            "ROUTING": "X25Y24/F7;;1;X25Y24/S130;X25Y24/S130/F7;1;X25Y24/B2;X25Y24/B2/S130;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8910 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8908 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8907 ] ,
          "attributes": {
            "ROUTING": "X22Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8905 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8904 ] ,
          "attributes": {
            "ROUTING": "X22Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8902 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8901 ] ,
          "attributes": {
            "ROUTING": "X22Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8899 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8898 ] ,
          "attributes": {
            "ROUTING": "X22Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8896 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8895 ] ,
          "attributes": {
            "ROUTING": "X23Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8893 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8892 ] ,
          "attributes": {
            "ROUTING": "X23Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8890 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8889 ] ,
          "attributes": {
            "ROUTING": "X23Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8887 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8886 ] ,
          "attributes": {
            "ROUTING": "X23Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8884 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8883 ] ,
          "attributes": {
            "ROUTING": "X23Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 8881 ] ,
          "attributes": {
            "ROUTING": "X23Y23/S100;X23Y23/S100/F4;1;X23Y24/E200;X23Y24/E200/S101;1;X25Y24/X01;X25Y24/X01/E202;1;X25Y24/A7;X25Y24/A7/X01;1;X23Y23/F4;;1;X23Y23/S820;X23Y23/S820/F4;1;X23Y26/N130;X23Y26/N130/N828;1;X23Y25/E270;X23Y25/E270/N131;1;X24Y25/A7;X24Y25/A7/E271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8879 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8877 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8876 ] ,
          "attributes": {
            "ROUTING": "X25Y25/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8869 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8868 ] ,
          "attributes": {
            "ROUTING": "X31Y26/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8866 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8865 ] ,
          "attributes": {
            "ROUTING": "X31Y26/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8863 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8862 ] ,
          "attributes": {
            "ROUTING": "X28Y23/F0;;1;X28Y23/E100;X28Y23/E100/F0;1;X29Y23/E240;X29Y23/E240/E101;1;X31Y23/S240;X31Y23/S240/E242;1;X31Y25/S250;X31Y25/S250/S242;1;X31Y26/A2;X31Y26/A2/S251;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8861 ] ,
          "attributes": {
            "ROUTING": "X31Y26/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8857 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8856 ] ,
          "attributes": {
            "ROUTING": "X30Y26/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8854 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8853 ] ,
          "attributes": {
            "ROUTING": "X30Y26/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8851 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8850 ] ,
          "attributes": {
            "ROUTING": "X30Y26/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8848 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8847 ] ,
          "attributes": {
            "ROUTING": "X30Y26/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8845 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8844 ] ,
          "attributes": {
            "ROUTING": "X31Y26/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8842 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8841 ] ,
          "attributes": {
            "ROUTING": "X31Y26/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8840 ] ,
          "attributes": {
            "ROUTING": "X31Y26/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8838 ] ,
          "attributes": {
            "ROUTING": "X25Y25/E830;X25Y25/E830/E262;1;X33Y25/W260;X33Y25/W260/E838;1;X31Y25/S260;X31Y25/S260/W262;1;X31Y26/X03;X31Y26/X03/S261;1;X31Y26/A1;X31Y26/A1/X03;1;X23Y24/F2;;1;X23Y24/SN20;X23Y24/SN20/F2;1;X23Y25/E260;X23Y25/E260/S121;1;X25Y25/X07;X25Y25/X07/E262;1;X25Y25/B7;X25Y25/B7/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8836 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8835 ] ,
          "attributes": {
            "ROUTING": "X25Y25/F7;;1;X25Y25/A1;X25Y25/A1/F7;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8833 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8832 ] ,
          "attributes": {
            "ROUTING": "X25Y25/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8831 ] ,
          "attributes": {
            "ROUTING": "X25Y25/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8829 ] ,
          "attributes": {
            "ROUTING": "X24Y26/S830;X24Y26/S830/F5;1;X24Y23/E260;X24Y23/E260/N838;1;X25Y23/S260;X25Y23/S260/E261;1;X25Y24/X05;X25Y24/X05/S261;1;X25Y24/B0;X25Y24/B0/X05;1;X24Y26/F5;;1;X24Y26/W250;X24Y26/W250/F5;1;X23Y26/N250;X23Y26/N250/W251;1;X23Y24/X02;X23Y24/X02/N252;1;X23Y24/C3;X23Y24/C3/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 8827 ] ,
          "attributes": {
            "ROUTING": "X23Y24/X03;X23Y24/X03/F4;1;X23Y24/B3;X23Y24/B3/X03;1;X23Y24/F4;;1;X23Y24/E240;X23Y24/E240/F4;1;X25Y24/X07;X25Y24/X07/E242;1;X25Y24/B1;X25Y24/B1/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8824 ] ,
          "attributes": {
            "ROUTING": "X25Y26/E260;X25Y26/E260/E232;1;X27Y26/E270;X27Y26/E270/E262;1;X29Y26/E270;X29Y26/E270/E272;1;X31Y26/A0;X31Y26/A0/E272;1;X23Y25/F7;;1;X23Y25/S130;X23Y25/S130/F7;1;X23Y26/E230;X23Y26/E230/S131;1;X25Y26/B7;X25Y26/B7/E232;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8822 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8821 ] ,
          "attributes": {
            "ROUTING": "X25Y25/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8819 ] ,
          "attributes": {
            "ROUTING": "X25Y26/EW10;X25Y26/EW10/F7;1;X24Y26/B6;X24Y26/B6/W111;1;X25Y26/F7;;1;X25Y26/SN10;X25Y26/SN10/F7;1;X25Y25/A0;X25Y25/A0/N111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8816 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8813 ] ,
          "attributes": {
            "ROUTING": "X24Y25/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8811 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8810 ] ,
          "attributes": {
            "ROUTING": "X24Y25/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8808 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8807 ] ,
          "attributes": {
            "ROUTING": "X24Y25/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8805 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8804 ] ,
          "attributes": {
            "ROUTING": "X25Y25/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8803 ] ,
          "attributes": {
            "ROUTING": "X24Y25/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8801 ] ,
          "attributes": {
            "ROUTING": "X25Y25/W130;X25Y25/W130/F6;1;X24Y25/A5;X24Y25/A5/W131;1;X25Y25/F6;;1;X25Y25/EW10;X25Y25/EW10/F6;1;X24Y25/B6;X24Y25/B6/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8798 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8796 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8795 ] ,
          "attributes": {
            "ROUTING": "X23Y26/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8793 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8792 ] ,
          "attributes": {
            "ROUTING": "X23Y26/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8790 ] ,
          "attributes": {
            "ROUTING": "X23Y26/F4;;1;X23Y26/E240;X23Y26/E240/F4;1;X23Y26/B7;X23Y26/B7/E240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8789 ] ,
          "attributes": {
            "ROUTING": "X23Y26/A7;X23Y26/A7/W131;1;X24Y26/F7;;1;X24Y26/W130;X24Y26/W130/F7;1;X23Y26/A4;X23Y26/A4/W131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8788 ] ,
          "attributes": {
            "ROUTING": "X23Y26/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8786 ] ,
          "attributes": {
            "ROUTING": "X23Y26/F5;;1;X23Y26/W130;X23Y26/W130/F5;1;X23Y26/B6;X23Y26/B6/W130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8785 ] ,
          "attributes": {
            "ROUTING": "X23Y26/X01;X23Y26/X01/W201;1;X23Y26/A6;X23Y26/A6/X01;1;X24Y25/F6;;1;X24Y25/S100;X24Y25/S100/F6;1;X24Y26/W200;X24Y26/W200/S101;1;X23Y26/S200;X23Y26/S200/W201;1;X23Y26/A5;X23Y26/A5/S200;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8784 ] ,
          "attributes": {
            "ROUTING": "X23Y26/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8782 ] ,
          "attributes": {
            "ROUTING": "X24Y26/F0;;1;X24Y26/X01;X24Y26/X01/F0;1;X24Y26/B5;X24Y26/B5/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8781 ] ,
          "attributes": {
            "ROUTING": "X24Y26/X03;X24Y26/X03/F6;1;X24Y26/A0;X24Y26/A0/X03;1;X24Y26/F6;;1;X24Y26/E100;X24Y26/E100/F6;1;X24Y26/A5;X24Y26/A5/E100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8780 ] ,
          "attributes": {
            "ROUTING": "X24Y26/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8778 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0[0]": {
          "hide_name": 0,
          "bits": [ 8777 ] ,
          "attributes": {
            "ROUTING": "X23Y24/EW10;X23Y24/EW10/F7;1;X24Y24/S250;X24Y24/S250/E111;1;X24Y26/A1;X24Y26/A1/S252;1;X23Y24/F7;;1;X23Y24/A4;X23Y24/A4/F7;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8776 ] ,
          "attributes": {
            "ROUTING": "X24Y26/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8774 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8773 ] ,
          "attributes": {
            "ROUTING": "X24Y25/E270;X24Y25/E270/F7;1;X25Y25/A2;X25Y25/A2/E271;1;X24Y25/F7;;1;X24Y25/S270;X24Y25/S270/F7;1;X24Y26/A2;X24Y26/A2/S271;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8772 ] ,
          "attributes": {
            "ROUTING": "X24Y26/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8770 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8769 ] ,
          "attributes": {
            "ROUTING": "X24Y26/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8765 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8764 ] ,
          "attributes": {
            "ROUTING": "X33Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8762 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8761 ] ,
          "attributes": {
            "ROUTING": "X33Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8758 ] ,
          "attributes": {
            "ROUTING": "X33Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8755 ] ,
          "attributes": {
            "ROUTING": "X33Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8752 ] ,
          "attributes": {
            "ROUTING": "X34Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8750 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8749 ] ,
          "attributes": {
            "ROUTING": "X34Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8746 ] ,
          "attributes": {
            "ROUTING": "X34Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8743 ] ,
          "attributes": {
            "ROUTING": "X34Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8740 ] ,
          "attributes": {
            "ROUTING": "X34Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8738 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8737 ] ,
          "attributes": {
            "ROUTING": "X34Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8734 ] ,
          "attributes": {
            "ROUTING": "X35Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8732 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8731 ] ,
          "attributes": {
            "ROUTING": "X35Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8728 ] ,
          "attributes": {
            "ROUTING": "X35Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8725 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8723 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8722 ] ,
          "attributes": {
            "ROUTING": "X17Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8720 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8719 ] ,
          "attributes": {
            "ROUTING": "X17Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8717 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8716 ] ,
          "attributes": {
            "ROUTING": "X17Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8713 ] ,
          "attributes": {
            "ROUTING": "X17Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8711 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8710 ] ,
          "attributes": {
            "ROUTING": "X18Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8708 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8707 ] ,
          "attributes": {
            "ROUTING": "X18Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8705 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8704 ] ,
          "attributes": {
            "ROUTING": "X18Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8702 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8701 ] ,
          "attributes": {
            "ROUTING": "X18Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8698 ] ,
          "attributes": {
            "ROUTING": "X18Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8696 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8695 ] ,
          "attributes": {
            "ROUTING": "X25Y24/A1;X25Y24/A1/X03;1;X22Y23/E260;X22Y23/E260/S262;1;X23Y23/X03;X23Y23/X03/E261;1;X23Y23/B2;X23Y23/B2/X03;1;X20Y21/W270;X20Y21/W270/W262;1;X18Y21/X04;X18Y21/X04/W272;1;X18Y21/B1;X18Y21/B1/X04;1;X22Y21/S260;X22Y21/S260/W838;1;X22Y23/S260;X22Y23/S260/S262;1;X22Y24/E260;X22Y24/E260/S261;1;X24Y24/S260;X24Y24/S260/E262;1;X24Y26/X07;X24Y26/X07/S262;1;X24Y26/B1;X24Y26/B1/X07;1;X18Y21/B5;X18Y21/B5/X03;1;X24Y25/X03;X24Y25/X03/S241;1;X24Y25/B5;X24Y25/B5/X03;1;X25Y24/X03;X25Y24/X03/W241;1;X25Y24/A0;X25Y24/A0/X03;1;X31Y26/B3;X31Y26/B3/E231;1;X31Y26/B4;X31Y26/B4/E231;1;X30Y21/W830;X30Y21/W830/F5;1;X22Y21/W260;X22Y21/W260/W838;1;X20Y21/W260;X20Y21/W260/W262;1;X18Y21/X03;X18Y21/X03/W262;1;X18Y21/B4;X18Y21/B4/X03;1;X30Y22/S220;X30Y22/S220/S121;1;X30Y24/S230;X30Y24/S230/S222;1;X30Y26/E230;X30Y26/E230/S232;1;X31Y26/B0;X31Y26/B0/E231;1;X25Y25/B2;X25Y25/B2/X03;1;X24Y24/X07;X24Y24/X07/W242;1;X24Y24/A3;X24Y24/A3/X07;1;X22Y22/S240;X22Y22/S240/W828;1;X22Y24/S240;X22Y24/S240/S242;1;X22Y26/E240;X22Y26/E240/S242;1;X23Y26/X03;X23Y26/X03/E241;1;X23Y26/B4;X23Y26/B4/X03;1;X25Y24/S240;X25Y24/S240/W241;1;X25Y25/X03;X25Y25/X03/S241;1;X25Y25/B3;X25Y25/B3/X03;1;X30Y21/F5;;1;X30Y21/SN20;X30Y21/SN20/F5;1;X30Y22/W820;X30Y22/W820/S121;1;X26Y22/S240;X26Y22/S240/W824;1;X26Y24/W240;X26Y24/W240/S242;1;X24Y24/S240;X24Y24/S240/W242;1;X24Y26/S250;X24Y26/S250/S242;1;X24Y26/B2;X24Y26/B2/S250;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8694 ] ,
          "attributes": {
            "ROUTING": "X18Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8692 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8691 ] ,
          "attributes": {
            "ROUTING": "X19Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8687 ] ,
          "attributes": {
            "ROUTING": "X28Y23/X05;X28Y23/X05/W202;1;X28Y23/B0;X28Y23/B0/X05;1;X20Y22/E230;X20Y22/E230/S231;1;X22Y22/E800;X22Y22/E800/E232;1;X30Y22/W200;X30Y22/W200/E808;1;X30Y22/A7;X30Y22/A7/W200;1;X23Y25/S800;X23Y25/S800/S232;1;X23Y24/N230;X23Y24/N230/N808;1;X23Y24/C2;X23Y24/C2/N230;1;X22Y23/E230;X22Y23/E230/E232;1;X23Y23/S230;X23Y23/S230/E231;1;X23Y25/X08;X23Y25/X08/S232;1;X23Y25/B7;X23Y25/B7/X08;1;X19Y21/F0;;1;X19Y21/E130;X19Y21/E130/F0;1;X20Y21/S230;X20Y21/S230/E131;1;X20Y23/E230;X20Y23/E230/S232;1;X22Y23/E800;X22Y23/E800/E232;1;X30Y23/W200;X30Y23/W200/E808;1;X30Y23/A7;X30Y23/A7/W200;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8683 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8682 ] ,
          "attributes": {
            "ROUTING": "X30Y23/F6;;1;X30Y23/X07;X30Y23/X07/F6;1;X30Y23/A4;X30Y23/A4/X07;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8680 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8679 ] ,
          "attributes": {
            "ROUTING": "X30Y23/F7;;1;X30Y23/A5;X30Y23/A5/F7;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8678 ] ,
          "attributes": {
            "ROUTING": "X30Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8676 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8675 ] ,
          "attributes": {
            "ROUTING": "X31Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8673 ] ,
          "attributes": {
            "ROUTING": "X31Y23/EW10;X31Y23/EW10/F0;1;X30Y23/N250;X30Y23/N250/W111;1;X30Y22/B7;X30Y22/B7/N251;1;X29Y23/B4;X29Y23/B4/X01;1;X31Y23/F0;;1;X31Y23/W200;X31Y23/W200/F0;1;X29Y23/X01;X29Y23/X01/W202;1;X29Y23/B5;X29Y23/B5/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8672 ] ,
          "attributes": {
            "ROUTING": "X31Y26/W250;X31Y26/W250/F5;1;X29Y26/W200;X29Y26/W200/W252;1;X27Y26/W210;X27Y26/W210/W202;1;X25Y26/X06;X25Y26/X06/W212;1;X25Y26/C7;X25Y26/C7/X06;1;X30Y25/N250;X30Y25/N250/W251;1;X30Y23/X06;X30Y23/X06/N252;1;X30Y23/A6;X30Y23/A6/X06;1;X31Y25/W250;X31Y25/W250/N111;1;X29Y25/N250;X29Y25/N250/W252;1;X29Y23/X06;X29Y23/X06/N252;1;X29Y23/A5;X29Y23/A5/X06;1;X25Y25/B6;X25Y25/B6/E212;1;X31Y26/F5;;1;X31Y26/SN10;X31Y26/SN10/F5;1;X31Y25/W810;X31Y25/W810/N111;1;X23Y25/E210;X23Y25/E210/W818;1;X25Y25/X06;X25Y25/X06/E212;1;X25Y25/C7;X25Y25/C7/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8669 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8668 ] ,
          "attributes": {
            "ROUTING": "X33Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8666 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8665 ] ,
          "attributes": {
            "ROUTING": "X33Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8663 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8662 ] ,
          "attributes": {
            "ROUTING": "X32Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8660 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8659 ] ,
          "attributes": {
            "ROUTING": "X32Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8657 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8656 ] ,
          "attributes": {
            "ROUTING": "X32Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8654 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8653 ] ,
          "attributes": {
            "ROUTING": "X32Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8651 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8650 ] ,
          "attributes": {
            "ROUTING": "X32Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8648 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8647 ] ,
          "attributes": {
            "ROUTING": "X32Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8645 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8644 ] ,
          "attributes": {
            "ROUTING": "X31Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8642 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8641 ] ,
          "attributes": {
            "ROUTING": "X31Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8639 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8638 ] ,
          "attributes": {
            "ROUTING": "X31Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8636 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8635 ] ,
          "attributes": {
            "ROUTING": "X31Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8633 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8632 ] ,
          "attributes": {
            "ROUTING": "X31Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8630 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 8629 ] ,
          "attributes": {
            "ROUTING": "X30Y22/F7;;1;X30Y22/W100;X30Y22/W100/F7;1;X30Y22/B5;X30Y22/B5/W100;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8628 ] ,
          "attributes": {
            "ROUTING": "X31Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8626 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8624 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8623 ] ,
          "attributes": {
            "ROUTING": "X30Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8622 ] ,
          "attributes": {
            "ROUTING": "X30Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8618 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8616 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8615 ] ,
          "attributes": {
            "ROUTING": "X27Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8613 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8612 ] ,
          "attributes": {
            "ROUTING": "X27Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8610 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8609 ] ,
          "attributes": {
            "ROUTING": "X27Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8607 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8606 ] ,
          "attributes": {
            "ROUTING": "X27Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8604 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8603 ] ,
          "attributes": {
            "ROUTING": "X27Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8601 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8600 ] ,
          "attributes": {
            "ROUTING": "X28Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8597 ] ,
          "attributes": {
            "ROUTING": "X28Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8595 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8594 ] ,
          "attributes": {
            "ROUTING": "X28Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8592 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8591 ] ,
          "attributes": {
            "ROUTING": "X28Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8589 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8588 ] ,
          "attributes": {
            "ROUTING": "X28Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8586 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8585 ] ,
          "attributes": {
            "ROUTING": "X28Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8583 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8582 ] ,
          "attributes": {
            "ROUTING": "X29Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8580 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8579 ] ,
          "attributes": {
            "ROUTING": "X29Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8577 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8576 ] ,
          "attributes": {
            "ROUTING": "X29Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8574 ] ,
          "attributes": {
            "ROUTING": "X25Y23/F4;;1;X25Y23/W100;X25Y23/W100/F4;1;X24Y23/C7;X24Y23/C7/W101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8567 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8565 ] ,
          "attributes": {
            "ROUTING": "X22Y21/F7;;1;X22Y21/A2;X22Y21/A2/F7;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8564 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8563 ] ,
          "attributes": {
            "ROUTING": "X22Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 8561 ] ,
          "attributes": {
            "ROUTING": "X22Y21/E260;X22Y21/E260/F6;1;X24Y21/S260;X24Y21/S260/E262;1;X24Y23/X07;X24Y23/X07/S262;1;X24Y23/B6;X24Y23/B6/X07;1;X22Y21/F6;;1;X22Y21/N100;X22Y21/N100/F6;1;X22Y21/A1;X22Y21/A1/N100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8559 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8557 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8556 ] ,
          "attributes": {
            "ROUTING": "X15Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8554 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8553 ] ,
          "attributes": {
            "ROUTING": "X15Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8551 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8550 ] ,
          "attributes": {
            "ROUTING": "X15Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8548 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8547 ] ,
          "attributes": {
            "ROUTING": "X15Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8545 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8544 ] ,
          "attributes": {
            "ROUTING": "X16Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8542 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8541 ] ,
          "attributes": {
            "ROUTING": "X16Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8539 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8538 ] ,
          "attributes": {
            "ROUTING": "X16Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8536 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8535 ] ,
          "attributes": {
            "ROUTING": "X16Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8533 ] ,
          "attributes": {
            "ROUTING": "X22Y21/X06;X22Y21/X06/E211;1;X22Y21/C6;X22Y21/C6/X06;1;X22Y21/B7;X22Y21/B7/E211;1;X16Y21/F3;;1;X16Y21/EW10;X16Y21/EW10/F3;1;X17Y21/E210;X17Y21/E210/E111;1;X19Y21/E210;X19Y21/E210/E212;1;X21Y21/E210;X21Y21/E210/E212;1;X22Y21/B5;X22Y21/B5/E211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8531 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8529 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8528 ] ,
          "attributes": {
            "ROUTING": "X21Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8526 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8525 ] ,
          "attributes": {
            "ROUTING": "X21Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8523 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8522 ] ,
          "attributes": {
            "ROUTING": "X21Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8520 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8519 ] ,
          "attributes": {
            "ROUTING": "X21Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8517 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8516 ] ,
          "attributes": {
            "ROUTING": "X22Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8515 ] ,
          "attributes": {
            "ROUTING": "X22Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8512 ] ,
          "attributes": {
            "ROUTING": "X23Y21/S250;X23Y21/S250/E111;1;X23Y23/S200;X23Y23/S200/S252;1;X23Y24/C6;X23Y24/C6/S201;1;X24Y23/C6;X24Y23/C6/X06;1;X24Y21/S210;X24Y21/S210/E211;1;X23Y21/E210;X23Y21/E210/E111;1;X24Y23/X06;X24Y23/X06/S212;1;X22Y21/F2;;1;X22Y21/EW10;X22Y21/EW10/F2;1;X23Y21/S210;X23Y21/S210/E111;1;X23Y23/S240;X23Y23/S240/S212;1;X23Y25/E240;X23Y25/E240/S242;1;X25Y25/E240;X25Y25/E240/E242;1;X26Y25/S240;X26Y25/S240/E241;1;X26Y26/X05;X26Y26/X05/S241;1;X26Y26/B7;X26Y26/B7/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8510 ] ,
          "attributes": {
            "ROUTING": "X22Y21/S100;X22Y21/S100/F5;1;X22Y22/E240;X22Y22/E240/S101;1;X23Y22/S240;X23Y22/S240/E241;1;X23Y24/X07;X23Y24/X07/S242;1;X23Y24/B6;X23Y24/B6/X07;1;X22Y21/F5;;1;X22Y21/A0;X22Y21/A0/F5;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 8508 ] ,
          "attributes": {
            "ROUTING": "X24Y23/F6;;1;X24Y23/S100;X24Y23/S100/F6;1;X24Y24/E200;X24Y24/E200/S101;1;X26Y24/S200;X26Y24/S200/E202;1;X26Y26/X03;X26Y26/X03/S202;1;X26Y26/A1;X26Y26/A1/X03;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8507 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8505 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8503 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8502 ] ,
          "attributes": {
            "ROUTING": "X25Y26/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8500 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8499 ] ,
          "attributes": {
            "ROUTING": "X25Y26/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8497 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8496 ] ,
          "attributes": {
            "ROUTING": "X25Y26/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8494 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8493 ] ,
          "attributes": {
            "ROUTING": "X26Y26/N270;X26Y26/N270/F7;1;X26Y25/B6;X26Y25/B6/N271;1;X26Y26/F7;;1;X26Y26/W100;X26Y26/W100/F7;1;X25Y26/S200;X25Y26/S200/W101;1;X25Y26/A5;X25Y26/A5/S200;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8492 ] ,
          "attributes": {
            "ROUTING": "X25Y26/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8490 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8489 ] ,
          "attributes": {
            "ROUTING": "X26Y26/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8488 ] ,
          "attributes": {
            "ROUTING": "X26Y26/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8486 ] ,
          "attributes": {
            "ROUTING": "X26Y26/B3;X26Y26/B3/F1;1;X26Y25/C6;X26Y25/C6/N111;1;X26Y26/F1;;1;X26Y26/SN10;X26Y26/SN10/F1;1;X26Y25/C7;X26Y25/C7/N111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8484 ] ,
          "attributes": {
            "ROUTING": "X27Y25/S250;X27Y25/S250/N838;1;X27Y26/W250;X27Y26/W250/S251;1;X26Y26/A0;X26Y26/A0/W251;1;X23Y24/F6;;1;X23Y24/E830;X23Y24/E830/F6;1;X27Y24/S830;X27Y24/S830/E834;1;X27Y25/W250;X27Y25/W250/N838;1;X26Y25/N250;X26Y25/N250/W251;1;X26Y25/B7;X26Y25/B7/N250;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8482 ] ,
          "attributes": {
            "ROUTING": "X26Y25/F7;;1;X26Y25/EW10;X26Y25/EW10/F7;1;X27Y25/A0;X27Y25/A0/E111;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8481 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8479 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8478 ] ,
          "attributes": {
            "ROUTING": "X27Y25/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8476 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8474 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8473 ] ,
          "attributes": {
            "ROUTING": "X26Y25/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8471 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8470 ] ,
          "attributes": {
            "ROUTING": "X26Y25/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8468 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8467 ] ,
          "attributes": {
            "ROUTING": "X26Y25/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8466 ] ,
          "attributes": {
            "ROUTING": "X26Y25/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8464 ] ,
          "attributes": {
            "ROUTING": "X26Y26/SN20;X26Y26/SN20/F3;1;X26Y25/A4;X26Y25/A4/N121;1;X26Y26/F3;;1;X26Y26/N100;X26Y26/N100/F3;1;X26Y25/N200;X26Y25/N200/N101;1;X26Y23/X07;X26Y23/X07/N202;1;X26Y23/B0;X26Y23/B0/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8462 ] ,
          "attributes": {
            "ROUTING": "X26Y23/X06;X26Y23/X06/N272;1;X26Y23/C5;X26Y23/C5/X06;1;X26Y23/N220;X26Y23/N220/N272;1;X26Y23/C0;X26Y23/C0/N220;1;X27Y25/F0;;1;X27Y25/W130;X27Y25/W130/F0;1;X26Y25/N270;X26Y25/N270/W131;1;X26Y23/B7;X26Y23/B7/N272;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8460 ] ,
          "attributes": {
            "ROUTING": "X26Y25/E100;X26Y25/E100/F6;1;X26Y25/A5;X26Y25/A5/E100;1;X26Y25/F6;;1;X26Y25/N130;X26Y25/N130/F6;1;X26Y24/N270;X26Y24/N270/N131;1;X26Y23/B5;X26Y23/B5/N271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8457 ] ,
          "attributes": {
            "ROUTING": "X27Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8455 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8454 ] ,
          "attributes": {
            "ROUTING": "X26Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8452 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8451 ] ,
          "attributes": {
            "ROUTING": "X26Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8449 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8448 ] ,
          "attributes": {
            "ROUTING": "X26Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8445 ] ,
          "attributes": {
            "ROUTING": "X26Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8443 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8442 ] ,
          "attributes": {
            "ROUTING": "X26Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8440 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8439 ] ,
          "attributes": {
            "ROUTING": "X26Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8437 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8436 ] ,
          "attributes": {
            "ROUTING": "X25Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8434 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8433 ] ,
          "attributes": {
            "ROUTING": "X25Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8431 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8430 ] ,
          "attributes": {
            "ROUTING": "X25Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8427 ] ,
          "attributes": {
            "ROUTING": "X25Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8425 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8424 ] ,
          "attributes": {
            "ROUTING": "X25Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8422 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 8421 ] ,
          "attributes": {
            "ROUTING": "X26Y23/F5;;1;X26Y23/EW20;X26Y23/EW20/F5;1;X25Y23/N260;X25Y23/N260/W121;1;X25Y22/W260;X25Y22/W260/N261;1;X24Y22/X03;X24Y22/X03/W261;1;X24Y22/B5;X24Y22/B5/X03;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8420 ] ,
          "attributes": {
            "ROUTING": "X25Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8418 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8416 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8415 ] ,
          "attributes": {
            "ROUTING": "X24Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8413 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_I2[2]": {
          "hide_name": 0,
          "bits": [ 8412 ] ,
          "attributes": {
            "ROUTING": "X26Y23/E130;X26Y23/E130/F7;1;X26Y23/C3;X26Y23/C3/E130;1;X26Y23/F7;;1;X26Y23/N270;X26Y23/N270/F7;1;X26Y22/W270;X26Y22/W270/N271;1;X24Y22/X04;X24Y22/X04/W272;1;X24Y22/B3;X24Y22/B3/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8411 ] ,
          "attributes": {
            "ROUTING": "X24Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8409 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8408 ] ,
          "attributes": {
            "ROUTING": "X24Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8407 ] ,
          "attributes": {
            "ROUTING": "X24Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8404 ] ,
          "attributes": {
            "ROUTING": "X25Y23/C4;X25Y23/C4/X08;1;X26Y22/S230;X26Y22/S230/W232;1;X26Y23/X08;X26Y23/X08/S231;1;X26Y23/D3;X26Y23/D3/X08;1;X29Y22/F3;;1;X29Y22/W130;X29Y22/W130/F3;1;X28Y22/W230;X28Y22/W230/W131;1;X26Y22/W230;X26Y22/W230/W232;1;X25Y22/S230;X25Y22/S230/W231;1;X25Y23/X08;X25Y23/X08/S231;1;X25Y23/D2;X25Y23/D2/X08;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8402 ] ,
          "attributes": {
            "ROUTING": "X26Y23/W100;X26Y23/W100/F0;1;X25Y23/C2;X25Y23/C2/W101;1;X25Y23/B4;X25Y23/B4/W111;1;X26Y23/F0;;1;X26Y23/EW10;X26Y23/EW10/F0;1;X25Y23/W250;X25Y23/W250/W111;1;X24Y23/N250;X24Y23/N250/W251;1;X24Y22/B4;X24Y22/B4/N251;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8400 ] ,
          "attributes": {
            "ROUTING": "X25Y23/S210;X25Y23/S210/W211;1;X25Y24/X08;X25Y24/X08/S211;1;X25Y24/B6;X25Y24/B6/X08;1;X29Y23/N100;X29Y23/N100/F5;1;X29Y22/E240;X29Y22/E240/N101;1;X30Y22/N240;X30Y22/N240/E241;1;X30Y22/B4;X30Y22/B4/N240;1;X29Y23/F5;;1;X29Y23/W100;X29Y23/W100/F5;1;X28Y23/W200;X28Y23/W200/W101;1;X26Y23/W210;X26Y23/W210/W202;1;X25Y23/X02;X25Y23/X02/W211;1;X25Y23/C3;X25Y23/C3/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8398 ] ,
          "attributes": {
            "ROUTING": "X25Y23/F2;;1;X25Y23/S130;X25Y23/S130/F2;1;X25Y23/B3;X25Y23/B3/S130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 8396 ] ,
          "attributes": {
            "ROUTING": "X23Y24/F3;;1;X23Y24/W100;X23Y24/W100/F3;1;X23Y24/D1;X23Y24/D1/W100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[2]": {
          "hide_name": 0,
          "bits": [ 8395 ] ,
          "attributes": {
            "ROUTING": "X30Y26/X03;X30Y26/X03/S262;1;X30Y26/B5;X30Y26/B5/X03;1;X24Y25/S230;X24Y25/S230/S222;1;X24Y26/W230;X24Y26/W230/S231;1;X23Y26/B5;X23Y26/B5/W231;1;X18Y21/B0;X18Y21/B0/W212;1;X24Y25/X01;X24Y25/X01/S222;1;X24Y25/B4;X24Y25/B4/X01;1;X24Y25/E230;X24Y25/E230/S232;1;X25Y25/B0;X25Y25/B0/E231;1;X23Y23/X05;X23Y23/X05/W221;1;X23Y23/B1;X23Y23/B1/X05;1;X30Y21/S130;X30Y21/S130/F1;1;X30Y22/S230;X30Y22/S230/S131;1;X30Y24/S260;X30Y24/S260/S232;1;X30Y26/E260;X30Y26/E260/S262;1;X31Y26/X07;X31Y26/X07/E261;1;X31Y26/B1;X31Y26/B1/X07;1;X20Y21/W210;X20Y21/W210/W818;1;X18Y21/B2;X18Y21/B2/W212;1;X24Y25/W230;X24Y25/W230/S232;1;X23Y25/S230;X23Y25/S230/W231;1;X23Y26/B3;X23Y26/B3/S231;1;X24Y24/A4;X24Y24/A4/S231;1;X24Y23/S230;X24Y23/S230/S222;1;X24Y24/X02;X24Y24/X02/S231;1;X24Y24/A2;X24Y24/A2/X02;1;X23Y24/B7;X23Y24/B7/X05;1;X24Y23/W220;X24Y23/W220/S222;1;X23Y23/X01;X23Y23/X01/W221;1;X23Y23/B3;X23Y23/B3/X01;1;X23Y24/X05;X23Y24/X05/W221;1;X23Y24/A5;X23Y24/A5/X05;1;X30Y21/F1;;1;X30Y21/W210;X30Y21/W210/F1;1;X28Y21/W810;X28Y21/W810/W212;1;X24Y21/S220;X24Y21/S220/W814;1;X24Y23/S220;X24Y23/S220/S222;1;X24Y24/W220;X24Y24/W220/S221;1;X23Y24/N220;X23Y24/N220/W221;1;X23Y24/C1;X23Y24/C1/N220;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[1]": {
          "hide_name": 0,
          "bits": [ 8394 ] ,
          "attributes": {
            "ROUTING": "X23Y24/X04;X23Y24/X04/N272;1;X23Y24/B1;X23Y24/B1/X04;1;X23Y26/F7;;1;X23Y26/N270;X23Y26/N270/F7;1;X23Y24/E270;X23Y24/E270/N272;1;X24Y24/X08;X24Y24/X08/E271;1;X24Y24/B4;X24Y24/B4/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[4]": {
          "hide_name": 0,
          "bits": [ 8391 ] ,
          "attributes": {
            "ROUTING": "X29Y24/F3;;1;X29Y24/W100;X29Y24/W100/F3;1;X28Y24/W200;X28Y24/W200/W101;1;X26Y24/W200;X26Y24/W200/W202;1;X24Y24/W210;X24Y24/W210/W202;1;X23Y24/X06;X23Y24/X06/W211;1;X23Y24/SEL0;X23Y24/SEL0/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8390 ] ,
          "attributes": {
            "ROUTING": "X23Y24/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8389 ] ,
          "attributes": {
            "ROUTING": "X23Y24/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8386 ] ,
          "attributes": {
            "ROUTING": "X30Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8384 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8383 ] ,
          "attributes": {
            "ROUTING": "X30Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8379 ] ,
          "attributes": {
            "ROUTING": "X29Y23/X03;X29Y23/X03/N222;1;X29Y23/A1;X29Y23/A1/X03;1;X25Y26/W200;X25Y26/W200/S101;1;X24Y26/X05;X24Y26/X05/W201;1;X24Y26/B7;X24Y26/B7/X05;1;X25Y25/W240;X25Y25/W240/F4;1;X24Y25/C6;X24Y25/C6/W241;1;X25Y25/S100;X25Y25/S100/F4;1;X25Y26/W240;X25Y26/W240/S101;1;X24Y26/C6;X24Y26/C6/W241;1;X25Y25/F4;;1;X25Y25/E130;X25Y25/E130/F4;1;X26Y25/E270;X26Y25/E270/E131;1;X28Y25/E220;X28Y25/E220/E272;1;X29Y25/N220;X29Y25/N220/E221;1;X29Y23/X05;X29Y23/X05/N222;1;X29Y23/A4;X29Y23/A4/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8376 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8375 ] ,
          "attributes": {
            "ROUTING": "X29Y23/F1;;1;X29Y23/EW10;X29Y23/EW10/F1;1;X30Y23/A3;X30Y23/A3/E111;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8374 ] ,
          "attributes": {
            "ROUTING": "X30Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8372 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8371 ] ,
          "attributes": {
            "ROUTING": "X30Y23/N270;X30Y23/N270/E272;1;X30Y22/X04;X30Y22/X04/N271;1;X30Y22/B2;X30Y22/B2/X04;1;X27Y23/F3;;1;X27Y23/E130;X27Y23/E130/F3;1;X28Y23/E270;X28Y23/E270/E131;1;X30Y23/A2;X30Y23/A2/E272;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8370 ] ,
          "attributes": {
            "ROUTING": "X30Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8368 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8367 ] ,
          "attributes": {
            "ROUTING": "X30Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8365 ] ,
          "attributes": {
            "ROUTING": "X23Y22/E250;X23Y22/E250/N251;1;X25Y22/E830;X25Y22/E830/E252;1;X33Y22/W260;X33Y22/W260/E838;1;X31Y22/W260;X31Y22/W260/W262;1;X30Y22/X07;X30Y22/X07/W261;1;X30Y22/B1;X30Y22/B1/X07;1;X23Y23/N250;X23Y23/N250/N111;1;X23Y21/E250;X23Y21/E250/N252;1;X24Y21/X04;X24Y21/X04/E251;1;X24Y21/C2;X24Y21/C2/X04;1;X23Y24/OF0;;1;X23Y24/SN10;X23Y24/SN10/OF0;1;X23Y23/E210;X23Y23/E210/N111;1;X25Y23/E810;X25Y23/E810/E212;1;X33Y23/W130;X33Y23/W130/E818;1;X32Y23/W230;X32Y23/W230/W131;1;X30Y23/X02;X30Y23/X02/W232;1;X30Y23/A1;X30Y23/A1/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted[0]": {
          "hide_name": 0,
          "bits": [ 8363 ] ,
          "attributes": {
            "ROUTING": "X41Y21/N200;X41Y21/N200/E202;1;X41Y19/N800;X41Y19/N800/N202;1;X41Y11/N200;X41Y11/N200/N808;1;X41Y9/N200;X41Y9/N200/N202;1;X41Y7/D0;X41Y7/D0/N202;1;X43Y21/N200;X43Y21/N200/E202;1;X43Y19/N210;X43Y19/N210/N202;1;X43Y17/N810;X43Y17/N810/N212;1;X43Y9/S210;X43Y9/S210/N818;1;X43Y11/S240;X43Y11/S240/S212;1;X43Y12/D7;X43Y12/D7/S241;1;X18Y21/D6;X18Y21/D6/X07;1;X24Y21/EW10;X24Y21/EW10/Q5;1;X25Y21/E250;X25Y21/E250/E111;1;X27Y21/E200;X27Y21/E200/E252;1;X29Y21/E200;X29Y21/E200/E202;1;X31Y21/E800;X31Y21/E800/E202;1;X39Y21/E200;X39Y21/E200/E808;1;X41Y21/E200;X41Y21/E200/E202;1;X43Y21/D0;X43Y21/D0/E202;1;X24Y11/N130;X24Y11/N130/N838;1;X24Y10/E230;X24Y10/E230/N131;1;X26Y10/E260;X26Y10/E260/E232;1;X28Y10/E830;X28Y10/E830/E262;1;X36Y10/E260;X36Y10/E260/E838;1;X38Y10/N260;X38Y10/N260/E262;1;X38Y8/N270;X38Y8/N270/N262;1;X38Y7/E270;X38Y7/E270/N271;1;X40Y7/E220;X40Y7/E220/E272;1;X41Y7/D3;X41Y7/D3/E221;1;X24Y21/W130;X24Y21/W130/Q5;1;X23Y21/W230;X23Y21/W230/W131;1;X21Y21/W230;X21Y21/W230/W232;1;X19Y21/W260;X19Y21/W260/W232;1;X18Y21/X07;X18Y21/X07/W261;1;X18Y21/D7;X18Y21/D7/X07;1;X24Y21/Q5;;1;X24Y21/N250;X24Y21/N250/Q5;1;X24Y19/N830;X24Y19/N830/N252;1;X24Y11/S100;X24Y11/S100/N838;1;X24Y12/E200;X24Y12/E200/S101;1;X26Y12/E800;X26Y12/E800/E202;1;X34Y12/E100;X34Y12/E100/E808;1;X35Y12/E800;X35Y12/E800/E101;1;X43Y12/S200;X43Y12/S200/E808;1;X43Y13/D0;X43Y13/D0/S201;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8362 ] ,
          "attributes": {
            "ROUTING": "X24Y21/F2;;1;X24Y21/D5;X24Y21/D5/F2;1;X24Y21/XD5;X24Y21/XD5/D5;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 8360 ] ,
          "attributes": {
            "ROUTING": "X25Y24/F6;;1;X25Y24/EW20;X25Y24/EW20/F6;1;X24Y24/D7;X24Y24/D7/W121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8358 ] ,
          "attributes": {
            "ROUTING": "X24Y24/C7;X24Y24/C7/S131;1;X24Y23/F7;;1;X24Y23/S130;X24Y23/S130/F7;1;X24Y24/C6;X24Y24/C6/S131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8354 ] ,
          "attributes": {
            "ROUTING": "X25Y21/S220;X25Y21/S220/W221;1;X25Y23/X01;X25Y23/X01/S222;1;X25Y23/B2;X25Y23/B2/X01;1;X26Y23/W230;X26Y23/W230/S232;1;X33Y19/A3;X33Y19/A3/X07;1;X24Y23/B7;X24Y23/B7/W232;1;X26Y21/S230;X26Y21/S230/S222;1;X26Y21/W220;X26Y21/W220/S222;1;X24Y21/X01;X24Y21/X01/W222;1;X24Y21/B2;X24Y21/B2/X01;1;X26Y23/S230;X26Y23/S230/W232;1;X26Y24/W230;X26Y24/W230/S231;1;X24Y24/X06;X24Y24/X06/W232;1;X24Y24/A7;X24Y24/A7/X06;1;X40Y19/N830;X40Y19/N830/E834;1;X40Y11/N250;X40Y11/N250/N838;1;X40Y10/X06;X40Y10/X06/N251;1;X40Y10/A7;X40Y10/A7/X06;1;X30Y21/X05;X30Y21/X05/S222;1;X30Y21/A5;X30Y21/A5/X05;1;X30Y21/S220;X30Y21/S220/S222;1;X30Y23/W220;X30Y23/W220/S222;1;X28Y23/W230;X28Y23/W230/W222;1;X26Y23/B3;X26Y23/B3/W232;1;X34Y19/E260;X34Y19/E260/E121;1;X36Y19/E830;X36Y19/E830/E262;1;X44Y19/W260;X44Y19/W260/E838;1;X43Y19/N260;X43Y19/N260/W261;1;X43Y17/N260;X43Y17/N260/N262;1;X43Y15/N270;X43Y15/N270/N262;1;X43Y13/A2;X43Y13/A2/N272;1;X43Y13/XD2;X43Y13/XD2/A2;1;X30Y19/S220;X30Y19/S220/W222;1;X30Y21/X01;X30Y21/X01/S222;1;X30Y21/A1;X30Y21/A1/X01;1;X33Y19/Q4;;1;X33Y19/EW20;X33Y19/EW20/Q4;1;X32Y19/W220;X32Y19/W220/W121;1;X30Y19/W220;X30Y19/W220/W222;1;X28Y19/W220;X28Y19/W220/W222;1;X26Y19/S220;X26Y19/S220/W222;1;X33Y19/X03;X33Y19/X03/Q4;1;X33Y19/A1;X33Y19/A1/X03;1;X24Y24/A6;X24Y24/A6/X06;1;X33Y19/X07;X33Y19/X07/Q4;1",
            "hdlname": "disp led_counter",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:6.11-6.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8351 ] ,
          "attributes": {
            "ROUTING": "X24Y24/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8350 ] ,
          "attributes": {
            "ROUTING": "X24Y24/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.digit_extracted[1]": {
          "hide_name": 0,
          "bits": [ 8348 ] ,
          "attributes": {
            "ROUTING": "X41Y11/E260;X41Y11/E260/N834;1;X43Y11/S260;X43Y11/S260/E262;1;X43Y12/X05;X43Y12/X05/S261;1;X43Y12/C7;X43Y12/C7/X05;1;X32Y21/N800;X32Y21/N800/E808;1;X32Y17/E200;X32Y17/E200/N804;1;X34Y17/N200;X34Y17/N200/E202;1;X34Y16/X01;X34Y16/X01/N201;1;X34Y16/C2;X34Y16/C2/X01;1;X41Y15/N250;X41Y15/N250/N252;1;X41Y13/E250;X41Y13/E250/N252;1;X43Y13/X04;X43Y13/X04/E252;1;X43Y13/C0;X43Y13/C0/X04;1;X41Y7/C3;X41Y7/C3/W261;1;X18Y21/C7;X18Y21/C7/S230;1;X40Y21/E100;X40Y21/E100/E808;1;X41Y21/N240;X41Y21/N240/E101;1;X41Y19/N240;X41Y19/N240/N242;1;X41Y17/N250;X41Y17/N250/N242;1;X41Y15/N830;X41Y15/N830/N252;1;X41Y7/E250;X41Y7/E250/N838;1;X43Y7/E830;X43Y7/E830/E252;1;X42Y7/W260;X42Y7/W260/W838;1;X41Y7/C0;X41Y7/C0/W261;1;X24Y21/W200;X24Y21/W200/Q0;1;X22Y21/W800;X22Y21/W800/W202;1;X18Y21/S230;X18Y21/S230/W804;1;X18Y21/C6;X18Y21/C6/S230;1;X24Y21/Q0;;1;X24Y21/E800;X24Y21/E800/Q0;1;X32Y21/E800;X32Y21/E800/E808;1;X40Y21/E810;X40Y21/E810/E808;1;X45Y21/W220;X45Y21/W220/W818;1;X43Y21/W230;X43Y21/W230/W222;1;X43Y21/C0;X43Y21/C0/W230;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8347 ] ,
          "attributes": {
            "ROUTING": "X24Y24/OF6;;1;X24Y24/N260;X24Y24/N260/OF6;1;X24Y22/N270;X24Y22/N270/N262;1;X24Y21/A0;X24Y21/A0/N271;1;X24Y21/XD0;X24Y21/XD0/A0;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8344 ] ,
          "attributes": {
            "ROUTING": "X25Y23/S250;X25Y23/S250/W838;1;X25Y25/S830;X25Y25/S830/S252;1;X25Y24/W260;X25Y24/W260/N838;1;X24Y24/SEL6;X24Y24/SEL6/W261;1;X25Y23/E260;X25Y23/E260/W838;1;X25Y23/D3;X25Y23/D3/E260;1;X35Y22/F3;;1;X35Y22/SN20;X35Y22/SN20/F3;1;X35Y23/W260;X35Y23/W260/S121;1;X33Y23/W830;X33Y23/W830/W262;1;X25Y23/E250;X25Y23/E250/W838;1;X26Y23/X04;X26Y23/X04/E251;1;X26Y23/D6;X26Y23/D6/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 8342 ] ,
          "attributes": {
            "ROUTING": "X29Y23/E130;X29Y23/E130/F4;1;X30Y23/N230;X30Y23/N230/E131;1;X30Y22/B3;X30Y22/B3/N231;1;X29Y23/F4;;1;X29Y23/W240;X29Y23/W240/F4;1;X27Y23/W240;X27Y23/W240/W242;1;X26Y23/C6;X26Y23/C6/W241;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 8341 ] ,
          "attributes": {
            "ROUTING": "X26Y23/F3;;1;X26Y23/B6;X26Y23/B6/F3;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8334 ] ,
          "attributes": {
            "ROUTING": "X26Y23/E250;X26Y23/E250/E242;1;X27Y23/A3;X27Y23/A3/E251;1;X23Y26/C6;X23Y26/C6/W101;1;X24Y24/B6;X24Y24/B6/X05;1;X26Y23/X03;X26Y23/X03/E242;1;X26Y23/A6;X26Y23/A6/X03;1;X25Y24/B7;X25Y24/B7/E231;1;X24Y24/X05;X24Y24/X05/N241;1;X24Y24/B7;X24Y24/B7/X05;1;X24Y26/W100;X24Y26/W100/F3;1;X23Y26/C7;X23Y26/C7/W101;1;X23Y24/N240;X23Y24/N240/W241;1;X23Y24/B4;X23Y24/B4/N240;1;X24Y25/S800;X24Y25/S800/N101;1;X24Y24/E230;X24Y24/E230/N808;1;X25Y24/X06;X25Y24/X06/E231;1;X25Y24/A6;X25Y24/A6/X06;1;X23Y24/C5;X23Y24/C5/W241;1;X24Y24/W240;X24Y24/W240/N241;1;X24Y26/C5;X24Y26/C5/N100;1;X24Y26/F3;;1;X24Y26/N100;X24Y26/N100/F3;1;X24Y25/N240;X24Y25/N240/N101;1;X24Y23/E240;X24Y23/E240/N242;1;X25Y23/X07;X25Y23/X07/E241;1;X25Y23/A3;X25Y23/A3/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted[2]": {
          "hide_name": 0,
          "bits": [ 8331 ] ,
          "attributes": {
            "ROUTING": "X18Y21/B6;X18Y21/B6/E231;1;X44Y13/N210;X44Y13/N210/E814;1;X44Y12/W210;X44Y12/W210/N211;1;X43Y12/B7;X43Y12/B7/W211;1;X27Y17/E240;X27Y17/E240/N824;1;X29Y17/N240;X29Y17/N240/E242;1;X29Y16/E240;X29Y16/E240/N241;1;X31Y16/E250;X31Y16/E250/E242;1;X33Y16/E250;X33Y16/E250/E252;1;X34Y16/S250;X34Y16/S250/E251;1;X34Y16/B2;X34Y16/B2/S250;1;X27Y21/E220;X27Y21/E220/E121;1;X29Y21/E220;X29Y21/E220/E222;1;X31Y21/E810;X31Y21/E810/E222;1;X39Y21/E210;X39Y21/E210/E818;1;X41Y21/E210;X41Y21/E210/E212;1;X43Y21/B0;X43Y21/B0/E212;1;X41Y7/X03;X41Y7/X03/E242;1;X41Y7/B3;X41Y7/B3/X03;1;X27Y21/N820;X27Y21/N820/E121;1;X27Y13/N830;X27Y13/N830/N828;1;X27Y5/E250;X27Y5/E250/N838;1;X29Y5/S250;X29Y5/S250/E252;1;X29Y7/E250;X29Y7/E250/S252;1;X31Y7/E200;X31Y7/E200/E252;1;X33Y7/E210;X33Y7/E210/E202;1;X35Y7/E210;X35Y7/E210/E212;1;X37Y7/E210;X37Y7/E210/E212;1;X39Y7/E240;X39Y7/E240/E212;1;X41Y7/S240;X41Y7/S240/E242;1;X41Y7/B0;X41Y7/B0/S240;1;X26Y21/EW20;X26Y21/EW20/Q0;1;X25Y21/W220;X25Y21/W220/W121;1;X23Y21/W810;X23Y21/W810/W222;1;X15Y21/E220;X15Y21/E220/W818;1;X17Y21/E230;X17Y21/E230/E222;1;X18Y21/B7;X18Y21/B7/E231;1;X26Y21/Q0;;1;X26Y21/N200;X26Y21/N200/Q0;1;X26Y19/N210;X26Y19/N210/N202;1;X26Y17/N210;X26Y17/N210/N212;1;X26Y15/N240;X26Y15/N240/N212;1;X26Y13/E240;X26Y13/E240/N242;1;X28Y13/E250;X28Y13/E250/E242;1;X30Y13/E200;X30Y13/E200/E252;1;X32Y13/E800;X32Y13/E800/E202;1;X40Y13/E810;X40Y13/E810/E808;1;X45Y13/W210;X45Y13/W210/W818;1;X43Y13/B0;X43Y13/B0/W212;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8330 ] ,
          "attributes": {
            "ROUTING": "X26Y23/F6;;1;X26Y23/N260;X26Y23/N260/F6;1;X26Y21/C0;X26Y21/C0/N262;1;X26Y21/XD0;X26Y21/XD0/C0;1"
          }
        },
        "disp.digit_extracted[3]": {
          "hide_name": 0,
          "bits": [ 8328 ] ,
          "attributes": {
            "ROUTING": "X41Y7/A0;X41Y7/A0/N252;1;X18Y21/A7;X18Y21/A7/S210;1;X25Y21/W240;X25Y21/W240/N241;1;X23Y21/W250;X23Y21/W250/W242;1;X21Y21/W200;X21Y21/W200/W252;1;X19Y21/W210;X19Y21/W210/W202;1;X18Y21/S210;X18Y21/S210/W211;1;X18Y21/A6;X18Y21/A6/S210;1;X41Y13/N250;X41Y13/N250/E252;1;X41Y11/N250;X41Y11/N250/N252;1;X41Y9/N250;X41Y9/N250/N252;1;X41Y7/A3;X41Y7/A3/N252;1;X25Y20/N820;X25Y20/N820/N242;1;X25Y12/E240;X25Y12/E240/N828;1;X27Y12/E240;X27Y12/E240/E242;1;X29Y12/E240;X29Y12/E240/E242;1;X31Y12/E820;X31Y12/E820/E242;1;X39Y12/E240;X39Y12/E240/E828;1;X41Y12/E240;X41Y12/E240/E242;1;X43Y12/X03;X43Y12/X03/E242;1;X43Y12/A7;X43Y12/A7/X03;1;X25Y15/N200;X25Y15/N200/N808;1;X25Y13/E200;X25Y13/E200/N202;1;X27Y13/E200;X27Y13/E200/E202;1;X29Y13/E210;X29Y13/E210/E202;1;X31Y13/E210;X31Y13/E210/E212;1;X33Y13/E210;X33Y13/E210/E212;1;X35Y13/E210;X35Y13/E210/E212;1;X37Y13/E240;X37Y13/E240/E212;1;X39Y13/E250;X39Y13/E250/E242;1;X41Y13/E200;X41Y13/E200/E252;1;X43Y13/X01;X43Y13/X01/E202;1;X43Y13/A0;X43Y13/A0/X01;1;X25Y23/N100;X25Y23/N100/Q3;1;X25Y22/N240;X25Y22/N240/N101;1;X25Y21/E240;X25Y21/E240/N241;1;X27Y21/E240;X27Y21/E240/E242;1;X29Y21/E250;X29Y21/E250/E242;1;X31Y21/E250;X31Y21/E250/E252;1;X33Y21/E250;X33Y21/E250/E252;1;X35Y21/E200;X35Y21/E200/E252;1;X37Y21/E800;X37Y21/E800/E202;1;X45Y21/W230;X45Y21/W230/E808;1;X43Y21/X02;X43Y21/X02/W232;1;X43Y21/A0;X43Y21/A0/X02;1;X25Y23/Q3;;1;X25Y23/N800;X25Y23/N800/Q3;1;X25Y15/S130;X25Y15/S130/N808;1;X25Y16/E230;X25Y16/E230/S131;1;X27Y16/E800;X27Y16/E800/E232;1;X35Y16/W130;X35Y16/W130/E808;1;X34Y16/A2;X34Y16/A2/W131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8327 ] ,
          "attributes": {
            "ROUTING": "X25Y23/F3;;1;X25Y23/XD3;X25Y23/XD3/F3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8325 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[9]": {
          "hide_name": 0,
          "bits": [ 8322 ] ,
          "attributes": {
            "ROUTING": "X32Y21/N130;X32Y21/N130/Q4;1;X32Y21/C7;X32Y21/C7/N130;1;X32Y21/Q4;;1;X32Y21/W100;X32Y21/W100/Q4;1;X32Y21/B4;X32Y21/B4/W100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8321 ] ,
          "attributes": {
            "ROUTING": "X32Y21/F4;;1;X32Y21/XD4;X32Y21/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8319 ] ,
          "attributes": {
            "ROUTING": "X32Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[10]": {
          "hide_name": 0,
          "bits": [ 8317 ] ,
          "attributes": {
            "ROUTING": "X32Y21/E250;X32Y21/E250/Q5;1;X32Y21/B5;X32Y21/B5/E250;1;X32Y21/Q5;;1;X32Y21/N250;X32Y21/N250/Q5;1;X32Y21/B7;X32Y21/B7/N250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8316 ] ,
          "attributes": {
            "ROUTING": "X32Y21/F5;;1;X32Y21/XD5;X32Y21/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8314 ] ,
          "attributes": {
            "ROUTING": "X33Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[11]": {
          "hide_name": 0,
          "bits": [ 8312 ] ,
          "attributes": {
            "ROUTING": "X33Y21/S100;X33Y21/S100/Q0;1;X33Y21/B0;X33Y21/B0/S100;1;X33Y21/Q0;;1;X33Y21/W200;X33Y21/W200/Q0;1;X32Y21/X01;X32Y21/X01/W201;1;X32Y21/A7;X32Y21/A7/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8311 ] ,
          "attributes": {
            "ROUTING": "X33Y21/F0;;1;X33Y21/XD0;X33Y21/XD0/F0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8309 ] ,
          "attributes": {
            "ROUTING": "X33Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[12]": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": "X33Y21/X02;X33Y21/X02/Q1;1;X33Y21/D7;X33Y21/D7/X02;1;X33Y21/Q1;;1;X33Y21/B1;X33Y21/B1/Q1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8305 ] ,
          "attributes": {
            "ROUTING": "X33Y21/F1;;1;X33Y21/XD1;X33Y21/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8303 ] ,
          "attributes": {
            "ROUTING": "X33Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[13]": {
          "hide_name": 0,
          "bits": [ 8301 ] ,
          "attributes": {
            "ROUTING": "X33Y21/N130;X33Y21/N130/Q2;1;X33Y21/C7;X33Y21/C7/N130;1;X33Y21/Q2;;1;X33Y21/X01;X33Y21/X01/Q2;1;X33Y21/B2;X33Y21/B2/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8299 ] ,
          "attributes": {
            "ROUTING": "X33Y21/F2;;1;X33Y21/XD2;X33Y21/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8297 ] ,
          "attributes": {
            "ROUTING": "X33Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[14]": {
          "hide_name": 0,
          "bits": [ 8295 ] ,
          "attributes": {
            "ROUTING": "X33Y21/S130;X33Y21/S130/Q3;1;X33Y21/N250;X33Y21/N250/S130;1;X33Y21/B7;X33Y21/B7/N250;1;X33Y21/Q3;;1;X33Y21/B3;X33Y21/B3/Q3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8293 ] ,
          "attributes": {
            "ROUTING": "X33Y21/F3;;1;X33Y21/XD3;X33Y21/XD3/F3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8291 ] ,
          "attributes": {
            "ROUTING": "X33Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[15]": {
          "hide_name": 0,
          "bits": [ 8289 ] ,
          "attributes": {
            "ROUTING": "X33Y21/N240;X33Y21/N240/Q4;1;X33Y21/B4;X33Y21/B4/N240;1;X33Y21/Q4;;1;X33Y21/E130;X33Y21/E130/Q4;1;X33Y21/A7;X33Y21/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8287 ] ,
          "attributes": {
            "ROUTING": "X33Y21/F4;;1;X33Y21/XD4;X33Y21/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8285 ] ,
          "attributes": {
            "ROUTING": "X33Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[16]": {
          "hide_name": 0,
          "bits": [ 8283 ] ,
          "attributes": {
            "ROUTING": "X33Y21/W100;X33Y21/W100/Q5;1;X33Y21/B5;X33Y21/B5/W100;1;X33Y21/Q5;;1;X33Y21/EW20;X33Y21/EW20/Q5;1;X34Y21/C6;X34Y21/C6/E121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": "X33Y21/F5;;1;X33Y21/XD5;X33Y21/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8279 ] ,
          "attributes": {
            "ROUTING": "X34Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8278 ] ,
          "attributes": {
            "ROUTING": "X34Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8275 ] ,
          "attributes": {
            "ROUTING": "X32Y20/F1;;1;X32Y20/B2;X32Y20/B2/F1;1;X32Y20/XD2;X32Y20/XD2/B2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8273 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_change_counter[0]": {
          "hide_name": 0,
          "bits": [ 8272 ] ,
          "attributes": {
            "ROUTING": "X31Y21/X05;X31Y21/X05/S241;1;X31Y21/B1;X31Y21/B1/X05;1;X32Y20/W100;X32Y20/W100/Q2;1;X31Y20/S240;X31Y20/S240/W101;1;X31Y21/D6;X31Y21/D6/S241;1;X32Y20/Q2;;1;X32Y20/N100;X32Y20/N100/Q2;1;X32Y20/A1;X32Y20/A1/N100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X31Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[1]": {
          "hide_name": 0,
          "bits": [ 8268 ] ,
          "attributes": {
            "ROUTING": "X31Y21/N130;X31Y21/N130/Q2;1;X31Y21/C6;X31Y21/C6/N130;1;X31Y21/Q2;;1;X31Y21/X01;X31Y21/X01/Q2;1;X31Y21/B2;X31Y21/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8267 ] ,
          "attributes": {
            "ROUTING": "X31Y21/F2;;1;X31Y21/XD2;X31Y21/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8265 ] ,
          "attributes": {
            "ROUTING": "X31Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[2]": {
          "hide_name": 0,
          "bits": [ 8263 ] ,
          "attributes": {
            "ROUTING": "X31Y21/W130;X31Y21/W130/Q3;1;X31Y21/B6;X31Y21/B6/W130;1;X31Y21/Q3;;1;X31Y21/B3;X31Y21/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X31Y21/F3;;1;X31Y21/XD3;X31Y21/XD3/F3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8260 ] ,
          "attributes": {
            "ROUTING": "X31Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[3]": {
          "hide_name": 0,
          "bits": [ 8258 ] ,
          "attributes": {
            "ROUTING": "X31Y21/B4;X31Y21/B4/X03;1;X31Y21/Q4;;1;X31Y21/X03;X31Y21/X03/Q4;1;X31Y21/A6;X31Y21/A6/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8257 ] ,
          "attributes": {
            "ROUTING": "X31Y21/F4;;1;X31Y21/XD4;X31Y21/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8255 ] ,
          "attributes": {
            "ROUTING": "X31Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[4]": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": "X31Y21/W100;X31Y21/W100/Q5;1;X31Y21/B5;X31Y21/B5/W100;1;X31Y21/Q5;;1;X31Y21/E100;X31Y21/E100/Q5;1;X32Y21/D6;X32Y21/D6/E101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8252 ] ,
          "attributes": {
            "ROUTING": "X31Y21/F5;;1;X31Y21/XD5;X31Y21/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8250 ] ,
          "attributes": {
            "ROUTING": "X32Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[5]": {
          "hide_name": 0,
          "bits": [ 8248 ] ,
          "attributes": {
            "ROUTING": "X32Y21/X07;X32Y21/X07/S201;1;X32Y21/B0;X32Y21/B0/X07;1;X32Y20/Q0;;1;X32Y20/S200;X32Y20/S200/Q0;1;X32Y21/C6;X32Y21/C6/S201;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8247 ] ,
          "attributes": {
            "ROUTING": "X32Y21/F0;;1;X32Y21/N100;X32Y21/N100/F0;1;X32Y20/D0;X32Y20/D0/N101;1;X32Y20/XD0;X32Y20/XD0/D0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8245 ] ,
          "attributes": {
            "ROUTING": "X32Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[6]": {
          "hide_name": 0,
          "bits": [ 8243 ] ,
          "attributes": {
            "ROUTING": "X32Y21/B1;X32Y21/B1/Q1;1;X32Y21/Q1;;1;X32Y21/W130;X32Y21/W130/Q1;1;X32Y21/B6;X32Y21/B6/W130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8242 ] ,
          "attributes": {
            "ROUTING": "X32Y21/F1;;1;X32Y21/XD1;X32Y21/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8240 ] ,
          "attributes": {
            "ROUTING": "X32Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[7]": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": "X32Y21/S100;X32Y21/S100/Q2;1;X32Y21/S210;X32Y21/S210/S100;1;X32Y21/A6;X32Y21/A6/S210;1;X32Y21/Q2;;1;X32Y21/S130;X32Y21/S130/Q2;1;X32Y21/B2;X32Y21/B2/S130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8237 ] ,
          "attributes": {
            "ROUTING": "X32Y21/F2;;1;X32Y21/XD2;X32Y21/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8235 ] ,
          "attributes": {
            "ROUTING": "X32Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8234 ] ,
          "attributes": {
            "ROUTING": "X32Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[8]": {
          "hide_name": 0,
          "bits": [ 8232 ] ,
          "attributes": {
            "ROUTING": "X32Y21/B3;X32Y21/B3/Q3;1;X32Y21/Q3;;1;X32Y21/X02;X32Y21/X02/Q3;1;X32Y21/D7;X32Y21/D7/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8231 ] ,
          "attributes": {
            "ROUTING": "X32Y21/F3;;1;X32Y21/XD3;X32Y21/XD3/F3;1"
          }
        },
        "disp.digit_change_counter[17]": {
          "hide_name": 0,
          "bits": [ 8229 ] ,
          "attributes": {
            "ROUTING": "X34Y21/S100;X34Y21/S100/Q5;1;X34Y21/B0;X34Y21/B0/S100;1;X34Y21/Q5;;1;X34Y21/N250;X34Y21/N250/Q5;1;X34Y21/B6;X34Y21/B6/N250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8227 ] ,
          "attributes": {
            "ROUTING": "X34Y21/F0;;1;X34Y21/D5;X34Y21/D5/F0;1;X34Y21/XD5;X34Y21/XD5/D5;1"
          }
        },
        "disp.led_counter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8225 ] ,
          "attributes": {
            "ROUTING": "X34Y21/X08;X34Y21/X08/F7;1;X34Y21/LSR2;X34Y21/LSR2/X08;1;X31Y21/LSR1;X31Y21/LSR1/X06;1;X33Y21/LSR1;X33Y21/LSR1/X08;1;X32Y21/LSR1;X32Y21/LSR1/X06;1;X32Y20/LSR0;X32Y20/LSR0/X08;1;X32Y21/N230;X32Y21/N230/W231;1;X32Y20/X08;X32Y20/X08/N231;1;X32Y20/LSR1;X32Y20/LSR1/X08;1;X33Y21/N270;X33Y21/N270/W271;1;X33Y19/X08;X33Y19/X08/N272;1;X33Y19/CE2;X33Y19/CE2/X08;1;X33Y21/LSR2;X33Y21/LSR2/X08;1;X32Y21/LSR2;X32Y21/LSR2/X06;1;X34Y21/W270;X34Y21/W270/F7;1;X33Y21/X08;X33Y21/X08/W271;1;X33Y21/LSR0;X33Y21/LSR0/X08;1;X32Y21/X06;X32Y21/X06/W231;1;X32Y21/LSR0;X32Y21/LSR0/X06;1;X34Y21/F7;;1;X34Y21/W130;X34Y21/W130/F7;1;X33Y21/W230;X33Y21/W230/W131;1;X31Y21/X06;X31Y21/X06/W232;1;X31Y21/LSR2;X31Y21/LSR2/X06;1"
          }
        },
        "disp.digit_change_counter[18]": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": "X34Y21/E130;X34Y21/E130/Q4;1;X34Y21/A6;X34Y21/A6/E130;1;X34Y21/Q4;;1;X34Y21/X07;X34Y21/X07/Q4;1;X34Y21/B1;X34Y21/B1/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8222 ] ,
          "attributes": {
            "ROUTING": "X34Y21/F1;;1;X34Y21/B4;X34Y21/B4/F1;1;X34Y21/XD4;X34Y21/XD4/B4;1"
          }
        },
        "digit_select[0]": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70"
          }
        },
        "disp.digit_select[0]": {
          "hide_name": 0,
          "bits": [ 8219 ] ,
          "attributes": {
            "ROUTING": "X40Y10/Q3;;1;X40Y10/N800;X40Y10/N800/Q3;1;X40Y2/N230;X40Y2/N230/N808;1;X40Y0/X08;X40Y0/X08/N232;1;X40Y0/D1;X40Y0/D1/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[1]": {
          "hide_name": 0,
          "bits": [ 8217 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70"
          }
        },
        "disp.digit_select[1]": {
          "hide_name": 0,
          "bits": [ 8216 ] ,
          "attributes": {
            "ROUTING": "X40Y7/Q5;;1;X40Y7/SN20;X40Y7/SN20/Q5;1;X40Y6/N220;X40Y6/N220/N121;1;X40Y4/N230;X40Y4/N230/N222;1;X40Y2/N260;X40Y2/N260/N232;1;X40Y0/X03;X40Y0/X03/N262;1;X40Y0/A0;X40Y0/A0/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[2]": {
          "hide_name": 0,
          "bits": [ 8214 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70"
          }
        },
        "disp.digit_select[2]": {
          "hide_name": 0,
          "bits": [ 8213 ] ,
          "attributes": {
            "ROUTING": "X43Y13/Q2;;1;X43Y13/EW20;X43Y13/EW20/Q2;1;X44Y13/E220;X44Y13/E220/E121;1;X46Y13/D1;X46Y13/D1/E222;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[3]": {
          "hide_name": 0,
          "bits": [ 8211 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8209 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8207 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8206 ] ,
          "attributes": {
            "ROUTING": "X24Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:48.9-48.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8204 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8203 ] ,
          "attributes": {
            "ROUTING": "X24Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:48.9-48.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8201 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8200 ] ,
          "attributes": {
            "ROUTING": "X24Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:48.9-48.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8198 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8197 ] ,
          "attributes": {
            "ROUTING": "X24Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:48.9-48.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 8195 ] ,
          "attributes": {
            "ROUTING": "X25Y23/F0;;1;X25Y23/SN10;X25Y23/SN10/F0;1;X25Y24/W250;X25Y24/W250/S111;1;X23Y24/S250;X23Y24/S250/W252;1;X23Y25/A3;X23Y25/A3/S251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:48.9-48.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8193 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8190 ] ,
          "attributes": {
            "ROUTING": "X21Y25/F4;;1;X21Y25/C5;X21Y25/C5/F4;1;X21Y25/XD5;X21Y25/XD5/C5;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8188 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": "X22Y25/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": "X22Y25/F2;;1;X22Y25/XD2;X22Y25/XD2/F2;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8182 ] ,
          "attributes": {
            "ROUTING": "X22Y25/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8180 ] ,
          "attributes": {
            "ROUTING": "X22Y25/F3;;1;X22Y25/XD3;X22Y25/XD3/F3;1"
          }
        },
        "cpu0.step_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8178 ] ,
          "attributes": {
            "ROUTING": "X22Y25/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8176 ] ,
          "attributes": {
            "ROUTING": "X22Y25/F4;;1;X22Y25/XD4;X22Y25/XD4/F4;1"
          }
        },
        "cpu0.step_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8174 ] ,
          "attributes": {
            "ROUTING": "X23Y25/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8173 ] ,
          "attributes": {
            "ROUTING": "X22Y25/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.13-46.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8171 ] ,
          "attributes": {
            "ROUTING": "X22Y25/F5;;1;X22Y25/XD5;X22Y25/XD5/F5;1"
          }
        },
        "cpu0.step_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8169 ] ,
          "attributes": {
            "ROUTING": "X22Y25/LSR2;X22Y25/LSR2/X06;1;X23Y25/W230;X23Y25/W230/F3;1;X22Y25/X06;X22Y25/X06/W231;1;X22Y25/LSR1;X22Y25/LSR1/X06;1;X23Y25/EW10;X23Y25/EW10/F3;1;X22Y25/W210;X22Y25/W210/W111;1;X21Y25/LSR2;X21Y25/LSR2/W211;1;X23Y25/F3;;1;X23Y25/X06;X23Y25/X06/F3;1;X23Y25/LSR2;X23Y25/LSR2/X06;1"
          }
        },
        "cpu0.step_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8168 ] ,
          "attributes": {
            "ROUTING": "X23Y25/F0;;1;X23Y25/D4;X23Y25/D4/F0;1;X23Y25/XD4;X23Y25/XD4/D4;1"
          }
        },
        "cpu0.ram_out_LUT4_I2_I0_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8165 ] ,
          "attributes": {
            "ROUTING": "X16Y24/F4;;1;X16Y24/N100;X16Y24/N100/F4;1;X16Y23/E240;X16Y23/E240/N101;1;X18Y23/E240;X18Y23/E240/E242;1;X20Y23/N240;X20Y23/N240/E242;1;X20Y21/C3;X20Y21/C3/N242;1;X20Y21/XD3;X20Y21/XD3/C3;1"
          }
        },
        "cpu0.ram_out_LUT4_I2_I0[0]": {
          "hide_name": 0,
          "bits": [ 8162 ] ,
          "attributes": {
            "ROUTING": "X20Y21/Q3;;1;X20Y21/SN10;X20Y21/SN10/Q3;1;X20Y22/S250;X20Y22/S250/S111;1;X20Y24/S830;X20Y24/S830/S252;1;X20Y25/W250;X20Y25/W250/N838;1;X19Y25/A6;X19Y25/A6/W251;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I1_4_I3_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": "X16Y24/F2;;1;X16Y24/E220;X16Y24/E220/F2;1;X18Y24/S220;X18Y24/S220/E222;1;X18Y25/D3;X18Y25/D3/S221;1;X18Y25/XD3;X18Y25/XD3/D3;1"
          }
        },
        "cpu0.ram_out_LUT4_I1_4_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8155 ] ,
          "attributes": {
            "ROUTING": "X19Y26/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.ram_out_LUT4_I1_4_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8154 ] ,
          "attributes": {
            "ROUTING": "X19Y26/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.ram_out_LUT4_I1_4_I3[3]": {
          "hide_name": 0,
          "bits": [ 8152 ] ,
          "attributes": {
            "ROUTING": "X18Y25/Q3;;1;X18Y25/W100;X18Y25/W100/Q3;1;X18Y25/D1;X18Y25/D1/W100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I1_3_I0_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8148 ] ,
          "attributes": {
            "ROUTING": "X15Y24/F6;;1;X15Y24/C2;X15Y24/C2/F6;1;X15Y24/XD2;X15Y24/XD2/C2;1"
          }
        },
        "cpu0.ram_out_LUT4_I1_3_I0[3]": {
          "hide_name": 0,
          "bits": [ 8146 ] ,
          "attributes": {
            "ROUTING": "X17Y25/F7;;1;X17Y25/W130;X17Y25/W130/F7;1;X16Y25/W230;X16Y25/W230/W131;1;X15Y25/X02;X15Y25/X02/W231;1;X15Y25/D5;X15Y25/D5/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I1_3_I0[0]": {
          "hide_name": 0,
          "bits": [ 8145 ] ,
          "attributes": {
            "ROUTING": "X15Y24/Q2;;1;X15Y24/S100;X15Y24/S100/Q2;1;X15Y25/A5;X15Y25/A5/S101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT3_I1_I0[0]": {
          "hide_name": 0,
          "bits": [ 8139 ] ,
          "attributes": {
            "ROUTING": "X16Y24/Q5;;1;X16Y24/S250;X16Y24/S250/Q5;1;X16Y25/X06;X16Y25/X06/S251;1;X16Y25/A7;X16Y25/A7/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_1_O[1]": {
          "hide_name": 0,
          "bits": [ 8129 ] ,
          "attributes": {
            "ROUTING": "X18Y25/W240;X18Y25/W240/W101;1;X16Y25/S240;X16Y25/S240/W242;1;X16Y26/X05;X16Y26/X05/S241;1;X16Y26/B6;X16Y26/B6/X05;1;X19Y25/N130;X19Y25/N130/Q0;1;X19Y25/C6;X19Y25/C6/N130;1;X18Y26/W240;X18Y26/W240/S241;1;X16Y26/W250;X16Y26/W250/W242;1;X16Y26/B1;X16Y26/B1/W250;1;X18Y25/S240;X18Y25/S240/W101;1;X18Y25/B1;X18Y25/B1/S240;1;X16Y25/X05;X16Y25/X05/W202;1;X16Y25/B7;X16Y25/B7/X05;1;X15Y25/B5;X15Y25/B5/W211;1;X18Y25/A7;X18Y25/A7/W200;1;X19Y25/Q0;;1;X19Y25/W100;X19Y25/W100/Q0;1;X18Y25/W200;X18Y25/W200/W101;1;X16Y25/W210;X16Y25/W210/W202;1;X15Y25/B6;X15Y25/B6/W211;1",
            "hdlname": "cpu0 ram_out",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 8127 ] ,
          "attributes": {
            "ROUTING": "X19Y25/F0;;1;X19Y25/XD0;X19Y25/XD0/F0;1"
          }
        },
        "cpu0.ram_out_LUT4_I1_2_F[3]": {
          "hide_name": 0,
          "bits": [ 8125 ] ,
          "attributes": {
            "ROUTING": "X16Y26/F6;;1;X16Y26/W100;X16Y26/W100/F6;1;X16Y26/D0;X16Y26/D0/W100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I1_1_F[3]": {
          "hide_name": 0,
          "bits": [ 8123 ] ,
          "attributes": {
            "ROUTING": "X15Y25/F6;;1;X15Y25/E130;X15Y25/E130/F6;1;X16Y25/N270;X16Y25/N270/E131;1;X16Y25/D6;X16Y25/D6/N270;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 8121 ] ,
          "attributes": {
            "ROUTING": "X16Y26/F1;;1;X16Y26/X02;X16Y26/X02/F1;1;X16Y26/D7;X16Y26/D7/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8119 ] ,
          "attributes": {
            "ROUTING": "X16Y26/X04;X16Y26/X04/S271;1;X16Y26/C0;X16Y26/C0/X04;1;X16Y25/S270;X16Y25/S270/F7;1;X16Y26/X06;X16Y26/X06/S271;1;X16Y26/C7;X16Y26/C7/X06;1;X16Y25/F7;;1;X16Y25/N130;X16Y25/N130/F7;1;X16Y25/C6;X16Y25/C6/N130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out_LUT4_I1_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 8115 ] ,
          "attributes": {
            "ROUTING": "X20Y26/F4;;1;X20Y26/X03;X20Y26/X03/F4;1;X20Y26/D2;X20Y26/D2/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out_LUT4_I1_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 8112 ] ,
          "attributes": {
            "ROUTING": "X19Y26/F6;;1;X19Y26/S100;X19Y26/S100/F6;1;X19Y26/D4;X19Y26/D4/S100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I1_4_F[3]": {
          "hide_name": 0,
          "bits": [ 8110 ] ,
          "attributes": {
            "ROUTING": "X19Y26/OF0;;1;X19Y26/W100;X19Y26/W100/OF0;1;X18Y26/N240;X18Y26/N240/W101;1;X18Y25/D5;X18Y25/D5/N241;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I1_4_F[2]": {
          "hide_name": 0,
          "bits": [ 8109 ] ,
          "attributes": {
            "ROUTING": "X18Y25/F1;;1;X18Y25/X06;X18Y25/X06/F1;1;X18Y25/C5;X18Y25/C5/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 8107 ] ,
          "attributes": {
            "ROUTING": "X19Y25/F6;;1;X19Y25/W130;X19Y25/W130/F6;1;X19Y25/D3;X19Y25/D3/W130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8106 ] ,
          "attributes": {
            "ROUTING": "X19Y25/F4;;1;X19Y25/C3;X19Y25/C3/F4;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out_LUT4_I1_1_I3[2]": {
          "hide_name": 0,
          "bits": [ 8103 ] ,
          "attributes": {
            "ROUTING": "X19Y26/C4;X19Y26/C4/E261;1;X20Y26/C2;X20Y26/C2/E262;1;X18Y25/SN20;X18Y25/SN20/F7;1;X18Y26/E260;X18Y26/E260/S121;1;X19Y26/SEL0;X19Y26/SEL0/E261;1;X18Y25/F7;;1;X18Y25/E130;X18Y25/E130/F7;1;X19Y25/B3;X19Y25/B3/E131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I1_3_F[2]": {
          "hide_name": 0,
          "bits": [ 8100 ] ,
          "attributes": {
            "ROUTING": "X15Y25/F5;;1;X15Y25/X08;X15Y25/X08/F5;1;X15Y25/C4;X15Y25/C4/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out": {
          "hide_name": 0,
          "bits": [ 8089 ] ,
          "attributes": {
            "ROUTING": "X16Y25/B6;X16Y25/B6/W231;1;X18Y25/E270;X18Y25/E270/W130;1;X19Y25/A3;X19Y25/A3/E271;1;X16Y25/S230;X16Y25/S230/W231;1;X16Y25/C7;X16Y25/C7/S230;1;X16Y26/B0;X16Y26/B0/W212;1;X19Y26/B4;X19Y26/B4/E211;1;X18Y26/W210;X18Y26/W210/S111;1;X16Y26/B7;X16Y26/B7/W212;1;X18Y25/W130;X18Y25/W130/Q2;1;X17Y25/W230;X17Y25/W230/W131;1;X15Y25/B4;X15Y25/B4/W232;1;X18Y25/E100;X18Y25/E100/Q2;1;X19Y25/D6;X19Y25/D6/E101;1;X18Y25/N130;X18Y25/N130/Q2;1;X18Y25/N240;X18Y25/N240/N130;1;X18Y25/B5;X18Y25/B5/N240;1;X18Y25/Q2;;1;X18Y25/SN10;X18Y25/SN10/Q2;1;X18Y26/E210;X18Y26/E210/S111;1;X20Y26/B2;X20Y26/B2/E212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc_out"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8085 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8083 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8082 ] ,
          "attributes": {
            "ROUTING": "X20Y25/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8080 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8079 ] ,
          "attributes": {
            "ROUTING": "X20Y25/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8077 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8076 ] ,
          "attributes": {
            "ROUTING": "X20Y25/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8074 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8073 ] ,
          "attributes": {
            "ROUTING": "X20Y25/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8071 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8070 ] ,
          "attributes": {
            "ROUTING": "X21Y25/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8068 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8067 ] ,
          "attributes": {
            "ROUTING": "X21Y25/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 8065 ] ,
          "attributes": {
            "ROUTING": "X21Y25/F2;;1;X21Y25/X01;X21Y25/X01/F2;1;X21Y25/A7;X21Y25/A7/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.9-72.16|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 8062 ] ,
          "attributes": {
            "ROUTING": "X21Y26/F5;;1;X21Y26/A1;X21Y26/A1/F5;1;X21Y26/XD1;X21Y26/XD1/A1;1"
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8060 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8058 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc[0]": {
          "hide_name": 0,
          "bits": [ 8057 ] ,
          "attributes": {
            "ROUTING": "X21Y26/W810;X21Y26/W810/Q1;1;X17Y26/N210;X17Y26/N210/W814;1;X17Y24/E210;X17Y24/E210/N212;1;X18Y24/S210;X18Y24/S210/E211;1;X18Y25/A5;X18Y25/A5/S211;1;X19Y26/W810;X19Y26/W810/W212;1;X15Y26/N220;X15Y26/N220/W814;1;X15Y24/S810;X15Y24/S810/N222;1;X15Y25/E210;X15Y25/E210/N818;1;X16Y25/B1;X16Y25/B1/E211;1;X21Y26/Q1;;1;X21Y26/W210;X21Y26/W210/Q1;1;X21Y26/A5;X21Y26/A5/W210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8054 ] ,
          "attributes": {
            "ROUTING": "X16Y25/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[1]": {
          "hide_name": 0,
          "bits": [ 8052 ] ,
          "attributes": {
            "ROUTING": "X16Y25/B2;X16Y25/B2/X01;1;X16Y25/E100;X16Y25/E100/Q2;1;X17Y25/E200;X17Y25/E200/E101;1;X19Y25/E210;X19Y25/E210/E202;1;X20Y25/B1;X20Y25/B1/E211;1;X16Y25/Q2;;1;X16Y25/X01;X16Y25/X01/Q2;1;X16Y25/A6;X16Y25/A6/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8050 ] ,
          "attributes": {
            "ROUTING": "X16Y25/F2;;1;X16Y25/XD2;X16Y25/XD2/F2;1"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8048 ] ,
          "attributes": {
            "ROUTING": "X16Y25/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[2]": {
          "hide_name": 0,
          "bits": [ 8046 ] ,
          "attributes": {
            "ROUTING": "X16Y25/SN10;X16Y25/SN10/Q3;1;X16Y26/S210;X16Y26/S210/S111;1;X16Y26/A7;X16Y26/A7/S210;1;X17Y25/E220;X17Y25/E220/E121;1;X19Y25/E230;X19Y25/E230/E222;1;X20Y25/B2;X20Y25/B2/E231;1;X16Y25/Q3;;1;X16Y25/B3;X16Y25/B3/Q3;1;X16Y25/EW20;X16Y25/EW20/Q3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8044 ] ,
          "attributes": {
            "ROUTING": "X16Y25/F3;;1;X16Y25/XD3;X16Y25/XD3/F3;1"
          }
        },
        "cpu0.pc_DFFRE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8042 ] ,
          "attributes": {
            "ROUTING": "X16Y25/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[3]": {
          "hide_name": 0,
          "bits": [ 8040 ] ,
          "attributes": {
            "ROUTING": "X16Y25/N240;X16Y25/N240/Q4;1;X16Y25/B4;X16Y25/B4/N240;1;X16Y25/E820;X16Y25/E820/Q4;1;X20Y25/S820;X20Y25/S820/E824;1;X20Y24/S270;X20Y24/S270/N828;1;X20Y25/X04;X20Y25/X04/S271;1;X20Y25/B3;X20Y25/B3/X04;1;X16Y25/Q4;;1;X16Y25/S130;X16Y25/S130/Q4;1;X16Y26/A0;X16Y26/A0/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8038 ] ,
          "attributes": {
            "ROUTING": "X16Y25/F4;;1;X16Y25/XD4;X16Y25/XD4/F4;1"
          }
        },
        "cpu0.pc_DFFRE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8036 ] ,
          "attributes": {
            "ROUTING": "X16Y25/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[4]": {
          "hide_name": 0,
          "bits": [ 8034 ] ,
          "attributes": {
            "ROUTING": "X16Y25/E830;X16Y25/E830/Q5;1;X20Y25/N260;X20Y25/N260/E834;1;X20Y23/S830;X20Y23/S830/N262;1;X20Y26/N250;X20Y26/N250/N838;1;X20Y25/B4;X20Y25/B4/N251;1;X16Y25/W130;X16Y25/W130/Q5;1;X15Y25/A4;X15Y25/A4/W131;1;X16Y25/Q5;;1;X16Y25/W100;X16Y25/W100/Q5;1;X16Y25/B5;X16Y25/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8032 ] ,
          "attributes": {
            "ROUTING": "X16Y25/F5;;1;X16Y25/XD5;X16Y25/XD5/F5;1"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8030 ] ,
          "attributes": {
            "ROUTING": "X17Y25/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[5]": {
          "hide_name": 0,
          "bits": [ 8028 ] ,
          "attributes": {
            "ROUTING": "X17Y25/N130;X17Y25/N130/Q0;1;X17Y25/E240;X17Y25/E240/N130;1;X19Y25/X07;X19Y25/X07/E242;1;X19Y25/B6;X19Y25/B6/X07;1;X17Y25/S100;X17Y25/S100/Q0;1;X17Y25/B0;X17Y25/B0/S100;1;X17Y25/Q0;;1;X17Y25/EW20;X17Y25/EW20/Q0;1;X18Y25/E220;X18Y25/E220/E121;1;X20Y25/X01;X20Y25/X01/E222;1;X20Y25/B5;X20Y25/B5/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8026 ] ,
          "attributes": {
            "ROUTING": "X17Y25/F0;;1;X17Y25/XD0;X17Y25/XD0/F0;1"
          }
        },
        "cpu0.pc_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8024 ] ,
          "attributes": {
            "ROUTING": "X17Y25/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8023 ] ,
          "attributes": {
            "ROUTING": "X17Y25/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:70.15-70.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[6]": {
          "hide_name": 0,
          "bits": [ 8021 ] ,
          "attributes": {
            "ROUTING": "X21Y25/W830;X21Y25/W830/N131;1;X17Y25/S830;X17Y25/S830/W834;1;X17Y24/S100;X17Y24/S100/N838;1;X17Y25/S240;X17Y25/S240/S101;1;X17Y25/B1;X17Y25/B1/S240;1;X21Y26/W200;X21Y26/W200/Q0;1;X20Y26/X05;X20Y26/X05/W201;1;X20Y26/A2;X20Y26/A2/X05;1;X21Y26/Q0;;1;X21Y26/N130;X21Y26/N130/Q0;1;X21Y25/B0;X21Y25/B0/N131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8019 ] ,
          "attributes": {
            "ROUTING": "X17Y25/F1;;1;X17Y25/E810;X17Y25/E810/F1;1;X21Y25/S220;X21Y25/S220/E814;1;X21Y26/D0;X21Y26/D0/S221;1;X21Y26/XD0;X21Y26/XD0/D0;1"
          }
        },
        "cpu0.pc_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 8017 ] ,
          "attributes": {
            "ROUTING": "X17Y25/LSR0;X17Y25/LSR0/X05;1;X21Y25/S270;X21Y25/S270/F7;1;X21Y26/LSR0;X21Y26/LSR0/S271;1;X16Y25/LSR2;X16Y25/LSR2/E271;1;X13Y25/E270;X13Y25/E270/W828;1;X15Y25/E270;X15Y25/E270/E272;1;X16Y25/LSR1;X16Y25/LSR1/E271;1;X21Y25/F7;;1;X21Y25/W820;X21Y25/W820/F7;1;X17Y25/S820;X17Y25/S820/W824;1;X17Y24/S240;X17Y24/S240/N828;1;X17Y25/X05;X17Y25/X05/S241;1;X17Y25/LSR1;X17Y25/LSR1/X05;1"
          }
        },
        "cpu0.pc[7]": {
          "hide_name": 0,
          "bits": [ 8016 ] ,
          "attributes": {
            "ROUTING": "X17Y25/EW10;X17Y25/EW10/Q2;1;X18Y25/E210;X18Y25/E210/E111;1;X20Y25/E240;X20Y25/E240/E212;1;X21Y25/X07;X21Y25/X07/E241;1;X21Y25/B1;X21Y25/B1/X07;1;X17Y26/E270;X17Y26/E270/S131;1;X19Y26/A4;X19Y26/A4/E272;1;X17Y25/Q2;;1;X17Y25/S130;X17Y25/S130/Q2;1;X17Y25/B2;X17Y25/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8014 ] ,
          "attributes": {
            "ROUTING": "X17Y25/F2;;1;X17Y25/XD2;X17Y25/XD2/F2;1"
          }
        },
        "signal[0]": {
          "hide_name": 0,
          "bits": [ 8012 ] ,
          "attributes": {
            "ROUTING": "X20Y21/W220;X20Y21/W220/W272;1;X18Y21/W230;X18Y21/W230/W222;1;X17Y21/X02;X17Y21/X02/W231;1;X17Y21/A1;X17Y21/A1/X02;1;X22Y22/E270;X22Y22/E270/N271;1;X23Y22/N270;X23Y22/N270/E271;1;X23Y21/E270;X23Y21/E270/N271;1;X24Y21/A2;X24Y21/A2/E271;1;X24Y24/B1;X24Y24/B1/N212;1;X22Y23/N270;X22Y23/N270/N262;1;X22Y21/W270;X22Y21/W270/N272;1;X21Y21/A1;X21Y21/A1/W271;1;X24Y24/N210;X24Y24/N210/N212;1;X24Y22/B1;X24Y22/B1/N212;1;X25Y26/E210;X25Y26/E210/E212;1;X25Y26/A1;X25Y26/A1/E210;1;X21Y26/S810;X21Y26/S810/W111;1;X21Y23/N100;X21Y23/N100/N818;1;X21Y22/W800;X21Y22/W800/N101;1;X13Y22/N230;X13Y22/N230/W808;1;X13Y21/E230;X13Y21/E230/N231;1;X15Y21/X02;X15Y21/X02/E232;1;X15Y21/A1;X15Y21/A1/X02;1;X22Y26/SN20;X22Y26/SN20/Q1;1;X22Y25/N260;X22Y25/N260/N121;1;X22Y23/X01;X22Y23/X01/N262;1;X22Y23/A1;X22Y23/A1/X01;1;X26Y26/N210;X26Y26/N210/E814;1;X26Y25/E210;X26Y25/E210/N211;1;X26Y25/A1;X26Y25/A1/E210;1;X23Y26/E210;X23Y26/E210/E111;1;X24Y26/N210;X24Y26/N210/E211;1;X24Y25/E210;X24Y25/E210/N211;1;X24Y25/A1;X24Y25/A1/E210;1;X22Y26/EW10;X22Y26/EW10/Q1;1;X23Y26/A1;X23Y26/A1/E111;1;X22Y26/Q1;;1;X22Y26/E810;X22Y26/E810/Q1;1;X30Y26/E210;X30Y26/E210/E818;1;X30Y26/A1;X30Y26/A1/E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[1]": {
          "hide_name": 0,
          "bits": [ 8007 ] ,
          "attributes": {
            "ROUTING": "X23Y26/A2;X23Y26/A2/E200;1;X22Y25/E270;X22Y25/E270/E262;1;X24Y25/A2;X24Y25/A2/E272;1;X22Y23/E220;X22Y23/E220/E222;1;X24Y23/E230;X24Y23/E230/E222;1;X25Y23/X06;X25Y23/X06/E231;1;X25Y23/A4;X25Y23/A4/X06;1;X27Y24/W130;X27Y24/W130/E808;1;X26Y24/N230;X26Y24/N230/W131;1;X26Y23/X02;X26Y23/X02/N231;1;X26Y23/A3;X26Y23/A3/X02;1;X16Y23/E260;X16Y23/E260/N121;1;X18Y23/E270;X18Y23/E270/E262;1;X20Y23/E220;X20Y23/E220/E272;1;X22Y23/X05;X22Y23/X05/E222;1;X22Y23/A2;X22Y23/A2/X05;1;X23Y22/E200;X23Y22/E200/N202;1;X24Y22/X01;X24Y22/X01/E201;1;X24Y22/B2;X24Y22/B2/X01;1;X16Y25/E260;X16Y25/E260/S121;1;X18Y25/E260;X18Y25/E260/E262;1;X20Y25/E260;X20Y25/E260/E262;1;X22Y25/E830;X22Y25/E830/E262;1;X26Y25/S830;X26Y25/S830/E834;1;X26Y24/S260;X26Y24/S260/N838;1;X26Y25/X05;X26Y25/X05/S261;1;X26Y25/A2;X26Y25/A2/X05;1;X16Y24/SN20;X16Y24/SN20/Q1;1;X16Y23/W260;X16Y23/W260/N121;1;X15Y23/N260;X15Y23/N260/W261;1;X15Y21/X07;X15Y21/X07/N262;1;X15Y21/A2;X15Y21/A2/X07;1;X27Y24/E800;X27Y24/E800/E808;1;X31Y24/S230;X31Y24/S230/E804;1;X31Y26/W230;X31Y26/W230/S232;1;X30Y26/X02;X30Y26/X02/W231;1;X30Y26/A2;X30Y26/A2/X02;1;X24Y23/S200;X24Y23/S200/E201;1;X24Y24/X01;X24Y24/X01/S201;1;X24Y24/B2;X24Y24/B2/X01;1;X25Y23/X05;X25Y23/X05/E202;1;X25Y23/A2;X25Y23/A2/X05;1;X17Y24/N270;X17Y24/N270/E131;1;X17Y22/N270;X17Y22/N270/N272;1;X17Y21/A2;X17Y21/A2/N271;1;X23Y24/A1;X23Y24/A1/N200;1;X23Y22/W200;X23Y22/W200/N202;1;X21Y22/N200;X21Y22/N200/W202;1;X21Y21/E200;X21Y21/E200/N201;1;X21Y21/A2;X21Y21/A2/E200;1;X23Y24/N200;X23Y24/N200/E804;1;X23Y23/E200;X23Y23/E200/N201;1;X24Y23/X01;X24Y23/X01/E201;1;X24Y23/A7;X24Y23/A7/X01;1;X16Y24/Q1;;1;X16Y24/E130;X16Y24/E130/Q1;1;X17Y24/E230;X17Y24/E230/E131;1;X19Y24/E800;X19Y24/E800/E232;1;X23Y24/S200;X23Y24/S200/E804;1;X23Y26/E200;X23Y26/E200/S202;1;X25Y26/X05;X25Y26/X05/E202;1;X25Y26/A2;X25Y26/A2/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[2]": {
          "hide_name": 0,
          "bits": [ 7999 ] ,
          "attributes": {
            "ROUTING": "X26Y25/S800;X26Y25/S800/W100;1;X26Y24/S130;X26Y24/S130/N808;1;X26Y25/A3;X26Y25/A3/S131;1;X23Y24/X08;X23Y24/X08/E251;1;X23Y24/B5;X23Y24/B5/X08;1;X22Y24/E250;X22Y24/E250/N838;1;X23Y24/A3;X23Y24/A3/E251;1;X17Y21/E200;X17Y21/E200/E202;1;X17Y21/A3;X17Y21/A3/E200;1;X15Y25/N800;X15Y25/N800/Q3;1;X15Y21/E200;X15Y21/E200/N804;1;X15Y21/A3;X15Y21/A3/E200;1;X22Y25/S260;X22Y25/S260/E834;1;X22Y26/E260;X22Y26/E260/S261;1;X23Y26/X07;X23Y26/X07/E261;1;X23Y26/A3;X23Y26/A3/X07;1;X22Y22/W250;X22Y22/W250/N252;1;X21Y22/N250;X21Y22/N250/W251;1;X21Y21/A3;X21Y21/A3/N251;1;X22Y25/S830;X22Y25/S830/E834;1;X22Y24/N250;X22Y24/N250/N838;1;X22Y23/A3;X22Y23/A3/N251;1;X26Y25/E260;X26Y25/E260/E838;1;X28Y25/S260;X28Y25/S260/E262;1;X28Y26/E260;X28Y26/E260/S261;1;X30Y26/X07;X30Y26/X07/E262;1;X30Y26/A3;X30Y26/A3/X07;1;X26Y23/X05;X26Y23/X05/N262;1;X26Y23/A5;X26Y23/A5/X05;1;X26Y23/A7;X26Y23/A7/X01;1;X26Y25/N260;X26Y25/N260/E838;1;X26Y23/X01;X26Y23/X01/N262;1;X26Y23/A0;X26Y23/A0/X01;1;X25Y25/W200;X25Y25/W200/W101;1;X24Y25/X05;X24Y25/X05/W201;1;X24Y25/A3;X24Y25/A3/X05;1;X15Y25/Q3;;1;X15Y25/EW10;X15Y25/EW10/Q3;1;X16Y25/E250;X16Y25/E250/E111;1;X18Y25/E830;X18Y25/E830/E252;1;X26Y25/W100;X26Y25/W100/E838;1;X25Y25/S200;X25Y25/S200/W101;1;X25Y26/E200;X25Y26/E200/S201;1;X25Y26/A3;X25Y26/A3/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[3]": {
          "hide_name": 0,
          "bits": [ 7992 ] ,
          "attributes": {
            "ROUTING": "X16Y21/W250;X16Y21/W250/N252;1;X15Y21/A4;X15Y21/A4/W251;1;X16Y23/N250;X16Y23/N250/N111;1;X16Y21/E250;X16Y21/E250/N252;1;X17Y21/A4;X17Y21/A4/E251;1;X24Y27/E210;X24Y27/E210/S212;1;X25Y27/N210;X25Y27/N210/E211;1;X25Y26/A4;X25Y26/A4/N211;1;X30Y26/A4;X30Y26/A4/E252;1;X26Y25/A6;X26Y25/A6/X01;1;X24Y25/A6;X24Y25/A6/S210;1;X26Y26/X02;X26Y26/X02/E212;1;X26Y26/A3;X26Y26/A3/X02;1;X24Y26/A6;X24Y26/A6/S211;1;X24Y26/E210;X24Y26/E210/S211;1;X26Y26/E240;X26Y26/E240/E212;1;X28Y26/E250;X28Y26/E250/E242;1;X24Y25/E220;X24Y25/E220/E818;1;X26Y25/X01;X26Y25/X01/E222;1;X26Y25/A7;X26Y25/A7/X01;1;X21Y23/N200;X21Y23/N200/E201;1;X21Y21/X07;X21Y21/X07/N202;1;X21Y21/A4;X21Y21/A4/X07;1;X24Y25/S210;X24Y25/S210/E818;1;X24Y26/A7;X24Y26/A7/S211;1;X16Y23/E250;X16Y23/E250/N111;1;X18Y23/E250;X18Y23/E250/E252;1;X20Y23/E200;X20Y23/E200/E252;1;X22Y23/S200;X22Y23/S200/E202;1;X22Y23/A4;X22Y23/A4/S200;1;X16Y24/Q0;;1;X16Y24/SN10;X16Y24/SN10/Q0;1;X16Y25/E810;X16Y25/E810/S111;1;X24Y25/W210;X24Y25/W210/E818;1;X24Y25/A4;X24Y25/A4/W210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[4]": {
          "hide_name": 0,
          "bits": [ 7983 ] ,
          "attributes": {
            "ROUTING": "X24Y25/S200;X24Y25/S200/E808;1;X24Y26/E200;X24Y26/E200/S201;1;X25Y26/X01;X25Y26/X01/E201;1;X25Y26/A7;X25Y26/A7/X01;1;X18Y25/E820;X18Y25/E820/E242;1;X26Y25/W270;X26Y25/W270/E828;1;X25Y25/A6;X25Y25/A6/W271;1;X16Y25/E240;X16Y25/E240/E101;1;X17Y25/N240;X17Y25/N240/E241;1;X17Y23/N250;X17Y23/N250/N242;1;X17Y21/X06;X17Y21/X06/N252;1;X17Y21/A5;X17Y21/A5/X06;1;X15Y24/N200;X15Y24/N200/N101;1;X15Y22/N210;X15Y22/N210/N202;1;X15Y21/A5;X15Y21/A5/N211;1;X20Y25/N200;X20Y25/N200/E804;1;X20Y23/N200;X20Y23/N200/N202;1;X20Y21/E200;X20Y21/E200/N202;1;X21Y21/X05;X21Y21/X05/E201;1;X21Y21/A5;X21Y21/A5/X05;1;X24Y25/W130;X24Y25/W130/E808;1;X23Y25/N230;X23Y25/N230/W131;1;X23Y24/A6;X23Y24/A6/N231;1;X26Y25/S270;X26Y25/S270/E828;1;X26Y26/X06;X26Y26/X06/S271;1;X26Y26/A7;X26Y26/A7/X06;1;X15Y25/E100;X15Y25/E100/Q2;1;X16Y25/E800;X16Y25/E800/E101;1;X24Y25/E200;X24Y25/E200/E808;1;X25Y25/X01;X25Y25/X01/E201;1;X25Y25/A7;X25Y25/A7/X01;1;X15Y25/S100;X15Y25/S100/Q2;1;X15Y26/E200;X15Y26/E200/S101;1;X17Y26/E800;X17Y26/E800/E202;1;X25Y26/E810;X25Y26/E810/E808;1;X33Y26/W220;X33Y26/W220/E818;1;X31Y26/W220;X31Y26/W220/W222;1;X30Y26/X05;X30Y26/X05/W221;1;X30Y26/A5;X30Y26/A5/X05;1;X23Y24/W130;X23Y24/W130/E808;1;X22Y24/N270;X22Y24/N270/W131;1;X22Y23/X06;X22Y23/X06/N271;1;X22Y23/A5;X22Y23/A5/X06;1;X15Y25/Q2;;1;X15Y25/N100;X15Y25/N100/Q2;1;X15Y24/E800;X15Y24/E800/N101;1;X23Y24/E100;X23Y24/E100/E808;1;X24Y24/N240;X24Y24/N240/E101;1;X24Y23/X03;X24Y23/X03/N241;1;X24Y23/A6;X24Y23/A6/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[5]": {
          "hide_name": 0,
          "bits": [ 7974 ] ,
          "attributes": {
            "ROUTING": "X23Y23/X02;X23Y23/X02/N211;1;X23Y23/A0;X23Y23/A0/X02;1;X18Y25/EW20;X18Y25/EW20/Q0;1;X19Y25/E820;X19Y25/E820/E121;1;X23Y25/S820;X23Y25/S820/E824;1;X23Y24/S100;X23Y24/S100/N828;1;X23Y25/A7;X23Y25/A7/S101;1;X18Y21/W210;X18Y21/W210/N212;1;X16Y21/X02;X16Y21/X02/W212;1;X16Y21/A0;X16Y21/A0/X02;1;X22Y21/X03;X22Y21/X03/E242;1;X22Y21/A6;X22Y21/A6/X03;1;X18Y24/E200;X18Y24/E200/N201;1;X20Y24/E210;X20Y24/E210/E202;1;X22Y24/E210;X22Y24/E210/E212;1;X23Y24/N210;X23Y24/N210/E211;1;X23Y24/A2;X23Y24/A2/N210;1;X20Y21/E240;X20Y21/E240/E212;1;X22Y21/X07;X22Y21/X07/E242;1;X22Y21/A5;X22Y21/A5/X07;1;X18Y25/Q0;;1;X18Y25/N200;X18Y25/N200/Q0;1;X18Y23/N210;X18Y23/N210/N202;1;X18Y21/E210;X18Y21/E210/N212;1;X18Y21/A0;X18Y21/A0/E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[6]": {
          "hide_name": 0,
          "bits": [ 7968 ] ,
          "attributes": {
            "ROUTING": "X23Y22/S270;X23Y22/S270/E131;1;X23Y23/A1;X23Y23/A1/S271;1;X17Y21/W220;X17Y21/W220/W272;1;X16Y21/X01;X16Y21/X01/W221;1;X16Y21/A1;X16Y21/A1/X01;1;X22Y22/E130;X22Y22/E130/Q4;1;X23Y22/S230;X23Y22/S230/E131;1;X23Y24/B2;X23Y24/B2/S232;1;X22Y22/W130;X22Y22/W130/Q4;1;X21Y22/W270;X21Y22/W270/W131;1;X19Y22/N270;X19Y22/N270/W272;1;X19Y21/W270;X19Y21/W270/N271;1;X18Y21/A1;X18Y21/A1/W271;1;X22Y22/Q4;;1;X22Y22/N100;X22Y22/N100/Q4;1;X23Y24/A7;X23Y24/A7/S232;1;X22Y21/B6;X22Y21/B6/N101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[7]": {
          "hide_name": 0,
          "bits": [ 7964 ] ,
          "attributes": {
            "ROUTING": "X22Y22/N210;X22Y22/N210/Q1;1;X22Y21/A7;X22Y21/A7/N211;1;X18Y21/X02;X18Y21/X02/W232;1;X18Y21/A2;X18Y21/A2/X02;1;X23Y23/X07;X23Y23/X07/E241;1;X23Y23/A2;X23Y23/A2/X07;1;X22Y22/S100;X22Y22/S100/Q1;1;X22Y23/E240;X22Y23/E240/S101;1;X24Y23/E250;X24Y23/E250/E242;1;X26Y23/E200;X26Y23/E200/E252;1;X28Y23/X01;X28Y23/X01/E202;1;X28Y23/A0;X28Y23/A0/X01;1;X22Y22/Q1;;1;X22Y22/N130;X22Y22/N130/Q1;1;X22Y21/W230;X22Y21/W230/N131;1;X20Y21/W230;X20Y21/W230/W232;1;X18Y21/W260;X18Y21/W260/W232;1;X16Y21/X07;X16Y21/X07/W262;1;X16Y21/A2;X16Y21/A2/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "cpu0.mar_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X16Y24/A4;X16Y24/A4/X05;1;X15Y24/E130;X15Y24/E130/F0;1;X15Y24/A6;X15Y24/A6/E130;1;X16Y24/X05;X16Y24/X05/E201;1;X16Y24/A2;X16Y24/A2/X05;1;X15Y24/F0;;1;X15Y24/E200;X15Y24/E200/F0;1;X16Y24/D5;X16Y24/D5/E201;1;X16Y24/XD5;X16Y24/XD5/D5;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.mar_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7957 ] ,
          "attributes": {
            "ROUTING": "X16Y24/S270;X16Y24/S270/E272;1;X16Y24/D2;X16Y24/D2/S270;1;X16Y24/X04;X16Y24/X04/E272;1;X16Y24/D4;X16Y24/D4/X04;1;X14Y24/F7;;1;X14Y24/E270;X14Y24/E270/F7;1;X15Y24/X04;X15Y24/X04/E271;1;X15Y24/D6;X15Y24/D6/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.mar_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7955 ] ,
          "attributes": {
            "ROUTING": "X16Y24/C4;X16Y24/C4/E262;1;X16Y24/C2;X16Y24/C2/E262;1;X14Y24/F6;;1;X14Y24/E260;X14Y24/E260/F6;1;X15Y24/C6;X15Y24/C6/E261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.mar_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7953 ] ,
          "attributes": {
            "ROUTING": "X16Y24/B2;X16Y24/B2/X03;1;X16Y24/X03;X16Y24/X03/E241;1;X16Y24/B4;X16Y24/B4/X03;1;X15Y24/F4;;1;X15Y24/E240;X15Y24/E240/F4;1;X15Y24/B6;X15Y24/B6/E240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_7_D[0]": {
          "hide_name": 0,
          "bits": [ 7951 ] ,
          "attributes": {
            "ROUTING": "X15Y24/Q5;;1;X15Y24/N100;X15Y24/N100/Q5;1;X15Y24/A0;X15Y24/A0/N100;1",
            "hdlname": "cpu0 mar",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:79.10-79.13",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_6_D[0]": {
          "hide_name": 0,
          "bits": [ 7948 ] ,
          "attributes": {
            "ROUTING": "X14Y24/Q0;;1;X14Y24/W200;X14Y24/W200/Q0;1;X14Y24/A6;X14Y24/A6/W200;1",
            "hdlname": "cpu0 mar",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:79.10-79.13",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_5_D[0]": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": "X14Y24/Q3;;1;X14Y24/E130;X14Y24/E130/Q3;1;X14Y24/A7;X14Y24/A7/E130;1",
            "hdlname": "cpu0 mar",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:79.10-79.13",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.mar[3]": {
          "hide_name": 0,
          "bits": [ 7942 ] ,
          "attributes": {
            "ROUTING": "X14Y25/Q1;;1;X14Y25/SN10;X14Y25/SN10/Q1;1;X14Y24/E250;X14Y24/E250/N111;1;X15Y24/A4;X15Y24/A4/E251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.ir_DFFE_Q_5_D[1]": {
          "hide_name": 0,
          "bits": [ 7937 ] ,
          "attributes": {
            "ROUTING": "X14Y24/CE1;X14Y24/CE1/S211;1;X15Y24/B4;X15Y24/B4/S251;1;X15Y24/W250;X15Y24/W250/S251;1;X15Y24/B0;X15Y24/B0/W250;1;X14Y25/X06;X14Y25/X06/S252;1;X14Y25/CE0;X14Y25/CE0/X06;1;X15Y23/S250;X15Y23/S250/Q5;1;X15Y24/X06;X15Y24/X06/S251;1;X15Y24/CE2;X15Y24/CE2/X06;1;X14Y23/S210;X14Y23/S210/W111;1;X14Y24/CE0;X14Y24/CE0/S211;1;X14Y24/B6;X14Y24/B6/S251;1;X15Y23/Q5;;1;X15Y23/EW10;X15Y23/EW10/Q5;1;X14Y23/S250;X14Y23/S250/W111;1;X14Y24/B7;X14Y24/B7/S251;1",
            "hdlname": "cpu0 mar_in",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:12.5-12.11",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_2_O[3]": {
          "hide_name": 0,
          "bits": [ 7930 ] ,
          "attributes": {
            "ROUTING": "X18Y26/OF4;;1;X18Y26/EW20;X18Y26/EW20/OF4;1;X17Y26/W220;X17Y26/W220/W121;1;X16Y26/D6;X16Y26/D6/W221;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 7929 ] ,
          "attributes": {
            "ROUTING": "X18Y26/F5;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 7928 ] ,
          "attributes": {
            "ROUTING": "X18Y26/F4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_1_O[3]": {
          "hide_name": 0,
          "bits": [ 7924 ] ,
          "attributes": {
            "ROUTING": "X18Y26/OF6;;1;X18Y26/SN20;X18Y26/SN20/OF6;1;X18Y25/W220;X18Y25/W220/N121;1;X16Y25/W220;X16Y25/W220/W222;1;X15Y25/D6;X15Y25/D6/W221;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 7923 ] ,
          "attributes": {
            "ROUTING": "X18Y26/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 7922 ] ,
          "attributes": {
            "ROUTING": "X18Y26/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 7920 ] ,
          "attributes": {
            "ROUTING": "X17Y26/OF6;;1;X17Y26/W260;X17Y26/W260/OF6;1;X16Y26/S260;X16Y26/S260/W261;1;X16Y26/D1;X16Y26/D1/S260;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 7919 ] ,
          "attributes": {
            "ROUTING": "X17Y26/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.ir_out_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 7918 ] ,
          "attributes": {
            "ROUTING": "X17Y26/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.a_out_DFFNR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 7915 ] ,
          "attributes": {
            "ROUTING": "X20Y25/W130;X20Y25/W130/F7;1;X19Y25/A0;X19Y25/A0/W131;1;X20Y25/F7;;1;X20Y25/N130;X20Y25/N130/F7;1;X20Y24/W270;X20Y24/W270/N131;1;X19Y24/A6;X19Y24/A6/W271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_out": {
          "hide_name": 0,
          "bits": [ 7908 ] ,
          "attributes": {
            "ROUTING": "X18Y25/X05;X18Y25/X05/N261;1;X18Y25/B7;X18Y25/B7/X05;1;X18Y26/N260;X18Y26/N260/E262;1;X18Y25/C1;X18Y25/C1/N261;1;X18Y26/SEL6;X18Y26/SEL6/E262;1;X17Y25/S200;X17Y25/S200/E202;1;X17Y26/X07;X17Y26/X07/S201;1;X17Y26/SEL6;X17Y26/SEL6/X07;1;X15Y25/C6;X15Y25/C6/S202;1;X15Y25/E200;X15Y25/E200/S202;1;X16Y25/S200;X16Y25/S200/E201;1;X16Y26/C6;X16Y26/C6/S201;1;X16Y26/C1;X16Y26/C1/S261;1;X15Y23/S200;X15Y23/S200/Q0;1;X15Y25/C5;X15Y25/C5/S202;1;X15Y23/Q0;;1;X15Y23/EW20;X15Y23/EW20/Q0;1;X16Y23/S260;X16Y23/S260/E121;1;X16Y25/S260;X16Y25/S260/S262;1;X16Y26/E260;X16Y26/E260/S261;1;X18Y26/SEL4;X18Y26/SEL4/E262;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir_out"
          }
        },
        "cpu0.ir_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7906 ] ,
          "attributes": {
            "ROUTING": "X15Y23/N240;X15Y23/N240/W824;1;X15Y23/B5;X15Y23/B5/N240;1;X15Y23/XD5;X15Y23/XD5/B5;1;X19Y24/F6;;1;X19Y24/SN20;X19Y24/SN20/F6;1;X19Y23/W820;X19Y23/W820/N121;1;X15Y23/S240;X15Y23/S240/W824;1;X15Y23/B0;X15Y23/B0/S240;1;X15Y23/XD0;X15Y23/XD0/B0;1"
          }
        },
        "cpu0.ir[0]": {
          "hide_name": 0,
          "bits": [ 7904 ] ,
          "attributes": {
            "ROUTING": "X17Y25/Q5;;1;X17Y25/E250;X17Y25/E250/Q5;1;X18Y25/A1;X18Y25/A1/E251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[1]": {
          "hide_name": 0,
          "bits": [ 7901 ] ,
          "attributes": {
            "ROUTING": "X15Y25/Q1;;1;X15Y25/S210;X15Y25/S210/Q1;1;X15Y25/A6;X15Y25/A6/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[2]": {
          "hide_name": 0,
          "bits": [ 7898 ] ,
          "attributes": {
            "ROUTING": "X15Y26/Q5;;1;X15Y26/E100;X15Y26/E100/Q5;1;X16Y26/N200;X16Y26/N200/E101;1;X16Y26/A1;X16Y26/A1/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[3]": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": "X16Y26/Q0;;1;X16Y26/X01;X16Y26/X01/Q0;1;X16Y26/A6;X16Y26/A6/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir_in": {
          "hide_name": 0,
          "bits": [ 7889 ] ,
          "attributes": {
            "ROUTING": "X16Y25/CE1;X16Y25/CE1/W212;1;X21Y26/CE1;X21Y26/CE1/E211;1;X17Y25/CE2;X17Y25/CE2/W211;1;X19Y25/E130;X19Y25/E130/Q5;1;X19Y25/W260;X19Y25/W260/E130;1;X18Y25/X07;X18Y25/X07/W261;1;X18Y25/CE2;X18Y25/CE2/X07;1;X17Y25/CE1;X17Y25/CE1/W211;1;X17Y25/CE0;X17Y25/CE0/W211;1;X18Y25/W210;X18Y25/W210/W111;1;X16Y25/CE2;X16Y25/CE2/W212;1;X15Y25/CE2;X15Y25/CE2/N211;1;X21Y26/CE0;X21Y26/CE0/E211;1;X15Y26/N210;X15Y26/N210/E211;1;X15Y25/CE0;X15Y25/CE0/N211;1;X16Y26/CE0;X16Y26/CE0/E212;1;X18Y25/W810;X18Y25/W810/W111;1;X14Y25/S210;X14Y25/S210/W814;1;X14Y26/E210;X14Y26/E210/S211;1;X15Y26/CE2;X15Y26/CE2/E211;1;X19Y25/Q5;;1;X19Y25/EW10;X19Y25/EW10/Q5;1;X20Y25/S210;X20Y25/S210/E111;1;X20Y26/E210;X20Y26/E210/S211;1;X21Y26/CE2;X21Y26/CE2/E211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:11.5-11.11",
            "hdlname": "cpu0 pc_add"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7886 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7884 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7883 ] ,
          "attributes": {
            "ROUTING": "X16Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7881 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7880 ] ,
          "attributes": {
            "ROUTING": "X16Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7878 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7877 ] ,
          "attributes": {
            "ROUTING": "X16Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7875 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7874 ] ,
          "attributes": {
            "ROUTING": "X16Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7872 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7871 ] ,
          "attributes": {
            "ROUTING": "X17Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7869 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": "X17Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7866 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7865 ] ,
          "attributes": {
            "ROUTING": "X17Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7863 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7862 ] ,
          "attributes": {
            "ROUTING": "X17Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7860 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7859 ] ,
          "attributes": {
            "ROUTING": "X17Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7857 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7856 ] ,
          "attributes": {
            "ROUTING": "X17Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7854 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7853 ] ,
          "attributes": {
            "ROUTING": "X18Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7851 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": "X18Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7848 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7847 ] ,
          "attributes": {
            "ROUTING": "X18Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7845 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7844 ] ,
          "attributes": {
            "ROUTING": "X18Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7842 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7841 ] ,
          "attributes": {
            "ROUTING": "X18Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7839 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7838 ] ,
          "attributes": {
            "ROUTING": "X18Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7836 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7835 ] ,
          "attributes": {
            "ROUTING": "X19Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7833 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7832 ] ,
          "attributes": {
            "ROUTING": "X19Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7830 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": "X19Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7827 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7826 ] ,
          "attributes": {
            "ROUTING": "X19Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7824 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7823 ] ,
          "attributes": {
            "ROUTING": "X19Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7821 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7820 ] ,
          "attributes": {
            "ROUTING": "X19Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7817 ] ,
          "attributes": {
            "ROUTING": "X20Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7814 ] ,
          "attributes": {
            "ROUTING": "X20Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7812 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": "X20Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7808 ] ,
          "attributes": {
            "ROUTING": "X20Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7806 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": "X20Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7803 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7802 ] ,
          "attributes": {
            "ROUTING": "X20Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7800 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7799 ] ,
          "attributes": {
            "ROUTING": "X21Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7797 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7796 ] ,
          "attributes": {
            "ROUTING": "X21Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7794 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X21Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": "X19Y23/F7;;1;X19Y23/EW10;X19Y23/EW10/F7;1;X18Y23/B7;X18Y23/B7/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7786 ] ,
          "attributes": {
            "ROUTING": "X18Y24/F7;;1;X18Y24/N270;X18Y24/N270/F7;1;X18Y23/B6;X18Y23/B6/N271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X18Y24/F6;;1;X18Y24/N100;X18Y24/N100/F6;1;X18Y23/W200;X18Y23/W200/N101;1;X18Y23/A6;X18Y23/A6/W200;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7783 ] ,
          "attributes": {
            "ROUTING": "X18Y23/F7;;1;X18Y23/EW20;X18Y23/EW20/F7;1;X19Y23/C6;X19Y23/C6/E121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7782 ] ,
          "attributes": {
            "ROUTING": "X21Y23/F3;;1;X21Y23/W230;X21Y23/W230/F3;1;X19Y23/B6;X19Y23/B6/W232;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.17-38.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7780 ] ,
          "attributes": {
            "ROUTING": "X18Y23/F6;;1;X18Y23/EW10;X18Y23/EW10/F6;1;X19Y23/A6;X19Y23/A6/E111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7778 ] ,
          "attributes": {
            "ROUTING": "X19Y23/F6;;1;X19Y23/N260;X19Y23/N260/F6;1;X19Y21/D4;X19Y21/D4/N262;1;X19Y21/XD4;X19Y21/XD4/D4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7773 ] ,
          "attributes": {
            "ROUTING": "X20Y24/F5;;1;X20Y24/XD5;X20Y24/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7771 ] ,
          "attributes": {
            "ROUTING": "X21Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7769 ] ,
          "attributes": {
            "ROUTING": "X21Y24/F0;;1;X21Y24/XD0;X21Y24/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7767 ] ,
          "attributes": {
            "ROUTING": "X21Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": "X21Y24/F1;;1;X21Y24/XD1;X21Y24/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7763 ] ,
          "attributes": {
            "ROUTING": "X21Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X21Y24/F2;;1;X21Y24/XD2;X21Y24/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": "X21Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7757 ] ,
          "attributes": {
            "ROUTING": "X21Y24/F3;;1;X21Y24/XD3;X21Y24/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7755 ] ,
          "attributes": {
            "ROUTING": "X21Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": "X21Y24/F4;;1;X21Y24/XD4;X21Y24/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7751 ] ,
          "attributes": {
            "ROUTING": "X21Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 7748 ] ,
          "attributes": {
            "ROUTING": "X15Y22/F7;;1;X15Y22/A1;X15Y22/A1/F7;1;X15Y22/XD1;X15Y22/XD1/A1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7745 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7744 ] ,
          "attributes": {
            "ROUTING": "X21Y22/F3;;1;X21Y22/X06;X21Y22/X06/F3;1;X21Y22/A7;X21Y22/A7/X06;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7742 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X21Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7739 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7738 ] ,
          "attributes": {
            "ROUTING": "X21Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7736 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7735 ] ,
          "attributes": {
            "ROUTING": "X21Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7733 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[27]": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": "X21Y24/W100;X21Y24/W100/Q4;1;X21Y24/B4;X21Y24/B4/W100;1;X20Y22/B4;X20Y22/B4/N272;1;X21Y24/Q4;;1;X21Y24/W130;X21Y24/W130/Q4;1;X20Y24/N270;X20Y24/N270/W131;1;X20Y23/B4;X20Y23/B4/N271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7731 ] ,
          "attributes": {
            "ROUTING": "X20Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[26]": {
          "hide_name": 0,
          "bits": [ 7728 ] ,
          "attributes": {
            "ROUTING": "X20Y23/B3;X20Y23/B3/N231;1;X21Y24/W230;X21Y24/W230/Q3;1;X20Y24/N230;X20Y24/N230/W231;1;X20Y22/B3;X20Y22/B3/N232;1;X21Y24/Q3;;1;X21Y24/B3;X21Y24/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": "X20Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[25]": {
          "hide_name": 0,
          "bits": [ 7724 ] ,
          "attributes": {
            "ROUTING": "X21Y24/S130;X21Y24/S130/Q2;1;X21Y24/B2;X21Y24/B2/S130;1;X20Y22/X03;X20Y22/X03/N222;1;X20Y22/B2;X20Y22/B2/X03;1;X21Y24/Q2;;1;X21Y24/W220;X21Y24/W220/Q2;1;X20Y24/N220;X20Y24/N220/W221;1;X20Y23/X01;X20Y23/X01/N221;1;X20Y23/B2;X20Y23/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7723 ] ,
          "attributes": {
            "ROUTING": "X20Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[24]": {
          "hide_name": 0,
          "bits": [ 7720 ] ,
          "attributes": {
            "ROUTING": "X21Y23/W220;X21Y23/W220/N121;1;X20Y23/X05;X20Y23/X05/W221;1;X20Y23/B1;X20Y23/B1/X05;1;X21Y24/SN20;X21Y24/SN20/Q1;1;X21Y23/N260;X21Y23/N260/N121;1;X21Y22/W260;X21Y22/W260/N261;1;X20Y22/X07;X20Y22/X07/W261;1;X20Y22/B1;X20Y22/B1/X07;1;X21Y24/Q1;;1;X21Y24/B1;X21Y24/B1/Q1;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7719 ] ,
          "attributes": {
            "ROUTING": "X20Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7717 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[23]": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X20Y23/X07;X20Y23/X07/N201;1;X20Y23/B0;X20Y23/B0/X07;1;X21Y24/X05;X21Y24/X05/Q0;1;X21Y24/B0;X21Y24/B0/X05;1;X21Y24/Q0;;1;X21Y24/W200;X21Y24/W200/Q0;1;X20Y24/N200;X20Y24/N200/W201;1;X20Y22/X05;X20Y22/X05/N202;1;X20Y22/B0;X20Y22/B0/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7715 ] ,
          "attributes": {
            "ROUTING": "X20Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[22]": {
          "hide_name": 0,
          "bits": [ 7712 ] ,
          "attributes": {
            "ROUTING": "X19Y22/B5;X19Y22/B5/N272;1;X20Y24/E250;X20Y24/E250/Q5;1;X20Y24/B5;X20Y24/B5/E250;1;X20Y24/Q5;;1;X20Y24/W130;X20Y24/W130/Q5;1;X19Y24/N270;X19Y24/N270/W131;1;X19Y23/B5;X19Y23/B5/N271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7711 ] ,
          "attributes": {
            "ROUTING": "X20Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7709 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": "X19Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7706 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7705 ] ,
          "attributes": {
            "ROUTING": "X19Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7703 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7702 ] ,
          "attributes": {
            "ROUTING": "X19Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7700 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7699 ] ,
          "attributes": {
            "ROUTING": "X19Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7697 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": "X19Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7694 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": "X19Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7691 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7690 ] ,
          "attributes": {
            "ROUTING": "X18Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7688 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7687 ] ,
          "attributes": {
            "ROUTING": "X18Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7685 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7684 ] ,
          "attributes": {
            "ROUTING": "X18Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7682 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": "X18Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7679 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7678 ] ,
          "attributes": {
            "ROUTING": "X18Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7676 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7675 ] ,
          "attributes": {
            "ROUTING": "X18Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7673 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7672 ] ,
          "attributes": {
            "ROUTING": "X17Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7670 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7669 ] ,
          "attributes": {
            "ROUTING": "X17Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7667 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7666 ] ,
          "attributes": {
            "ROUTING": "X17Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7664 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7663 ] ,
          "attributes": {
            "ROUTING": "X17Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X17Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7657 ] ,
          "attributes": {
            "ROUTING": "X17Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7655 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": "X16Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7652 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": "X16Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7649 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7647 ] ,
          "attributes": {
            "ROUTING": "X16Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7646 ] ,
          "attributes": {
            "ROUTING": "X16Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 7644 ] ,
          "attributes": {
            "ROUTING": "X16Y22/F2;;1;X16Y22/XD2;X16Y22/XD2/F2;1"
          }
        },
        "cpu0.clk_counter[28]": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": "X21Y24/E250;X21Y24/E250/Q5;1;X21Y24/B5;X21Y24/B5/E250;1;X21Y23/N210;X21Y23/N210/N111;1;X21Y22/W210;X21Y22/W210/N211;1;X20Y22/B5;X20Y22/B5/W211;1;X21Y24/Q5;;1;X21Y24/SN10;X21Y24/SN10/Q5;1;X21Y23/W210;X21Y23/W210/N111;1;X20Y23/B5;X20Y23/B5/W211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X21Y24/F5;;1;X21Y24/XD5;X21Y24/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": "X22Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[0]": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X16Y24/E230;X16Y24/E230/S232;1;X17Y24/B1;X17Y24/B1/E231;1;X16Y22/B1;X16Y22/B1/E131;1;X15Y22/A7;X15Y22/A7/E130;1;X15Y22/Q1;;1;X15Y22/E130;X15Y22/E130/Q1;1;X16Y22/S230;X16Y22/S230/E131;1;X16Y23/B1;X16Y23/B1/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[1]": {
          "hide_name": 0,
          "bits": [ 7633 ] ,
          "attributes": {
            "ROUTING": "X16Y22/X01;X16Y22/X01/Q2;1;X16Y22/B2;X16Y22/B2/X01;1;X16Y23/S210;X16Y23/S210/S111;1;X16Y24/E210;X16Y24/E210/S211;1;X17Y24/B2;X17Y24/B2/E211;1;X16Y22/Q2;;1;X16Y22/SN10;X16Y22/SN10/Q2;1;X16Y23/B2;X16Y23/B2/S111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7632 ] ,
          "attributes": {
            "ROUTING": "X17Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7630 ] ,
          "attributes": {
            "ROUTING": "X17Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[2]": {
          "hide_name": 0,
          "bits": [ 7628 ] ,
          "attributes": {
            "ROUTING": "X16Y22/B3;X16Y22/B3/N212;1;X17Y24/EW10;X17Y24/EW10/Q3;1;X16Y24/N210;X16Y24/N210/W111;1;X16Y23/B3;X16Y23/B3/N211;1;X17Y24/Q3;;1;X17Y24/B3;X17Y24/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 7627 ] ,
          "attributes": {
            "ROUTING": "X17Y24/F3;;1;X17Y24/XD3;X17Y24/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7625 ] ,
          "attributes": {
            "ROUTING": "X17Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[3]": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": "X17Y24/N240;X17Y24/N240/Q4;1;X17Y24/B4;X17Y24/B4/N240;1;X16Y23/X03;X16Y23/X03/N261;1;X16Y23/B4;X16Y23/B4/X03;1;X16Y24/N260;X16Y24/N260/W121;1;X16Y22/X03;X16Y22/X03/N262;1;X16Y22/B4;X16Y22/B4/X03;1;X17Y24/Q4;;1;X17Y24/EW20;X17Y24/EW20/Q4;1;X18Y24/N220;X18Y24/N220/E121;1;X18Y23/C7;X18Y23/C7/N221;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 7621 ] ,
          "attributes": {
            "ROUTING": "X17Y24/F4;;1;X17Y24/XD4;X17Y24/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": "X17Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[4]": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": "X17Y24/E250;X17Y24/E250/Q5;1;X17Y24/B5;X17Y24/B5/E250;1;X15Y23/N210;X15Y23/N210/W212;1;X15Y22/E210;X15Y22/E210/N211;1;X16Y22/B5;X16Y22/B5/E211;1;X17Y24/Q5;;1;X17Y24/SN10;X17Y24/SN10/Q5;1;X17Y23/W210;X17Y23/W210/N111;1;X16Y23/B5;X16Y23/B5/W211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 7616 ] ,
          "attributes": {
            "ROUTING": "X17Y24/F5;;1;X17Y24/XD5;X17Y24/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7614 ] ,
          "attributes": {
            "ROUTING": "X18Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[5]": {
          "hide_name": 0,
          "bits": [ 7612 ] ,
          "attributes": {
            "ROUTING": "X17Y24/N260;X17Y24/N260/W121;1;X17Y23/X05;X17Y23/X05/N261;1;X17Y23/B0;X17Y23/B0/X05;1;X18Y24/EW20;X18Y24/EW20/Q0;1;X17Y24/N220;X17Y24/N220/W121;1;X17Y22/X05;X17Y22/X05/N222;1;X17Y22/B0;X17Y22/B0/X05;1;X18Y24/Q0;;1;X18Y24/X05;X18Y24/X05/Q0;1;X18Y24/B0;X18Y24/B0/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 7611 ] ,
          "attributes": {
            "ROUTING": "X18Y24/F0;;1;X18Y24/XD0;X18Y24/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7609 ] ,
          "attributes": {
            "ROUTING": "X18Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[6]": {
          "hide_name": 0,
          "bits": [ 7607 ] ,
          "attributes": {
            "ROUTING": "X18Y24/B1;X18Y24/B1/Q1;1;X18Y23/N260;X18Y23/N260/N121;1;X18Y22/W260;X18Y22/W260/N261;1;X17Y22/X07;X17Y22/X07/W261;1;X17Y22/B1;X17Y22/B1/X07;1;X18Y23/A7;X18Y23/A7/N121;1;X18Y24/Q1;;1;X18Y24/SN20;X18Y24/SN20/Q1;1;X18Y23/W260;X18Y23/W260/N121;1;X17Y23/X07;X17Y23/X07/W261;1;X17Y23/B1;X17Y23/B1/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 7605 ] ,
          "attributes": {
            "ROUTING": "X18Y24/F1;;1;X18Y24/XD1;X18Y24/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7603 ] ,
          "attributes": {
            "ROUTING": "X18Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[7]": {
          "hide_name": 0,
          "bits": [ 7601 ] ,
          "attributes": {
            "ROUTING": "X18Y24/X01;X18Y24/X01/Q2;1;X18Y24/B2;X18Y24/B2/X01;1;X17Y22/X03;X17Y22/X03/N202;1;X17Y22/B2;X17Y22/B2/X03;1;X18Y24/Q2;;1;X18Y24/W100;X18Y24/W100/Q2;1;X17Y24/N200;X17Y24/N200/W101;1;X17Y23/X01;X17Y23/X01/N201;1;X17Y23/B2;X17Y23/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 7600 ] ,
          "attributes": {
            "ROUTING": "X18Y24/F2;;1;X18Y24/XD2;X18Y24/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7598 ] ,
          "attributes": {
            "ROUTING": "X18Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[8]": {
          "hide_name": 0,
          "bits": [ 7596 ] ,
          "attributes": {
            "ROUTING": "X18Y24/B3;X18Y24/B3/Q3;1;X17Y23/B3;X17Y23/B3/N231;1;X18Y24/Q3;;1;X18Y24/W130;X18Y24/W130/Q3;1;X17Y24/N230;X17Y24/N230/W131;1;X17Y22/B3;X17Y22/B3/N232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 7595 ] ,
          "attributes": {
            "ROUTING": "X18Y24/F3;;1;X18Y24/XD3;X18Y24/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7593 ] ,
          "attributes": {
            "ROUTING": "X18Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[9]": {
          "hide_name": 0,
          "bits": [ 7591 ] ,
          "attributes": {
            "ROUTING": "X18Y24/E240;X18Y24/E240/Q4;1;X18Y24/B6;X18Y24/B6/E240;1;X18Y24/N240;X18Y24/N240/Q4;1;X18Y24/B4;X18Y24/B4/N240;1;X17Y23/X08;X17Y23/X08/W271;1;X17Y23/B4;X17Y23/B4/X08;1;X18Y24/Q4;;1;X18Y24/N130;X18Y24/N130/Q4;1;X18Y23/W270;X18Y23/W270/N131;1;X17Y23/N270;X17Y23/N270/W271;1;X17Y22/B4;X17Y22/B4/N271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 7590 ] ,
          "attributes": {
            "ROUTING": "X18Y24/F4;;1;X18Y24/XD4;X18Y24/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7588 ] ,
          "attributes": {
            "ROUTING": "X18Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[10]": {
          "hide_name": 0,
          "bits": [ 7586 ] ,
          "attributes": {
            "ROUTING": "X18Y24/E250;X18Y24/E250/Q5;1;X18Y24/B5;X18Y24/B5/E250;1;X18Y24/W250;X18Y24/W250/Q5;1;X17Y24/N250;X17Y24/N250/W251;1;X17Y22/B5;X17Y22/B5/N252;1;X18Y24/Q5;;1;X18Y24/SN10;X18Y24/SN10/Q5;1;X18Y23/W210;X18Y23/W210/N111;1;X17Y23/B5;X17Y23/B5/W211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 7585 ] ,
          "attributes": {
            "ROUTING": "X18Y24/F5;;1;X18Y24/XD5;X18Y24/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7583 ] ,
          "attributes": {
            "ROUTING": "X19Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[11]": {
          "hide_name": 0,
          "bits": [ 7581 ] ,
          "attributes": {
            "ROUTING": "X18Y22/X05;X18Y22/X05/N202;1;X18Y22/B0;X18Y22/B0/X05;1;X19Y24/X05;X19Y24/X05/Q0;1;X19Y24/B0;X19Y24/B0/X05;1;X18Y24/N200;X18Y24/N200/W101;1;X18Y23/X07;X18Y23/X07/N201;1;X18Y23/B0;X18Y23/B0/X07;1;X19Y24/Q0;;1;X19Y24/W100;X19Y24/W100/Q0;1;X18Y24/W200;X18Y24/W200/W101;1;X18Y24/A6;X18Y24/A6/W200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 7580 ] ,
          "attributes": {
            "ROUTING": "X19Y24/F0;;1;X19Y24/XD0;X19Y24/XD0/F0;1"
          }
        },
        "cpu0.clk_counter[29]": {
          "hide_name": 0,
          "bits": [ 7578 ] ,
          "attributes": {
            "ROUTING": "X22Y24/SN10;X22Y24/SN10/Q0;1;X22Y23/W210;X22Y23/W210/N111;1;X21Y23/B0;X21Y23/B0/W211;1;X22Y24/X05;X22Y24/X05/Q0;1;X22Y24/B0;X22Y24/B0/X05;1;X22Y24/Q0;;1;X22Y24/EW20;X22Y24/EW20/Q0;1;X21Y24/N260;X21Y24/N260/W121;1;X21Y22/X05;X21Y22/X05/N262;1;X21Y22/B0;X21Y22/B0/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7577 ] ,
          "attributes": {
            "ROUTING": "X22Y24/F0;;1;X22Y24/XD0;X22Y24/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7575 ] ,
          "attributes": {
            "ROUTING": "X22Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7574 ] ,
          "attributes": {
            "ROUTING": "X22Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7572 ] ,
          "attributes": {
            "ROUTING": "X19Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[12]": {
          "hide_name": 0,
          "bits": [ 7570 ] ,
          "attributes": {
            "ROUTING": "X18Y22/B1;X18Y22/B1/N212;1;X19Y24/B1;X19Y24/B1/Q1;1;X19Y24/Q1;;1;X19Y24/EW10;X19Y24/EW10/Q1;1;X18Y24/N210;X18Y24/N210/W111;1;X18Y23/B1;X18Y23/B1/N211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 7569 ] ,
          "attributes": {
            "ROUTING": "X19Y24/F1;;1;X19Y24/XD1;X19Y24/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7567 ] ,
          "attributes": {
            "ROUTING": "X19Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[13]": {
          "hide_name": 0,
          "bits": [ 7565 ] ,
          "attributes": {
            "ROUTING": "X19Y24/N810;X19Y24/N810/Q2;1;X19Y20/W210;X19Y20/W210/N814;1;X18Y20/S210;X18Y20/S210/W211;1;X18Y22/B2;X18Y22/B2/S212;1;X19Y24/S130;X19Y24/S130/Q2;1;X19Y24/B2;X19Y24/B2/S130;1;X19Y24/Q2;;1;X19Y24/N100;X19Y24/N100/Q2;1;X19Y23/W200;X19Y23/W200/N101;1;X18Y23/X01;X18Y23/X01/W201;1;X18Y23/B2;X18Y23/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 7564 ] ,
          "attributes": {
            "ROUTING": "X19Y24/F2;;1;X19Y24/XD2;X19Y24/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7562 ] ,
          "attributes": {
            "ROUTING": "X19Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[14]": {
          "hide_name": 0,
          "bits": [ 7560 ] ,
          "attributes": {
            "ROUTING": "X19Y24/B3;X19Y24/B3/Q3;1;X18Y24/N230;X18Y24/N230/W231;1;X18Y22/B3;X18Y22/B3/N232;1;X18Y23/B3;X18Y23/B3/W231;1;X18Y24/B7;X18Y24/B7/W231;1;X19Y24/Q3;;1;X19Y23/W230;X19Y23/W230/N131;1;X19Y24/N130;X19Y24/N130/Q3;1;X19Y24/W230;X19Y24/W230/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 7559 ] ,
          "attributes": {
            "ROUTING": "X19Y24/F3;;1;X19Y24/XD3;X19Y24/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7557 ] ,
          "attributes": {
            "ROUTING": "X19Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[15]": {
          "hide_name": 0,
          "bits": [ 7555 ] ,
          "attributes": {
            "ROUTING": "X18Y23/X03;X18Y23/X03/N261;1;X18Y23/B4;X18Y23/B4/X03;1;X19Y24/W130;X19Y24/W130/Q4;1;X18Y24/A7;X18Y24/A7/W131;1;X19Y24/X03;X19Y24/X03/Q4;1;X19Y24/B4;X19Y24/B4/X03;1;X19Y24/Q4;;1;X19Y24/EW20;X19Y24/EW20/Q4;1;X18Y24/N260;X18Y24/N260/W121;1;X18Y22/X01;X18Y22/X01/N262;1;X18Y22/B4;X18Y22/B4/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 7554 ] ,
          "attributes": {
            "ROUTING": "X19Y24/F4;;1;X19Y24/XD4;X19Y24/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7552 ] ,
          "attributes": {
            "ROUTING": "X19Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[16]": {
          "hide_name": 0,
          "bits": [ 7550 ] ,
          "attributes": {
            "ROUTING": "X19Y24/SN10;X19Y24/SN10/Q5;1;X19Y23/W210;X19Y23/W210/N111;1;X18Y23/B5;X18Y23/B5/W211;1;X19Y24/E250;X19Y24/E250/Q5;1;X19Y24/B5;X19Y24/B5/E250;1;X19Y24/Q5;;1;X19Y24/N250;X19Y24/N250/Q5;1;X19Y22/W250;X19Y22/W250/N252;1;X18Y22/X08;X18Y22/X08/W251;1;X18Y22/B5;X18Y22/B5/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7549 ] ,
          "attributes": {
            "ROUTING": "X19Y24/F5;;1;X19Y24/XD5;X19Y24/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7547 ] ,
          "attributes": {
            "ROUTING": "X20Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[17]": {
          "hide_name": 0,
          "bits": [ 7545 ] ,
          "attributes": {
            "ROUTING": "X19Y23/B7;X19Y23/B7/X07;1;X20Y23/N220;X20Y23/N220/N121;1;X20Y22/W220;X20Y22/W220/N221;1;X19Y22/X05;X19Y22/X05/W221;1;X19Y22/B0;X19Y22/B0/X05;1;X20Y24/S100;X20Y24/S100/Q0;1;X20Y24/B0;X20Y24/B0/S100;1;X20Y24/Q0;;1;X20Y24/SN20;X20Y24/SN20/Q0;1;X20Y23/W260;X20Y23/W260/N121;1;X19Y23/X07;X19Y23/X07/W261;1;X19Y23/B0;X19Y23/B0/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7544 ] ,
          "attributes": {
            "ROUTING": "X20Y24/F0;;1;X20Y24/XD0;X20Y24/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7542 ] ,
          "attributes": {
            "ROUTING": "X20Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[18]": {
          "hide_name": 0,
          "bits": [ 7540 ] ,
          "attributes": {
            "ROUTING": "X20Y24/SN10;X20Y24/SN10/Q1;1;X20Y23/W250;X20Y23/W250/N111;1;X19Y23/A7;X19Y23/A7/W251;1;X19Y23/X05;X19Y23/X05/N241;1;X19Y23/B1;X19Y23/B1/X05;1;X20Y24/W100;X20Y24/W100/Q1;1;X19Y24/N240;X19Y24/N240/W101;1;X19Y22/X07;X19Y22/X07/N242;1;X19Y22/B1;X19Y22/B1/X07;1;X20Y24/Q1;;1;X20Y24/B1;X20Y24/B1/Q1;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7539 ] ,
          "attributes": {
            "ROUTING": "X20Y24/F1;;1;X20Y24/XD1;X20Y24/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7537 ] ,
          "attributes": {
            "ROUTING": "X20Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[19]": {
          "hide_name": 0,
          "bits": [ 7535 ] ,
          "attributes": {
            "ROUTING": "X19Y22/S240;X19Y22/S240/W242;1;X19Y23/W240;X19Y23/W240/S241;1;X19Y23/B2;X19Y23/B2/W240;1;X19Y22/X03;X19Y22/X03/W242;1;X19Y22/B2;X19Y22/B2/X03;1;X21Y22/Q4;;1;X21Y22/W240;X21Y22/W240/Q4;1;X20Y22/S240;X20Y22/S240/W241;1;X20Y24/S250;X20Y24/S250/S242;1;X20Y24/B2;X20Y24/B2/S250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7534 ] ,
          "attributes": {
            "ROUTING": "X20Y24/F2;;1;X20Y24/E100;X20Y24/E100/F2;1;X21Y24/N200;X21Y24/N200/E101;1;X21Y22/C4;X21Y22/C4/N202;1;X21Y22/XD4;X21Y22/XD4/C4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7532 ] ,
          "attributes": {
            "ROUTING": "X20Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[20]": {
          "hide_name": 0,
          "bits": [ 7530 ] ,
          "attributes": {
            "ROUTING": "X20Y24/B3;X20Y24/B3/Q3;1;X19Y23/B3;X19Y23/B3/N231;1;X20Y24/Q3;;1;X20Y24/W230;X20Y24/W230/Q3;1;X19Y24/N230;X19Y24/N230/W231;1;X19Y22/B3;X19Y22/B3/N232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7529 ] ,
          "attributes": {
            "ROUTING": "X20Y24/F3;;1;X20Y24/XD3;X20Y24/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7527 ] ,
          "attributes": {
            "ROUTING": "X20Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7526 ] ,
          "attributes": {
            "ROUTING": "X20Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.20-32.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[21]": {
          "hide_name": 0,
          "bits": [ 7524 ] ,
          "attributes": {
            "ROUTING": "X20Y24/N240;X20Y24/N240/Q4;1;X20Y24/B4;X20Y24/B4/N240;1;X19Y23/X01;X19Y23/X01/N221;1;X19Y23/B4;X19Y23/B4/X01;1;X20Y24/Q4;;1;X20Y24/EW20;X20Y24/EW20/Q4;1;X19Y24/N220;X19Y24/N220/W121;1;X19Y22/X01;X19Y22/X01/N222;1;X19Y22/B4;X19Y22/B4/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7523 ] ,
          "attributes": {
            "ROUTING": "X20Y24/F4;;1;X20Y24/XD4;X20Y24/XD4/F4;1"
          }
        },
        "cpu0.clk_counter[30]": {
          "hide_name": 0,
          "bits": [ 7521 ] ,
          "attributes": {
            "ROUTING": "X21Y22/B1;X21Y22/B1/N232;1;X22Y24/W130;X22Y24/W130/Q4;1;X21Y24/N230;X21Y24/N230/W131;1;X21Y23/B1;X21Y23/B1/N231;1;X22Y24/Q4;;1;X22Y24/X07;X22Y24/X07/Q4;1;X22Y24/B1;X22Y24/B1/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7520 ] ,
          "attributes": {
            "ROUTING": "X22Y24/F1;;1;X22Y24/B4;X22Y24/B4/F1;1;X22Y24/XD4;X22Y24/XD4/B4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 7518 ] ,
          "attributes": {
            "ROUTING": "X18Y22/S250;X18Y22/S250/W252;1;X18Y24/X06;X18Y24/X06/S252;1;X18Y24/LSR0;X18Y24/LSR0/X06;1;X16Y22/W200;X16Y22/W200/W202;1;X15Y22/X05;X15Y22/X05/W201;1;X15Y22/LSR0;X15Y22/LSR0/X05;1;X20Y24/LSR1;X20Y24/LSR1/X06;1;X20Y22/W250;X20Y22/W250/W111;1;X18Y22/W200;X18Y22/W200/W252;1;X16Y22/X05;X16Y22/X05/W202;1;X16Y22/LSR1;X16Y22/LSR1/X05;1;X20Y24/LSR2;X20Y24/LSR2/X06;1;X21Y24/LSR2;X21Y24/LSR2/X06;1;X19Y24/LSR1;X19Y24/LSR1/W211;1;X21Y24/LSR0;X21Y24/LSR0/X06;1;X21Y24/W250;X21Y24/W250/S251;1;X19Y24/W200;X19Y24/W200/W252;1;X17Y24/X05;X17Y24/X05/W202;1;X17Y24/LSR2;X17Y24/LSR2/X05;1;X21Y22/SN10;X21Y22/SN10/F7;1;X21Y23/S250;X21Y23/S250/S111;1;X21Y24/X06;X21Y24/X06/S251;1;X21Y24/LSR1;X21Y24/LSR1/X06;1;X18Y24/W210;X18Y24/W210/W212;1;X17Y24/LSR1;X17Y24/LSR1/W211;1;X22Y24/LSR0;X22Y24/LSR0/X06;1;X18Y24/LSR1;X18Y24/LSR1/W212;1;X18Y24/LSR2;X18Y24/LSR2/W212;1;X22Y24/LSR1;X22Y24/LSR1/X06;1;X22Y22/S250;X22Y22/S250/E111;1;X22Y24/X06;X22Y24/X06/S252;1;X22Y24/LSR2;X22Y24/LSR2/X06;1;X20Y24/X06;X20Y24/X06/S212;1;X20Y24/LSR0;X20Y24/LSR0/X06;1;X19Y24/LSR0;X19Y24/LSR0/W211;1;X21Y22/X08;X21Y22/X08/F7;1;X21Y22/LSR2;X21Y22/LSR2/X08;1;X21Y22/F7;;1;X21Y22/EW10;X21Y22/EW10/F7;1;X20Y22/S210;X20Y22/S210/W111;1;X20Y24/W210;X20Y24/W210/S212;1;X19Y24/LSR2;X19Y24/LSR2/W211;1"
          }
        },
        "cpu0.clk_counter[31]": {
          "hide_name": 0,
          "bits": [ 7517 ] ,
          "attributes": {
            "ROUTING": "X22Y23/W220;X22Y23/W220/N221;1;X21Y23/X01;X21Y23/X01/W221;1;X21Y23/B2;X21Y23/B2/X01;1;X22Y24/N220;X22Y24/N220/Q2;1;X22Y22/W220;X22Y22/W220/N222;1;X21Y22/X01;X21Y22/X01/W221;1;X21Y22/B2;X21Y22/B2/X01;1;X22Y24/Q2;;1;X22Y24/S130;X22Y24/S130/Q2;1;X22Y24/B2;X22Y24/B2/S130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:29.11-29.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7516 ] ,
          "attributes": {
            "ROUTING": "X22Y24/F2;;1;X22Y24/XD2;X22Y24/XD2/F2;1"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.18-1.21"
          }
        },
        "cpu0.clk": {
          "hide_name": 0,
          "bits": [ 7506 ] ,
          "attributes": {
            "ROUTING": "X33Y19/GB00;X31Y19/GBO0/GT00;5;X33Y19/CLK2;X33Y19/CLK2/GB00;5;X41Y7/CLK0;X41Y7/CLK0/GB00;5;X43Y13/CLK0;X43Y13/CLK0/GB00;5;X45Y12/GB00;X43Y12/GBO0/GT00;5;X43Y12/CLK2;X43Y12/CLK2/GB00;5;X41Y7/CLK2;X41Y7/CLK2/GB00;5;X16Y21/GB00;X15Y21/GBO0/GT00;5;X16Y21/CLK2;X16Y21/CLK2/GB00;5;X45Y21/GB00;X43Y21/GBO0/GT00;5;X43Y21/CLK2;X43Y21/CLK2/GB00;5;X39Y19/GT00;X39Y19/GT00/SPINE24;5;X39Y10/GBO0;X39Y10/GBO0/GT00;5;X40Y10/CLK1;X40Y10/CLK1/GB00;5;X39Y1/SPINE0;X29Y9/SPINE0/PCLKR1;5;X39Y5/GT00;X39Y1/GT00/SPINE0;5;X39Y7/GBO0;X39Y7/GBO0/GT00;5;X40Y7/CLK2;X40Y7/CLK2/GB00;5;X43Y23/GT00;X43Y19/GT00/SPINE24;5;X43Y13/GBO0;X43Y13/GBO0/GT00;5;X43Y13/CLK1;X43Y13/CLK1/GB00;5;X24Y21/CLK2;X24Y21/CLK2/GB00;5;X24Y21/CLK0;X24Y21/CLK0/GB00;5;X24Y21/GB00;X23Y21/GBO0/GT00;5;X26Y21/CLK0;X26Y21/CLK0/GB00;5;X22Y23/GB00;X23Y23/GBO0/GT00;5;X25Y23/CLK1;X25Y23/CLK1/GB00;5;X32Y21/CLK2;X32Y21/CLK2/GB00;5;X33Y21/CLK0;X33Y21/CLK0/GB00;5;X33Y21/CLK1;X33Y21/CLK1/GB00;5;X33Y21/CLK2;X33Y21/CLK2/GB00;5;X32Y20/CLK1;X32Y20/CLK1/GB00;5;X31Y21/CLK1;X31Y21/CLK1/GB00;5;X31Y21/CLK2;X31Y21/CLK2/GB00;5;X31Y20/GBO0;X31Y20/GBO0/GT00;5;X32Y20/CLK0;X32Y20/CLK0/GB00;5;X32Y21/CLK0;X32Y21/CLK0/GB00;5;X31Y27/GT00;X31Y19/GT00/SPINE24;5;X29Y21/GB00;X31Y21/GBO0/GT00;5;X32Y21/CLK1;X32Y21/CLK1/GB00;5;X35Y19/SPINE24;X28Y9/SPINE24/PCLKR1;5;X35Y15/GT00;X35Y19/GT00/SPINE24;5;X35Y21/GB00;X35Y21/GBO0/GT00;5;X34Y21/CLK2;X34Y21/CLK2/GB00;5;X19Y21/GB00;X19Y21/GBO0/GT00;5;X19Y21/CLK2;X19Y21/CLK2/GB00;5;X21Y24/CLK0;X21Y24/CLK0/GB00;5;X21Y24/CLK1;X21Y24/CLK1/GB00;5;X15Y22/CLK0;X15Y22/CLK0/GB00;5;X15Y22/GBO0;X15Y22/GBO0/GT00;5;X16Y22/CLK1;X16Y22/CLK1/GB00;5;X21Y24/CLK2;X21Y24/CLK2/GB00;5;X17Y24/CLK1;X17Y24/CLK1/GB00;5;X16Y24/GB00;X15Y24/GBO0/GT00;5;X17Y24/CLK2;X17Y24/CLK2/GB00;5;X18Y24/CLK0;X18Y24/CLK0/GB00;5;X18Y24/CLK1;X18Y24/CLK1/GB00;5;X18Y24/CLK2;X18Y24/CLK2/GB00;5;X22Y24/CLK0;X22Y24/CLK0/GB00;5;X19Y24/CLK0;X19Y24/CLK0/GB00;5;X19Y24/CLK1;X19Y24/CLK1/GB00;5;X19Y24/CLK2;X19Y24/CLK2/GB00;5;X20Y24/CLK0;X20Y24/CLK0/GB00;5;X20Y22/GB00;X19Y22/GBO0/GT00;5;X21Y22/CLK2;X21Y22/CLK2/GB00;5;X20Y24/CLK1;X20Y24/CLK1/GB00;5;X19Y23/GT00;X19Y19/GT00/SPINE16;5;X18Y24/GB00;X19Y24/GBO0/GT00;5;X20Y24/CLK2;X20Y24/CLK2/GB00;5;X22Y24/CLK2;X22Y24/CLK2/GB00;5;X23Y24/GB00;X23Y24/GBO0/GT00;5;X22Y24/CLK1;X22Y24/CLK1/GB00;5;X22Y26/CLK2;X22Y26/CLK2/GB00;5;X13Y26/CLK2;X13Y26/CLK2/GB00;5;X13Y26/CLK1;X13Y26/CLK1/GB00;5;X11Y16/GT00;X11Y19/GT00/SPINE16;5;X11Y26/GB00;X11Y26/GBO0/GT00;5;X13Y26/CLK0;X13Y26/CLK0/GB00;5;X15Y13/GT00;X15Y19/GT00/SPINE16;5;X15Y26/GBO0;X15Y26/GBO0/GT00;5;X14Y26/CLK2;X14Y26/CLK2/GB00;5;X26Y26/CLK2;X26Y26/CLK2/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X23Y20/GT00;X23Y19/GT00/SPINE16;5;X25Y26/GB00;X23Y26/GBO0/GT00;5;X22Y26/CLK1;X22Y26/CLK1/GB00;5;X27Y9/PCLKR1;;5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.23-2.26",
            "hdlname": "disp clk"
          }
        },
        "cpu0.b_in": {
          "hide_name": 0,
          "bits": [ 7493 ] ,
          "attributes": {
            "ROUTING": "X17Y26/E210;X17Y26/E210/E212;1;X19Y26/CE2;X19Y26/CE2/E212;1;X19Y26/E240;X19Y26/E240/E242;1;X20Y26/X07;X20Y26/X07/E241;1;X20Y26/CE0;X20Y26/CE0/X07;1;X16Y26/CE2;X16Y26/CE2/E211;1;X14Y26/CE0;X14Y26/CE0/W211;1;X15Y26/E210;X15Y26/E210/Q1;1;X17Y26/E240;X17Y26/E240/E212;1;X15Y26/W210;X15Y26/W210/Q1;1;X15Y26/Q1;;1;X14Y26/CE1;X14Y26/CE1/W211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:19.5-19.9",
            "hdlname": "cpu0 b_in"
          }
        },
        "cpu0.b_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7491 ] ,
          "attributes": {
            "ROUTING": "X20Y26/W270;X20Y26/W270/F7;1;X18Y26/W270;X18Y26/W270/W272;1;X16Y26/W270;X16Y26/W270/W272;1;X15Y26/X08;X15Y26/X08/W271;1;X15Y26/LSR0;X15Y26/LSR0/X08;1;X20Y26/F7;;1;X20Y26/X08;X20Y26/X08/F7;1;X20Y26/LSR1;X20Y26/LSR1/X08;1"
          }
        },
        "cpu0.b_reg[7]": {
          "hide_name": 0,
          "bits": [ 7488 ] ,
          "attributes": {
            "ROUTING": "X19Y26/Q4;;1;X19Y26/EW10;X19Y26/EW10/Q4;1;X18Y26/B2;X18Y26/B2/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:122.10-122.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7487 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_reg[0]": {
          "hide_name": 0,
          "bits": [ 7485 ] ,
          "attributes": {
            "ROUTING": "X16Y26/Q4;;1;X16Y26/E240;X16Y26/E240/Q4;1;X17Y26/S240;X17Y26/S240/E241;1;X17Y26/B1;X17Y26/B1/S240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:122.10-122.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 9105 ] ,
          "attributes": {
            "ROUTING": "X24Y25/D4;X24Y25/D4/W270;1;X30Y26/D4;X30Y26/D4/W270;1;X17Y21/B5;X17Y21/B5/E250;1;X25Y26/E270;X25Y26/E270/VSS;1;X25Y26/D1;X25Y26/D1/E270;1;X20Y23/A5;X20Y23/A5/W210;1;X16Y21/B1;X16Y21/B1/N211;1;X19Y23/A4;X19Y23/A4/W271;1;X34Y22/E250;X34Y22/E250/VSS;1;X34Y22/B5;X34Y22/B5/E250;1;X23Y23/W250;X23Y23/W250/VSS;1;X23Y23/B0;X23Y23/B0/W250;1;X15Y21/D4;X15Y21/D4/W270;1;X30Y23/W250;X30Y23/W250/VSS;1;X30Y23/B1;X30Y23/B1/W250;1;X17Y21/D5;X17Y21/D5/W270;1;X16Y23/D4;X16Y23/D4/W270;1;X34Y22/A1;X34Y22/A1/E210;1;X23Y23/B4;X23Y23/B4/W211;1;X29Y22/A0;X29Y22/A0/E210;1;X23Y26/D4;X23Y26/D4/W270;1;X33Y21/A2;X33Y21/A2/N210;1;X27Y26/N210;X27Y26/N210/VSS;1;X27Y25/B0;X27Y25/B0/N211;1;X28Y24/D2;X28Y24/D2/S270;1;X22Y23/E270;X22Y23/E270/VSS;1;X22Y23/D1;X22Y23/D1/E270;1;X31Y22/B1;X31Y22/B1/W250;1;X24Y26/B3;X24Y26/B3/N231;1;X19Y23/D1;X19Y23/D1/E270;1;X30Y23/S250;X30Y23/S250/VSS;1;X30Y23/B2;X30Y23/B2/S250;1;X19Y23/A3;X19Y23/A3/N210;1;X27Y24/D4;X27Y24/D4/W270;1;X28Y22/A1;X28Y22/A1/E210;1;X24Y24/E210;X24Y24/E210/VSS;1;X24Y24/A1;X24Y24/A1/E210;1;X19Y22/D0;X19Y22/D0/E270;1;X17Y24/A2;X17Y24/A2/N210;1;X21Y21/D2;X21Y21/D2/S270;1;X15Y21/D3;X15Y21/D3/S270;1;X24Y24/A5;X24Y24/A5/W271;1;X25Y22/B2;X25Y22/B2/S250;1;X22Y23/D4;X22Y23/D4/W270;1;X25Y22/A0;X25Y22/A0/E210;1;X20Y24/A4;X20Y24/A4/W271;1;X34Y22/B1;X34Y22/B1/W250;1;X28Y22/A2;X28Y22/A2/N210;1;X17Y24/N210;X17Y24/N210/VSS;1;X17Y24/A3;X17Y24/A3/N210;1;X26Y22/A5;X26Y22/A5/W210;1;X27Y24/W270;X27Y24/W270/VSS;1;X27Y24/D5;X27Y24/D5/W270;1;X19Y23/A5;X19Y23/A5/W271;1;X28Y22/B0;X28Y22/B0/W250;1;X27Y24/A4;X27Y24/A4/W210;1;X21Y23/A1;X21Y23/A1/E210;1;X30Y22/D5;X30Y22/D5/W270;1;X34Y22/B4;X34Y22/B4/E250;1;X34Y22/D3;X34Y22/D3/S270;1;X31Y22/D2;X31Y22/D2/S270;1;X15Y21/S270;X15Y21/S270/VSS;1;X15Y21/D2;X15Y21/D2/S270;1;X17Y22/D2;X17Y22/D2/S270;1;X30Y26/D3;X30Y26/D3/S270;1;X25Y25/W210;X25Y25/W210/VSS;1;X25Y25/A4;X25Y25/A4/W210;1;X27Y24/A0;X27Y24/A0/E210;1;X28Y24/D0;X28Y24/D0/E270;1;X30Y26/W270;X30Y26/W270/VSS;1;X30Y26/D5;X30Y26/D5/W270;1;X17Y22/D0;X17Y22/D0/E270;1;X28Y22/D0;X28Y22/D0/E270;1;X16Y21/D3;X16Y21/D3/S270;1;X23Y23/N210;X23Y23/N210/VSS;1;X23Y23/A3;X23Y23/A3/N210;1;X21Y21/W250;X21Y21/W250/VSS;1;X21Y21/B1;X21Y21/B1/W250;1;X25Y26/D4;X25Y26/D4/W270;1;X17Y23/E210;X17Y23/E210/VSS;1;X17Y23/A0;X17Y23/A0/E210;1;X27Y24/W210;X27Y24/W210/VSS;1;X27Y24/A5;X27Y24/A5/W210;1;X26Y22/A0;X26Y22/A0/E210;1;X34Y22/E210;X34Y22/E210/VSS;1;X34Y22/A0;X34Y22/A0/E210;1;X17Y23/D1;X17Y23/D1/E270;1;X18Y21/D0;X18Y21/D0/E270;1;X21Y24/A5;X21Y24/A5/N211;1;X18Y21/A4;X18Y21/A4/E251;1;X30Y26/E270;X30Y26/E270/VSS;1;X30Y26/D1;X30Y26/D1/E270;1;X26Y25/D3;X26Y25/D3/X06;1;X16Y21/N210;X16Y21/N210/VSS;1;X16Y21/A3;X16Y21/A3/N210;1;X17Y21/E270;X17Y21/E270/VSS;1;X17Y21/D1;X17Y21/D1/E270;1;X30Y23/D5;X30Y23/D5/W270;1;X28Y24/D4;X28Y24/D4/W270;1;X21Y24/W270;X21Y24/W270/VSS;1;X20Y24/A5;X20Y24/A5/W271;1;X17Y21/B2;X17Y21/B2/S250;1;X18Y21/D2;X18Y21/D2/S270;1;X30Y22/W210;X30Y22/W210/VSS;1;X30Y22/A5;X30Y22/A5/W210;1;X24Y26/D2;X24Y26/D2/S270;1;X32Y22/D5;X32Y22/D5/W270;1;X14Y28/S260;X14Y28/S260/VSS;1;X14Y28/D6;X14Y28/D6/N261;1;X10Y28/N270;X10Y28/N270/VSS;1;X10Y28/D6;X10Y28/D6/N270;1;X27Y22/A2;X27Y22/A2/N210;1;X16Y21/D1;X16Y21/D1/E270;1;X15Y21/B5;X15Y21/B5/E250;1;X27Y22/B0;X27Y22/B0/W250;1;X31Y22/B4;X31Y22/B4/E250;1;X31Y26/D2;X31Y26/D2/S270;1;X30Y22/N210;X30Y22/N210/VSS;1;X30Y22/A3;X30Y22/A3/N210;1;X24Y22/D5;X24Y22/D5/W270;1;X28Y24/E250;X28Y24/E250/VSS;1;X28Y24/B4;X28Y24/B4/E250;1;X27Y22/E250;X27Y22/E250/VSS;1;X27Y22/B5;X27Y22/B5/E250;1;X18Y23/A2;X18Y23/A2/E271;1;X17Y25/A0;X17Y25/A0/E210;1;X29Y24/N210;X29Y24/N210/VSS;1;X29Y24/A2;X29Y24/A2/N210;1;X18Y22/D1;X18Y22/D1/E270;1;X19Y22/E270;X19Y22/E270/VSS;1;X19Y22/D1;X19Y22/D1/E270;1;X18Y22/A2;X18Y22/A2/N210;1;X30Y23/E270;X30Y23/E270/VSS;1;X30Y23/D1;X30Y23/D1/E270;1;X24Y23/E210;X24Y23/E210/VSS;1;X24Y23/A1;X24Y23/A1/E210;1;X16Y23/D3;X16Y23/D3/S270;1;X17Y21/E250;X17Y21/E250/VSS;1;X17Y21/B4;X17Y21/B4/E250;1;X31Y22/S270;X31Y22/S270/VSS;1;X31Y22/D3;X31Y22/D3/S270;1;X19Y22/D2;X19Y22/D2/S270;1;X24Y23/D4;X24Y23/D4/W270;1;X18Y23/D1;X18Y23/D1/X06;1;X32Y22/B3;X32Y22/B3/S250;1;X21Y23/D1;X21Y23/D1/E270;1;X35Y22/B0;X35Y22/B0/W250;1;X17Y24/A5;X17Y24/A5/W210;1;X27Y22/D0;X27Y22/D0/E270;1;X25Y24/A2;X25Y24/A2/N210;1;X22Y24/A1;X22Y24/A1/S251;1;X18Y24/A5;X18Y24/A5/W271;1;X26Y22/D5;X26Y22/D5/X04;1;X18Y22/D5;X18Y22/D5/W270;1;X22Y25/A4;X22Y25/A4/E271;1;X25Y25/D1;X25Y25/D1/E270;1;X21Y21/S270;X21Y21/S270/VSS;1;X21Y21/D3;X21Y21/D3/S270;1;X30Y22/D2;X30Y22/D2/S270;1;X31Y21/A2;X31Y21/A2/N210;1;X21Y22/A1;X21Y22/A1/S251;1;X28Y22/E210;X28Y22/E210/VSS;1;X28Y22/A0;X28Y22/A0/E210;1;X28Y24/W270;X28Y24/W270/VSS;1;X28Y24/D5;X28Y24/D5/W270;1;X33Y21/N210;X33Y21/N210/VSS;1;X33Y21/A3;X33Y21/A3/N210;1;X25Y24/D3;X25Y24/D3/S270;1;X30Y26/E250;X30Y26/E250/VSS;1;X30Y26/B4;X30Y26/B4/E250;1;X26Y25/D2;X26Y25/D2/X06;1;X26Y22/B4;X26Y22/B4/E250;1;X24Y27/N230;X24Y27/N230/VSS;1;X24Y26/B0;X24Y26/B0/N231;1;X28Y22/D3;X28Y22/D3/S270;1;X20Y22/A1;X20Y22/A1/E210;1;X19Y22/E210;X19Y22/E210/VSS;1;X19Y22/A0;X19Y22/A0/E210;1;X20Y25/E210;X20Y25/E210/VSS;1;X20Y25/A1;X20Y25/A1/E210;1;X21Y21/B2;X21Y21/B2/S250;1;X20Y23/D3;X20Y23/D3/S270;1;X22Y23/W270;X22Y23/W270/VSS;1;X22Y23/D5;X22Y23/D5/W270;1;X22Y21/D0;X22Y21/D0/E270;1;X27Y24/D0;X27Y24/D0/E270;1;X27Y22/A1;X27Y22/A1/E210;1;X32Y22/A1;X32Y22/A1/E210;1;X33Y22/B2;X33Y22/B2/S250;1;X26Y25/D4;X26Y25/D4/X02;1;X26Y25/X02;X26Y25/X02/W231;1;X26Y25/D5;X26Y25/D5/X02;1;X31Y22/A0;X31Y22/A0/E210;1;X27Y24/E210;X27Y24/E210/VSS;1;X27Y24/A1;X27Y24/A1/E210;1;X21Y23/S270;X21Y23/S270/VSS;1;X21Y23/D2;X21Y23/D2/S270;1;X16Y25/A3;X16Y25/A3/N210;1;X18Y23/D2;X18Y23/D2/S270;1;X16Y21/E270;X16Y21/E270/VSS;1;X16Y21/D0;X16Y21/D0/E270;1;X29Y22/D1;X29Y22/D1/E270;1;X17Y22/D4;X17Y22/D4/W270;1;X19Y22/A5;X19Y22/A5/W210;1;X31Y22/E210;X31Y22/E210/VSS;1;X31Y22/A1;X31Y22/A1/E210;1;X20Y22/D3;X20Y22/D3/S270;1;X26Y24/D0;X26Y24/D0/E270;1;X18Y23/D4;X18Y23/D4/X02;1;X24Y23/D2;X24Y23/D2/S270;1;X24Y26/D0;X24Y26/D0/E270;1;X29Y24/B1;X29Y24/B1/W250;1;X24Y23/A5;X24Y23/A5/W210;1;X15Y21/W270;X15Y21/W270/VSS;1;X15Y21/D5;X15Y21/D5/W270;1;X21Y25/D1;X21Y25/D1/E270;1;X35Y22/S270;X35Y22/S270/VSS;1;X35Y22/D2;X35Y22/D2/S270;1;X25Y22/E210;X25Y22/E210/VSS;1;X25Y22/A1;X25Y22/A1/E210;1;X19Y21/W250;X19Y21/W250/VSS;1;X19Y21/B0;X19Y21/B0/W250;1;X20Y23/D5;X20Y23/D5/W270;1;X34Y22/A5;X34Y22/A5/W210;1;X31Y22/E250;X31Y22/E250/VSS;1;X31Y22/B5;X31Y22/B5/E250;1;X35Y22/S250;X35Y22/S250/VSS;1;X35Y22/B2;X35Y22/B2/S250;1;X29Y24/D1;X29Y24/D1/E270;1;X16Y25/A4;X16Y25/A4/S211;1;X33Y21/A4;X33Y21/A4/W210;1;X22Y25/A5;X22Y25/A5/E271;1;X16Y22/D2;X16Y22/D2/S270;1;X20Y22/D4;X20Y22/D4/W270;1;X26Y22/B1;X26Y22/B1/W250;1;X26Y25/E250;X26Y25/E250/VSS;1;X26Y25/B4;X26Y25/B4/E250;1;X24Y24/D3;X24Y24/D3/S270;1;X25Y22/D0;X25Y22/D0/E270;1;X26Y22/B3;X26Y22/B3/S250;1;X18Y23/X06;X18Y23/X06/S271;1;X18Y23/D0;X18Y23/D0/X06;1;X20Y22/A2;X20Y22/A2/N210;1;X32Y21/A5;X32Y21/A5/W210;1;X32Y21/W210;X32Y21/W210/VSS;1;X32Y21/A4;X32Y21/A4/W210;1;X20Y25/E270;X20Y25/E270/VSS;1;X20Y25/D1;X20Y25/D1/E270;1;X25Y26/W250;X25Y26/W250/VSS;1;X25Y26/B1;X25Y26/B1/W250;1;X16Y22/W210;X16Y22/W210/VSS;1;X16Y22/A4;X16Y22/A4/W210;1;X24Y23/W270;X24Y23/W270/VSS;1;X24Y23/D5;X24Y23/D5/W270;1;X34Y22/S270;X34Y22/S270/VSS;1;X34Y22/D2;X34Y22/D2/S270;1;X24Y25/D1;X24Y25/D1/X08;1;X31Y26/D4;X31Y26/D4/W270;1;X19Y23/N210;X19Y23/N210/VSS;1;X19Y23/A2;X19Y23/A2/N210;1;X33Y21/A1;X33Y21/A1/E210;1;X10Y28/S230;X10Y28/S230/VSS;1;X10Y28/C6;X10Y28/C6/S230;1;X26Y22/W210;X26Y22/W210/VSS;1;X26Y22/A4;X26Y22/A4/W210;1;X20Y24/A0;X20Y24/A0/S271;1;X30Y26/B2;X30Y26/B2/S250;1;X15Y21/B3;X15Y21/B3/S250;1;X17Y21/D2;X17Y21/D2/S270;1;X27Y24/E270;X27Y24/E270/VSS;1;X27Y24/D1;X27Y24/D1/E270;1;X16Y25/N210;X16Y25/N210/VSS;1;X16Y25/A2;X16Y25/A2/N210;1;X18Y22/W270;X18Y22/W270/VSS;1;X18Y22/D4;X18Y22/D4/W270;1;X20Y22/D0;X20Y22/D0/E270;1;X20Y24/A1;X20Y24/A1/S271;1;X35Y22/A1;X35Y22/A1/E210;1;X33Y22/B0;X33Y22/B0/W250;1;X29Y22/N210;X29Y22/N210/VSS;1;X29Y22/A2;X29Y22/A2/N210;1;X27Y24/B0;X27Y24/B0/W250;1;X28Y24/B2;X28Y24/B2/S250;1;X17Y22/N210;X17Y22/N210/VSS;1;X17Y22/A3;X17Y22/A3/N210;1;X15Y21/S250;X15Y21/S250/VSS;1;X15Y21/B2;X15Y21/B2/S250;1;X31Y22/A5;X31Y22/A5/W210;1;X16Y22/E270;X16Y22/E270/VSS;1;X16Y22/D1;X16Y22/D1/E270;1;X25Y24/S250;X25Y24/S250/VSS;1;X25Y24/B3;X25Y24/B3/S250;1;X27Y24/B2;X27Y24/B2/S250;1;X18Y23/E210;X18Y23/E210/VSS;1;X18Y23/A1;X18Y23/A1/E210;1;X24Y23/S270;X24Y23/S270/VSS;1;X24Y23/D3;X24Y23/D3/S270;1;X28Y24/B5;X28Y24/B5/E250;1;X32Y22/E210;X32Y22/E210/VSS;1;X32Y22/A0;X32Y22/A0/E210;1;X21Y23/E270;X21Y23/E270/VSS;1;X21Y23/D0;X21Y23/D0/E270;1;X19Y23/D4;X19Y23/D4/W270;1;X22Y23/D2;X22Y23/D2/S270;1;X23Y26/D3;X23Y26/D3/S270;1;X20Y23/A1;X20Y23/A1/E210;1;X21Y22/D1;X21Y22/D1/E270;1;X16Y23/W210;X16Y23/W210/VSS;1;X16Y23/A5;X16Y23/A5/W210;1;X28Y22/A4;X28Y22/A4/W210;1;X33Y22/W250;X33Y22/W250/VSS;1;X33Y22/B1;X33Y22/B1/W250;1;X18Y24/A2;X18Y24/A2/S271;1;X35Y22/D0;X35Y22/D0/E270;1;X19Y21/A0;X19Y21/A0/E271;1;X20Y25/D4;X20Y25/D4/W270;1;X24Y25/W250;X24Y25/W250/VSS;1;X24Y25/B1;X24Y25/B1/W250;1;X28Y24/B0;X28Y24/B0/W250;1;X17Y23/A5;X17Y23/A5/E271;1;X26Y24/B2;X26Y24/B2/S250;1;X32Y22/D2;X32Y22/D2/S270;1;X31Y22/W210;X31Y22/W210/VSS;1;X31Y22/A4;X31Y22/A4/W210;1;X24Y22/D2;X24Y22/D2/S270;1;X17Y22/W270;X17Y22/W270/VSS;1;X17Y22/D5;X17Y22/D5/W270;1;X22Y23/B2;X22Y23/B2/S250;1;X28Y22/N210;X28Y22/N210/VSS;1;X28Y22/A3;X28Y22/A3/N210;1;X30Y22/W270;X30Y22/W270/VSS;1;X30Y22/D4;X30Y22/D4/W270;1;X27Y24/A3;X27Y24/A3/N210;1;X22Y23/B4;X22Y23/B4/E250;1;X19Y21/E270;X19Y21/E270/VSS;1;X19Y21/D0;X19Y21/D0/E270;1;X24Y26/A3;X24Y26/A3/E271;1;X29Y24/S270;X29Y24/S270/VSS;1;X29Y24/D2;X29Y24/D2/S270;1;X34Y22/B2;X34Y22/B2/S250;1;X18Y23/S270;X18Y23/S270/VSS;1;X18Y23/D3;X18Y23/D3/S270;1;X21Y25/A0;X21Y25/A0/E210;1;X28Y22/B4;X28Y22/B4/E250;1;X30Y22/E270;X30Y22/E270/VSS;1;X30Y22/D1;X30Y22/D1/E270;1;X31Y22/D0;X31Y22/D0/E270;1;X21Y23/E210;X21Y23/E210/VSS;1;X21Y23/A0;X21Y23/A0/E210;1;X26Y24/A4;X26Y24/A4/W210;1;X26Y26/W250;X26Y26/W250/VSS;1;X26Y26/B1;X26Y26/B1/W250;1;X29Y24/A1;X29Y24/A1/E210;1;X28Y22/B3;X28Y22/B3/S250;1;X26Y24/W210;X26Y24/W210/VSS;1;X26Y24/A5;X26Y24/A5/W210;1;X25Y25/E250;X25Y25/E250/VSS;1;X25Y25/B4;X25Y25/B4/E250;1;X26Y24/D4;X26Y24/D4/W270;1;X17Y21/S250;X17Y21/S250/VSS;1;X17Y21/B3;X17Y21/B3/S250;1;X26Y24/W270;X26Y24/W270/VSS;1;X26Y24/D5;X26Y24/D5/W270;1;X25Y24/A4;X25Y24/A4/W210;1;X33Y22/A0;X33Y22/A0/E210;1;X18Y24/A3;X18Y24/A3/W271;1;X24Y25/D2;X24Y25/D2/X08;1;X27Y24/D3;X27Y24/D3/S270;1;X27Y22/B2;X27Y22/B2/S250;1;X32Y22/B5;X32Y22/B5/E250;1;X17Y23/D4;X17Y23/D4/W270;1;X16Y21/S270;X16Y21/S270/VSS;1;X16Y21/D2;X16Y21/D2/S270;1;X28Y24/A5;X28Y24/A5/W210;1;X23Y23/W270;X23Y23/W270/VSS;1;X23Y23/D4;X23Y23/D4/W270;1;X19Y22/W210;X19Y22/W210/VSS;1;X19Y22/A4;X19Y22/A4/W210;1;X18Y22/S210;X18Y22/S210/VSS;1;X18Y23/X02;X18Y23/X02/S211;1;X18Y23/D5;X18Y23/D5/X02;1;X30Y22/E210;X30Y22/E210/VSS;1;X30Y22/A1;X30Y22/A1/E210;1;X25Y25/E270;X25Y25/E270/VSS;1;X25Y25/D0;X25Y25/D0/E270;1;X31Y23/E270;X31Y23/E270/VSS;1;X31Y23/D0;X31Y23/D0/E270;1;X28Y22/D4;X28Y22/D4/W270;1;X23Y23/D2;X23Y23/D2/S270;1;X19Y24/A0;X19Y24/A0/E210;1;X25Y26/W270;X25Y26/W270/VSS;1;X25Y26/D5;X25Y26/D5/W270;1;X23Y26/S250;X23Y26/S250/VSS;1;X23Y26/B2;X23Y26/B2/S250;1;X16Y23/E210;X16Y23/E210/VSS;1;X16Y23/A1;X16Y23/A1/E210;1;X21Y24/A2;X21Y24/A2/N210;1;X29Y24/E210;X29Y24/E210/VSS;1;X29Y24/A0;X29Y24/A0/E210;1;X18Y22/E270;X18Y22/E270/VSS;1;X18Y22/D0;X18Y22/D0/E270;1;X32Y21/A3;X32Y21/A3/N210;1;X27Y24/S270;X27Y24/S270/VSS;1;X27Y24/D2;X27Y24/D2/S270;1;X21Y24/N210;X21Y24/N210/VSS;1;X21Y24/A3;X21Y24/A3/N210;1;X7Y0/E210;X7Y0/E210/VSS;1;X7Y0/A0;X7Y0/A0/E210;1;X25Y24/S270;X25Y24/S270/VSS;1;X25Y24/D2;X25Y24/D2/S270;1;X25Y22/D5;X25Y22/D5/W270;1;X24Y24/S270;X24Y24/S270/VSS;1;X24Y24/D2;X24Y24/D2/S270;1;X25Y24/N210;X25Y24/N210/VSS;1;X25Y24/A3;X25Y24/A3/N210;1;X33Y22/D1;X33Y22/D1/E270;1;X26Y24/B4;X26Y24/B4/E250;1;X26Y25/W250;X26Y25/W250/VSS;1;X26Y25/B1;X26Y25/B1/W250;1;X28Y22/S270;X28Y22/S270/VSS;1;X28Y22/D2;X28Y22/D2/S270;1;X17Y22/D3;X17Y22/D3/S270;1;X26Y24/A2;X26Y24/A2/N210;1;X32Y21/N210;X32Y21/N210/VSS;1;X32Y21/A2;X32Y21/A2/N210;1;X32Y22/D0;X32Y22/D0/E270;1;X27Y24/S250;X27Y24/S250/VSS;1;X27Y24/B3;X27Y24/B3/S250;1;X24Y23/E270;X24Y23/E270/VSS;1;X24Y23/D1;X24Y23/D1/E270;1;X26Y26/D0;X26Y26/D0/E270;1;X24Y24/E270;X24Y24/E270/VSS;1;X24Y24/D1;X24Y24/D1/E270;1;X34Y21/A0;X34Y21/A0/E210;1;X16Y22/D4;X16Y22/D4/W270;1;X29Y22/B1;X29Y22/B1/W250;1;X25Y22/D2;X25Y22/D2/S270;1;X21Y25/E270;X21Y25/E270/VSS;1;X21Y25/D0;X21Y25/D0/E270;1;X30Y26/S270;X30Y26/S270/VSS;1;X30Y26/D2;X30Y26/D2/S270;1;X24Y22/W270;X24Y22/W270/VSS;1;X24Y22/D4;X24Y22/D4/W270;1;X25Y25/W270;X25Y25/W270/VSS;1;X25Y25/D4;X25Y25/D4/W270;1;X30Y23/D3;X30Y23/D3/S270;1;X19Y24/W270;X19Y24/W270/VSS;1;X18Y24/A4;X18Y24/A4/W271;1;X34Y22/A3;X34Y22/A3/N210;1;X20Y23/D1;X20Y23/D1/E270;1;X29Y24/E270;X29Y24/E270/VSS;1;X29Y24/D0;X29Y24/D0/E270;1;X24Y25/W270;X24Y25/W270/VSS;1;X24Y25/D5;X24Y25/D5/W270;1;X33Y22/D2;X33Y22/D2/S270;1;X28Y24/W250;X28Y24/W250/VSS;1;X28Y24/B1;X28Y24/B1/W250;1;X16Y23/W270;X16Y23/W270/VSS;1;X16Y23/D5;X16Y23/D5/W270;1;X12Y28/S230;X12Y28/S230/VSS;1;X12Y28/C6;X12Y28/C6/S230;1;X31Y26/E250;X31Y26/E250/VSS;1;X31Y26/B5;X31Y26/B5/E250;1;X23Y23/D0;X23Y23/D0/E270;1;X24Y22/E210;X24Y22/E210/VSS;1;X24Y22/A1;X24Y22/A1/E210;1;X26Y25/X06;X26Y25/X06/S251;1;X26Y25/D1;X26Y25/D1/X06;1;X22Y25/E250;X22Y25/E250/VSS;1;X23Y25/A0;X23Y25/A0/E251;1;X31Y26/D1;X31Y26/D1/E270;1;X34Y22/N210;X34Y22/N210/VSS;1;X34Y22/A2;X34Y22/A2/N210;1;X18Y21/E270;X18Y21/E270/VSS;1;X18Y21/D1;X18Y21/D1/E270;1;X33Y22/S270;X33Y22/S270/VSS;1;X33Y22/D3;X33Y22/D3/S270;1;X20Y22/E210;X20Y22/E210/VSS;1;X20Y22/A0;X20Y22/A0/E210;1;X16Y23/A3;X16Y23/A3/N210;1;X32Y22/S250;X32Y22/S250/VSS;1;X32Y22/B2;X32Y22/B2/S250;1;X31Y22/A3;X31Y22/A3/N210;1;X17Y23/A2;X17Y23/A2/N210;1;X7Y28/S230;X7Y28/S230/VSS;1;X7Y28/C6;X7Y28/C6/S230;1;X31Y22/B3;X31Y22/B3/S250;1;X28Y24/E270;X28Y24/E270/VSS;1;X28Y24/D1;X28Y24/D1/E270;1;X22Y28/S230;X22Y28/S230/VSS;1;X22Y28/C6;X22Y28/C6/S230;1;X19Y23/E270;X19Y23/E270/VSS;1;X19Y23/D0;X19Y23/D0/E270;1;X20Y23/W210;X20Y23/W210/VSS;1;X20Y23/A4;X20Y23/A4/W210;1;X32Y22/A5;X32Y22/A5/W210;1;X31Y26/E270;X31Y26/E270/VSS;1;X31Y26/D0;X31Y26/D0/E270;1;X17Y21/W250;X17Y21/W250/VSS;1;X17Y21/B1;X17Y21/B1/W250;1;X21Y22/E270;X21Y22/E270/VSS;1;X21Y22/D0;X21Y22/D0/E270;1;X22Y23/W250;X22Y23/W250/VSS;1;X22Y23/B1;X22Y23/B1/W250;1;X28Y24/A2;X28Y24/A2/N210;1;X26Y24/D3;X26Y24/D3/S270;1;X21Y23/A2;X21Y23/A2/E271;1;X16Y23/S270;X16Y23/S270/VSS;1;X16Y23/D2;X16Y23/D2/S270;1;X19Y24/E210;X19Y24/E210/VSS;1;X19Y24/A1;X19Y24/A1/E210;1;X32Y22/N210;X32Y22/N210/VSS;1;X32Y22/A2;X32Y22/A2/N210;1;X25Y24/W210;X25Y24/W210/VSS;1;X25Y24/A5;X25Y24/A5/W210;1;X25Y22/A5;X25Y22/A5/W210;1;X33Y22/A2;X33Y22/A2/N210;1;X12Y28/S260;X12Y28/S260/VSS;1;X12Y28/D6;X12Y28/D6/N261;1;X29Y24/S250;X29Y24/S250/VSS;1;X29Y24/B2;X29Y24/B2/S250;1;X16Y23/E270;X16Y23/E270/VSS;1;X16Y23/D1;X16Y23/D1/E270;1;X17Y24/W210;X17Y24/W210/VSS;1;X17Y24/A4;X17Y24/A4/W210;1;X21Y21/E270;X21Y21/E270/VSS;1;X21Y21/D1;X21Y21/D1/E270;1;X17Y21/W270;X17Y21/W270/VSS;1;X27Y22/B4;X27Y22/B4/E250;1;X17Y21/D4;X17Y21/D4/W270;1;X31Y22/B0;X31Y22/B0/W250;1;X20Y23/W270;X20Y23/W270/VSS;1;X20Y23/D4;X20Y23/D4/W270;1;X25Y26/D2;X25Y26/D2/S270;1;X32Y22/B1;X32Y22/B1/W250;1;X25Y22/A2;X25Y22/A2/N210;1;X23Y26/S270;X23Y26/S270/VSS;1;X23Y26/D2;X23Y26/D2/S270;1;X17Y21/S270;X17Y21/S270/VSS;1;X17Y21/D3;X17Y21/D3/S270;1;X22Y21/W250;X22Y21/W250/VSS;1;X22Y21/B0;X22Y21/B0/W250;1;X20Y24/A3;X20Y24/A3/N210;1;X18Y22/D2;X18Y22/D2/S270;1;X20Y25/A5;X20Y25/A5/W210;1;X28Y24/S270;X28Y24/S270/VSS;1;X28Y24/D3;X28Y24/D3/S270;1;X24Y25/X08;X24Y25/X08/W251;1;X24Y25/D3;X24Y25/D3/X08;1;X20Y23/S270;X20Y23/S270/VSS;1;X20Y23/D2;X20Y23/D2/S270;1;X21Y24/A1;X21Y24/A1/E210;1;X23Y26/W250;X23Y26/W250/VSS;1;X23Y26/B1;X23Y26/B1/W250;1;X26Y22/A2;X26Y22/A2/N210;1;X27Y24/W250;X27Y24/W250/VSS;1;X27Y24/B1;X27Y24/B1/W250;1;X17Y22/E270;X17Y22/E270/VSS;1;X17Y22/D1;X17Y22/D1/E270;1;X22Y25/N210;X22Y25/N210/VSS;1;X22Y25/A2;X22Y25/A2/N210;1;X25Y24/D5;X25Y24/D5/W270;1;X29Y22/E210;X29Y22/E210/VSS;1;X29Y22/A1;X29Y22/A1/E210;1;X29Y22/E270;X29Y22/E270/VSS;1;X29Y22/D0;X29Y22/D0/E270;1;X27Y24/B5;X27Y24/B5/E250;1;X35Y22/E270;X35Y22/E270/VSS;1;X35Y22/D1;X35Y22/D1/E270;1;X33Y22/A5;X33Y22/A5/W210;1;X18Y22/E210;X18Y22/E210/VSS;1;X18Y22/A0;X18Y22/A0/E210;1;X27Y22/D5;X27Y22/D5/W270;1;X25Y22/S250;X25Y22/S250/VSS;1;X25Y22/B3;X25Y22/B3/S250;1;X26Y22/W250;X26Y22/W250/VSS;1;X26Y22/B0;X26Y22/B0/W250;1;X25Y25/N210;X25Y25/N210/VSS;1;X25Y25/A3;X25Y25/A3/N210;1;X18Y23/A5;X18Y23/A5/E271;1;X19Y23/W270;X19Y23/W270/VSS;1;X19Y23/D5;X19Y23/D5/W270;1;X21Y25/N210;X21Y25/N210/VSS;1;X21Y24/A4;X21Y24/A4/N211;1;X33Y22/N210;X33Y22/N210/VSS;1;X33Y22/A3;X33Y22/A3/N210;1;X32Y22/W270;X32Y22/W270/VSS;1;X32Y22/D4;X32Y22/D4/W270;1;X27Y22/E270;X27Y22/E270/VSS;1;X27Y22/D1;X27Y22/D1/E270;1;X33Y22/B4;X33Y22/B4/E250;1;X19Y24/A5;X19Y24/A5/W210;1;X22Y24/A0;X22Y24/A0/S251;1;X22Y21/S250;X22Y21/S250/VSS;1;X22Y21/B2;X22Y21/B2/S250;1;X27Y22/E210;X27Y22/E210/VSS;1;X27Y22/A0;X27Y22/A0/E210;1;X18Y21/A5;X18Y21/A5/N211;1;X31Y22/W250;X31Y22/W250/VSS;1;X31Y26/A5;X31Y26/A5/W210;1;X25Y22/S270;X25Y22/S270/VSS;1;X25Y22/D3;X25Y22/D3/S270;1;X23Y23/W210;X23Y23/W210/VSS;1;X23Y23/A4;X23Y23/A4/W210;1;X32Y22/E250;X32Y22/E250/VSS;1;X32Y22/B4;X32Y22/B4/E250;1;X26Y22/S250;X26Y22/S250/VSS;1;X26Y22/B2;X26Y22/B2/S250;1;X26Y25/S250;X26Y25/S250/VSS;1;X26Y25/B2;X26Y25/B2/S250;1;X16Y23/N210;X16Y23/N210/VSS;1;X16Y23/A2;X16Y23/A2/N210;1;X35Y22/E210;X35Y22/E210/VSS;1;X35Y22/A0;X35Y22/A0/E210;1;X31Y26/S270;X31Y26/S270/VSS;1;X31Y26/D3;X31Y26/D3/S270;1;X25Y22/B0;X25Y22/B0/W250;1;X24Y24/D5;X24Y24/D5/W270;1;X17Y23/D2;X17Y23/D2/S270;1;X26Y24/B1;X26Y24/B1/W250;1;X26Y24/A1;X26Y24/A1/E210;1;X21Y24/E210;X21Y24/E210/VSS;1;X21Y24/A0;X21Y24/A0/E210;1;X27Y22/D3;X27Y22/D3/S270;1;X33Y22/D5;X33Y22/D5/W270;1;X24Y22/N210;X24Y22/N210/VSS;1;X24Y22/A3;X24Y22/A3/N210;1;X17Y23/E270;X17Y23/E270/VSS;1;X17Y23/D0;X17Y23/D0/E270;1;X16Y24/S210;X16Y24/S210/VSS;1;X16Y25/A5;X16Y25/A5/S211;1;X31Y22/E270;X31Y22/E270/VSS;1;X31Y22/D1;X31Y22/D1/E270;1;X28Y24/W210;X28Y24/W210/VSS;1;X28Y24/A4;X28Y24/A4/W210;1;X32Y28/S260;X32Y28/S260/VSS;1;X32Y28/D6;X32Y28/D6/N261;1;X25Y22/E270;X25Y22/E270/VSS;1;X25Y22/D1;X25Y22/D1/E270;1;X17Y23/N210;X17Y23/N210/VSS;1;X17Y23/A3;X17Y23/A3/N210;1;X31Y26/W270;X31Y26/W270/VSS;1;X31Y26/D5;X31Y26/D5/W270;1;X26Y22/D1;X26Y22/D1/E270;1;X27Y22/W270;X27Y22/W270/VSS;1;X27Y22/D4;X27Y22/D4/W270;1;X35Y22/N210;X35Y22/N210/VSS;1;X35Y22/A2;X35Y22/A2/N210;1;X18Y22/S270;X18Y22/S270/VSS;1;X18Y22/D3;X18Y22/D3/S270;1;X31Y22/D5;X31Y22/D5/W270;1;X17Y23/S270;X17Y23/S270/VSS;1;X17Y23/D3;X17Y23/D3/S270;1;X34Y22/D0;X34Y22/D0/E270;1;X26Y24/E250;X26Y24/E250/VSS;1;X26Y24/B5;X26Y24/B5/E250;1;X16Y22/S270;X16Y22/S270/VSS;1;X16Y22/D3;X16Y22/D3/S270;1;X26Y22/D2;X26Y22/D2/S270;1;X25Y24/B5;X25Y24/B5/E250;1;X24Y26/E270;X24Y26/E270/VSS;1;X24Y26/D1;X24Y26/D1/E270;1;X20Y25/W270;X20Y25/W270/VSS;1;X20Y25/D5;X20Y25/D5/W270;1;X26Y24/E210;X26Y24/E210/VSS;1;X26Y24/A0;X26Y24/A0/E210;1;X21Y22/A0;X21Y22/A0/E271;1;X16Y21/S250;X16Y21/S250/VSS;1;X16Y21/B3;X16Y21/B3/S250;1;X26Y22/X04;X26Y22/X04/E251;1;X26Y22/D4;X26Y22/D4/X04;1;X20Y23/A2;X20Y23/A2/N210;1;X20Y25/D3;X20Y25/D3/S270;1;X15Y21/W250;X15Y21/W250/VSS;1;X15Y21/B1;X15Y21/B1/W250;1;X7Y28/W260;X7Y28/W260/VSS;1;X7Y28/D6;X7Y28/D6/W260;1;X19Y24/A3;X19Y24/A3/N210;1;X26Y24/N210;X26Y24/N210/VSS;1;X26Y24/A3;X26Y24/A3/N210;1;X26Y22/E210;X26Y22/E210/VSS;1;X26Y22/A1;X26Y22/A1/E210;1;X31Y22/W270;X31Y22/W270/VSS;1;X31Y22/D4;X31Y22/D4/W270;1;X18Y24/A0;X18Y24/A0/E210;1;X28Y24/N210;X28Y24/N210/VSS;1;X28Y24/A3;X28Y24/A3/N210;1;X19Y22/S270;X19Y22/S270/VSS;1;X19Y22/D3;X19Y22/D3/S270;1;X17Y25/N210;X17Y25/N210/VSS;1;X17Y25/A2;X17Y25/A2/N210;1;X31Y23/E210;X31Y23/E210/VSS;1;X31Y23/A0;X31Y23/A0/E210;1;X19Y23/D2;X19Y23/D2/S270;1;X22Y23/S270;X22Y23/S270/VSS;1;X22Y23/D3;X22Y23/D3/S270;1;X28Y22/W250;X28Y22/W250/VSS;1;X28Y22/B1;X28Y22/B1/W250;1;X27Y24/E250;X27Y24/E250/VSS;1;X27Y24/B4;X27Y24/B4/E250;1;X18Y21/S270;X18Y21/S270/VSS;1;X18Y21/D3;X18Y21/D3/S270;1;X21Y25/E210;X21Y25/E210/VSS;1;X21Y25/A1;X21Y25/A1/E210;1;X25Y26/S270;X25Y26/S270/VSS;1;X25Y26/D3;X25Y26/D3/S270;1;X17Y22/A1;X17Y22/A1/E210;1;X33Y22/E210;X33Y22/E210/VSS;1;X33Y22/A1;X33Y22/A1/E210;1;X15Y21/E250;X15Y21/E250/VSS;1;X15Y21/B4;X15Y21/B4/E250;1;X24Y22/E270;X24Y22/E270/VSS;1;X24Y22/D1;X24Y22/D1/E270;1;X14Y28/S230;X14Y28/S230/VSS;1;X14Y28/C6;X14Y28/C6/S230;1;X26Y22/S270;X26Y22/S270/VSS;1;X26Y22/D3;X26Y22/D3/S270;1;X32Y22/E270;X32Y22/E270/VSS;1;X32Y22/D1;X32Y22/D1/E270;1;X21Y21/E250;X21Y21/E250/VSS;1;X21Y21/B4;X21Y21/B4/E250;1;X25Y24/D0;X25Y24/D0/E270;1;X34Y22/W210;X34Y22/W210/VSS;1;X34Y22/A4;X34Y22/A4/W210;1;X28Y22/W210;X28Y22/W210/VSS;1;X28Y22/A5;X28Y22/A5/W210;1;X20Y25/W210;X20Y25/W210/VSS;1;X20Y25/A4;X20Y25/A4/W210;1;X25Y22/N210;X25Y22/N210/VSS;1;X25Y22/A3;X25Y22/A3/N210;1;X25Y26/B3;X25Y26/B3/S250;1;X26Y24/W250;X26Y24/W250/VSS;1;X26Y24/B0;X26Y24/B0/W250;1;X29Y24/W250;X29Y24/W250/VSS;1;X29Y24/B0;X29Y24/B0/W250;1;X31Y26/N210;X31Y26/N210/VSS;1;X31Y26/A3;X31Y26/A3/N210;1;X19Y23/S270;X19Y23/S270/VSS;1;X19Y23/D3;X19Y23/D3/S270;1;X24Y26/S270;X24Y26/S270/VSS;1;X24Y26/D3;X24Y26/D3/S270;1;X21Y21/S250;X21Y21/S250/VSS;1;X21Y21/B3;X21Y21/B3/S250;1;X21Y21/D5;X21Y21/D5/W270;1;X34Y22/E270;X34Y22/E270/VSS;1;X34Y22/D1;X34Y22/D1/E270;1;X27Y22/N210;X27Y22/N210/VSS;1;X27Y22/A3;X27Y22/A3/N210;1;X32Y22/W250;X32Y22/W250/VSS;1;X32Y22/B0;X32Y22/B0/W250;1;X24Y25/B2;X24Y25/B2/S250;1;X16Y22/A3;X16Y22/A3/N210;1;X18Y22/N210;X18Y22/N210/VSS;1;X18Y22/A3;X18Y22/A3/N210;1;X31Y26/S250;X31Y26/S250/VSS;1;X31Y26/B2;X31Y26/B2/S250;1;X31Y23/W250;X31Y23/W250/VSS;1;X31Y23/B0;X31Y23/B0/W250;1;X24Y22/S270;X24Y22/S270/VSS;1;X24Y22/D3;X24Y22/D3/S270;1;X20Y22/A5;X20Y22/A5/W210;1;X20Y22/W270;X20Y22/W270/VSS;1;X20Y22/D5;X20Y22/D5/W270;1;X22Y23/E250;X22Y23/E250/VSS;1;X22Y23/B5;X22Y23/B5/E250;1;X22Y21/S270;X22Y21/S270/VSS;1;X22Y21/D2;X22Y21/D2/S270;1;X32Y22/A3;X32Y22/A3/N210;1;X22Y25/A3;X22Y25/A3/N210;1;X19Y22/D5;X19Y22/D5/W270;1;X31Y22/S250;X31Y22/S250/VSS;1;X31Y22/B2;X31Y22/B2/S250;1;X24Y25/S250;X24Y25/S250/VSS;1;X24Y25/B3;X24Y25/B3/S250;1;X24Y24/W270;X24Y24/W270/VSS;1;X24Y24/D4;X24Y24/D4/W270;1;X25Y22/B5;X25Y22/B5/E250;1;X31Y22/N210;X31Y22/N210/VSS;1;X31Y22/A2;X31Y22/A2/N210;1;X26Y26/E270;X26Y26/E270/VSS;1;X26Y26/D1;X26Y26/D1/E270;1;X24Y22/W210;X24Y22/W210/VSS;1;X24Y22/A5;X24Y22/A5/W210;1;X28Y22/S250;X28Y22/S250/VSS;1;X28Y22/B2;X28Y22/B2/S250;1;X23Y26/W270;X23Y26/W270/VSS;1;X23Y26/D5;X23Y26/D5/W270;1;X19Y24/N210;X19Y24/N210/VSS;1;X19Y24/A2;X19Y24/A2/N210;1;X34Y22/S250;X34Y22/S250/VSS;1;X34Y22/B3;X34Y22/B3/S250;1;X20Y23/E270;X20Y23/E270/VSS;1;X20Y23/D0;X20Y23/D0/E270;1;X27Y22/A5;X27Y22/A5/W210;1;X26Y22/N210;X26Y22/N210/VSS;1;X26Y22/A3;X26Y22/A3/N210;1;X18Y21/N210;X18Y21/N210/VSS;1;X18Y21/A3;X18Y21/A3/N210;1;X25Y26/S250;X25Y26/S250/VSS;1;X25Y26/B2;X25Y26/B2/S250;1;X34Y22/D4;X34Y22/D4/W270;1;X25Y25/D3;X25Y25/D3/S270;1;X26Y22/E270;X26Y22/E270/VSS;1;X26Y22/D0;X26Y22/D0/E270;1;X32Y22/S270;X32Y22/S270/VSS;1;X32Y22/D3;X32Y22/D3/S270;1;X28Y22/E250;X28Y22/E250/VSS;1;X28Y22/B5;X28Y22/B5/E250;1;X27Y22/W250;X27Y22/W250/VSS;1;X27Y22/B1;X27Y22/B1/W250;1;X28Y24/A1;X28Y24/A1/E210;1;X17Y23/W270;X17Y23/W270/VSS;1;X17Y23/D5;X17Y23/D5/W270;1;X34Y22/W250;X34Y22/W250/VSS;1;X34Y22/B0;X34Y22/B0/W250;1;X35Y22/W250;X35Y22/W250/VSS;1;X35Y22/B1;X35Y22/B1/W250;1;X25Y25/S270;X25Y25/S270/VSS;1;X25Y25/D2;X25Y25/D2/S270;1;X20Y23/E210;X20Y23/E210/VSS;1;X20Y23/A0;X20Y23/A0/E210;1;X30Y26/W250;X30Y26/W250/VSS;1;X30Y26/B1;X30Y26/B1/W250;1;X27Y24/N210;X27Y24/N210/VSS;1;X27Y24/A2;X27Y24/A2/N210;1;X33Y21/W210;X33Y21/W210/VSS;1;X33Y21/A5;X33Y21/A5/W210;1;X25Y22/W270;X25Y22/W270/VSS;1;X25Y22/D4;X25Y22/D4/W270;1;X27Y22/S250;X27Y22/S250/VSS;1;X27Y22/B3;X27Y22/B3/S250;1;X26Y24/S250;X26Y24/S250/VSS;1;X26Y24/B3;X26Y24/B3/S250;1;X19Y24/W210;X19Y24/W210/VSS;1;X19Y24/A4;X19Y24/A4/W210;1;X31Y21/A4;X31Y21/A4/W210;1;X16Y22/E210;X16Y22/E210/VSS;1;X16Y22/A1;X16Y22/A1/E210;1;X25Y26/E250;X25Y26/E250/VSS;1;X25Y26/B5;X25Y26/B5/E250;1;X26Y24/E270;X26Y24/E270/VSS;1;X26Y24/D1;X26Y24/D1/E270;1;X34Y22/W270;X34Y22/W270/VSS;1;X34Y22/D5;X34Y22/D5/W270;1;X19Y22/N210;X19Y22/N210/VSS;1;X19Y22/A3;X19Y22/A3/N210;1;X29Y22/S250;X29Y22/S250/VSS;1;X29Y22/B2;X29Y22/B2/S250;1;X29Y22/S270;X29Y22/S270/VSS;1;X29Y22/D2;X29Y22/D2/S270;1;X26Y22/E250;X26Y22/E250/VSS;1;X26Y22/B5;X26Y22/B5/E250;1;X23Y23/E270;X23Y23/E270/VSS;1;X23Y23/D1;X23Y23/D1/E270;1;X16Y22/N210;X16Y22/N210/VSS;1;X16Y22/A2;X16Y22/A2/N210;1;X18Y21/D4;X18Y21/D4/W270;1;X21Y21/W270;X21Y21/W270/VSS;1;X21Y21/D4;X21Y21/D4/W270;1;X32Y22/W210;X32Y22/W210/VSS;1;X32Y22/A4;X32Y22/A4/W210;1;X28Y24/E210;X28Y24/E210/VSS;1;X28Y24/A0;X28Y24/A0/E210;1;X18Y24/E210;X18Y24/E210/VSS;1;X18Y24/A1;X18Y24/A1/E210;1;X25Y22/W250;X25Y22/W250/VSS;1;X25Y22/B1;X25Y22/B1/W250;1;X20Y22/E270;X20Y22/E270/VSS;1;X20Y22/D1;X20Y22/D1/E270;1;X22Y21/E270;X22Y21/E270/VSS;1;X22Y21/D1;X22Y21/D1/E270;1;X30Y22/S270;X30Y22/S270/VSS;1;X30Y22/D3;X30Y22/D3/S270;1;X21Y22/N210;X21Y22/N210/VSS;1;X21Y22/A2;X21Y22/A2/N210;1;X27Y22/S270;X27Y22/S270/VSS;1;X27Y22/D2;X27Y22/D2/S270;1;X33Y22/S250;X33Y22/S250/VSS;1;X33Y22/B3;X33Y22/B3/S250;1;X33Y22/E250;X33Y22/E250/VSS;1;X33Y22/B5;X33Y22/B5/E250;1;X30Y26/S250;X30Y26/S250/VSS;1;X30Y26/B3;X30Y26/B3/S250;1;X22Y28/N270;X22Y28/N270/VSS;1;X22Y28/D6;X22Y28/D6/N270;1;X20Y23/N210;X20Y23/N210/VSS;1;X20Y23/A3;X20Y23/A3/N210;1;X25Y22/W210;X25Y22/W210/VSS;1;X25Y22/A4;X25Y22/A4/W210;1;X22Y24/N210;X22Y24/N210/VSS;1;X22Y24/A2;X22Y24/A2/N210;1;X27Y22/W210;X27Y22/W210/VSS;1;X27Y22/A4;X27Y22/A4/W210;1;X25Y24/E270;X25Y24/E270/VSS;1;X25Y24/D1;X25Y24/D1/E270;1;X22Y23/S250;X22Y23/S250/VSS;1;X22Y23/B3;X22Y23/B3/S250;1;X25Y24/E250;X25Y24/E250/VSS;1;X25Y24/B4;X25Y24/B4/E250;1;X24Y23/N210;X24Y23/N210/VSS;1;X24Y23/A3;X24Y23/A3/N210;1;X32Y21/A1;X32Y21/A1/E210;1;X20Y22/W210;X20Y22/W210/VSS;1;X20Y22/A4;X20Y22/A4/W210;1;X28Y24/S250;X28Y24/S250/VSS;1;X28Y24/B3;X28Y24/B3/S250;1;X23Y26/E270;X23Y26/E270/VSS;1;X23Y26/D1;X23Y26/D1/E270;1;X31Y26/W210;X31Y26/W210/VSS;1;X31Y26/A4;X31Y26/A4/W210;1;X34Y21/E210;X34Y21/E210/VSS;1;X34Y21/A1;X34Y21/A1/E210;1;X17Y25/E210;X17Y25/E210/VSS;1;X17Y25/A1;X17Y25/A1/E210;1;X30Y23/E250;X30Y23/E250/VSS;1;X30Y23/B4;X30Y23/B4/E250;1;X17Y22/E210;X17Y22/E210/VSS;1;X17Y22/A0;X17Y22/A0/E210;1;X33Y22/W210;X33Y22/W210/VSS;1;X33Y22/A4;X33Y22/A4/W210;1;X27Y25/E270;X27Y25/E270/VSS;1;X27Y25/D0;X27Y25/D0/E270;1;X25Y22/E250;X25Y22/E250/VSS;1;X25Y22/B4;X25Y22/B4/E250;1;X20Y22/S270;X20Y22/S270/VSS;1;X20Y22/D2;X20Y22/D2/S270;1;X30Y23/S270;X30Y23/S270/VSS;1;X30Y23/D2;X30Y23/D2/S270;1;X32Y28/S230;X32Y28/S230/VSS;1;X32Y28/C6;X32Y28/C6/S230;1;X24Y23/W210;X24Y23/W210/VSS;1;X24Y23/A4;X24Y23/A4/W210;1;X26Y24/S270;X26Y24/S270/VSS;1;X26Y24/D2;X26Y24/D2/S270;1;X17Y22/S270;X17Y22/S270/VSS;1;X27Y25/W230;X27Y25/W230/VSS;1;X32Y21/E210;X32Y21/E210/VSS;1;X32Y21/A0;X32Y21/A0/E210;1;X20Y22/N210;X20Y22/N210/VSS;1;X20Y22/A3;X20Y22/A3/N210;1;X17Y22/W210;X17Y22/W210/VSS;1;X17Y22/A4;X17Y22/A4/W210;1;X15Y21/E270;X15Y21/E270/VSS;1;X15Y21/D1;X15Y21/D1/E270;1;X33Y22/E270;X33Y22/E270/VSS;1;X33Y22/D0;X33Y22/D0/E270;1;X33Y22/W270;X33Y22/W270/VSS;1;X33Y22/D4;X33Y22/D4/W270;1;X19Y22/W270;X19Y22/W270/VSS;1;X19Y22/D4;X19Y22/D4/W270;1;X33Y21/E210;X33Y21/E210/VSS;1;X33Y21/A0;X33Y21/A0/E210;1;X21Y22/S270;X21Y22/S270/VSS;1;X21Y22/D2;X21Y22/D2/S270;1;X25Y24/W270;X25Y24/W270/VSS;1;X25Y24/D4;X25Y24/D4/W270;1;X18Y21/W270;X18Y21/W270/VSS;1;X18Y21/D5;X18Y21/D5/W270;1;X25Y25/W250;X25Y25/W250/VSS;1;X25Y25/B1;X25Y25/B1/W250;1;X18Y21/S250;X18Y21/S250/VSS;1;X18Y21/B3;X18Y21/B3/S250;1;X31Y21/N210;X31Y21/N210/VSS;1;X31Y21/A3;X31Y21/A3/N210;1;X16Y22/W270;X16Y22/W270/VSS;1;X16Y22/D5;X16Y22/D5/W270;1;X30Y23/W270;X30Y23/W270/VSS;1;X30Y23/D4;X30Y23/D4/W270;1;X31Y21/W210;X31Y21/W210/VSS;1;X31Y21/A5;X31Y21/A5/W210;1;X28Y22/E270;X28Y22/E270/VSS;1;X28Y22/D1;X28Y22/D1/E270;1;X23Y23/S270;X23Y23/S270/VSS;1;X23Y23/D3;X23Y23/D3/S270;1;X29Y22/W250;X29Y22/W250/VSS;1;X29Y22/B0;X29Y22/B0/W250;1;X28Y22/W270;X28Y22/W270/VSS;1;X28Y22/D5;X28Y22/D5/W270;1;X20Y25/S270;X20Y25/S270/VSS;1;X20Y25/D2;X20Y25/D2/S270;1;X0Y0/VSS;;1;X20Y24/N210;X20Y24/N210/VSS;1;X20Y24/A2;X20Y24/A2/N210;1"
          }
        },
        "cpu0.alu[0]": {
          "hide_name": 0,
          "bits": [ 7480 ] ,
          "attributes": {
            "ROUTING": "X17Y26/Q1;;1;X17Y26/E100;X17Y26/E100/Q1;1;X18Y26/E200;X18Y26/E200/E101;1;X19Y26/D1;X19Y26/D1/E201;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7478 ] ,
          "attributes": {
            "ROUTING": "X17Y26/F1;;1;X17Y26/XD1;X17Y26/XD1/F1;1"
          }
        },
        "cpu0.b_reg[1]": {
          "hide_name": 0,
          "bits": [ 7476 ] ,
          "attributes": {
            "ROUTING": "X16Y26/Q5;;1;X16Y26/E130;X16Y26/E130/Q5;1;X17Y26/B2;X17Y26/B2/E131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:122.10-122.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7475 ] ,
          "attributes": {
            "ROUTING": "X17Y26/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[1]": {
          "hide_name": 0,
          "bits": [ 7473 ] ,
          "attributes": {
            "ROUTING": "X17Y26/Q2;;1;X17Y26/E220;X17Y26/E220/Q2;1;X18Y26/X05;X18Y26/X05/E221;1;X18Y26/B6;X18Y26/B6/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:131.10-131.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7472 ] ,
          "attributes": {
            "ROUTING": "X17Y26/F2;;1;X17Y26/XD2;X17Y26/XD2/F2;1"
          }
        },
        "cpu0.b_reg[2]": {
          "hide_name": 0,
          "bits": [ 7470 ] ,
          "attributes": {
            "ROUTING": "X14Y26/Q1;;1;X14Y26/E100;X14Y26/E100/Q1;1;X15Y26/E240;X15Y26/E240/E101;1;X17Y26/X03;X17Y26/X03/E242;1;X17Y26/B3;X17Y26/B3/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:122.10-122.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7469 ] ,
          "attributes": {
            "ROUTING": "X17Y26/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[2]": {
          "hide_name": 0,
          "bits": [ 7467 ] ,
          "attributes": {
            "ROUTING": "X17Y26/Q3;;1;X17Y26/N130;X17Y26/N130/Q3;1;X17Y26/C6;X17Y26/C6/N130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:131.10-131.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7466 ] ,
          "attributes": {
            "ROUTING": "X17Y26/F3;;1;X17Y26/XD3;X17Y26/XD3/F3;1"
          }
        },
        "cpu0.b_reg[3]": {
          "hide_name": 0,
          "bits": [ 7464 ] ,
          "attributes": {
            "ROUTING": "X14Y26/Q3;;1;X14Y26/EW20;X14Y26/EW20/Q3;1;X15Y26/E220;X15Y26/E220/E121;1;X17Y26/X01;X17Y26/X01/E222;1;X17Y26/B4;X17Y26/B4/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:122.10-122.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7463 ] ,
          "attributes": {
            "ROUTING": "X17Y26/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[3]": {
          "hide_name": 0,
          "bits": [ 7461 ] ,
          "attributes": {
            "ROUTING": "X17Y26/Q4;;1;X17Y26/E130;X17Y26/E130/Q4;1;X18Y26/B4;X18Y26/B4/E131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:131.10-131.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7460 ] ,
          "attributes": {
            "ROUTING": "X17Y26/F4;;1;X17Y26/XD4;X17Y26/XD4/F4;1"
          }
        },
        "cpu0.b_reg[4]": {
          "hide_name": 0,
          "bits": [ 7458 ] ,
          "attributes": {
            "ROUTING": "X14Y26/Q0;;1;X14Y26/E200;X14Y26/E200/Q0;1;X16Y26/E210;X16Y26/E210/E202;1;X17Y26/B5;X17Y26/B5/E211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:122.10-122.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7457 ] ,
          "attributes": {
            "ROUTING": "X17Y26/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[4]": {
          "hide_name": 0,
          "bits": [ 7455 ] ,
          "attributes": {
            "ROUTING": "X17Y26/Q5;;1;X17Y26/SN10;X17Y26/SN10/Q5;1;X17Y25/C7;X17Y25/C7/N111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:131.10-131.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7454 ] ,
          "attributes": {
            "ROUTING": "X17Y26/F5;;1;X17Y26/XD5;X17Y26/XD5/F5;1"
          }
        },
        "cpu0.b_reg[5]": {
          "hide_name": 0,
          "bits": [ 7452 ] ,
          "attributes": {
            "ROUTING": "X14Y26/Q2;;1;X14Y26/E130;X14Y26/E130/Q2;1;X15Y26/E230;X15Y26/E230/E131;1;X17Y26/E230;X17Y26/E230/E232;1;X18Y26/B0;X18Y26/B0/E231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:122.10-122.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7451 ] ,
          "attributes": {
            "ROUTING": "X18Y26/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[5]": {
          "hide_name": 0,
          "bits": [ 7449 ] ,
          "attributes": {
            "ROUTING": "X18Y26/Q0;;1;X18Y26/N200;X18Y26/N200/Q0;1;X18Y25/E200;X18Y25/E200/N201;1;X19Y25/X05;X19Y25/X05/E201;1;X19Y25/C4;X19Y25/C4/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:131.10-131.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7448 ] ,
          "attributes": {
            "ROUTING": "X18Y26/F0;;1;X18Y26/XD0;X18Y26/XD0/F0;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 9104 ] ,
          "attributes": {
            "ROUTING": "X19Y24/C5;X19Y24/C5/X08;1;X25Y26/C5;X25Y26/C5/S220;1;X33Y21/C2;X33Y21/C2/X04;1;X25Y24/C3;X25Y24/C3/X04;1;X16Y23/C3;X16Y23/C3/X04;1;X25Y26/C1;X25Y26/C1/X04;1;X17Y26/C3;X17Y26/C3/N241;1;X17Y26/C2;X17Y26/C2/N241;1;X34Y21/D0;X34Y21/D0/S260;1;X19Y24/D2;X19Y24/D2/X08;1;X22Y24/C1;X22Y24/C1/X04;1;X18Y24/C4;X18Y24/C4/X08;1;X30Y22/C5;X30Y22/C5/X08;1;X33Y22/C1;X33Y22/C1/N220;1;X17Y21/C3;X17Y21/C3/X04;1;X35Y22/C2;X35Y22/C2/W220;1;X16Y23/C5;X16Y23/C5/X08;1;X30Y26/C2;X30Y26/C2/X04;1;X21Y23/C3;X21Y23/C3/X04;1;X17Y22/C5;X17Y22/C5/X08;1;X23Y26/C1;X23Y26/C1/N220;1;X24Y23/E200;X24Y23/E200/VCC;1;X24Y23/A2;X24Y23/A2/E200;1;X22Y23/C3;X22Y23/C3/X04;1;X21Y21/C5;X21Y21/C5/X08;1;X25Y26/C3;X25Y26/C3/X04;1;X22Y24/X03;X22Y24/X03/VCC;1;X22Y24/D2;X22Y24/D2/X03;1;X17Y22/C1;X17Y22/C1/N220;1;X19Y23/C0;X19Y23/C0/X04;1;X20Y23/C5;X20Y23/C5/S220;1;X24Y23/C2;X24Y23/C2/X04;1;X16Y21/C1;X16Y21/C1/X04;1;X24Y24/C2;X24Y24/C2/X04;1;X19Y22/C4;X19Y22/C4/X08;1;X17Y23/C1;X17Y23/C1/N220;1;X20Y24/D5;X20Y24/D5/X04;1;X24Y22/C2;X24Y22/C2/W220;1;X31Y21/C0;X31Y21/C0/X04;1;X24Y24/C5;X24Y24/C5/S220;1;X18Y22/A5;X18Y22/A5/S200;1;X27Y24/C3;X27Y24/C3/X04;1;X18Y21/C4;X18Y21/C4/X08;1;X29Y22/C0;X29Y22/C0/N220;1;X31Y23/X04;X31Y23/X04/VCC;1;X31Y23/C0;X31Y23/C0/X04;1;X17Y24/D4;X17Y24/D4/X04;1;X35Y22/C0;X35Y22/C0/X04;1;X29Y22/C3;X29Y22/C3/W220;1;X26Y25/C0;X26Y25/C0/X04;1;X18Y21/C1;X18Y21/C1/N220;1;X20Y25/C1;X20Y25/C1/N220;1;X25Y24/C4;X25Y24/C4/S220;1;X21Y24/D3;X21Y24/D3/X03;1;X23Y26/C5;X23Y26/C5/X08;1;X30Y23/C1;X30Y23/C1/X04;1;X33Y22/C4;X33Y22/C4/X08;1;X30Y22/C2;X30Y22/C2/W220;1;X18Y26/C0;X18Y26/C0/N220;1;X21Y22/C2;X21Y22/C2/W220;1;X16Y23/X04;X16Y23/X04/VCC;1;X16Y23/C2;X16Y23/C2/X04;1;X32Y22/C2;X32Y22/C2/W220;1;X28Y22/C5;X28Y22/C5/X08;1;X29Y24/C0;X29Y24/C0/N220;1;X20Y22/C2;X20Y22/C2/X04;1;X17Y24/C3;X17Y24/C3/X04;1;X31Y21/D5;X31Y21/D5/X04;1;X17Y24/D2;X17Y24/D2/X03;1;X24Y25/C0;X24Y25/C0/X04;1;X31Y22/C4;X31Y22/C4/X08;1;X19Y23/C5;X19Y23/C5/X08;1;X30Y26/C1;X30Y26/C1/X04;1;X20Y25/N220;X20Y25/N220/VCC;1;X20Y25/C0;X20Y25/C0/N220;1;X26Y22/C2;X26Y22/C2/W220;1;X32Y21/D5;X32Y21/D5/X04;1;X35Y22/X04;X35Y22/X04/VCC;1;X35Y22/C1;X35Y22/C1/X04;1;X20Y25/C4;X20Y25/C4/S220;1;X22Y25/D2;X22Y25/D2/E260;1;X24Y26/C1;X24Y26/C1/X04;1;X16Y22/C5;X16Y22/C5/X08;1;X30Y22/W220;X30Y22/W220/VCC;1;X30Y22/C3;X30Y22/C3/W220;1;X20Y24/D3;X20Y24/D3/X08;1;X31Y21/C5;X31Y21/C5/X08;1;X16Y25/D4;X16Y25/D4/N260;1;X19Y22/E200;X19Y22/E200/VCC;1;X19Y22/A2;X19Y22/A2/E200;1;X18Y23/N200;X18Y23/N200/VCC;1;X18Y23/A0;X18Y23/A0/N200;1;X26Y26/C0;X26Y26/C0/X04;1;X18Y23/C2;X18Y23/C2/W220;1;X34Y21/C1;X34Y21/C1/N220;1;X29Y24/C2;X29Y24/C2/W220;1;X16Y25/D2;X16Y25/D2/X08;1;X22Y25/S220;X22Y25/S220/VCC;1;X22Y25/C5;X22Y25/C5/S220;1;X30Y22/E200;X30Y22/E200/VCC;1;X30Y22/A2;X30Y22/A2/E200;1;X21Y24/D0;X21Y24/D0/X03;1;X16Y21/C0;X16Y21/C0/X04;1;X21Y21/C3;X21Y21/C3/X04;1;X20Y23/C2;X20Y23/C2/X04;1;X29Y22/N220;X29Y22/N220/VCC;1;X29Y22/C1;X29Y22/C1/N220;1;X22Y24/S200;X22Y24/S200/VCC;1;X22Y25/D1;X22Y25/D1/S201;1;X31Y21/N200;X31Y21/N200/VCC;1;X31Y21/A1;X31Y21/A1/N200;1;X32Y21/C2;X32Y21/C2/X04;1;X17Y24/D1;X17Y24/D1/X03;1;X30Y23/C0;X30Y23/C0/X04;1;X33Y21/D3;X33Y21/D3/X03;1;X19Y21/X04;X19Y21/X04/VCC;1;X19Y21/C0;X19Y21/C0/X04;1;X18Y22/C5;X18Y22/C5/S220;1;X18Y24/C1;X18Y24/C1/X04;1;X18Y24/D5;X18Y24/D5/X04;1;X26Y25/B3;X26Y25/B3/X04;1;X22Y23/C4;X22Y23/C4/X08;1;X19Y24/D4;X19Y24/D4/X04;1;X19Y22/C3;X19Y22/C3/X04;1;X31Y22/X08;X31Y22/X08/VCC;1;X31Y22/C5;X31Y22/C5/X08;1;X24Y24/C1;X24Y24/C1/X04;1;X28Y24/C0;X28Y24/C0/X04;1;X19Y22/C1;X19Y22/C1/X04;1;X27Y25/X04;X27Y25/X04/VCC;1;X27Y25/C0;X27Y25/C0/X04;1;X16Y23/S200;X16Y23/S200/VCC;1;X16Y23/A4;X16Y23/A4/S200;1;X20Y23/C0;X20Y23/C0/X04;1;X23Y23/C0;X23Y23/C0/X04;1;X17Y26/C4;X17Y26/C4/S220;1;X25Y25/C2;X25Y25/C2/X04;1;X25Y22/C3;X25Y22/C3/X04;1;X26Y24/C3;X26Y24/C3/X04;1;X34Y22/C2;X34Y22/C2/X04;1;X16Y25/C1;X16Y25/C1/N220;1;X21Y22/C1;X21Y22/C1/N220;1;X16Y25/C4;X16Y25/C4/X08;1;X20Y24/C1;X20Y24/C1/X04;1;X19Y22/X08;X19Y22/X08/VCC;1;X19Y22/C5;X19Y22/C5/X08;1;X29Y24/N220;X29Y24/N220/VCC;1;X29Y24/C1;X29Y24/C1/N220;1;X17Y26/C1;X17Y26/C1/N220;1;X17Y26/D5;X17Y26/D5/W270;1;X34Y21/D1;X34Y21/D1/S260;1;X17Y26/D3;X17Y26/D3/X08;1;X18Y22/C1;X18Y22/C1/N220;1;X20Y24/D1;X20Y24/D1/X08;1;X18Y24/D4;X18Y24/D4/X04;1;X21Y24/C1;X21Y24/C1/X04;1;X32Y22/C1;X32Y22/C1/X04;1;X19Y24/D0;X19Y24/D0/X08;1;X24Y22/A2;X24Y22/A2/X07;1;X24Y25/C3;X24Y25/C3/X04;1;X23Y23/C2;X23Y23/C2/X04;1;X21Y23/C2;X21Y23/C2/X04;1;X19Y24/C1;X19Y24/C1/X04;1;X16Y25/D1;X16Y25/D1/X08;1;X30Y23/C5;X30Y23/C5/X08;1;X27Y22/C1;X27Y22/C1/X04;1;X20Y24/D2;X20Y24/D2/X08;1;X25Y22/C1;X25Y22/C1/X04;1;X16Y22/C0;X16Y22/C0/X04;1;X31Y21/X04;X31Y21/X04/VCC;1;X31Y21/D4;X31Y21/D4/X04;1;X23Y23/C3;X23Y23/C3/X04;1;X28Y22/C0;X28Y22/C0/X04;1;X26Y24/C1;X26Y24/C1/N220;1;X34Y22/C3;X34Y22/C3/X04;1;X18Y21/C2;X18Y21/C2/W220;1;X26Y25/C3;X26Y25/C3/X04;1;X32Y21/C1;X32Y21/C1/X04;1;X26Y24/X04;X26Y24/X04/VCC;1;X26Y24/C2;X26Y24/C2/X04;1;X16Y25/N220;X16Y25/N220/VCC;1;X16Y25/C0;X16Y25/C0/N220;1;X31Y26/C2;X31Y26/C2/X04;1;X24Y25/C5;X24Y25/C5/S220;1;X16Y22/S200;X16Y22/S200/VCC;1;X16Y22/A5;X16Y22/A5/S200;1;X21Y21/B5;X21Y21/B5/X08;1;X26Y25/C4;X26Y25/C4/S220;1;X32Y21/C0;X32Y21/C0/X04;1;X34Y21/S260;X34Y21/S260/VCC;1;X17Y23/C5;X17Y23/C5/S220;1;X18Y24/D2;X18Y24/D2/X08;1;X19Y24/C0;X19Y24/C0/X04;1;X17Y22/E200;X17Y22/E200/VCC;1;X17Y22/A2;X17Y22/A2/E200;1;X23Y23/X08;X23Y23/X08/VCC;1;X23Y23/C4;X23Y23/C4/X08;1;X18Y23/E200;X18Y23/E200/VCC;1;X18Y23/A3;X18Y23/A3/E200;1;X26Y25/C1;X26Y25/C1/X04;1;X20Y24/D4;X20Y24/D4/X04;1;X19Y22/C0;X19Y22/C0/X04;1;X33Y21/C1;X33Y21/C1/X04;1;X26Y22/W220;X26Y22/W220/VCC;1;X26Y22/C3;X26Y22/C3/W220;1;X22Y25/C1;X22Y25/C1/X04;1;X22Y25/D5;X22Y25/D5/X04;1;X22Y24/D1;X22Y24/D1/E270;1;X16Y25/N200;X16Y25/N200/VCC;1;X16Y25/A1;X16Y25/A1/N200;1;X18Y24/X08;X18Y24/X08/VCC;1;X18Y24/C5;X18Y24/C5/X08;1;X30Y26/C3;X30Y26/C3/X04;1;X32Y22/X04;X32Y22/X04/VCC;1;X32Y22/C0;X32Y22/C0/X04;1;X31Y21/D2;X31Y21/D2/X08;1;X18Y24/D0;X18Y24/D0/X03;1;X17Y23/S220;X17Y23/S220/VCC;1;X17Y23/C4;X17Y23/C4/S220;1;X16Y25/C3;X16Y25/C3/E261;1;X19Y23/A1;X19Y23/A1/X03;1;X31Y26/C4;X31Y26/C4/X08;1;X16Y21/B2;X16Y21/B2/X04;1;X30Y22/S200;X30Y22/S200/VCC;1;X30Y22/A4;X30Y22/A4/S200;1;X19Y23/C3;X19Y23/C3/X04;1;X32Y22/W220;X32Y22/W220/VCC;1;X32Y22/C3;X32Y22/C3/W220;1;X21Y24/C3;X21Y24/C3/X04;1;X24Y24/C0;X24Y24/C0/X04;1;X28Y22/C3;X28Y22/C3/W220;1;X16Y21/B0;X16Y21/B0/X04;1;X18Y23/C4;X18Y23/C4/X08;1;X16Y21/C3;X16Y21/C3/X04;1;X34Y22/C1;X34Y22/C1/X04;1;X18Y21/W220;X18Y21/W220/VCC;1;X18Y21/C3;X18Y21/C3/W220;1;X21Y25/W220;X21Y25/W220/VCC;1;X21Y25/C2;X21Y25/C2/W220;1;X19Y24/X04;X19Y24/X04/VCC;1;X19Y24/C2;X19Y24/C2/X04;1;X25Y23/X04;X25Y23/X04/VCC;1;X25Y23/C0;X25Y23/C0/X04;1;X26Y25/X04;X26Y25/X04/VCC;1;X26Y25/C2;X26Y25/C2/X04;1;X17Y21/C5;X17Y21/C5/S220;1;X20Y25/S220;X20Y25/S220/VCC;1;X20Y25/C5;X20Y25/C5/S220;1;X21Y21/C2;X21Y21/C2/X04;1;X22Y25/E260;X22Y25/E260/VCC;1;X22Y25/D3;X22Y25/D3/E260;1;X18Y21/C0;X18Y21/C0/N220;1;X23Y25/X03;X23Y25/X03/VCC;1;X23Y25/D0;X23Y25/D0/X03;1;X21Y24/D5;X21Y24/D5/X04;1;X25Y25/C0;X25Y25/C0/X04;1;X21Y23/C0;X21Y23/C0/X04;1;X24Y26/C0;X24Y26/C0/X04;1;X21Y24/X04;X21Y24/X04/VCC;1;X21Y24/C2;X21Y24/C2/X04;1;X0Y0/W260;X0Y0/W260/VCC;1;X0Y0/C4;X0Y0/C4/E261;1;X18Y22/X03;X18Y22/X03/VCC;1;X18Y22/A1;X18Y22/A1/X03;1;X19Y22/N200;X19Y22/N200/VCC;1;X19Y22/A1;X19Y22/A1/N200;1;X18Y26/D2;X18Y26/D2/X03;1;X22Y23/C2;X22Y23/C2/X04;1;X32Y21/D4;X32Y21/D4/X04;1;X20Y24/C4;X20Y24/C4/X08;1;X15Y21/C3;X15Y21/C3/X04;1;X27Y24/C4;X27Y24/C4/S220;1;X22Y23/C0;X22Y23/C0/X04;1;X32Y21/D1;X32Y21/D1/X08;1;X28Y24/C3;X28Y24/C3/X04;1;X15Y25/E260;X15Y25/E260/VCC;1;X16Y25/C2;X16Y25/C2/E261;1;X19Y23/X03;X19Y23/X03/VCC;1;X19Y23/A0;X19Y23/A0/X03;1;X24Y22/C0;X24Y22/C0/N220;1;X21Y25/C0;X21Y25/C0/N220;1;X33Y21/D2;X33Y21/D2/X03;1;X19Y24/D5;X19Y24/D5/X04;1;X34Y22/X04;X34Y22/X04/VCC;1;X34Y22/C0;X34Y22/C0/X04;1;X25Y26/C2;X25Y26/C2/X04;1;X27Y24/C0;X27Y24/C0/X04;1;X17Y26/W270;X17Y26/W270/VCC;1;X17Y24/C5;X17Y24/C5/S220;1;X21Y24/C0;X21Y24/C0/N220;1;X22Y25/D4;X22Y25/D4/X04;1;X20Y24/D0;X20Y24/D0/X08;1;X18Y26/W220;X18Y26/W220/VCC;1;X18Y26/C2;X18Y26/C2/W220;1;X32Y21/D3;X32Y21/D3/X08;1;X17Y24/X03;X17Y24/X03/VCC;1;X17Y24/A1;X17Y24/A1/X03;1;X20Y25/A2;X20Y25/A2/E200;1;X25Y26/X08;X25Y26/X08/VCC;1;X25Y26/B4;X25Y26/B4/X08;1;X31Y22/C1;X31Y22/C1/N220;1;X21Y24/C5;X21Y24/C5/S220;1;X17Y25/W220;X17Y25/W220/VCC;1;X17Y25/C2;X17Y25/C2/W220;1;X27Y22/C4;X27Y22/C4/S220;1;X24Y25/C1;X24Y25/C1/X04;1;X22Y25/C4;X22Y25/C4/S220;1;X17Y27/N240;X17Y27/N240/VCC;1;X26Y22/C0;X26Y22/C0/N220;1;X25Y22/C0;X25Y22/C0/X04;1;X27Y24/C1;X27Y24/C1/X04;1;X22Y21/C0;X22Y21/C0/X04;1;X16Y25/C5;X16Y25/C5/X08;1;X17Y25/E260;X17Y25/E260/VCC;1;X17Y25/D2;X17Y25/D2/E260;1;X16Y22/X08;X16Y22/X08/VCC;1;X16Y22/C4;X16Y22/C4/X08;1;X25Y24/S220;X25Y24/S220/VCC;1;X25Y24/C5;X25Y24/C5/S220;1;X30Y22/X08;X30Y22/X08/VCC;1;X30Y22/C4;X30Y22/C4/X08;1;X25Y25/C3;X25Y25/C3/X04;1;X21Y24/D4;X21Y24/D4/X04;1;X33Y21/C5;X33Y21/C5/S220;1;X17Y22/X08;X17Y22/X08/VCC;1;X17Y22/C4;X17Y22/C4/X08;1;X24Y25/S220;X24Y25/S220/VCC;1;X24Y25/C4;X24Y25/C4/S220;1;X30Y23/C2;X30Y23/C2/X04;1;X32Y21/D2;X32Y21/D2/X08;1;X20Y25/C3;X20Y25/C3/W220;1;X20Y23/S220;X20Y23/S220/VCC;1;X20Y23/C4;X20Y23/C4/S220;1;X17Y21/C1;X17Y21/C1/X04;1;X17Y24/C2;X17Y24/C2/X04;1;X21Y24/N220;X21Y24/N220/VCC;1;X18Y21/N220;X18Y21/N220/VCC;1;X19Y24/D3;X19Y24/D3/X08;1;X18Y24/D1;X18Y24/D1/X03;1;X17Y26/D2;X17Y26/D2/X08;1;X18Y24/C2;X18Y24/C2/X04;1;X28Y24/C5;X28Y24/C5/S220;1;X32Y21/X08;X32Y21/X08/VCC;1;X32Y21/D0;X32Y21/D0/X08;1;X21Y23/X04;X21Y23/X04/VCC;1;X21Y23/C1;X21Y23/C1/X04;1;X24Y22/C5;X24Y22/C5/S220;1;X22Y25/C0;X22Y25/C0/X04;1;X35Y22/W220;X35Y22/W220/VCC;1;X35Y22/C3;X35Y22/C3/W220;1;X31Y22/C2;X31Y22/C2/W220;1;X18Y24/X03;X18Y24/X03/VCC;1;X18Y24/D3;X18Y24/D3/X03;1;X19Y23/X08;X19Y23/X08/VCC;1;X19Y23/C4;X19Y23/C4/X08;1;X16Y21/X04;X16Y21/X04/VCC;1;X16Y21/C2;X16Y21/C2/X04;1;X30Y26/C4;X30Y26/C4/S220;1;X26Y22/N220;X26Y22/N220/VCC;1;X26Y22/C1;X26Y22/C1/N220;1;X18Y23/X08;X18Y23/X08/VCC;1;X18Y23/C5;X18Y23/C5/X08;1;X22Y21/X04;X22Y21/X04/VCC;1;X22Y21/B1;X22Y21/B1/X04;1;X22Y24/X04;X22Y24/X04/VCC;1;X22Y24/C0;X22Y24/C0/X04;1;X28Y22/X04;X28Y22/X04/VCC;1;X28Y22/C1;X28Y22/C1/X04;1;X17Y23/C3;X17Y23/C3/W220;1;X17Y22/C2;X17Y22/C2/W220;1;X32Y22/C5;X32Y22/C5/X08;1;X24Y23/C4;X24Y23/C4/X08;1;X17Y24/D5;X17Y24/D5/X04;1;X31Y26/C1;X31Y26/C1/X04;1;X17Y21/C2;X17Y21/C2/X04;1;X20Y24/X04;X20Y24/X04/VCC;1;X20Y24/C0;X20Y24/C0/X04;1;X18Y26/D1;X18Y26/D1/X03;1;X17Y22/W220;X17Y22/W220/VCC;1;X17Y22/C3;X17Y22/C3/W220;1;X17Y23/S200;X17Y23/S200/VCC;1;X17Y23/A4;X17Y23/A4/S200;1;X31Y21/C4;X31Y21/C4/X08;1;X23Y26/X08;X23Y26/X08/VCC;1;X23Y26/C4;X23Y26/C4/X08;1;X31Y21/N220;X31Y21/N220/VCC;1;X31Y21/C1;X31Y21/C1/N220;1;X33Y21/X04;X33Y21/X04/VCC;1;X33Y21/C3;X33Y21/C3/X04;1;X31Y21/X08;X31Y21/X08/VCC;1;X31Y21/D3;X31Y21/D3/X08;1;X15Y21/C0;X15Y21/C0/X04;1;X18Y26/X03;X18Y26/X03/VCC;1;X18Y26/D0;X18Y26/D0/X03;1;X23Y26/C3;X23Y26/C3/W220;1;X20Y22/C3;X20Y22/C3/X04;1;X17Y26/X08;X17Y26/X08/VCC;1;X17Y26/D1;X17Y26/D1/X08;1;X21Y24/D1;X21Y24/D1/X03;1;X24Y26/C2;X24Y26/C2/X04;1;X24Y22/W220;X24Y22/W220/VCC;1;X24Y22/C3;X24Y22/C3/W220;1;X20Y24/C3;X20Y24/C3/W220;1;X16Y22/C3;X16Y22/C3/X04;1;X26Y22/C5;X26Y22/C5/S220;1;X24Y22/N220;X24Y22/N220/VCC;1;X24Y22/C1;X24Y22/C1/N220;1;X31Y22/N220;X31Y22/N220/VCC;1;X31Y22/C0;X31Y22/C0/N220;1;X20Y22/C4;X20Y22/C4/S220;1;X16Y23/C1;X16Y23/C1/N220;1;X24Y22/X07;X24Y22/X07/VCC;1;X24Y22/A4;X24Y22/A4/X07;1;X26Y24/C4;X26Y24/C4/X08;1;X18Y26/N220;X18Y26/N220/VCC;1;X18Y26/C1;X18Y26/C1/N220;1;X25Y26/S220;X25Y26/S220/VCC;1;X25Y26/C4;X25Y26/C4/S220;1;X17Y25/D0;X17Y25/D0/E270;1;X20Y25/E200;X20Y25/E200/VCC;1;X20Y25/A3;X20Y25/A3/E200;1;X24Y23/C0;X24Y23/C0/X04;1;X25Y25/S220;X25Y25/S220/VCC;1;X25Y25/C4;X25Y25/C4/S220;1;X31Y26/X04;X31Y26/X04/VCC;1;X31Y26/C3;X31Y26/C3/X04;1;X16Y22/C1;X16Y22/C1/X04;1;X22Y23/X08;X22Y23/X08/VCC;1;X22Y23/C5;X22Y23/C5/X08;1;X30Y26/S220;X30Y26/S220/VCC;1;X30Y26/C5;X30Y26/C5/S220;1;X33Y22/C3;X33Y22/C3/W220;1;X18Y22/N220;X18Y22/N220/VCC;1;X18Y22/C0;X18Y22/C0/N220;1;X21Y21/C1;X21Y21/C1/X04;1;X25Y22/X04;X25Y22/X04/VCC;1;X25Y22/C2;X25Y22/C2/X04;1;X27Y22/C2;X27Y22/C2/X04;1;X25Y22/C5;X25Y22/C5/X08;1;X21Y22/W220;X21Y22/W220/VCC;1;X21Y22/C3;X21Y22/C3/W220;1;X24Y24/X04;X24Y24/X04/VCC;1;X24Y24/C3;X24Y24/C3/X04;1;X26Y26/B0;X26Y26/B0/X04;1;X30Y23/C3;X30Y23/C3/X04;1;X20Y25/W220;X20Y25/W220/VCC;1;X20Y25/C2;X20Y25/C2/W220;1;X24Y22/S220;X24Y22/S220/VCC;1;X24Y22/C4;X24Y22/C4/S220;1;X18Y22/S220;X18Y22/S220/VCC;1;X18Y22/C4;X18Y22/C4/S220;1;X31Y21/C2;X31Y21/C2/W220;1;X33Y21/N220;X33Y21/N220/VCC;1;X33Y21/C0;X33Y21/C0/N220;1;X28Y24/C1;X28Y24/C1/X04;1;X17Y23/W220;X17Y23/W220/VCC;1;X17Y23/C2;X17Y23/C2/W220;1;X32Y22/X08;X32Y22/X08/VCC;1;X32Y22/C4;X32Y22/C4/X08;1;X24Y23/X08;X24Y23/X08/VCC;1;X24Y23/C5;X24Y23/C5/X08;1;X26Y24/X08;X26Y24/X08/VCC;1;X26Y24/C5;X26Y24/C5/X08;1;X30Y22/C0;X30Y22/C0/N220;1;X16Y23/X08;X16Y23/X08/VCC;1;X16Y23/C4;X16Y23/C4/X08;1;X29Y22/W220;X29Y22/W220/VCC;1;X29Y22/C2;X29Y22/C2/W220;1;X24Y23/C3;X24Y23/C3/X04;1;X18Y22/C3;X18Y22/C3/W220;1;X24Y24/S220;X24Y24/S220/VCC;1;X24Y24/C4;X24Y24/C4/S220;1;X34Y21/N220;X34Y21/N220/VCC;1;X34Y21/C0;X34Y21/C0/N220;1;X20Y23/C1;X20Y23/C1/X04;1;X34Y22/C5;X34Y22/C5/S220;1;X26Y24/N220;X26Y24/N220/VCC;1;X26Y24/C0;X26Y24/C0/N220;1;X26Y25/X08;X26Y25/X08/VCC;1;X26Y25/B5;X26Y25/B5/X08;1;X32Y21/C4;X32Y21/C4/S220;1;X22Y21/C1;X22Y21/C1/X04;1;X29Y24/W220;X29Y24/W220/VCC;1;X29Y24/C3;X29Y24/C3/W220;1;X23Y26/W220;X23Y26/W220/VCC;1;X23Y26/C2;X23Y26/C2/W220;1;X17Y22/S200;X17Y22/S200/VCC;1;X17Y22/A5;X17Y22/A5/S200;1;X27Y22/C3;X27Y22/C3/X04;1;X27Y24/S220;X27Y24/S220/VCC;1;X27Y24/C5;X27Y24/C5/S220;1;X18Y22/S200;X18Y22/S200/VCC;1;X18Y22/A4;X18Y22/A4/S200;1;X16Y22/X04;X16Y22/X04/VCC;1;X16Y22/C2;X16Y22/C2/X04;1;X33Y21/D1;X33Y21/D1/X03;1;X32Y21/X04;X32Y21/X04/VCC;1;X32Y21/C3;X32Y21/C3/X04;1;X30Y26/X04;X30Y26/X04/VCC;1;X30Y26/C0;X30Y26/C0/X04;1;X31Y21/W220;X31Y21/W220/VCC;1;X31Y21/C3;X31Y21/C3/W220;1;X18Y23/S200;X18Y23/S200/VCC;1;X18Y23/A4;X18Y23/A4/S200;1;X27Y22/S220;X27Y22/S220/VCC;1;X27Y22/C5;X27Y22/C5/S220;1;X15Y21/C2;X15Y21/C2/X04;1;X17Y21/X04;X17Y21/X04/VCC;1;X17Y21/C0;X17Y21/C0/X04;1;X22Y24/W220;X22Y24/W220/VCC;1;X22Y24/C2;X22Y24/C2/W220;1;X18Y23/C0;X18Y23/C0/X04;1;X21Y21/X08;X21Y21/X08/VCC;1;X21Y21/C4;X21Y21/C4/X08;1;X15Y21/X04;X15Y21/X04/VCC;1;X15Y21/C1;X15Y21/C1/X04;1;X18Y24/C3;X18Y24/C3/X04;1;X15Y21/C5;X15Y21/C5/X08;1;X20Y24/X08;X20Y24/X08/VCC;1;X20Y24/C5;X20Y24/C5/X08;1;X33Y21/S220;X33Y21/S220/VCC;1;X33Y21/C4;X33Y21/C4/S220;1;X25Y22/X08;X25Y22/X08/VCC;1;X25Y22/C4;X25Y22/C4/X08;1;X16Y25/N260;X16Y25/N260/VCC;1;X16Y25/D5;X16Y25/D5/N260;1;X24Y25/X04;X24Y25/X04/VCC;1;X24Y25/C2;X24Y25/C2/X04;1;X17Y25/C1;X17Y25/C1/N220;1;X31Y26/X08;X31Y26/X08/VCC;1;X31Y26/C5;X31Y26/C5/X08;1;X17Y25/N220;X17Y25/N220/VCC;1;X17Y25/C0;X17Y25/C0/N220;1;X26Y25/S220;X26Y25/S220/VCC;1;X26Y25/C5;X26Y25/C5/S220;1;X31Y26/N220;X31Y26/N220/VCC;1;X31Y26/C0;X31Y26/C0/N220;1;X20Y22/C1;X20Y22/C1/X04;1;X17Y24/S220;X17Y24/S220/VCC;1;X17Y24/C4;X17Y24/C4/S220;1;X34Y22/S220;X34Y22/S220/VCC;1;X34Y22/C4;X34Y22/C4/S220;1;X18Y22/W220;X18Y22/W220/VCC;1;X18Y22/C2;X18Y22/C2/W220;1;X23Y23/X04;X23Y23/X04/VCC;1;X23Y23/C1;X23Y23/C1/X04;1;X17Y24/C1;X17Y24/C1/X04;1;X28Y24/X04;X28Y24/X04/VCC;1;X28Y24/C2;X28Y24/C2/X04;1;X18Y23/X04;X18Y23/X04/VCC;1;X18Y23/C1;X18Y23/C1/X04;1;X23Y25/X04;X23Y25/X04/VCC;1;X23Y25/C0;X23Y25/C0/X04;1;X16Y23/N220;X16Y23/N220/VCC;1;X16Y23/C0;X16Y23/C0/N220;1;X19Y24/C3;X19Y24/C3/X04;1;X17Y26/D4;X17Y26/D4/W270;1;X30Y23/C4;X30Y23/C4/X08;1;X17Y25/E270;X17Y25/E270/VCC;1;X17Y25/D1;X17Y25/D1/E270;1;X25Y24/C1;X25Y24/C1/X04;1;X24Y23/X04;X24Y23/X04/VCC;1;X24Y23/C1;X24Y23/C1/X04;1;X17Y26/S220;X17Y26/S220/VCC;1;X17Y26/C5;X17Y26/C5/S220;1;X18Y21/X08;X18Y21/X08/VCC;1;X18Y21/C5;X18Y21/C5/X08;1;X22Y21/W220;X22Y21/W220/VCC;1;X22Y21/C2;X22Y21/C2/W220;1;X17Y22/N220;X17Y22/N220/VCC;1;X17Y22/C0;X17Y22/C0/N220;1;X15Y21/X08;X15Y21/X08/VCC;1;X15Y21/C4;X15Y21/C4/X08;1;X17Y26/N220;X17Y26/N220/VCC;1;X17Y26/C0;X17Y26/C0/N220;1;X18Y23/W220;X18Y23/W220/VCC;1;X18Y23/C3;X18Y23/C3/W220;1;X21Y24/S220;X21Y24/S220/VCC;1;X21Y24/C4;X21Y24/C4/S220;1;X17Y23/N220;X17Y23/N220/VCC;1;X17Y23/C0;X17Y23/C0/N220;1;X18Y24/X04;X18Y24/X04/VCC;1;X18Y24/C0;X18Y24/C0/X04;1;X19Y24/D1;X19Y24/D1/X08;1;X21Y24/X03;X21Y24/X03/VCC;1;X21Y24/D2;X21Y24/D2/X03;1;X19Y23/X04;X19Y23/X04/VCC;1;X19Y23/C2;X19Y23/C2/X04;1;X20Y22/S220;X20Y22/S220/VCC;1;X20Y22/C5;X20Y22/C5/S220;1;X33Y22/W220;X33Y22/W220/VCC;1;X33Y22/C2;X33Y22/C2/W220;1;X22Y24/E270;X22Y24/E270/VCC;1;X22Y24/D0;X22Y24/D0/E270;1;X20Y22/X04;X20Y22/X04/VCC;1;X20Y22/C0;X20Y22/C0/X04;1;X31Y22/W220;X31Y22/W220/VCC;1;X31Y22/C3;X31Y22/C3/W220;1;X24Y26/X04;X24Y26/X04/VCC;1;X24Y26/C3;X24Y26/C3/X04;1;X33Y21/D4;X33Y21/D4/W270;1;X33Y21/X03;X33Y21/X03/VCC;1;X33Y21/D0;X33Y21/D0/X03;1;X30Y23/X08;X30Y23/X08/VCC;1;X30Y23/B5;X30Y23/B5/X08;1;X21Y22/N220;X21Y22/N220/VCC;1;X21Y22/C0;X21Y22/C0/N220;1;X22Y25/N200;X22Y25/N200/VCC;1;X22Y25/A1;X22Y25/A1/N200;1;X19Y22/X04;X19Y22/X04/VCC;1;X19Y22/C2;X19Y22/C2/X04;1;X22Y25/C3;X22Y25/C3/X04;1;X22Y23/X04;X22Y23/X04/VCC;1;X22Y23/C1;X22Y23/C1/X04;1;X30Y22/N220;X30Y22/N220/VCC;1;X30Y22/C1;X30Y22/C1/N220;1;X20Y24/W220;X20Y24/W220/VCC;1;X20Y24/C2;X20Y24/C2/W220;1;X20Y23/X04;X20Y23/X04/VCC;1;X20Y23/C3;X20Y23/C3/X04;1;X26Y22/S220;X26Y22/S220/VCC;1;X26Y22/C4;X26Y22/C4/S220;1;X28Y22/X08;X28Y22/X08/VCC;1;X28Y22/C4;X28Y22/C4/X08;1;X21Y25/N220;X21Y25/N220/VCC;1;X21Y25/C1;X21Y25/C1/N220;1;X25Y24/C0;X25Y24/C0/X04;1;X23Y26/N220;X23Y26/N220/VCC;1;X23Y26/C0;X23Y26/C0/N220;1;X21Y21/X04;X21Y21/X04/VCC;1;X21Y21/C0;X21Y21/C0/X04;1;X19Y23/N220;X19Y23/N220/VCC;1;X19Y23/C1;X19Y23/C1/N220;1;X28Y24/S220;X28Y24/S220/VCC;1;X28Y24/C4;X28Y24/C4/S220;1;X17Y24/X04;X17Y24/X04/VCC;1;X17Y24/C0;X17Y24/C0/X04;1;X26Y26/X04;X26Y26/X04/VCC;1;X26Y26/C1;X26Y26/C1/X04;1;X33Y22/X08;X33Y22/X08/VCC;1;X33Y22/C5;X33Y22/C5/X08;1;X32Y21/S220;X32Y21/S220/VCC;1;X32Y21/C5;X32Y21/C5/S220;1;X30Y23/X04;X30Y23/X04/VCC;1;X30Y23/B3;X30Y23/B3/X04;1;X25Y26/X04;X25Y26/X04/VCC;1;X25Y26/C0;X25Y26/C0/X04;1;X22Y25/X04;X22Y25/X04/VCC;1;X22Y25/C2;X22Y25/C2/X04;1;X19Y24/X08;X19Y24/X08/VCC;1;X19Y24/C4;X19Y24/C4/X08;1;X31Y21/E270;X31Y21/E270/VCC;1;X31Y21/D1;X31Y21/D1/E270;1;X27Y22/X04;X27Y22/X04/VCC;1;X27Y22/C0;X27Y22/C0/X04;1;X16Y25/X08;X16Y25/X08/VCC;1;X16Y25/D3;X16Y25/D3/X08;1;X33Y21/W270;X33Y21/W270/VCC;1;X33Y21/D5;X33Y21/D5/W270;1;X28Y22/W220;X28Y22/W220/VCC;1;X28Y22/C2;X28Y22/C2/W220;1;X17Y23/X03;X17Y23/X03/VCC;1;X17Y23/A1;X17Y23/A1/X03;1;X17Y21/S220;X17Y21/S220/VCC;1;X17Y21/C4;X17Y21/C4/S220;1;X27Y24/X04;X27Y24/X04/VCC;1;X27Y24/C2;X27Y24/C2/X04;1;X25Y25/X04;X25Y25/X04/VCC;1;X25Y25/C1;X25Y25/C1/X04;1;X33Y22/N220;X33Y22/N220/VCC;1;X33Y22/C0;X33Y22/C0/N220;1;X17Y24/S270;X17Y24/S270/VCC;1;X17Y24/D3;X17Y24/D3/S270;1;X0Y0/VCC;;1;X25Y24/X04;X25Y24/X04/VCC;1;X25Y24/C2;X25Y24/C2/X04;1"
          }
        },
        "cpu0.b_reg[6]": {
          "hide_name": 0,
          "bits": [ 7445 ] ,
          "attributes": {
            "ROUTING": "X20Y26/Q1;;1;X20Y26/W210;X20Y26/W210/Q1;1;X18Y26/B1;X18Y26/B1/W212;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:122.10-122.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7444 ] ,
          "attributes": {
            "ROUTING": "X18Y26/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu_DFFE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7443 ] ,
          "attributes": {
            "ROUTING": "X18Y26/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.16-134.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[6]": {
          "hide_name": 0,
          "bits": [ 7441 ] ,
          "attributes": {
            "ROUTING": "X18Y26/Q1;;1;X18Y26/S130;X18Y26/S130/Q1;1;X18Y26/E250;X18Y26/E250/S130;1;X20Y26/E250;X20Y26/E250/E252;1;X20Y26/B4;X20Y26/B4/E250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:131.10-131.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7440 ] ,
          "attributes": {
            "ROUTING": "X18Y26/F1;;1;X18Y26/XD1;X18Y26/XD1/F1;1"
          }
        },
        "cpu0.alu[7]": {
          "hide_name": 0,
          "bits": [ 7438 ] ,
          "attributes": {
            "ROUTING": "X18Y26/Q2;;1;X18Y26/E130;X18Y26/E130/Q2;1;X19Y26/B6;X19Y26/B6/E131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:131.10-131.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7437 ] ,
          "attributes": {
            "ROUTING": "X18Y26/F2;;1;X18Y26/XD2;X18Y26/XD2/F2;1"
          }
        },
        "cpu0.alu_out": {
          "hide_name": 0,
          "bits": [ 7436 ] ,
          "attributes": {
            "ROUTING": "X20Y26/EW10;X20Y26/EW10/Q3;1;X19Y26/B1;X19Y26/B1/W111;1;X18Y26/CE1;X18Y26/CE1/X07;1;X18Y26/D4;X18Y26/D4/W221;1;X19Y26/N260;X19Y26/N260/W121;1;X19Y25/D4;X19Y25/D4/N261;1;X17Y26/CE0;X17Y26/CE0/X05;1;X17Y26/CE2;X17Y26/CE2/X05;1;X18Y26/D6;X18Y26/D6/W221;1;X18Y26/X07;X18Y26/X07/W261;1;X18Y26/CE0;X18Y26/CE0/X07;1;X19Y26/W260;X19Y26/W260/W121;1;X17Y26/N260;X17Y26/N260/W262;1;X17Y25/D7;X17Y25/D7/N261;1;X17Y26/D6;X17Y26/D6/W222;1;X19Y26/W220;X19Y26/W220/W121;1;X17Y26/X05;X17Y26/X05/W222;1;X17Y26/CE1;X17Y26/CE1/X05;1;X20Y26/S100;X20Y26/S100/Q3;1;X20Y26/D4;X20Y26/D4/S100;1;X20Y26/Q3;;1;X20Y26/EW20;X20Y26/EW20/Q3;1;X19Y26/D6;X19Y26/D6/W121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 alu_out"
          }
        },
        "cpu0.a_reg[0]": {
          "hide_name": 0,
          "bits": [ 7433 ] ,
          "attributes": {
            "ROUTING": "X17Y26/E250;X17Y26/E250/E111;1;X19Y26/X04;X19Y26/X04/E252;1;X19Y26/C1;X19Y26/C1/X04;1;X16Y26/Q2;;1;X16Y26/EW10;X16Y26/EW10/Q2;1;X17Y26/A1;X17Y26/A1/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_7_D[2]": {
          "hide_name": 0,
          "bits": [ 7431 ] ,
          "attributes": {
            "ROUTING": "X22Y26/A1;X22Y26/A1/S251;1;X22Y26/XD1;X22Y26/XD1/A1;1;X15Y24/A5;X15Y24/A5/N211;1;X15Y24/XD5;X15Y24/XD5/A5;1;X19Y25/E250;X19Y25/E250/E111;1;X21Y25/E250;X21Y25/E250/E252;1;X22Y25/S250;X22Y25/S250/E251;1;X22Y26/B4;X22Y26/B4/S251;1;X22Y26/XD4;X22Y26/XD4/B4;1;X16Y25/S210;X16Y25/S210/W211;1;X16Y26/B2;X16Y26/B2/S211;1;X16Y26/XD2;X16Y26/XD2/B2;1;X17Y25/W210;X17Y25/W210/W111;1;X15Y25/N210;X15Y25/N210/W212;1;X15Y24/X02;X15Y24/X02/N211;1;X15Y24/C0;X15Y24/C0/X02;1;X17Y25/S250;X17Y25/S250/W111;1;X17Y26/W250;X17Y26/W250/S251;1;X16Y26/A4;X16Y26/A4/W251;1;X16Y26/XD4;X16Y26/XD4/A4;1;X18Y25/F5;;1;X18Y25/EW10;X18Y25/EW10/F5;1;X17Y25/B5;X17Y25/B5/W111;1;X17Y25/XD5;X17Y25/XD5/B5;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[1]": {
          "hide_name": 0,
          "bits": [ 7429 ] ,
          "attributes": {
            "ROUTING": "X18Y26/X08;X18Y26/X08/E272;1;X18Y26/C6;X18Y26/C6/X08;1;X15Y26/Q3;;1;X15Y26/E130;X15Y26/E130/Q3;1;X16Y26/E270;X16Y26/E270/E131;1;X17Y26/A2;X17Y26/A2/E271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:114.10-114.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_6_D[2]": {
          "hide_name": 0,
          "bits": [ 7428 ] ,
          "attributes": {
            "ROUTING": "X14Y24/D0;X14Y24/D0/W222;1;X14Y24/XD0;X14Y24/XD0/D0;1;X16Y25/W260;X16Y25/W260/F6;1;X15Y25/C1;X15Y25/C1/W261;1;X15Y25/XD1;X15Y25/XD1/C1;1;X16Y26/W260;X16Y26/W260/S121;1;X15Y26/C3;X15Y26/C3/W261;1;X15Y26/XD3;X15Y26/XD3/C3;1;X16Y24/W220;X16Y24/W220/N121;1;X14Y24/X05;X14Y24/X05/W222;1;X14Y24/C6;X14Y24/C6/X05;1;X16Y26/W240;X16Y26/W240/S101;1;X14Y26/W250;X14Y26/W250/W242;1;X13Y26/A5;X13Y26/A5/W251;1;X13Y26/XD5;X13Y26/XD5/A5;1;X16Y25/SN20;X16Y25/SN20/F6;1;X16Y24/C1;X16Y24/C1/N121;1;X16Y24/XD1;X16Y24/XD1/C1;1;X16Y25/F6;;1;X16Y25/S100;X16Y25/S100/F6;1;X16Y26/A5;X16Y26/A5/S101;1;X16Y26/XD5;X16Y26/XD5/A5;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[2]": {
          "hide_name": 0,
          "bits": [ 7426 ] ,
          "attributes": {
            "ROUTING": "X17Y26/X02;X17Y26/X02/E231;1;X17Y26/A3;X17Y26/A3/X02;1;X16Y24/Q3;;1;X16Y24/S230;X16Y24/S230/Q3;1;X16Y26/E230;X16Y26/E230/S232;1;X17Y26/B6;X17Y26/B6/E231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:114.10-114.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_5_D[2]": {
          "hide_name": 0,
          "bits": [ 7425 ] ,
          "attributes": {
            "ROUTING": "X14Y26/C1;X14Y26/C1/W261;1;X14Y26/XD1;X14Y26/XD1/C1;1;X14Y24/X08;X14Y24/X08/W272;1;X14Y24/C7;X14Y24/C7/X08;1;X15Y26/W260;X15Y26/W260/W121;1;X13Y26/C3;X13Y26/C3/W262;1;X13Y26/XD3;X13Y26/XD3/C3;1;X16Y24/A3;X16Y24/A3/N272;1;X16Y24/XD3;X16Y24/XD3/A3;1;X16Y25/W270;X16Y25/W270/N271;1;X15Y25/A3;X15Y25/A3/W271;1;X15Y25/XD3;X15Y25/XD3/A3;1;X16Y26/EW20;X16Y26/EW20/F7;1;X15Y26/D5;X15Y26/D5/W121;1;X15Y26/XD5;X15Y26/XD5/D5;1;X16Y26/F7;;1;X16Y26/N270;X16Y26/N270/F7;1;X16Y24/W270;X16Y24/W270/N272;1;X14Y24/A3;X14Y24/A3/W272;1;X14Y24/XD3;X14Y24/XD3/A3;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[3]": {
          "hide_name": 0,
          "bits": [ 7423 ] ,
          "attributes": {
            "ROUTING": "X16Y26/E220;X16Y26/E220/E100;1;X18Y26/E230;X18Y26/E230/E222;1;X18Y26/C4;X18Y26/C4/E230;1;X16Y26/Q3;;1;X16Y26/E100;X16Y26/E100/Q3;1;X17Y26/S200;X17Y26/S200/E101;1;X17Y26/A4;X17Y26/A4/S200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:114.10-114.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.mar_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 7422 ] ,
          "attributes": {
            "ROUTING": "X14Y26/D5;X14Y26/D5/W202;1;X14Y26/XD5;X14Y26/XD5/D5;1;X16Y25/W250;X16Y25/W250/N111;1;X14Y25/A1;X14Y25/A1/W252;1;X14Y25/XD1;X14Y25/XD1/A1;1;X16Y26/XD0;X16Y26/XD0/F0;1;X16Y26/W200;X16Y26/W200/F0;1;X14Y26/D3;X14Y26/D3/W202;1;X14Y26/XD3;X14Y26/XD3/D3;1;X16Y24/A0;X16Y24/A0/N251;1;X16Y24/XD0;X16Y24/XD0/A0;1;X16Y26/D3;X16Y26/D3/F0;1;X16Y26/XD3;X16Y26/XD3/D3;1;X16Y26/F0;;1;X16Y26/SN10;X16Y26/SN10/F0;1;X16Y25/N250;X16Y25/N250/N111;1;X16Y24/W250;X16Y24/W250/N251;1;X15Y24/X08;X15Y24/X08/W251;1;X15Y24/C4;X15Y24/C4/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[4]": {
          "hide_name": 0,
          "bits": [ 7420 ] ,
          "attributes": {
            "ROUTING": "X15Y26/EW10;X15Y26/EW10/Q2;1;X16Y26/E250;X16Y26/E250/E111;1;X17Y26/A5;X17Y26/A5/E251;1;X15Y26/Q2;;1;X15Y26/N130;X15Y26/N130/Q2;1;X15Y25/E230;X15Y25/E230/N131;1;X17Y25/B7;X17Y25/B7/E232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:114.10-114.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7419 ] ,
          "attributes": {
            "ROUTING": "X15Y25/XD4;X15Y25/XD4/F4;1;X13Y26/C0;X13Y26/C0/W242;1;X13Y26/XD0;X13Y26/XD0/C0;1;X15Y25/C2;X15Y25/C2/F4;1;X15Y25/XD2;X15Y25/XD2/C2;1;X15Y26/W240;X15Y26/W240/S241;1;X14Y26/C0;X14Y26/C0/W241;1;X14Y26/XD0;X14Y26/XD0/C0;1;X15Y25/F4;;1;X15Y25/S240;X15Y25/S240/F4;1;X15Y26/C2;X15Y26/C2/S241;1;X15Y26/XD2;X15Y26/XD2/C2;1"
          }
        },
        "cpu0.a_reg[5]": {
          "hide_name": 0,
          "bits": [ 7417 ] ,
          "attributes": {
            "ROUTING": "X19Y27/N240;X19Y27/N240/N828;1;X19Y25/N240;X19Y25/N240/N242;1;X19Y25/B4;X19Y25/B4/N240;1;X19Y21/Q2;;1;X19Y21/SN20;X19Y21/SN20/Q2;1;X19Y22/S820;X19Y22/S820/S121;1;X19Y26/W270;X19Y26/W270/S824;1;X18Y26/A0;X18Y26/A0/W271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:114.10-114.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7416 ] ,
          "attributes": {
            "ROUTING": "X19Y25/N800;X19Y25/N800/F3;1;X19Y21/E200;X19Y21/E200/N804;1;X19Y21/A2;X19Y21/A2/E200;1;X19Y21/XD2;X19Y21/XD2/A2;1;X18Y25/D4;X18Y25/D4/W121;1;X18Y25/XD4;X18Y25/XD4/D4;1;X18Y25/W820;X18Y25/W820/W121;1;X14Y25/S240;X14Y25/S240/W824;1;X14Y26/C2;X14Y26/C2/S241;1;X14Y26/XD2;X14Y26/XD2/C2;1;X19Y25/EW20;X19Y25/EW20/F3;1;X18Y25/D0;X18Y25/D0/W121;1;X18Y25/XD0;X18Y25/XD0/D0;1;X19Y25/F3;;1;X19Y25/W800;X19Y25/W800/F3;1;X15Y25/S200;X15Y25/S200/W804;1;X15Y26/W200;X15Y26/W200/S201;1;X14Y26/D4;X14Y26/D4/W201;1;X14Y26/XD4;X14Y26/XD4/D4;1"
          }
        },
        "cpu0.a_reg[6]": {
          "hide_name": 0,
          "bits": [ 7414 ] ,
          "attributes": {
            "ROUTING": "X20Y26/W200;X20Y26/W200/S201;1;X18Y26/X01;X18Y26/X01/W202;1;X18Y26/A1;X18Y26/A1/X01;1;X20Y21/Q1;;1;X20Y21/S130;X20Y21/S130/Q1;1;X20Y22/S230;X20Y22/S230/S131;1;X20Y24/S800;X20Y24/S800/S232;1;X20Y25/S200;X20Y25/S200/N808;1;X20Y26/C4;X20Y26/C4/S201;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:114.10-114.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7413 ] ,
          "attributes": {
            "ROUTING": "X22Y26/E230;X22Y26/E230/E222;1;X24Y26/E230;X24Y26/E230/E232;1;X26Y26/B4;X26Y26/B4/E232;1;X26Y26/XD4;X26Y26/XD4/B4;1;X20Y26/S810;X20Y26/S810/F2;1;X20Y23/N100;X20Y23/N100/N818;1;X20Y22/N200;X20Y22/N200/N101;1;X20Y21/D1;X20Y21/D1/N201;1;X20Y21/XD1;X20Y21/XD1/D1;1;X21Y26/D3;X21Y26/D3/E221;1;X21Y26/XD3;X21Y26/XD3/D3;1;X20Y26/D1;X20Y26/D1/F2;1;X20Y26/XD1;X20Y26/XD1/D1;1;X20Y26/F2;;1;X20Y26/E220;X20Y26/E220/F2;1;X22Y26/N220;X22Y26/N220/E222;1;X22Y24/N230;X22Y24/N230/N222;1;X22Y22/A4;X22Y22/A4/N232;1;X22Y22/XD4;X22Y22/XD4/A4;1"
          }
        },
        "cpu0.a_reg[7]": {
          "hide_name": 0,
          "bits": [ 7411 ] ,
          "attributes": {
            "ROUTING": "X19Y28/W200;X19Y28/W200/N808;1;X18Y28/N200;X18Y28/N200/W201;1;X18Y26/N210;X18Y26/N210/N202;1;X18Y26/A2;X18Y26/A2/N210;1;X19Y21/Q3;;1;X19Y21/S800;X19Y21/S800/Q3;1;X19Y28/N230;X19Y28/N230/N808;1;X19Y26/X08;X19Y26/X08/N232;1;X19Y26/C6;X19Y26/C6/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:114.10-114.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7410 ] ,
          "attributes": {
            "ROUTING": "X19Y26/N130;X19Y26/N130/F4;1;X19Y25/N830;X19Y25/N830/N131;1;X19Y21/E260;X19Y21/E260/N834;1;X19Y21/D3;X19Y21/D3/E260;1;X19Y21/XD3;X19Y21/XD3/D3;1;X22Y26/B3;X22Y26/B3/E232;1;X22Y26/XD3;X22Y26/XD3/B3;1;X22Y26/N230;X22Y26/N230/E232;1;X22Y24/N260;X22Y24/N260/N232;1;X22Y22/C1;X22Y22/C1/N262;1;X22Y22/XD1;X22Y22/XD1/C1;1;X19Y26/XD4;X19Y26/XD4/F4;1;X19Y26/F4;;1;X19Y26/E130;X19Y26/E130/F4;1;X20Y26/E230;X20Y26/E230/E131;1;X21Y26/B4;X21Y26/B4/E231;1;X21Y26/XD4;X21Y26/XD4/B4;1"
          }
        },
        "cpu0.ir[6]": {
          "hide_name": 0,
          "bits": [ 7405 ] ,
          "attributes": {
            "ROUTING": "X21Y26/Q3;;1;X21Y26/W130;X21Y26/W130/Q3;1;X21Y26/B6;X21Y26/B6/W130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:97.10-97.12",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[7]": {
          "hide_name": 0,
          "bits": [ 7404 ] ,
          "attributes": {
            "ROUTING": "X21Y26/Q4;;1;X21Y26/E130;X21Y26/E130/Q4;1;X21Y26/A6;X21Y26/A6/E130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:97.10-97.12",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7402 ] ,
          "attributes": {
            "ROUTING": "X19Y25/D2;X19Y25/D2/W202;1;X22Y25/F7;;1;X22Y25/W100;X22Y25/W100/F7;1;X21Y25/W200;X21Y25/W200/W101;1;X19Y25/D5;X19Y25/D5/W202;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.step[0]": {
          "hide_name": 0,
          "bits": [ 7398 ] ,
          "attributes": {
            "ROUTING": "X22Y25/S240;X22Y25/S240/E101;1;X22Y25/B1;X22Y25/B1/S240;1;X22Y25/C6;X22Y25/C6/E121;1;X21Y25/EW20;X21Y25/EW20/Q5;1;X22Y25/C7;X22Y25/C7/E121;1;X21Y25/Q5;;1;X21Y25/E100;X21Y25/E100/Q5;1;X21Y25/A4;X21Y25/A4/E100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.10-44.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[4]": {
          "hide_name": 0,
          "bits": [ 7397 ] ,
          "attributes": {
            "ROUTING": "X22Y25/E130;X22Y25/E130/Q5;1;X23Y25/S830;X23Y25/S830/E131;1;X23Y24/E250;X23Y24/E250/N838;1;X24Y24/N250;X24Y24/N250/E251;1;X24Y23/B4;X24Y23/B4/N251;1;X22Y25/B7;X22Y25/B7/X08;1;X22Y25/X08;X22Y25/X08/Q5;1;X22Y25/B5;X22Y25/B5/X08;1;X22Y25/Q5;;1;X22Y25/N250;X22Y25/N250/Q5;1;X22Y25/B6;X22Y25/B6/N250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.10-44.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[5]": {
          "hide_name": 0,
          "bits": [ 7396 ] ,
          "attributes": {
            "ROUTING": "X23Y25/S240;X23Y25/S240/Q4;1;X23Y25/B0;X23Y25/B0/S240;1;X22Y25/A7;X22Y25/A7/W131;1;X23Y25/E130;X23Y25/E130/Q4;1;X24Y25/N270;X24Y25/N270/E131;1;X24Y23/B5;X24Y23/B5/N272;1;X23Y25/Q4;;1;X23Y25/W130;X23Y25/W130/Q4;1;X22Y25/A6;X22Y25/A6/W131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.10-44.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7394 ] ,
          "attributes": {
            "ROUTING": "X21Y25/S820;X21Y25/S820/W121;1;X21Y24/N270;X21Y24/N270/N828;1;X21Y24/D6;X21Y24/D6/N270;1;X22Y25/W260;X22Y25/W260/F6;1;X20Y25/W260;X20Y25/W260/W262;1;X19Y25/N260;X19Y25/N260/W261;1;X19Y24/D7;X19Y24/D7/N261;1;X22Y25/F6;;1;X22Y25/EW20;X22Y25/EW20/F6;1;X21Y25/D6;X21Y25/D6/W121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 7392 ] ,
          "attributes": {
            "ROUTING": "X19Y25/X06;X19Y25/X06/W231;1;X19Y25/C5;X19Y25/C5/X06;1;X22Y25/E220;X22Y25/E220/Q2;1;X24Y25/N220;X24Y25/N220/E222;1;X24Y23/X05;X24Y23/X05/N222;1;X24Y23/B1;X24Y23/B1/X05;1;X21Y25/X05;X21Y25/X05/W221;1;X21Y25/C6;X21Y25/C6/X05;1;X20Y24/W260;X20Y24/W260/W262;1;X19Y24/C7;X19Y24/C7/W261;1;X22Y25/W220;X22Y25/W220/Q2;1;X20Y25/W230;X20Y25/W230/W222;1;X19Y25/N230;X19Y25/N230/W231;1;X19Y25/C2;X19Y25/C2/N230;1;X22Y25/SN20;X22Y25/SN20/Q2;1;X22Y24/W260;X22Y24/W260/N121;1;X21Y24/C6;X21Y24/C6/W261;1;X22Y25/Q2;;1;X22Y25/S130;X22Y25/S130/Q2;1;X22Y25/B2;X22Y25/B2/S130;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.10-44.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 7389 ] ,
          "attributes": {
            "ROUTING": "X22Y25/B3;X22Y25/B3/Q3;1;X23Y25/N250;X23Y25/N250/E111;1;X23Y23/E250;X23Y23/E250/N252;1;X24Y23/S250;X24Y23/S250/E251;1;X24Y23/B2;X24Y23/B2/S250;1;X19Y24/B7;X19Y24/B7/N251;1;X21Y25/W250;X21Y25/W250/W111;1;X19Y25/B2;X19Y25/B2/W212;1;X19Y25/N250;X19Y25/N250/W252;1;X21Y25/N250;X21Y25/N250/W111;1;X21Y24/B6;X21Y24/B6/N251;1;X21Y25/W210;X21Y25/W210/W111;1;X19Y25/B5;X19Y25/B5/W212;1;X22Y25/Q3;;1;X22Y25/EW10;X22Y25/EW10/Q3;1;X21Y25/B6;X21Y25/B6/W111;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.10-44.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 7386 ] ,
          "attributes": {
            "ROUTING": "X19Y25/N270;X19Y25/N270/W272;1;X19Y24/X06;X19Y24/X06/N271;1;X19Y24/A7;X19Y24/A7/X06;1;X21Y25/W270;X21Y25/W270/W131;1;X19Y25/A5;X19Y25/A5/W272;1;X21Y25/N230;X21Y25/N230/W131;1;X21Y24/A6;X21Y24/A6/N231;1;X22Y25/N130;X22Y25/N130/Q4;1;X22Y24/E230;X22Y24/E230/N131;1;X24Y24/N230;X24Y24/N230/E232;1;X24Y23/B3;X24Y23/B3/N231;1;X21Y25/A6;X21Y25/A6/W131;1;X22Y25/W130;X22Y25/W130/Q4;1;X21Y25/W230;X21Y25/W230/W131;1;X19Y25/X02;X19Y25/X02/W232;1;X19Y25/A2;X19Y25/A2/X02;1;X22Y25/Q4;;1;X22Y25/X03;X22Y25/X03/Q4;1;X22Y25/B4;X22Y25/B4/X03;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.10-44.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7383 ] ,
          "attributes": {
            "ROUTING": "X20Y25/F6;;1;X20Y25/EW20;X20Y25/EW20/F6;1;X21Y25/N260;X21Y25/N260/E121;1;X21Y23/X05;X21Y23/X05/N262;1;X21Y23/LSR2;X21Y23/LSR2/X05;1"
          }
        },
        "cpu0.a_out": {
          "hide_name": 0,
          "bits": [ 7381 ] ,
          "attributes": {
            "ROUTING": "X18Y26/A4;X18Y26/A4/X06;1;X19Y25/A4;X19Y25/A4/S211;1;X18Y26/X06;X18Y26/X06/S251;1;X18Y26/A6;X18Y26/A6/X06;1;X22Y22/CE0;X22Y22/CE0/E211;1;X18Y25/S250;X18Y25/S250/W251;1;X17Y25/X06;X17Y25/X06/W212;1;X17Y25/A7;X17Y25/A7/X06;1;X19Y25/W210;X19Y25/W210/S211;1;X17Y25/W240;X17Y25/W240/W212;1;X15Y25/X07;X15Y25/X07/W242;1;X15Y25/CE1;X15Y25/CE1/X07;1;X20Y24/S210;X20Y24/S210/W211;1;X20Y26/A4;X20Y26/A4/S212;1;X21Y24/S250;X21Y24/S250/S111;1;X21Y26/E250;X21Y26/E250/S252;1;X22Y26/X08;X22Y26/X08/E251;1;X22Y26/CE0;X22Y26/CE0/X08;1;X17Y25/N250;X17Y25/N250/W252;1;X17Y24/W250;X17Y24/W250/N251;1;X16Y24/X08;X16Y24/X08/W251;1;X16Y24/CE0;X16Y24/CE0/X08;1;X21Y24/W210;X21Y24/W210/S111;1;X19Y24/S210;X19Y24/S210/W212;1;X19Y26/W210;X19Y26/W210/S212;1;X17Y26/X06;X17Y26/X06/W212;1;X17Y26/A6;X17Y26/A6/X06;1;X21Y23/SN10;X21Y23/SN10/Q5;1;X21Y22/E210;X21Y22/E210/N111;1;X22Y22/CE2;X22Y22/CE2/E211;1;X19Y25/S200;X19Y25/S200/S252;1;X19Y26/W200;X19Y26/W200/S201;1;X19Y26/A6;X19Y26/A6/W200;1;X19Y25/W250;X19Y25/W250/S252;1;X18Y25/X08;X18Y25/X08/W251;1;X18Y25/CE0;X18Y25/CE0/X08;1;X21Y23/Q5;;1;X21Y23/W250;X21Y23/W250/Q5;1;X19Y23/S250;X19Y23/S250/W252;1;X19Y25/S250;X19Y25/S250/S252;1;X19Y26/A1;X19Y26/A1/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 output_in"
          }
        },
        "cpu0.a_out_DFFNR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 7379 ] ,
          "attributes": {
            "ROUTING": "X21Y24/N130;X21Y24/N130/F6;1;X21Y23/D5;X21Y23/D5/N131;1;X21Y23/XD5;X21Y23/XD5/D5;1;X21Y24/F6;;1;X21Y24/W260;X21Y24/W260/F6;1;X19Y24/X07;X19Y24/X07/W262;1;X19Y24/B6;X19Y24/B6/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_1_F[1]": {
          "hide_name": 0,
          "bits": [ 7377 ] ,
          "attributes": {
            "ROUTING": "X19Y25/B7;X19Y25/B7/S271;1;X15Y23/LSR2;X15Y23/LSR2/N271;1;X19Y24/W820;X19Y24/W820/F7;1;X15Y24/N270;X15Y24/N270/W824;1;X15Y23/LSR0;X15Y23/LSR0/N271;1;X19Y25/W270;X19Y25/W270/S271;1;X18Y25/A2;X18Y25/A2/W271;1;X18Y25/XD2;X18Y25/XD2/A2;1;X19Y25/LSR0;X19Y25/LSR0/S271;1;X19Y24/F7;;1;X19Y24/S270;X19Y24/S270/F7;1;X19Y25/LSR2;X19Y25/LSR2/S271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_1_F[0]": {
          "hide_name": 0,
          "bits": [ 7376 ] ,
          "attributes": {
            "ROUTING": "X19Y25/XD5;X19Y25/XD5/F5;1;X19Y25/A7;X19Y25/A7/F5;1;X19Y25/F5;;1;X19Y25/X04;X19Y25/X04/F5;1;X19Y25/C0;X19Y25/C0/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 7372 ] ,
          "attributes": {
            "ROUTING": "X20Y25/S260;X20Y25/S260/W261;1;X20Y26/C3;X20Y26/C3/S261;1;X20Y26/XD3;X20Y26/XD3/C3;1;X19Y26/D2;X19Y26/D2/X03;1;X21Y25/F6;;1;X21Y25/W260;X21Y25/W260/F6;1;X19Y25/S260;X19Y25/S260/W262;1;X19Y26/X03;X19Y26/X03/S261;1;X19Y26/D3;X19Y26/D3/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[2]": {
          "hide_name": 0,
          "bits": [ 7371 ] ,
          "attributes": {
            "ROUTING": "X19Y26/C3;X19Y26/C3/W241;1;X20Y26/W240;X20Y26/W240/W101;1;X19Y26/C2;X19Y26/C2/W241;1;X20Y25/C7;X20Y25/C7/N201;1;X20Y26/N200;X20Y26/N200/W101;1;X20Y25/C6;X20Y25/C6/N201;1;X21Y26/F6;;1;X21Y26/W100;X21Y26/W100/F6;1;X20Y26/C7;X20Y26/C7/W101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 7368 ] ,
          "attributes": {
            "ROUTING": "X20Y25/B7;X20Y25/B7/E232;1;X19Y26/B2;X19Y26/B2/X01;1;X19Y26/E210;X19Y26/E210/E202;1;X20Y26/B7;X20Y26/B7/E211;1;X15Y25/EW20;X15Y25/EW20/Q4;1;X16Y25/E220;X16Y25/E220/E121;1;X18Y25/E230;X18Y25/E230/E222;1;X20Y25/B6;X20Y25/B6/E232;1;X15Y25/Q4;;1;X15Y25/SN10;X15Y25/SN10/Q4;1;X15Y26/E250;X15Y26/E250/S111;1;X17Y26/E200;X17Y26/E200/E252;1;X19Y26/X01;X19Y26/X01/E202;1;X19Y26/B3;X19Y26/B3/X01;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:97.10-97.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 7365 ] ,
          "attributes": {
            "ROUTING": "X20Y25/A6;X20Y25/A6/X03;1;X20Y26/A7;X20Y26/A7/E272;1;X18Y25/E240;X18Y25/E240/Q4;1;X20Y25/X03;X20Y25/X03/E242;1;X20Y25/A7;X20Y25/A7/X03;1;X19Y26/A3;X19Y26/A3/E271;1;X18Y25/Q4;;1;X18Y25/S130;X18Y25/S130/Q4;1;X18Y26/E270;X18Y26/E270/S131;1;X19Y26/A2;X19Y26/A2/E271;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:97.10-97.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F[4]": {
          "hide_name": 0,
          "bits": [ 7362 ] ,
          "attributes": {
            "ROUTING": "X19Y26/W800;X19Y26/W800/S101;1;X15Y26/N200;X15Y26/N200/W804;1;X15Y26/A1;X15Y26/A1/N200;1;X15Y26/XD1;X15Y26/XD1/A1;1;X19Y25/S220;X19Y25/S220/F2;1;X19Y26/X07;X19Y26/X07/S221;1;X19Y26/SEL2;X19Y26/SEL2/X07;1;X19Y25/F2;;1;X19Y25/S100;X19Y25/S100/F2;1;X19Y25/B0;X19Y25/B0/S100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7360 ] ,
          "attributes": {
            "ROUTING": "X19Y26/F3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7359 ] ,
          "attributes": {
            "ROUTING": "X19Y26/F2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[3]": {
          "hide_name": 0,
          "bits": [ 7356 ] ,
          "attributes": {
            "ROUTING": "X20Y26/X04;X20Y26/X04/E271;1;X20Y26/D7;X20Y26/D7/X04;1;X19Y25/S270;X19Y25/S270/F7;1;X19Y26/E270;X19Y26/E270/S271;1;X20Y26/LSR2;X20Y26/LSR2/E271;1;X19Y25/F7;;1;X19Y25/E100;X19Y25/E100/F7;1;X20Y25/D6;X20Y25/D6/E101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in": {
          "hide_name": 0,
          "bits": [ 7355 ] ,
          "attributes": {
            "ROUTING": "X20Y26/N830;X20Y26/N830/Q5;1;X20Y18/S250;X20Y18/S250/N838;1;X20Y20/S250;X20Y20/S250/S252;1;X20Y21/X06;X20Y21/X06/S251;1;X20Y21/CE0;X20Y21/CE0/X06;1;X19Y23/W800;X19Y23/W800/N808;1;X15Y23/S230;X15Y23/S230/W804;1;X15Y24/E230;X15Y24/E230/S231;1;X16Y24/X06;X16Y24/X06/E231;1;X16Y24/CE1;X16Y24/CE1/X06;1;X15Y26/X07;X15Y26/X07/W242;1;X15Y26/CE1;X15Y26/CE1/X07;1;X19Y26/W240;X19Y26/W240/W101;1;X17Y26/W240;X17Y26/W240/W242;1;X16Y26/X07;X16Y26/X07/W241;1;X16Y26/CE1;X16Y26/CE1/X07;1;X20Y26/Q5;;1;X20Y26/W100;X20Y26/W100/Q5;1;X19Y26/S800;X19Y26/S800/W101;1;X19Y23/N200;X19Y23/N200/N808;1;X19Y21/X05;X19Y21/X05/N202;1;X19Y21/CE1;X19Y21/CE1/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:17.5-17.9",
            "hdlname": "cpu0 a_in"
          }
        },
        "cpu0.a_in_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7354 ] ,
          "attributes": {
            "ROUTING": "X19Y26/OF2;;1;X19Y26/E220;X19Y26/E220/OF2;1;X20Y26/D5;X20Y26/D5/E221;1;X20Y26/XD5;X20Y26/XD5/D5;1"
          }
        },
        "cpu0.cpu_clk": {
          "hide_name": 0,
          "bits": [ 7353 ] ,
          "attributes": {
            "ROUTING": "X21Y23/CLK2;X21Y23/CLK2/S242;1;X19Y26/E250;X19Y26/E250/S252;1;X21Y26/X04;X21Y26/X04/E252;1;X21Y26/CLK2;X21Y26/CLK2/X04;1;X21Y25/CLK2;X21Y25/CLK2/S242;1;X16Y26/CLK1;X16Y26/CLK1/X03;1;X15Y25/CLK0;X15Y25/CLK0/X04;1;X15Y25/X04;X15Y25/X04/W252;1;X15Y25/CLK2;X15Y25/CLK2/X04;1;X16Y26/CLK0;X16Y26/CLK0/X03;1;X19Y22/E250;X19Y22/E250/S111;1;X21Y22/E200;X21Y22/E200/E252;1;X22Y22/X01;X22Y22/X01/E201;1;X22Y22/CLK2;X22Y22/CLK2/X01;1;X21Y22/E240;X21Y22/E240/S241;1;X22Y22/CLK0;X22Y22/CLK0/E241;1;X16Y24/S200;X16Y24/S200/W201;1;X16Y26/X03;X16Y26/X03/S202;1;X16Y26/CLK2;X16Y26/CLK2/X03;1;X20Y21/S240;X20Y21/S240/E241;1;X20Y23/S240;X20Y23/S240/S242;1;X20Y25/S240;X20Y25/S240/S242;1;X20Y26/CLK0;X20Y26/CLK0/S241;1;X17Y26/CLK1;X17Y26/CLK1/X04;1;X19Y21/X03;X19Y21/X03/Q4;1;X19Y21/CLK1;X19Y21/CLK1/X03;1;X16Y25/CLK1;X16Y25/CLK1/X04;1;X16Y24/CLK2;X16Y24/CLK2/X01;1;X22Y25/CLK2;X22Y25/CLK2/X01;1;X21Y21/S240;X21Y21/S240/E242;1;X21Y23/S240;X21Y23/S240/S242;1;X21Y25/S240;X21Y25/S240/S242;1;X21Y26/CLK0;X21Y26/CLK0/S241;1;X17Y26/CLK0;X17Y26/CLK0/X04;1;X17Y26/CLK2;X17Y26/CLK2/X04;1;X14Y26/X01;X14Y26/X01/S201;1;X14Y26/CLK0;X14Y26/CLK0/X01;1;X20Y21/CLK1;X20Y21/CLK1/E241;1;X19Y25/CLK2;X19Y25/CLK2/X01;1;X22Y25/X01;X22Y25/X01/E201;1;X22Y25/CLK1;X22Y25/CLK1/X01;1;X17Y25/CLK1;X17Y25/CLK1/X04;1;X19Y26/W250;X19Y26/W250/S252;1;X18Y26/X04;X18Y26/X04/W251;1;X18Y26/CLK1;X18Y26/CLK1/X04;1;X19Y24/S250;X19Y24/S250/S252;1;X19Y26/X02;X19Y26/X02/S252;1;X19Y26/CLK2;X19Y26/CLK2/X02;1;X15Y26/CLK0;X15Y26/CLK0/X04;1;X19Y21/E240;X19Y21/E240/Q4;1;X20Y21/CLK0;X20Y21/CLK0/E241;1;X18Y26/X02;X18Y26/X02/S252;1;X18Y26/CLK0;X18Y26/CLK0/X02;1;X16Y24/CLK1;X16Y24/CLK1/X01;1;X21Y26/E200;X21Y26/E200/E202;1;X22Y26/X01;X22Y26/X01/E201;1;X22Y26/CLK0;X22Y26/CLK0/X01;1;X16Y25/X04;X16Y25/X04/W251;1;X16Y25/CLK2;X16Y25/CLK2/X04;1;X18Y25/CLK0;X18Y25/CLK0/X01;1;X17Y25/W250;X17Y25/W250/S251;1;X15Y25/S250;X15Y25/S250/W252;1;X15Y26/X04;X15Y26/X04/S251;1;X15Y26/CLK2;X15Y26/CLK2/X04;1;X17Y25/CLK0;X17Y25/CLK0/X04;1;X14Y24/CLK0;X14Y24/CLK0/X02;1;X18Y25/X01;X18Y25/X01/W201;1;X18Y25/CLK2;X18Y25/CLK2/X01;1;X19Y25/E200;X19Y25/E200/S201;1;X21Y25/E200;X21Y25/E200/E202;1;X23Y25/X01;X23Y25/X01/E202;1;X23Y25/CLK2;X23Y25/CLK2/X01;1;X15Y24/CLK1;X15Y24/CLK1/X01;1;X17Y25/X04;X17Y25/X04/S251;1;X17Y25/CLK2;X17Y25/CLK2/X04;1;X14Y25/S200;X14Y25/S200/W201;1;X19Y23/W250;X19Y23/W250/S251;1;X17Y23/W250;X17Y23/W250/W252;1;X15Y23/X04;X15Y23/X04/W252;1;X15Y23/CLK2;X15Y23/CLK2/X04;1;X17Y24/S250;X17Y24/S250/W252;1;X15Y23/CLK0;X15Y23/CLK0/X04;1;X17Y26/X04;X17Y26/X04/S252;1;X15Y24/X01;X15Y24/X01/W202;1;X15Y24/CLK2;X15Y24/CLK2/X01;1;X19Y25/X01;X19Y25/X01/S201;1;X19Y25/CLK0;X19Y25/CLK0/X01;1;X19Y25/W200;X19Y25/W200/S201;1;X17Y25/W200;X17Y25/W200/W202;1;X15Y25/W200;X15Y25/W200/W202;1;X14Y25/X01;X14Y25/X01/W201;1;X14Y25/CLK0;X14Y25/CLK0/X01;1;X16Y24/X01;X16Y24/X01/W201;1;X16Y24/CLK0;X16Y24/CLK0/X01;1;X20Y26/CLK1;X20Y26/CLK1/X01;1;X21Y26/X01;X21Y26/X01/E202;1;X21Y26/CLK1;X21Y26/CLK1/X01;1;X14Y24/S210;X14Y24/S210/W211;1;X14Y26/X02;X14Y26/X02/S212;1;X14Y26/CLK1;X14Y26/CLK1/X02;1;X15Y25/X01;X15Y25/X01/W202;1;X15Y25/CLK1;X15Y25/CLK1/X01;1;X15Y26/CLK1;X15Y26/CLK1/X04;1;X19Y24/S200;X19Y24/S200/S252;1;X19Y26/E200;X19Y26/E200/S202;1;X20Y26/X01;X20Y26/X01/E201;1;X20Y26/CLK2;X20Y26/CLK2/X01;1;X18Y24/S250;X18Y24/S250/W251;1;X18Y25/X04;X18Y25/X04/S251;1;X18Y25/CLK1;X18Y25/CLK1/X04;1;X19Y21/Q4;;1;X19Y21/SN10;X19Y21/SN10/Q4;1;X19Y22/S250;X19Y22/S250/S111;1;X19Y24/W250;X19Y24/W250/S252;1;X17Y24/W200;X17Y24/W200/W252;1;X15Y24/W210;X15Y24/W210/W202;1;X14Y24/X02;X14Y24/X02/W211;1;X14Y24/CLK1;X14Y24/CLK1/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.5-30.12",
            "hdlname": "cpu0 cpu_clk"
          }
        },
        "bus_viewer_out[0]": {
          "hide_name": 0,
          "bits": [ 7351 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[0]": {
          "hide_name": 0,
          "bits": [ 7350 ] ,
          "attributes": {
            "ROUTING": "X22Y26/Q4;;1;X22Y26/SN10;X22Y26/SN10/Q4;1;X22Y27/S250;X22Y27/S250/S111;1;X22Y28/A0;X22Y28/A0/S251;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[1]": {
          "hide_name": 0,
          "bits": [ 7347 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[1]": {
          "hide_name": 0,
          "bits": [ 7346 ] ,
          "attributes": {
            "ROUTING": "X13Y26/Q5;;1;X13Y26/SN20;X13Y26/SN20/Q5;1;X13Y27/S220;X13Y27/S220/S121;1;X13Y28/W220;X13Y28/W220/S221;1;X12Y28/D1;X12Y28/D1/W221;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[2]": {
          "hide_name": 0,
          "bits": [ 7343 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[2]": {
          "hide_name": 0,
          "bits": [ 7342 ] ,
          "attributes": {
            "ROUTING": "X13Y26/Q3;;1;X13Y26/S230;X13Y26/S230/Q3;1;X13Y28/W230;X13Y28/W230/S232;1;X12Y28/X02;X12Y28/X02/W231;1;X12Y28/A0;X12Y28/A0/X02;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[3]": {
          "hide_name": 0,
          "bits": [ 7339 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[3]": {
          "hide_name": 0,
          "bits": [ 7338 ] ,
          "attributes": {
            "ROUTING": "X14Y26/Q5;;1;X14Y26/SN20;X14Y26/SN20/Q5;1;X14Y27/S260;X14Y27/S260/S121;1;X14Y28/W260;X14Y28/W260/S261;1;X12Y28/W270;X12Y28/W270/W262;1;X10Y28/A0;X10Y28/A0/W272;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[4]": {
          "hide_name": 0,
          "bits": [ 7335 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[4]": {
          "hide_name": 0,
          "bits": [ 7334 ] ,
          "attributes": {
            "ROUTING": "X13Y26/Q0;;1;X13Y26/W800;X13Y26/W800/Q0;1;X5Y26/E200;X5Y26/E200/W808;1;X7Y26/S200;X7Y26/S200/E202;1;X7Y28/D1;X7Y28/D1/S202;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[5]": {
          "hide_name": 0,
          "bits": [ 7331 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[5]": {
          "hide_name": 0,
          "bits": [ 7330 ] ,
          "attributes": {
            "ROUTING": "X14Y26/Q4;;1;X14Y26/W820;X14Y26/W820/Q4;1;X6Y26/S240;X6Y26/S240/W828;1;X6Y28/E240;X6Y28/E240/S242;1;X7Y28/X03;X7Y28/X03/E241;1;X7Y28/A0;X7Y28/A0/X03;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[6]": {
          "hide_name": 0,
          "bits": [ 7327 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[6]": {
          "hide_name": 0,
          "bits": [ 7326 ] ,
          "attributes": {
            "ROUTING": "X26Y26/Q4;;1;X26Y26/E100;X26Y26/E100/Q4;1;X27Y26/S200;X27Y26/S200/E101;1;X27Y28/E200;X27Y28/E200/S202;1;X29Y28/E200;X29Y28/E200/E202;1;X31Y28/E200;X31Y28/E200/E202;1;X32Y28/X01;X32Y28/X01/E201;1;X32Y28/A0;X32Y28/A0/X01;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[7]": {
          "hide_name": 0,
          "bits": [ 7322 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[7]": {
          "hide_name": 0,
          "bits": [ 7321 ] ,
          "attributes": {
            "ROUTING": "X22Y26/Q3;;1;X22Y26/S230;X22Y26/S230/Q3;1;X22Y28/E230;X22Y28/E230/S232;1;X24Y28/E260;X24Y28/E260/E232;1;X26Y28/E260;X26Y28/E260/E262;1;X28Y28/E270;X28Y28/E270/E262;1;X28Y28/D1;X28Y28/D1/E270;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        }
      }
    }
  }
}
