// Seed: 4115669278
module module_0 (
    id_1
);
  input wire id_1;
  supply1 id_2 = id_2, id_3 = 1 - -1 ? id_3 : 1, id_4 = id_3;
  module_2 modCall_1 ();
  logic id_5;
  ;
  assign id_3 = 1 >>> 1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd43
) (
    output wor  id_0,
    input  wand _id_1
);
  wire id_3[1 : id_1], id_4;
  logic id_5;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_3 = 0;
  always id_4 -= id_4;
endmodule
module module_2;
  always_latch begin : LABEL_0
    return 1 & 1'h0;
  end
endmodule
