{"design__instance__count": 174, "design__instance__area": 1401.34, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00018083531176671386, "power__switching__total": 3.88303269573953e-05, "power__leakage__total": 1.864431498077579e-09, "power__total": 0.0002196675050072372, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2527879921382885, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2527879921382885, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3638477400132938, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.65203111422319, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.363848, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.652031, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25419952973171794, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25419952973171794, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9761975948349759, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.4458592510279833, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.976198, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.445859, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25234065551343987, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25234065551343987, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1374811137180382, "timing__setup__ws__corner:nom_ff_n40C_1v95": 7.079468767149477, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.137481, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.791971, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.25194108623557665, "clock__skew__worst_setup": 0.25194108623557665, "timing__hold__ws": 0.13438567305996016, "timing__setup__ws": 3.3968069318774905, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.134386, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 3.396807, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 60.23 70.95", "design__core__bbox": "5.52 10.88 54.28 59.84", "design__instance__count__total": 352, "design__instance__count__welltap": 30, "design__instance__count__diode": 0, "design__instance__count__fill": 64, "design__instance__count__decap": 114, "design__instance__count__buffer": 46, "design__instance__count__inverter": 7, "design__instance__count__memory_cell": 0, "design__instance__count__clock_gate": 0, "design__io": 8, "design__die__area": 4273.32, "design__core__area": 2387.29, "design__instance__count__stdcell": 174, "design__instance__area__stdcell": 1401.34, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.587002, "design__instance__utilization__stdcell": 0.587002, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 6, "design__io__hpwl": 165099, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 1589.17, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 21, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 144, "route__net__special": 2, "route__drc_errors__iter:1": 14, "route__wirelength__iter:1": 1721, "route__drc_errors__iter:2": 2, "route__wirelength__iter:2": 1701, "route__drc_errors__iter:3": 2, "route__wirelength__iter:3": 1686, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 1687, "route__drc_errors": 0, "route__wirelength": 1687, "route__vias": 813, "route__vias__singlecut": 813, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 120.26, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__percent__corner:nom_tt_025C_1v80": 0.68, "timing__unannotated_net_filtered__percent__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__percent__corner:nom_ss_100C_1v60": 0.68, "timing__unannotated_net_filtered__percent__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__percent__corner:nom_ff_n40C_1v95": 0.68, "timing__unannotated_net_filtered__percent__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2523561986362242, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2523561986362242, "timing__hold__ws__corner:min_tt_025C_1v80": 0.35863707463330163, "timing__setup__ws__corner:min_tt_025C_1v80": 6.678326081171294, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.358637, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.678326, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__percent__corner:min_tt_025C_1v80": 0.68, "timing__unannotated_net_filtered__percent__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25363525886349353, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25363525886349353, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9697982691400512, "timing__setup__ws__corner:min_ss_100C_1v60": 3.4843657834139115, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.969798, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.484366, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__percent__corner:min_ss_100C_1v60": 0.68, "timing__unannotated_net_filtered__percent__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25194108623557665, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25194108623557665, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.13438567305996016, "timing__setup__ws__corner:min_ff_n40C_1v95": 7.085054521388947, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.134386, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.804829, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__percent__corner:min_ff_n40C_1v95": 0.68, "timing__unannotated_net_filtered__percent__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2537421733437887, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2537421733437887, "timing__hold__ws__corner:max_tt_025C_1v80": 0.368724394786881, "timing__setup__ws__corner:max_tt_025C_1v80": 6.6235538928361635, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.368724, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.623554, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__percent__corner:max_tt_025C_1v80": 0.68, "timing__unannotated_net_filtered__percent__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2553533845538441, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2553533845538441, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9851848504734935, "timing__setup__ws__corner:max_ss_100C_1v60": 3.3968069318774905, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.985185, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.396807, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__percent__corner:max_ss_100C_1v60": 0.68, "timing__unannotated_net_filtered__percent__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2532247816441049, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2532247816441049, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1409102874267572, "timing__setup__ws__corner:max_ff_n40C_1v95": 7.07233935877291, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.14091, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.777805, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__percent__corner:max_ff_n40C_1v95": 0.68, "timing__unannotated_net_filtered__percent__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7998, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79995, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000195816, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000157673, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 4.6614e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000157673, "ir__voltage__worst": 1.8, "ir__drop__avg": 5.27e-05, "ir__drop__worst": 0.000196, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}