# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ComputerSystem_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/DigitalExp/computersystem/project {E:/DigitalExp/computersystem/project/ps2_keyboard.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:30 on Nov 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/DigitalExp/computersystem/project" E:/DigitalExp/computersystem/project/ps2_keyboard.v 
# -- Compiling module ps2_keyboard
# 
# Top level modules:
# 	ps2_keyboard
# End time: 23:47:30 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/DigitalExp/computersystem/project {E:/DigitalExp/computersystem/project/keyboardHandler.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:30 on Nov 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/DigitalExp/computersystem/project" E:/DigitalExp/computersystem/project/keyboardHandler.v 
# -- Compiling module keyboardHandler
# 
# Top level modules:
# 	keyboardHandler
# End time: 23:47:30 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/DigitalExp/computersystem/project {E:/DigitalExp/computersystem/project/lookupTable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:30 on Nov 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/DigitalExp/computersystem/project" E:/DigitalExp/computersystem/project/lookupTable.v 
# -- Compiling module lookupTable
# 
# Top level modules:
# 	lookupTable
# End time: 23:47:31 on Nov 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/DigitalExp/computersystem/project/simulation/modelsim {E:/DigitalExp/computersystem/project/simulation/modelsim/keyboardHandler.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:31 on Nov 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/DigitalExp/computersystem/project/simulation/modelsim" E:/DigitalExp/computersystem/project/simulation/modelsim/keyboardHandler.vt 
# -- Compiling module ps2_keyboard_model
# -- Compiling module keyboardHandler_vlg_tst
# 
# Top level modules:
# 	keyboardHandler_vlg_tst
# End time: 23:47:31 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  keyboardHandler_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" keyboardHandler_vlg_tst 
# Start time: 23:47:31 on Nov 27,2020
# Loading work.keyboardHandler_vlg_tst
# Loading work.ps2_keyboard_model
# Loading work.ps2_keyboard
# Loading work.keyboardHandler
# Loading work.lookupTable
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) E:/DigitalExp/computersystem/project/keyboardHandler.v(68): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardHandler_vlg_tst/i1/inputer File: E:/DigitalExp/computersystem/project/ps2_keyboard.v
# ** Warning: (vsim-3722) E:/DigitalExp/computersystem/project/keyboardHandler.v(68): [TFMPC] - Missing connection for port 'overflow'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./init_files/scancode.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /keyboardHandler_vlg_tst/i1/LUT/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./init_files/scancode.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./init_files/scancode.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /keyboardHandler_vlg_tst/i1/LUT/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : E:/DigitalExp/computersystem/project/simulation/modelsim/keyboardHandler.vt(144)
#    Time: 5580 ns  Iteration: 0  Instance: /keyboardHandler_vlg_tst
# Break in Module keyboardHandler_vlg_tst at E:/DigitalExp/computersystem/project/simulation/modelsim/keyboardHandler.vt line 144
# End time: 23:50:27 on Nov 27,2020, Elapsed time: 0:02:56
# Errors: 0, Warnings: 4
