ModuleName LEA_EncryptKeyScheduling
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 32 ,Y1: 104 ,X2: 72 ,Y2: 104
End
Branches
End
Wire Name: b1
LV: 127
RV: 0
Width: 128
Edges
Edge X1: 328 ,Y1: 32 ,X2: 936 ,Y2: 32
End
Branches
Branch Left: 384 ,Top: 32
BranchStrList
[127:96]
End
Branch Left: 480 ,Top: 32
BranchStrList
[95:64]
End
Branch Left: 600 ,Top: 32
BranchStrList
[63:32]
End
Branch Left: 696 ,Top: 32
BranchStrList
[31:0]
End
End
Wire Name: b3
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 480 ,Y1: 32 ,X2: 480 ,Y2: 80
End
Branches
End
Wire Name: b4
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 600 ,Y1: 32 ,X2: 600 ,Y2: 80
End
Branches
End
Wire Name: b5
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 696 ,Y1: 32 ,X2: 696 ,Y2: 80
End
Branches
End
Wire Name: b7
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 256 ,Y1: 120 ,X2: 1104 ,Y2: 120
End
Branches
End
Wire Name: b8
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 256 ,Y1: 136 ,X2: 1048 ,Y2: 136
End
Branches
End
Wire Name: b9
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 256 ,Y1: 152 ,X2: 1104 ,Y2: 152
End
Branches
End
Wire Name: b10
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 384 ,Y1: 32 ,X2: 384 ,Y2: 176
End
Branches
End
Wire Name: b11
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 256 ,Y1: 104 ,X2: 320 ,Y2: 104
Edge X1: 320 ,Y1: 104 ,X2: 1040 ,Y2: 104
Edge X1: 320 ,Y1: 104 ,X2: 320 ,Y2: 176
End
Branches
End
End
Ports
Port Left: 328 Top: 32 ,Orientation: 0
Portname: InputKey ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
127
,Width:
128
,RV:
0
Port Left: 32 Top: 104 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 96 Top: 96
Name: s0
LibraryName: (NoLibraryName)
IpName: LEA_KeyConstant
SymbolParameters
End
Symbol Left: 304 Top: 200
Name: s1
LibraryName: (NoLibraryName)
IpName: LEA_BlockAddition
SymbolParameters
End
End
Texts
End
Links
End
