INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:48:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 buffer26/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            buffer27/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 1.789ns (21.567%)  route 6.506ns (78.433%))
  Logic Levels:           23  (CARRY4=8 LUT3=4 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1614, unset)         0.508     0.508    buffer26/clk
                         FDRE                                         r  buffer26/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer26/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer27/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 f  buffer27/control/Memory[0][2]_i_1/O
                         net (fo=3, unplaced)         0.395     1.671    cmpi1/buffer27_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.714 r  cmpi1/x_loadEn_INST_0_i_49/O
                         net (fo=1, unplaced)         0.459     2.173    cmpi1/x_loadEn_INST_0_i_49_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.418 r  cmpi1/x_loadEn_INST_0_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.425    cmpi1/x_loadEn_INST_0_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.475 r  cmpi1/x_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.475    cmpi1/x_loadEn_INST_0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.525 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.525    cmpi1/x_loadEn_INST_0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.575 r  cmpi1/x_loadEn_INST_0_i_2/CO[3]
                         net (fo=70, unplaced)        0.679     3.254    buffer38/result[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.297 r  buffer38/n_ready_INST_0_i_2/O
                         net (fo=15, unplaced)        0.297     3.594    fork5/control/generateBlocks[0].regblock/transmitValue_reg_2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.637 f  fork5/control/generateBlocks[0].regblock/transmitValue_i_2__66/O
                         net (fo=2, unplaced)         0.255     3.892    control_merge0/tehb/control/dataReg_reg[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.935 f  control_merge0/tehb/control/dataReg[31]_i_4/O
                         net (fo=108, unplaced)       0.323     4.258    control_merge0/tehb/control/fullReg_reg_0
                         LUT5 (Prop_lut5_I1_O)        0.050     4.308 f  control_merge0/tehb/control/outs[0]_i_2/O
                         net (fo=3, unplaced)         0.395     4.703    cmpi0/buffer10_outs[0]
                         LUT4 (Prop_lut4_I1_O)        0.049     4.752 r  cmpi0/memEnd_valid_i_36/O
                         net (fo=1, unplaced)         0.000     4.752    cmpi0/memEnd_valid_i_36_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     5.036 r  cmpi0/memEnd_valid_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.007     5.043    cmpi0/memEnd_valid_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.093 r  cmpi0/memEnd_valid_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     5.093    cmpi0/memEnd_valid_reg_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.143 r  cmpi0/memEnd_valid_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.143    cmpi0/memEnd_valid_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.193 f  cmpi0/memEnd_valid_reg_i_2/CO[3]
                         net (fo=58, unplaced)        0.674     5.867    init0/control/result[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     5.910 f  init0/control/transmitValue_i_2__81/O
                         net (fo=19, unplaced)        0.303     6.213    init0/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     6.256 f  init0/control/transmitValue_i_3__2/O
                         net (fo=39, unplaced)        0.298     6.554    buffer26/control/p_2_in
                         LUT6 (Prop_lut6_I1_O)        0.043     6.597 f  buffer26/control/Empty_i_2__7/O
                         net (fo=4, unplaced)         0.268     6.865    fork15/control/generateBlocks[4].regblock/transmitValue_reg_2
                         LUT3 (Prop_lut3_I2_O)        0.043     6.908 r  fork15/control/generateBlocks[4].regblock/transmitValue_i_2__26/O
                         net (fo=2, unplaced)         0.345     7.253    fork15/control/generateBlocks[4].regblock/transmitValue_i_2__26_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.296 r  fork15/control/generateBlocks[4].regblock/fullReg_i_9__0/O
                         net (fo=1, unplaced)         0.377     7.673    fork15/control/generateBlocks[4].regblock/fullReg_i_9__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.716 r  fork15/control/generateBlocks[4].regblock/fullReg_i_5__1/O
                         net (fo=1, unplaced)         0.377     8.093    fork15/control/generateBlocks[7].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     8.136 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__4/O
                         net (fo=23, unplaced)        0.307     8.443    fork12/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     8.486 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     8.803    buffer27/E[0]
                         FDRE                                         r  buffer27/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=1614, unset)         0.483    14.183    buffer27/clk
                         FDRE                                         r  buffer27/dataReg_reg[0]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.955    buffer27/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.152    




