13:51:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
13:51:06 INFO  : XSCT server has started successfully.
13:51:06 INFO  : plnx-install-location is set to ''
13:51:06 INFO  : Successfully done setting XSCT server connection channel  
13:51:07 INFO  : Successfully done query RDI_DATADIR 
13:51:07 INFO  : Successfully done setting workspace for the tool. 
13:51:07 INFO  : Registering command handlers for Vitis TCF services
13:53:12 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
17:45:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
17:45:30 INFO  : XSCT server has started successfully.
17:45:30 INFO  : plnx-install-location is set to ''
17:45:30 INFO  : Successfully done setting XSCT server connection channel  
17:45:30 INFO  : Successfully done setting workspace for the tool. 
17:45:32 INFO  : Successfully done query RDI_DATADIR 
17:45:33 INFO  : Registering command handlers for Vitis TCF services
19:14:31 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:14:32 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:14:50 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:14:50 INFO  : No changes in MSS file content so sources will not be generated.
19:15:06 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:15:06 INFO  : No changes in MSS file content so sources will not be generated.
19:15:14 INFO  : (SwPlatform) Successfully done update_mss 
19:15:14 INFO  : No changes in MSS file content so sources will not be generated.
19:19:18 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
20:47:29 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
20:59:09 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:59:27 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:59:27 INFO  : No changes in MSS file content so sources will not be generated.
16:16:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
16:16:13 INFO  : XSCT server has started successfully.
16:16:14 INFO  : Registering command handlers for Vitis TCF services
16:16:19 INFO  : plnx-install-location is set to ''
16:16:19 INFO  : Successfully done setting XSCT server connection channel  
16:16:19 INFO  : Successfully done query RDI_DATADIR 
16:16:19 INFO  : Successfully done setting workspace for the tool. 
16:16:21 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:45:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
17:46:00 INFO  : Registering command handlers for Vitis TCF services
17:46:00 INFO  : XSCT server has started successfully.
17:46:00 INFO  : plnx-install-location is set to ''
17:46:04 INFO  : Successfully done setting XSCT server connection channel  
17:46:04 INFO  : Successfully done query RDI_DATADIR 
17:46:04 INFO  : Successfully done setting workspace for the tool. 
23:01:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
23:01:53 INFO  : XSCT server has started successfully.
23:01:53 INFO  : Successfully done setting XSCT server connection channel  
23:01:53 INFO  : plnx-install-location is set to ''
23:01:53 INFO  : Successfully done setting workspace for the tool. 
23:01:55 INFO  : Successfully done query RDI_DATADIR 
23:01:55 INFO  : Registering command handlers for Vitis TCF services
00:59:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
00:59:13 INFO  : XSCT server has started successfully.
00:59:13 INFO  : plnx-install-location is set to ''
00:59:13 INFO  : Successfully done setting XSCT server connection channel  
00:59:13 INFO  : Successfully done setting workspace for the tool. 
00:59:14 INFO  : Successfully done query RDI_DATADIR 
00:59:15 INFO  : Registering command handlers for Vitis TCF services
01:04:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
01:04:59 INFO  : XSCT server has started successfully.
01:04:59 INFO  : Successfully done setting XSCT server connection channel  
01:04:59 INFO  : plnx-install-location is set to ''
01:04:59 INFO  : Successfully done setting workspace for the tool. 
01:05:01 INFO  : Successfully done query RDI_DATADIR 
01:05:01 INFO  : Registering command handlers for Vitis TCF services
21:58:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
21:58:07 INFO  : XSCT server has started successfully.
21:58:07 INFO  : plnx-install-location is set to ''
21:58:07 INFO  : Successfully done setting XSCT server connection channel  
21:58:07 INFO  : Successfully done setting workspace for the tool. 
21:58:08 INFO  : Successfully done query RDI_DATADIR 
21:58:09 INFO  : Registering command handlers for Vitis TCF services
21:59:27 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:59:57 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:59:57 INFO  : No changes in MSS file content so sources will not be generated.
22:04:38 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
22:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:05:32 INFO  : 'jtag frequency' command is executed.
22:05:32 INFO  : Context for 'APU' is selected.
22:05:32 INFO  : System reset is completed.
22:05:35 INFO  : 'after 3000' command is executed.
22:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:05:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit"
22:05:38 INFO  : Context for 'APU' is selected.
22:05:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:05:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:38 INFO  : Context for 'APU' is selected.
22:05:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl' is done.
22:05:38 INFO  : 'ps7_init' command is executed.
22:05:38 INFO  : 'ps7_post_config' command is executed.
22:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:39 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:39 INFO  : Memory regions updated for context APU
22:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:39 INFO  : 'con' command is executed.
22:05:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP_send\.sdk\launch_scripts\single_application_debug\systemdebugger_myudp_send_system_standalone.tcl'
22:06:20 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
22:06:36 INFO  : Disconnected from the channel tcfchan#2.
22:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:06:37 INFO  : 'jtag frequency' command is executed.
22:06:37 INFO  : Context for 'APU' is selected.
22:06:37 INFO  : System reset is completed.
22:06:40 INFO  : 'after 3000' command is executed.
22:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:06:42 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit"
22:06:42 INFO  : Context for 'APU' is selected.
22:06:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:06:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:42 INFO  : Context for 'APU' is selected.
22:06:42 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl' is done.
22:06:43 INFO  : 'ps7_init' command is executed.
22:06:43 INFO  : 'ps7_post_config' command is executed.
22:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:43 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:43 INFO  : Memory regions updated for context APU
22:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:43 INFO  : 'con' command is executed.
22:06:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:06:43 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP_send\.sdk\launch_scripts\single_application_debug\systemdebugger_myudp_send_system_standalone.tcl'
22:07:45 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
22:07:59 INFO  : Disconnected from the channel tcfchan#4.
22:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:08:00 INFO  : 'jtag frequency' command is executed.
22:08:00 INFO  : Context for 'APU' is selected.
22:08:00 INFO  : System reset is completed.
22:08:03 INFO  : 'after 3000' command is executed.
22:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:08:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit"
22:08:05 INFO  : Context for 'APU' is selected.
22:08:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:06 INFO  : Context for 'APU' is selected.
22:08:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl' is done.
22:08:06 INFO  : 'ps7_init' command is executed.
22:08:06 INFO  : 'ps7_post_config' command is executed.
22:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:06 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:06 INFO  : Memory regions updated for context APU
22:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:06 INFO  : 'con' command is executed.
22:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:08:06 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP_send\.sdk\launch_scripts\single_application_debug\systemdebugger_myudp_send_system_standalone.tcl'
22:08:25 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
23:03:28 INFO  : Disconnected from the channel tcfchan#6.
20:15:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
20:15:13 INFO  : XSCT server has started successfully.
20:15:13 INFO  : plnx-install-location is set to ''
20:15:13 INFO  : Successfully done setting XSCT server connection channel  
20:15:13 INFO  : Successfully done setting workspace for the tool. 
20:15:15 INFO  : Successfully done query RDI_DATADIR 
20:15:15 INFO  : Registering command handlers for Vitis TCF services
22:24:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
22:25:01 INFO  : XSCT server has started successfully.
22:25:01 INFO  : Successfully done setting XSCT server connection channel  
22:25:01 INFO  : plnx-install-location is set to ''
22:25:01 INFO  : Successfully done setting workspace for the tool. 
22:25:02 INFO  : Successfully done query RDI_DATADIR 
22:25:03 INFO  : Registering command handlers for Vitis TCF services
23:45:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
23:45:21 INFO  : XSCT server has started successfully.
23:45:21 INFO  : Successfully done setting XSCT server connection channel  
23:45:21 INFO  : plnx-install-location is set to ''
23:45:21 INFO  : Successfully done setting workspace for the tool. 
23:45:22 INFO  : Successfully done query RDI_DATADIR 
23:45:23 INFO  : Registering command handlers for Vitis TCF services
00:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:12:08 INFO  : 'jtag frequency' command is executed.
00:12:08 INFO  : Context for 'APU' is selected.
00:12:08 INFO  : System reset is completed.
00:12:11 INFO  : 'after 3000' command is executed.
00:12:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:12:14 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit"
00:12:14 INFO  : Context for 'APU' is selected.
00:12:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:12:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:14 INFO  : Context for 'APU' is selected.
00:12:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl' is done.
00:12:14 INFO  : 'ps7_init' command is executed.
00:12:14 INFO  : 'ps7_post_config' command is executed.
00:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:15 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:15 INFO  : Memory regions updated for context APU
00:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:15 INFO  : 'con' command is executed.
00:12:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:12:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP_send\.sdk\launch_scripts\single_application_debug\systemdebugger_myudp_send_system_standalone.tcl'
00:12:57 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
00:13:06 INFO  : Disconnected from the channel tcfchan#1.
00:13:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:13:06 INFO  : 'jtag frequency' command is executed.
00:13:06 INFO  : Context for 'APU' is selected.
00:13:07 INFO  : System reset is completed.
00:13:10 INFO  : 'after 3000' command is executed.
00:13:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:13:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit"
00:13:12 INFO  : Context for 'APU' is selected.
00:13:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:14 INFO  : Context for 'APU' is selected.
00:13:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl' is done.
00:13:14 INFO  : 'ps7_init' command is executed.
00:13:14 INFO  : 'ps7_post_config' command is executed.
00:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:15 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:15 INFO  : Memory regions updated for context APU
00:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:15 INFO  : 'con' command is executed.
00:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:13:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP_send\.sdk\launch_scripts\single_application_debug\systemdebugger_myudp_send_system_standalone.tcl'
00:13:44 INFO  : Disconnected from the channel tcfchan#4.
00:13:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:13:44 INFO  : 'jtag frequency' command is executed.
00:13:44 INFO  : Context for 'APU' is selected.
00:13:45 INFO  : System reset is completed.
00:13:48 INFO  : 'after 3000' command is executed.
00:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:13:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit"
00:13:50 INFO  : Context for 'APU' is selected.
00:13:50 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:13:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:50 INFO  : Context for 'APU' is selected.
00:13:50 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl' is done.
00:13:51 INFO  : 'ps7_init' command is executed.
00:13:51 INFO  : 'ps7_post_config' command is executed.
00:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:51 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:51 INFO  : Memory regions updated for context APU
00:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:51 INFO  : 'con' command is executed.
00:13:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:13:51 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP_send\.sdk\launch_scripts\single_application_debug\systemdebugger_myudp_send_system_standalone.tcl'
00:14:06 INFO  : Disconnected from the channel tcfchan#5.
00:14:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:14:07 INFO  : 'jtag frequency' command is executed.
00:14:07 INFO  : Context for 'APU' is selected.
00:14:07 INFO  : System reset is completed.
00:14:10 INFO  : 'after 3000' command is executed.
00:14:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:14:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit"
00:14:12 INFO  : Context for 'APU' is selected.
00:14:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:14:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:12 INFO  : Context for 'APU' is selected.
00:14:12 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl' is done.
00:14:13 INFO  : 'ps7_init' command is executed.
00:14:13 INFO  : 'ps7_post_config' command is executed.
00:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:13 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:13 INFO  : Memory regions updated for context APU
00:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:13 INFO  : 'con' command is executed.
00:14:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:14:13 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP_send\.sdk\launch_scripts\single_application_debug\systemdebugger_myudp_send_system_standalone.tcl'
01:02:23 INFO  : Disconnected from the channel tcfchan#6.
21:23:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
21:23:59 INFO  : XSCT server has started successfully.
21:23:59 INFO  : Successfully done setting XSCT server connection channel  
21:23:59 INFO  : plnx-install-location is set to ''
21:23:59 INFO  : Successfully done setting workspace for the tool. 
21:24:01 INFO  : Successfully done query RDI_DATADIR 
21:24:02 INFO  : Registering command handlers for Vitis TCF services
21:24:49 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
21:24:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

21:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:25:28 INFO  : 'jtag frequency' command is executed.
21:25:28 INFO  : Context for 'APU' is selected.
21:25:28 INFO  : System reset is completed.
21:25:31 INFO  : 'after 3000' command is executed.
21:25:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:25:34 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit"
21:25:34 INFO  : Context for 'APU' is selected.
21:25:34 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:34 INFO  : Context for 'APU' is selected.
21:25:34 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl' is done.
21:25:34 INFO  : 'ps7_init' command is executed.
21:25:34 INFO  : 'ps7_post_config' command is executed.
21:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:35 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:35 INFO  : Memory regions updated for context APU
21:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:35 INFO  : 'con' command is executed.
21:25:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:35 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP_send\.sdk\launch_scripts\single_application_debug\systemdebugger_myudp_send_system_standalone.tcl'
21:26:08 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
21:26:17 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
21:26:24 INFO  : Disconnected from the channel tcfchan#2.
21:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:26:24 INFO  : 'jtag frequency' command is executed.
21:26:24 INFO  : Context for 'APU' is selected.
21:26:25 INFO  : System reset is completed.
21:26:28 INFO  : 'after 3000' command is executed.
21:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:26:30 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit"
21:26:30 INFO  : Context for 'APU' is selected.
21:26:32 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:32 INFO  : Context for 'APU' is selected.
21:26:32 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl' is done.
21:26:33 INFO  : 'ps7_init' command is executed.
21:26:33 INFO  : 'ps7_post_config' command is executed.
21:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:33 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:33 INFO  : Memory regions updated for context APU
21:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:33 INFO  : 'con' command is executed.
21:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP_send\.sdk\launch_scripts\single_application_debug\systemdebugger_myudp_send_system_standalone.tcl'
21:27:21 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:27:22 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:27:36 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:27:36 INFO  : No changes in MSS file content so sources will not be generated.
21:28:02 INFO  : Checking for BSP changes to sync application flags for project 'myUDP_send'...
21:28:04 INFO  : Disconnected from the channel tcfchan#5.
21:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:28:05 INFO  : 'jtag frequency' command is executed.
21:28:05 INFO  : Context for 'APU' is selected.
21:28:05 INFO  : System reset is completed.
21:28:08 INFO  : 'after 3000' command is executed.
21:28:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:28:10 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit"
21:28:10 INFO  : Context for 'APU' is selected.
21:28:10 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:10 INFO  : Context for 'APU' is selected.
21:28:10 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl' is done.
21:28:11 INFO  : 'ps7_init' command is executed.
21:28:11 INFO  : 'ps7_post_config' command is executed.
21:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:11 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP_send/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP_send/myUDP_send/Debug/myUDP_send.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:11 INFO  : Memory regions updated for context APU
21:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:11 INFO  : 'con' command is executed.
21:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:11 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP_send\.sdk\launch_scripts\single_application_debug\systemdebugger_myudp_send_system_standalone.tcl'
21:28:56 INFO  : Disconnected from the channel tcfchan#7.
23:45:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP_send\temp_xsdb_launch_script.tcl
23:45:39 INFO  : XSCT server has started successfully.
23:45:39 INFO  : Successfully done setting XSCT server connection channel  
23:45:39 INFO  : plnx-install-location is set to ''
23:45:39 INFO  : Successfully done setting workspace for the tool. 
23:45:40 INFO  : Successfully done query RDI_DATADIR 
23:45:41 INFO  : Registering command handlers for Vitis TCF services
